Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jun 20 16:16:45 2018
| Host         : DPA310 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file cw305_top_timing_summary_routed.rpt -pb cw305_top_timing_summary_routed.pb -rpx cw305_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cw305_top
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: usb_rdn (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: usb_wrn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 533 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 575 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.502    -5491.087                   1083                 1133        0.009        0.000                      0                 1133        3.000        0.000                       0                   621  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
pll_clk1                                {0.000 5.000}      10.000          100.000         
reg_inst/clk_rand/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_180_clk_wiz_0                     {5.000 10.000}     10.000          100.000         
  clk_270_clk_wiz_0                     {7.500 12.500}     10.000          100.000         
  clk_90_clk_wiz_0                      {2.500 7.500}      10.000          100.000         
  clkfbout_clk_wiz_0                    {0.000 5.000}      10.000          100.000         
tio_clkin                               {0.000 5.000}      10.000          100.000         
usb_clk                                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_clk1                                      2.386        0.000                      0                 1102        0.362        0.000                      0                 1102        4.500        0.000                       0                   576  
reg_inst/clk_rand/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_180_clk_wiz_0                           3.495        0.000                      0                 1081        0.652        0.000                      0                 1081        4.500        0.000                       0                   558  
  clk_270_clk_wiz_0                           3.495        0.000                      0                 1081        0.652        0.000                      0                 1081        4.500        0.000                       0                   558  
  clk_90_clk_wiz_0                            3.495        0.000                      0                 1081        0.652        0.000                      0                 1081        4.500        0.000                       0                   558  
  clkfbout_clk_wiz_0                                                                                                                                                                      8.408        0.000                       0                     3  
tio_clkin                                     2.386        0.000                      0                 1102        0.362        0.000                      0                 1102        4.500        0.000                       0                   576  
usb_clk                                       8.015        0.000                      0                   27        0.236        0.000                      0                   27        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_180_clk_wiz_0  pll_clk1                 1.336        0.000                      0                 1081        2.509        0.000                      0                 1081  
clk_270_clk_wiz_0  pll_clk1                -1.164     -108.037                    327                 1081        5.009        0.000                      0                 1081  
clk_90_clk_wiz_0   pll_clk1                 3.836        0.000                      0                 1081        0.009        0.000                      0                 1081  
tio_clkin          pll_clk1                 2.240        0.000                      0                 1102        0.063        0.000                      0                 1102  
pll_clk1           clk_180_clk_wiz_0       -5.002    -2784.254                   1081                 1083        0.468        0.000                      0                 1083  
clk_270_clk_wiz_0  clk_180_clk_wiz_0        0.654        0.000                      0                 1081        2.614        0.000                      0                 1081  
clk_90_clk_wiz_0   clk_180_clk_wiz_0       -4.346    -2109.614                    922                 1081        7.614        0.000                      0                 1081  
tio_clkin          clk_180_clk_wiz_0       -4.989    -2770.980                   1081                 1083        0.456        0.000                      0                 1083  
pll_clk1           clk_270_clk_wiz_0       -3.147     -660.552                    590                 1083        3.644        0.000                      0                 1083  
clk_180_clk_wiz_0  clk_270_clk_wiz_0       -4.346    -2109.614                    922                 1081        7.614        0.000                      0                 1081  
clk_90_clk_wiz_0   clk_270_clk_wiz_0       -1.846     -355.828                    385                 1081        5.114        0.000                      0                 1081  
tio_clkin          clk_270_clk_wiz_0       -3.135     -653.353                    581                 1083        3.632        0.000                      0                 1083  
pll_clk1           clk_90_clk_wiz_0        -7.502    -5486.754                   1081                 1083        3.115        0.000                      0                 1083  
clk_180_clk_wiz_0  clk_90_clk_wiz_0         0.654        0.000                      0                 1081        2.614        0.000                      0                 1081  
clk_270_clk_wiz_0  clk_90_clk_wiz_0        -1.846     -355.828                    385                 1081        5.114        0.000                      0                 1081  
tio_clkin          clk_90_clk_wiz_0        -7.489    -5473.480                   1081                 1083        3.102        0.000                      0                 1083  
pll_clk1           tio_clkin                2.215        0.000                      0                 1102        0.087        0.000                      0                 1102  
clk_180_clk_wiz_0  tio_clkin                1.324        0.000                      0                 1081        2.521        0.000                      0                 1081  
clk_270_clk_wiz_0  tio_clkin               -1.176     -112.044                    331                 1081        5.021        0.000                      0                 1081  
clk_90_clk_wiz_0   tio_clkin                3.824        0.000                      0                 1081        0.021        0.000                      0                 1081  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_0/S0
                            (falling edge-triggered cell BUFGCTRL clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 fall@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.379ns (31.807%)  route 0.813ns (68.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 8.201 - 5.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.374     4.622    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.379     5.001 f  reg_inst/clk_rand/rand_bits_reg[0]/Q
                         net (fo=3, routed)           0.813     5.814    reg_inst/clk_rand/rand_bits[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_0/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 fall edge)
                                                      5.000     5.000 f  
    N13                                               0.000     5.000 f  pll_clk1 (IN)
                         net (fo=0)                   0.000     5.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     6.392 f  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620     8.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.089 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112     8.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_0/I0
                         clock pessimism              0.159     8.360    
                         clock uncertainty           -0.035     8.325    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.125     8.200    reg_inst/clk_rand/MUX_0
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 16.581 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.282 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.784    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.889 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.487    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.597 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.117    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.581    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.315    16.896    
                         clock uncertainty           -0.035    16.861    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.651    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.651    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     7.009    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.357 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.355    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.594 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.990    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.095 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.604    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.709 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.257    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.362 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.089    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.194 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.708    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.813 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.404    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.532 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.146    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.374    16.960    
                         clock uncertainty           -0.035    16.925    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.747    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.747    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    11.010    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.115 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.485    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.590 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.189    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.299 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.028    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.315    16.901    
                         clock uncertainty           -0.035    16.866    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.656    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.656    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.580ns = ( 16.580 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.189    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.294 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.642    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.747 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.300    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.419 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.990    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.580    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.315    16.895    
                         clock uncertainty           -0.035    16.860    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.630    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.630    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 16.587 - 10.000 ) 
    Source Clock Delay      (SCD):    7.000ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     7.000    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.379 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.645    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.750 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.865    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.970 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.631    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.736 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.424    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.529 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.965    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.070 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.416    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.521 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.245    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.353 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.015    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.587    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.315    16.902    
                         clock uncertainty           -0.035    16.867    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.678    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.678    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.178    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.283 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.621    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.726 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.370    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.496 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    13.010    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.315    16.898    
                         clock uncertainty           -0.035    16.863    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.674    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.674    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns = ( 16.584 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.127    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.232 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.570    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.675 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.276    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.402 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.041    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.584    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.374    16.958    
                         clock uncertainty           -0.035    16.923    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.721    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.721    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.048    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.153 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.475    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.580 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.182    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.307 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.964    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.315    16.901    
                         clock uncertainty           -0.035    16.866    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.695    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.695    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.983    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.088 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.420    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.525 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.126    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.236 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.894    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.315    16.898    
                         clock uncertainty           -0.035    16.863    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.653    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.653    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                  3.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.587%)  route 0.240ns (51.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  reg_inst/clk_rand/counter_reg[3]/Q
                         net (fo=6, routed)           0.240     1.892    reg_inst/clk_rand/counter_reg__0[3]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.099     1.991 r  reg_inst/clk_rand/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.991    reg_inst/clk_rand/p_0_in__0[6]
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[6]/C
                         clock pessimism             -0.503     1.537    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.629    reg_inst/clk_rand/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.228ns (43.736%)  route 0.293ns (56.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  reg_inst/clk_rand/counter_reg[3]/Q
                         net (fo=6, routed)           0.293     1.945    reg_inst/clk_rand/counter_reg__0[3]
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.100     2.045 r  reg_inst/clk_rand/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.045    reg_inst/clk_rand/p_0_in__0[3]
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.107     1.631    reg_inst/clk_rand/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.227ns (43.628%)  route 0.293ns (56.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  reg_inst/clk_rand/counter_reg[3]/Q
                         net (fo=6, routed)           0.293     1.945    reg_inst/clk_rand/counter_reg__0[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.099     2.044 r  reg_inst/clk_rand/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.044    reg_inst/clk_rand/p_0_in__0[5]
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[5]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.092     1.616    reg_inst/clk_rand/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/rand_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.779%)  route 0.344ns (62.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  reg_inst/clk_rand/rand_buf_reg[4]/Q
                         net (fo=2, routed)           0.344     2.032    reg_inst/clk_rand/p_0_in[5]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.077 r  reg_inst/clk_rand/rand_buf0/O
                         net (fo=1, routed)           0.000     2.077    reg_inst/clk_rand/rand_buf0__0
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[0]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.644    reg_inst/clk_rand/rand_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.167%)  route 0.343ns (64.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  reg_inst/clk_rand/counter_reg[7]/Q
                         net (fo=2, routed)           0.343     2.007    reg_inst/clk_rand/counter_reg__0[7]
    SLICE_X53Y97         LUT3 (Prop_lut3_I2_O)        0.045     2.052 r  reg_inst/clk_rand/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.052    reg_inst/clk_rand/p_0_in__0[7]
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[7]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.092     1.616    reg_inst/clk_rand/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.939%)  route 0.379ns (67.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  reg_inst/clk_rand/counter_reg[1]/Q
                         net (fo=8, routed)           0.379     2.043    reg_inst/clk_rand/counter_reg__0[1]
    SLICE_X52Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.088 r  reg_inst/clk_rand/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.088    reg_inst/clk_rand/p_0_in__0[1]
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[1]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091     1.615    reg_inst/clk_rand/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/rand_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.766%)  route 0.369ns (69.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  reg_inst/clk_rand/rand_buf_reg[4]/Q
                         net (fo=2, routed)           0.369     2.057    reg_inst/clk_rand/p_0_in[5]
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[5]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.053     1.577    reg_inst/clk_rand/rand_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.641%)  route 0.402ns (68.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  reg_inst/clk_rand/counter_reg[4]/Q
                         net (fo=5, routed)           0.402     2.066    reg_inst/clk_rand/counter_reg__0[4]
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.045     2.111 r  reg_inst/clk_rand/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.111    reg_inst/clk_rand/p_0_in__0[4]
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[4]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.616    reg_inst/clk_rand/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/rand_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.148ns (28.260%)  route 0.376ns (71.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.148     1.672 r  reg_inst/clk_rand/rand_buf_reg[5]/Q
                         net (fo=2, routed)           0.376     2.047    reg_inst/clk_rand/p_0_in[6]
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[6]/C
                         clock pessimism             -0.503     1.537    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.012     1.549    reg_inst/clk_rand/rand_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/rand_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.273%)  route 0.440ns (75.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  reg_inst/clk_rand/rand_buf_reg[6]/Q
                         net (fo=1, routed)           0.440     2.104    reg_inst/clk_rand/p_0_in[7]
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[7]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.070     1.594    reg_inst/clk_rand/rand_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.511    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_clk1 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  reg_inst/CCLK_MUX/I0
Min Period        n/a     BUFH/I       n/a            1.592         10.000      8.408      BUFHCE_X0Y12   reg_inst/clk_rand/BUFH_0/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  reg_inst/clk_rand/MUX_0/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7  reg_inst/clk_rand/MUX_2/I0
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y86   reg_inst/CWOUT_ODDR/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y106  aes_core/busy_o_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y118  aes_core/data_o_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y117  aes_core/data_o_reg[50]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y102  aes_core/data_o_reg[51]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y104  aes_core/data_o_reg[52]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X59Y117  aes_core/data_o_reg[50]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X60Y116  aes_core/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X55Y114  aes_core/data_o_reg[73]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X59Y116  aes_core/data_o_reg[77]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y116  aes_core/data_o_reg[96]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X61Y115  aes_core/data_o_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X60Y116  aes_core/state_reg[37]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y117  aes_core/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y105  reg_inst/reg_crypt_cipherout_reg[70]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X59Y120  reg_inst/reg_crypt_cipherout_reg[77]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X55Y120  reg_inst/reg_crypt_cipherout_reg[75]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X52Y120  aes_core/state_reg[47]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X87Y79   crypt_clk_heartbeat_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y120  aes_core/data_o_reg[115]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y120  aes_core/data_o_reg[117]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y120  reg_inst/reg_crypt_cipherout_reg[121]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X52Y120  aes_core/state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  reg_inst/clk_rand/clk_wiz/inst/clk_in1
  To Clock:  reg_inst/clk_rand/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reg_inst/clk_rand/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reg_inst/clk_rand/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_180_clk_wiz_0
  To Clock:  clk_180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 18.491 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    12.928    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    13.033 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    13.536    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    13.641 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    14.239    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    14.349 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    14.869    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    18.491    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.156    18.648    
                         clock uncertainty           -0.074    18.573    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    18.363    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         18.363    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 18.496 - 15.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 8.761 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     8.761    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     9.109 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    10.107    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    10.346 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    10.742    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    10.847 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    11.356    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    11.461 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    12.008    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    12.113 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    12.840    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.945 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    13.460    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    13.565 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    14.156    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    14.284 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    14.898    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    18.496    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.215    18.712    
                         clock uncertainty           -0.074    18.637    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    18.459    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         18.459    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 18.496 - 15.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    12.761    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.866 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    13.237    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.342 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    13.941    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    14.051 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    14.780    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    18.496    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.156    18.653    
                         clock uncertainty           -0.074    18.578    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    18.368    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 18.490 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    12.941    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.046 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    13.393    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.498 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    14.052    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    14.171 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    14.741    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    18.490    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.156    18.647    
                         clock uncertainty           -0.074    18.572    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    18.342    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 18.497 - 15.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     8.752    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     9.131 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    10.396    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    10.501 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    10.617    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    10.722 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    11.383    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    11.488 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    12.176    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    12.281 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    12.716    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    12.821 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    13.168    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    13.273 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    13.997    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    14.105 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    14.766    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    18.497    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.156    18.654    
                         clock uncertainty           -0.074    18.579    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    18.390    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         18.390    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 18.493 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    12.930    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    13.035 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    13.373    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    13.478 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    14.121    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    14.247 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    14.762    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    18.493    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.156    18.650    
                         clock uncertainty           -0.074    18.575    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    18.386    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                         -14.762    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 18.494 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    12.879    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    12.984 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    13.321    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    13.426 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    14.028    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    14.154 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    14.792    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    18.494    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.215    18.710    
                         clock uncertainty           -0.074    18.635    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    18.433    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         18.433    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 18.496 - 15.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    12.799    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.904 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    13.226    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.331 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    13.934    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    14.059 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    14.716    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    18.496    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.156    18.653    
                         clock uncertainty           -0.074    18.578    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    18.407    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 18.493 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    12.735    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    12.840 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    13.172    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    13.277 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    13.878    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    13.988 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    14.646    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    18.493    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.156    18.650    
                         clock uncertainty           -0.074    18.575    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    18.365    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         18.365    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 18.499 - 15.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     9.152 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    10.324    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    10.559 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    11.029    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    11.134 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    11.607    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    11.712 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    12.637    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    12.742 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    13.088    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    13.193 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    13.795    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    13.900 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    14.633    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    18.499    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.156    18.656    
                         clock uncertainty           -0.074    18.581    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    18.363    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         18.363    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  3.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.425ns = ( 6.425 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563     6.425    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141     6.566 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587     7.153    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     6.994    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.551     6.442    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     6.501    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.501    
                         arrival time                           7.153    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 6.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     6.418    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     6.559 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601     7.160    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.985    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.549     6.435    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     6.507    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -6.507    
                         arrival time                           7.160    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 6.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     6.418    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141     6.559 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605     7.165    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.984    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.550     6.433    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     6.511    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -6.511    
                         arrival time                           7.165    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.424ns = ( 6.424 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562     6.424    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     6.565 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596     7.161    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     6.987    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.551     6.435    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     6.505    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -6.505    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 6.975 - 5.000 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 6.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     6.414    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164     6.578 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819     7.397    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     6.975    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.301     6.674    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     6.740    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -6.740    
                         arrival time                           7.397    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.419ns = ( 6.419 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557     6.419    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164     6.583 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593     7.176    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     6.977    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.529     6.447    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     6.517    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -6.517    
                         arrival time                           7.176    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.422ns = ( 6.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560     6.422    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     6.563 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536     7.099    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045     7.144 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252     7.396    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045     7.441 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000     7.441    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     6.990    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.301     6.689    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     6.781    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.781    
                         arrival time                           7.441    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 6.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     6.414    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164     6.578 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846     7.425    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     6.977    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.301     6.676    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     6.764    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -6.764    
                         arrival time                           7.425    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 6.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     6.418    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164     6.582 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615     7.197    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     6.992    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.529     6.462    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     6.534    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.534    
                         arrival time                           7.197    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 6.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559     6.421    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141     6.562 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603     7.165    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.985    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.549     6.435    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     6.501    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -6.501    
                         arrival time                           7.165    
  -------------------------------------------------------------------
                         slack                                  0.664    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_180_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.592         10.000      8.408      BUFHCE_X0Y23     reg_inst/clk_rand/BUFH_1/I
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4    reg_inst/clk_rand/MUX_1/I0
Min Period        n/a     BUFGCTRL/I1         n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7    reg_inst/clk_rand/MUX_2/I1
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y86     reg_inst/CWOUT_ODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X38Y106    aes_core/busy_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y118    aes_core/data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y117    aes_core/data_o_reg[50]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y102    aes_core/data_o_reg[51]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X38Y106    aes_core/busy_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y118    aes_core/data_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y117    aes_core/data_o_reg[50]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y102    aes_core/data_o_reg[51]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y104    aes_core/data_o_reg[52]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y101    aes_core/data_o_reg[53]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y101    aes_core/data_o_reg[54]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y104    aes_core/data_o_reg[55]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y110    aes_core/data_o_reg[56]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y109    aes_core/data_o_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y112    aes_core/state_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y112    aes_core/state_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y112    aes_core/state_reg[110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y112    aes_core/state_reg[111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y112    reg_inst/reg_crypt_cipherout_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y112    reg_inst/reg_crypt_cipherout_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y105    aes_core/data_o_reg[70]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y111    aes_core/state_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y111    reg_inst/reg_crypt_cipherout_reg[48]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y111    reg_inst/reg_crypt_cipherout_reg[51]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_270_clk_wiz_0
  To Clock:  clk_270_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 20.991 - 17.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    15.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    15.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    16.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    16.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    16.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    16.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    17.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    20.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.156    21.148    
                         clock uncertainty           -0.074    21.073    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    20.863    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         20.863    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 20.996 - 17.500 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 11.261 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362    11.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348    11.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    12.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    12.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    13.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    13.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    13.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    13.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    14.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    14.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    15.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    15.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    15.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    16.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    16.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    16.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    17.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    20.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.215    21.212    
                         clock uncertainty           -0.074    21.137    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    20.959    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         20.959    
                         arrival time                         -17.398    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 20.996 - 17.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    15.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    15.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    16.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    16.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    17.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    20.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.156    21.153    
                         clock uncertainty           -0.074    21.078    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    20.868    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         20.868    
                         arrival time                         -17.280    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 20.990 - 17.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    15.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    15.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    16.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    16.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    17.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    20.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.156    21.147    
                         clock uncertainty           -0.074    21.072    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    20.842    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         20.842    
                         arrival time                         -17.241    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 20.997 - 17.500 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 11.252 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353    11.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379    11.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    12.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    13.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    13.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    13.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    13.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    13.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    14.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    14.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    15.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    15.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    15.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    16.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    16.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    17.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    20.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.156    21.154    
                         clock uncertainty           -0.074    21.079    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    20.890    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         20.890    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 20.993 - 17.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    15.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    15.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    15.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    15.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    16.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    16.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    17.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    20.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.156    21.150    
                         clock uncertainty           -0.074    21.075    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    20.886    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 20.994 - 17.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    15.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    15.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    15.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    15.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    16.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    16.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    17.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    20.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.215    21.210    
                         clock uncertainty           -0.074    21.135    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    20.933    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 20.996 - 17.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    15.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    15.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    16.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    16.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    17.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    20.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.156    21.153    
                         clock uncertainty           -0.074    21.078    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    20.907    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         20.907    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 20.993 - 17.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    15.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    15.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    15.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    15.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    16.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    16.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    17.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    20.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.156    21.150    
                         clock uncertainty           -0.074    21.075    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    20.865    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         20.865    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_270_clk_wiz_0 rise@17.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 20.999 - 17.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398    11.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    12.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    13.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    13.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    13.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    14.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    14.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    15.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    15.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    16.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    16.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    17.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                     17.500    17.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    17.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    18.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764    16.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381    17.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    17.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112    17.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    18.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    18.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    19.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    19.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    20.999    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.156    21.156    
                         clock uncertainty           -0.074    21.081    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    20.863    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         20.863    
                         arrival time                         -17.133    
  -------------------------------------------------------------------
                         slack                                  3.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 9.494 - 7.500 ) 
    Source Clock Delay      (SCD):    1.425ns = ( 8.925 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563     8.925    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141     9.066 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587     9.653    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     9.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.552     8.942    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     9.001    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.001    
                         arrival time                           9.653    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 8.918 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     8.918    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     9.059 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601     9.660    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.550     8.935    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     9.007    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -9.007    
                         arrival time                           9.660    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 9.484 - 7.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 8.918 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     8.918    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141     9.059 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605     9.665    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.551     8.933    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     9.011    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -9.011    
                         arrival time                           9.665    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.487 - 7.500 ) 
    Source Clock Delay      (SCD):    1.424ns = ( 8.924 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562     8.924    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     9.065 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596     9.661    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     9.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.552     8.935    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     9.005    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -9.005    
                         arrival time                           9.661    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 9.475 - 7.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 8.914 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     8.914    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164     9.078 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819     9.897    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     9.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.301     9.174    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     9.240    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -9.240    
                         arrival time                           9.897    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    1.419ns = ( 8.919 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557     8.919    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164     9.083 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593     9.676    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     9.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.530     8.947    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     9.017    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -9.017    
                         arrival time                           9.676    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 9.490 - 7.500 ) 
    Source Clock Delay      (SCD):    1.422ns = ( 8.922 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560     8.922    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     9.063 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536     9.599    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045     9.644 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252     9.896    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045     9.941 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000     9.941    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     9.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.301     9.189    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     9.281    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.281    
                         arrival time                           9.941    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 8.914 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     8.914    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164     9.078 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846     9.925    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     9.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.301     9.176    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     9.264    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -9.264    
                         arrival time                           9.925    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 9.492 - 7.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 8.918 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     8.918    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164     9.082 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615     9.697    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     9.492    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.530     8.962    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     9.034    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.034    
                         arrival time                           9.697    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 8.921 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559     8.921    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141     9.062 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603     9.665    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.550     8.935    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     9.001    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -9.001    
                         arrival time                           9.665    
  -------------------------------------------------------------------
                         slack                                  0.664    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_270_clk_wiz_0
Waveform(ns):       { 7.500 12.500 }
Period(ns):         10.000
Sources:            { reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.592         10.000      8.408      BUFHCE_X0Y23     reg_inst/clk_rand/BUFH_1/I
Min Period        n/a     BUFGCTRL/I1         n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4    reg_inst/clk_rand/MUX_1/I1
Min Period        n/a     BUFGCTRL/I1         n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7    reg_inst/clk_rand/MUX_2/I1
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y86     reg_inst/CWOUT_ODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X38Y106    aes_core/busy_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y118    aes_core/data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y117    aes_core/data_o_reg[50]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y102    aes_core/data_o_reg[51]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y109    aes_core/data_o_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y107    aes_core/data_o_reg[59]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y107    aes_core/data_o_reg[64]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y109    aes_core/data_o_reg[65]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y109    aes_core/data_o_reg[67]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y107    aes_core/data_o_reg[68]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y123    aes_core/state_reg[112]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y123    aes_core/state_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y122    aes_core/state_reg[116]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y122    aes_core/state_reg[117]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y120    reg_inst/reg_crypt_cipherout_reg[75]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y120    aes_core/state_reg[47]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y120    aes_core/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y118    aes_core/data_o_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y102    aes_core/data_o_reg[51]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y110    aes_core/data_o_reg[56]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y110    aes_core/data_o_reg[58]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y119    aes_core/data_o_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y101    aes_core/data_o_reg[60]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y104    aes_core/data_o_reg[61]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_90_clk_wiz_0
  To Clock:  clk_90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 15.991 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    10.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    10.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    11.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    11.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    12.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    15.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.156    16.148    
                         clock uncertainty           -0.074    16.073    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    15.863    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         15.863    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 15.996 - 12.500 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 6.261 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     6.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     7.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     7.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     8.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     8.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     8.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547     9.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105     9.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    10.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    10.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    10.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    11.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    11.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    12.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    15.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.215    16.212    
                         clock uncertainty           -0.074    16.137    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    15.959    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         15.959    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 15.996 - 12.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    10.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    11.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    11.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    12.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    15.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.156    16.153    
                         clock uncertainty           -0.074    16.078    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    15.868    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         15.868    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 15.990 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    10.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    10.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    11.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    11.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    15.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.156    16.147    
                         clock uncertainty           -0.074    16.072    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    15.842    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         15.842    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 15.997 - 12.500 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 6.252 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     6.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     7.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     8.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     8.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688     9.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105     9.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    10.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    10.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    10.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    11.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    11.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    12.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    15.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.156    16.154    
                         clock uncertainty           -0.074    16.079    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    15.890    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 15.993 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    10.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    10.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    10.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    10.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    11.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    11.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    15.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.156    16.150    
                         clock uncertainty           -0.074    16.075    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    15.886    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 15.994 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    10.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    10.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    10.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    11.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    11.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    12.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    15.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.215    16.210    
                         clock uncertainty           -0.074    16.135    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    15.933    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 15.996 - 12.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    10.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    10.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    11.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    11.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    15.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.156    16.153    
                         clock uncertainty           -0.074    16.078    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    15.907    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 15.993 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    10.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    10.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    10.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    11.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    11.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    15.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.156    16.150    
                         clock uncertainty           -0.074    16.075    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    15.865    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 15.999 - 12.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     6.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172     7.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235     8.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470     8.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105     8.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473     9.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105     9.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    10.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    10.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    11.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    11.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    12.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    15.999    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.156    16.156    
                         clock uncertainty           -0.074    16.081    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    15.863    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         15.863    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  3.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 4.494 - 2.500 ) 
    Source Clock Delay      (SCD):    1.425ns = ( 3.925 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563     3.925    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141     4.066 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587     4.653    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     4.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.551     3.942    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     4.001    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.001    
                         arrival time                           4.653    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 4.485 - 2.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 3.918 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     3.918    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     4.059 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601     4.660    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.549     3.935    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     4.007    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -4.007    
                         arrival time                           4.660    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 4.484 - 2.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 3.918 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     3.918    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141     4.059 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605     4.665    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.550     3.933    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     4.011    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -4.011    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 4.487 - 2.500 ) 
    Source Clock Delay      (SCD):    1.424ns = ( 3.924 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562     3.924    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     4.065 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596     4.661    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     4.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.551     3.935    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     4.005    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -4.005    
                         arrival time                           4.661    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 4.475 - 2.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 3.914 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     3.914    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164     4.078 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819     4.897    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     4.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.301     4.174    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     4.240    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -4.240    
                         arrival time                           4.897    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    1.419ns = ( 3.919 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557     3.919    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164     4.083 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593     4.676    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     4.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.529     3.947    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     4.017    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -4.017    
                         arrival time                           4.676    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 4.490 - 2.500 ) 
    Source Clock Delay      (SCD):    1.422ns = ( 3.922 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560     3.922    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     4.063 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536     4.599    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045     4.644 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252     4.896    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045     4.941 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000     4.941    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     4.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.301     4.189    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     4.281    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.281    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 3.914 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     3.914    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164     4.078 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846     4.925    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     4.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.301     4.176    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     4.264    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -4.264    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 4.492 - 2.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 3.918 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     3.918    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164     4.082 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615     4.697    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     4.492    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.529     3.962    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     4.034    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           4.697    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 4.485 - 2.500 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 3.921 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     3.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083     1.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     2.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030     2.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     2.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     2.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     3.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559     3.921    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141     4.062 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603     4.665    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.549     3.935    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     4.001    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -4.001    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  0.664    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_90_clk_wiz_0
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I              n/a            1.592         10.000      8.408      BUFHCE_X0Y12     reg_inst/clk_rand/BUFH_0/I
Min Period        n/a     BUFGCTRL/I1         n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    reg_inst/clk_rand/MUX_0/I1
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7    reg_inst/clk_rand/MUX_2/I0
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y86     reg_inst/CWOUT_ODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X38Y106    aes_core/busy_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y118    aes_core/data_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y117    aes_core/data_o_reg[50]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y102    aes_core/data_o_reg[51]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y118    aes_core/data_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y116    aes_core/data_o_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y116    aes_core/data_o_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y121    aes_core/state_reg[121]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y121    aes_core/state_reg[126]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y119    reg_inst/reg_crypt_cipherout_reg[45]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y119    reg_inst/reg_crypt_cipherout_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y116    aes_core/data_o_reg[96]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y118    aes_core/data_o_reg[99]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y115    aes_core/state_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y109    aes_core/data_o_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y107    aes_core/data_o_reg[59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y107    aes_core/data_o_reg[64]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y109    aes_core/data_o_reg[65]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y109    aes_core/data_o_reg[67]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y107    aes_core/data_o_reg[68]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y123    aes_core/state_reg[112]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y123    aes_core/state_reg[113]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y122    aes_core/state_reg[116]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y122    aes_core/state_reg[117]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6    reg_inst/clk_rand/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_0/S0
                            (falling edge-triggered cell BUFGCTRL clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin fall@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.379ns (31.807%)  route 0.813ns (68.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 8.189 - 5.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.374     4.610    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.379     4.989 f  reg_inst/clk_rand/rand_bits_reg[0]/Q
                         net (fo=3, routed)           0.813     5.801    reg_inst/clk_rand/rand_bits[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_0/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin fall edge)
                                                      5.000     5.000 f  
    N14                                               0.000     5.000 f  tio_clkin (IN)
                         net (fo=0)                   0.000     5.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620     8.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.077 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112     8.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_0/I0
                         clock pessimism              0.159     8.348    
                         clock uncertainty           -0.035     8.313    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.125     8.188    reg_inst/clk_rand/MUX_0
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.568ns = ( 16.568 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.164    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.269 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.772    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.877 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.475    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.585 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.105    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.568    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.315    16.884    
                         clock uncertainty           -0.035    16.848    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.638    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.638    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.997    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.345 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.343    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.582 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.978    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.083 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.592    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.697 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.244    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.349 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.076    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.181 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.696    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.801 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.392    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.520 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.134    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.374    16.948    
                         clock uncertainty           -0.035    16.912    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.734    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.734    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.997    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.102 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.473    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.578 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.177    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.287 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.016    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.315    16.889    
                         clock uncertainty           -0.035    16.853    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.643    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.643    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 16.567 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.282 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.629    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.734 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.288    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.407 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.977    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.567    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.315    16.883    
                         clock uncertainty           -0.035    16.847    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.617    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.617    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.574ns = ( 16.574 - 10.000 ) 
    Source Clock Delay      (SCD):    6.988ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.988    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.367 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.632    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.737 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.853    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.958 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.619    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.724 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.412    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.517 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.952    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.057 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.404    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.509 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.233    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.341 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.002    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.574    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.315    16.890    
                         clock uncertainty           -0.035    16.854    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.665    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.665    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.166    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.271 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.609    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.714 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.357    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.483 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.998    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.315    16.886    
                         clock uncertainty           -0.035    16.850    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.661    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.661    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 16.571 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.115    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.220 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.557    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.662 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.264    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.390 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.028    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.571    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.374    16.946    
                         clock uncertainty           -0.035    16.910    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.708    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.708    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.035    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.140 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.462    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.567 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.170    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.295 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.952    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.315    16.889    
                         clock uncertainty           -0.035    16.853    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.682    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.682    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.971    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.076 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.408    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.513 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.114    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.224 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.882    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.315    16.886    
                         clock uncertainty           -0.035    16.850    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.640    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.640    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                  3.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.587%)  route 0.240ns (51.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  reg_inst/clk_rand/counter_reg[3]/Q
                         net (fo=6, routed)           0.240     1.880    reg_inst/clk_rand/counter_reg__0[3]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.099     1.979 r  reg_inst/clk_rand/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.979    reg_inst/clk_rand/p_0_in__0[6]
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[6]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.616    reg_inst/clk_rand/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.228ns (43.736%)  route 0.293ns (56.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  reg_inst/clk_rand/counter_reg[3]/Q
                         net (fo=6, routed)           0.293     1.933    reg_inst/clk_rand/counter_reg__0[3]
    SLICE_X53Y97         LUT4 (Prop_lut4_I3_O)        0.100     2.033 r  reg_inst/clk_rand/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.033    reg_inst/clk_rand/p_0_in__0[3]
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.107     1.618    reg_inst/clk_rand/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.227ns (43.628%)  route 0.293ns (56.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  reg_inst/clk_rand/counter_reg[3]/Q
                         net (fo=6, routed)           0.293     1.933    reg_inst/clk_rand/counter_reg__0[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.099     2.032 r  reg_inst/clk_rand/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.032    reg_inst/clk_rand/p_0_in__0[5]
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[5]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.092     1.603    reg_inst/clk_rand/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/rand_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.779%)  route 0.344ns (62.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  reg_inst/clk_rand/rand_buf_reg[4]/Q
                         net (fo=2, routed)           0.344     2.020    reg_inst/clk_rand/p_0_in[5]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.065 r  reg_inst/clk_rand/rand_buf0/O
                         net (fo=1, routed)           0.000     2.065    reg_inst/clk_rand/rand_buf0__0
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[0]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.631    reg_inst/clk_rand/rand_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.167%)  route 0.343ns (64.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  reg_inst/clk_rand/counter_reg[7]/Q
                         net (fo=2, routed)           0.343     1.995    reg_inst/clk_rand/counter_reg__0[7]
    SLICE_X53Y97         LUT3 (Prop_lut3_I2_O)        0.045     2.040 r  reg_inst/clk_rand/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.040    reg_inst/clk_rand/p_0_in__0[7]
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[7]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.092     1.603    reg_inst/clk_rand/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.939%)  route 0.379ns (67.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  reg_inst/clk_rand/counter_reg[1]/Q
                         net (fo=8, routed)           0.379     2.031    reg_inst/clk_rand/counter_reg__0[1]
    SLICE_X52Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.076 r  reg_inst/clk_rand/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.076    reg_inst/clk_rand/p_0_in__0[1]
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091     1.602    reg_inst/clk_rand/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/rand_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.766%)  route 0.369ns (69.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  reg_inst/clk_rand/rand_buf_reg[4]/Q
                         net (fo=2, routed)           0.369     2.044    reg_inst/clk_rand/p_0_in[5]
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[5]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.053     1.564    reg_inst/clk_rand/rand_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.641%)  route 0.402ns (68.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  reg_inst/clk_rand/counter_reg[4]/Q
                         net (fo=5, routed)           0.402     2.054    reg_inst/clk_rand/counter_reg__0[4]
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.045     2.099 r  reg_inst/clk_rand/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.099    reg_inst/clk_rand/p_0_in__0[4]
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[4]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.603    reg_inst/clk_rand/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/rand_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.148ns (28.260%)  route 0.376ns (71.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X50Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  reg_inst/clk_rand/rand_buf_reg[5]/Q
                         net (fo=2, routed)           0.376     2.035    reg_inst/clk_rand/p_0_in[6]
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[6]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.012     1.536    reg_inst/clk_rand/rand_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/rand_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.273%)  route 0.440ns (75.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  reg_inst/clk_rand/rand_buf_reg[6]/Q
                         net (fo=1, routed)           0.440     2.092    reg_inst/clk_rand/p_0_in[7]
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_buf_reg[7]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.070     1.581    reg_inst/clk_rand/rand_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.511    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tio_clkin }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  reg_inst/CCLK_MUX/I1
Min Period        n/a     BUFH/I       n/a            1.592         10.000      8.408      BUFHCE_X0Y12   reg_inst/clk_rand/BUFH_0/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  reg_inst/clk_rand/MUX_0/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7  reg_inst/clk_rand/MUX_2/I0
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y86   reg_inst/CWOUT_ODDR/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y106  aes_core/busy_o_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y118  aes_core/data_o_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y117  aes_core/data_o_reg[50]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y102  aes_core/data_o_reg[51]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y104  aes_core/data_o_reg[52]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y102  aes_core/data_o_reg[51]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X59Y101  aes_core/data_o_reg[60]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y104  aes_core/data_o_reg[61]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y104  aes_core/data_o_reg[62]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X59Y101  aes_core/data_o_reg[63]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y112  aes_core/state_reg[104]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y112  aes_core/state_reg[105]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y114  aes_core/state_reg[108]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y114  aes_core/state_reg[109]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y112  aes_core/state_reg[110]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X59Y117  aes_core/data_o_reg[50]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X48Y117  aes_core/data_o_reg[97]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X48Y117  aes_core/data_o_reg[98]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y117  reg_inst/reg_crypt_cipherout_reg[66]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y105  reg_inst/reg_crypt_cipherout_reg[70]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y117  reg_inst/reg_crypt_cipherout_reg[74]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y105  reg_inst/reg_crypt_cipherout_reg[78]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y105  reg_inst/reg_crypt_cipherout_reg[86]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y105  reg_inst/reg_crypt_cipherout_reg[94]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X61Y117  reg_inst/reg_crypt_cipherout_reg[96]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.015ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 1.595ns (80.133%)  route 0.395ns (19.867%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.449 r  usb_timer_heartbeat_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.449    usb_timer_heartbeat_reg[20]_i_1_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.630 r  usb_timer_heartbeat_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.630    usb_timer_heartbeat_reg[24]_i_1_n_7
    SLICE_X89Y83         FDRE                                         r  usb_timer_heartbeat_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.348    14.379    usb_clk_buf
    SLICE_X89Y83         FDRE                                         r  usb_timer_heartbeat_reg[24]/C
                         clock pessimism              0.242    14.622    
                         clock uncertainty           -0.035    14.586    
    SLICE_X89Y83         FDRE (Setup_fdre_C_D)        0.059    14.645    usb_timer_heartbeat_reg[24]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  8.015    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.581ns (79.992%)  route 0.395ns (20.008%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.616 r  usb_timer_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.616    usb_timer_heartbeat_reg[20]_i_1_n_6
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.347    14.378    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[21]/C
                         clock pessimism              0.242    14.621    
                         clock uncertainty           -0.035    14.585    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.059    14.644    usb_timer_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.033ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.576ns (79.941%)  route 0.395ns (20.059%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.611 r  usb_timer_heartbeat_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.611    usb_timer_heartbeat_reg[20]_i_1_n_4
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.347    14.378    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
                         clock pessimism              0.242    14.621    
                         clock uncertainty           -0.035    14.585    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.059    14.644    usb_timer_heartbeat_reg[23]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  8.033    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 1.516ns (79.312%)  route 0.395ns (20.688%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.551 r  usb_timer_heartbeat_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.551    usb_timer_heartbeat_reg[20]_i_1_n_5
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.347    14.378    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[22]/C
                         clock pessimism              0.242    14.621    
                         clock uncertainty           -0.035    14.585    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.059    14.644    usb_timer_heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.112ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 1.497ns (79.104%)  route 0.395ns (20.896%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.351 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.351    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.532 r  usb_timer_heartbeat_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.532    usb_timer_heartbeat_reg[20]_i_1_n_7
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.347    14.378    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[20]/C
                         clock pessimism              0.242    14.621    
                         clock uncertainty           -0.035    14.585    
    SLICE_X89Y82         FDRE (Setup_fdre_C_D)        0.059    14.644    usb_timer_heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  8.112    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.483ns (78.948%)  route 0.395ns (21.052%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.518 r  usb_timer_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.518    usb_timer_heartbeat_reg[16]_i_1_n_6
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.346    14.377    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[17]/C
                         clock pessimism              0.242    14.620    
                         clock uncertainty           -0.035    14.584    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.059    14.643    usb_timer_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.478ns (78.892%)  route 0.395ns (21.108%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.513 r  usb_timer_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.513    usb_timer_heartbeat_reg[16]_i_1_n_4
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.346    14.377    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
                         clock pessimism              0.242    14.620    
                         clock uncertainty           -0.035    14.584    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.059    14.643    usb_timer_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 1.418ns (78.194%)  route 0.395ns (21.806%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.453 r  usb_timer_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.453    usb_timer_heartbeat_reg[16]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.346    14.377    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/C
                         clock pessimism              0.242    14.620    
                         clock uncertainty           -0.035    14.584    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.059    14.643    usb_timer_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.209ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.399ns (77.963%)  route 0.395ns (22.037%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.253 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.253    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.434 r  usb_timer_heartbeat_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.434    usb_timer_heartbeat_reg[16]_i_1_n_7
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.346    14.377    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[16]/C
                         clock pessimism              0.242    14.620    
                         clock uncertainty           -0.035    14.584    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.059    14.643    usb_timer_heartbeat_reg[16]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  8.209    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 1.385ns (77.789%)  route 0.395ns (22.211%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 14.376 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.717     3.109    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081     3.190 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.450     4.640    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     5.019 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.414    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X89Y77         LUT1 (Prop_lut1_I0_O)        0.105     5.519 r  usb_timer_heartbeat[0]_i_2/O
                         net (fo=1, routed)           0.000     5.519    usb_timer_heartbeat[0]_i_2_n_0
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.959 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.959    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.057 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.057    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.155 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.420 r  usb_timer_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.420    usb_timer_heartbeat_reg[12]_i_1_n_6
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.326    11.326 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.628    12.954    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.077    13.031 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.345    14.376    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[13]/C
                         clock pessimism              0.242    14.619    
                         clock uncertainty           -0.035    14.583    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.059    14.642    usb_timer_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  8.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 my_usb/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_usb/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (57.017%)  route 0.124ns (42.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.600     1.499    my_usb/usb_clk_buf
    SLICE_X88Y107        FDRE                                         r  my_usb/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.164     1.663 r  my_usb/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.124     1.787    my_usb/isoutreg[0]
    SLICE_X88Y107        FDRE                                         r  my_usb/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.871     2.016    my_usb/usb_clk_buf
    SLICE_X88Y107        FDRE                                         r  my_usb/isoutreg_reg[1]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X88Y107        FDRE (Hold_fdre_C_D)         0.052     1.551    my_usb/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.598     1.497    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  usb_timer_heartbeat_reg[11]/Q
                         net (fo=1, routed)           0.107     1.744    usb_timer_heartbeat_reg_n_0_[11]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  usb_timer_heartbeat_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    usb_timer_heartbeat_reg[8]_i_1_n_4
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.868     2.012    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[11]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.105     1.602    usb_timer_heartbeat_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.599     1.498    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  usb_timer_heartbeat_reg[15]/Q
                         net (fo=1, routed)           0.107     1.745    usb_timer_heartbeat_reg_n_0_[15]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  usb_timer_heartbeat_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    usb_timer_heartbeat_reg[12]_i_1_n_4
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.869     2.013    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[15]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.105     1.603    usb_timer_heartbeat_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.600     1.499    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  usb_timer_heartbeat_reg[19]/Q
                         net (fo=1, routed)           0.107     1.746    usb_timer_heartbeat_reg_n_0_[19]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  usb_timer_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    usb_timer_heartbeat_reg[16]_i_1_n_4
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.870     2.014    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105     1.604    usb_timer_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.597     1.496    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  usb_timer_heartbeat_reg[3]/Q
                         net (fo=1, routed)           0.107     1.743    usb_timer_heartbeat_reg_n_0_[3]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  usb_timer_heartbeat_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    usb_timer_heartbeat_reg[0]_i_1_n_4
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.866     2.010    usb_clk_buf
    SLICE_X89Y77         FDRE                                         r  usb_timer_heartbeat_reg[3]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X89Y77         FDRE (Hold_fdre_C_D)         0.105     1.601    usb_timer_heartbeat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.597     1.496    usb_clk_buf
    SLICE_X89Y78         FDRE                                         r  usb_timer_heartbeat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  usb_timer_heartbeat_reg[7]/Q
                         net (fo=1, routed)           0.107     1.743    usb_timer_heartbeat_reg_n_0_[7]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  usb_timer_heartbeat_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    usb_timer_heartbeat_reg[4]_i_1_n_4
    SLICE_X89Y78         FDRE                                         r  usb_timer_heartbeat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.867     2.011    usb_clk_buf
    SLICE_X89Y78         FDRE                                         r  usb_timer_heartbeat_reg[7]/C
                         clock pessimism             -0.515     1.496    
    SLICE_X89Y78         FDRE (Hold_fdre_C_D)         0.105     1.601    usb_timer_heartbeat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.601     1.500    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y82         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  usb_timer_heartbeat_reg[23]/Q
                         net (fo=1, routed)           0.107     1.747    usb_timer_heartbeat_reg_n_0_[23]
    SLICE_X89Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  usb_timer_heartbeat_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    usb_timer_heartbeat_reg[20]_i_1_n_4
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.871     2.015    usb_clk_buf
    SLICE_X89Y82         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X89Y82         FDRE (Hold_fdre_C_D)         0.105     1.605    usb_timer_heartbeat_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.598     1.497    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  usb_timer_heartbeat_reg[10]/Q
                         net (fo=1, routed)           0.107     1.745    usb_timer_heartbeat_reg_n_0_[10]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  usb_timer_heartbeat_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    usb_timer_heartbeat_reg[8]_i_1_n_5
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.868     2.012    usb_clk_buf
    SLICE_X89Y79         FDRE                                         r  usb_timer_heartbeat_reg[10]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.105     1.602    usb_timer_heartbeat_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.599     1.498    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  usb_timer_heartbeat_reg[14]/Q
                         net (fo=1, routed)           0.107     1.746    usb_timer_heartbeat_reg_n_0_[14]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  usb_timer_heartbeat_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    usb_timer_heartbeat_reg[12]_i_1_n_5
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.869     2.013    usb_clk_buf
    SLICE_X89Y80         FDRE                                         r  usb_timer_heartbeat_reg[14]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X89Y80         FDRE (Hold_fdre_C_D)         0.105     1.603    usb_timer_heartbeat_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.644     0.873    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.899 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.600     1.499    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  usb_timer_heartbeat_reg[18]/Q
                         net (fo=1, routed)           0.107     1.747    usb_timer_heartbeat_reg_n_0_[18]
    SLICE_X89Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  usb_timer_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    usb_timer_heartbeat_reg[16]_i_1_n_5
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.699     1.115    my_usb/clk_bufg
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     1.144 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.870     2.014    usb_clk_buf
    SLICE_X89Y81         FDRE                                         r  usb_timer_heartbeat_reg[18]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.105     1.604    usb_timer_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y29  my_usb/clkbuf/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y107   my_usb/isoutreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y107   my_usb/isoutreg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y107   my_usb/isoutreg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    usb_timer_heartbeat_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    usb_timer_heartbeat_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y107   my_usb/isoutreg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y107   my_usb/isoutreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y107   my_usb/isoutreg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y107   my_usb/isoutreg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y107   my_usb/isoutreg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    usb_timer_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    usb_timer_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    usb_timer_heartbeat_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_180_clk_wiz_0
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        1.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 16.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    12.928    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    13.033 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    13.536    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    13.641 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    14.239    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    14.349 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    14.869    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.581    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    16.588    
                         clock uncertainty           -0.173    16.415    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.205    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.205    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 8.761 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     8.761    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     9.109 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    10.107    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    10.346 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    10.742    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    10.847 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    11.356    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    11.461 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    12.008    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    12.113 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    12.840    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.945 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    13.460    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    13.565 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    14.156    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    14.284 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    14.898    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    16.652    
                         clock uncertainty           -0.173    16.479    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.301    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    12.761    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.866 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    13.237    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.342 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    13.941    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    14.051 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    14.780    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    16.593    
                         clock uncertainty           -0.173    16.420    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.210    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.580ns = ( 16.580 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    12.941    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.046 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    13.393    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.498 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    14.052    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    14.171 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    14.741    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.580    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    16.587    
                         clock uncertainty           -0.173    16.414    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.184    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.184    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 16.587 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     8.752    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     9.131 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    10.396    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    10.501 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    10.617    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    10.722 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    11.383    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    11.488 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    12.176    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    12.281 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    12.716    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    12.821 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    13.168    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    13.273 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    13.997    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    14.105 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    14.766    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.587    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    16.594    
                         clock uncertainty           -0.173    16.421    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.232    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.232    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    12.930    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    13.035 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    13.373    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    13.478 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    14.121    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    14.247 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    14.762    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    16.590    
                         clock uncertainty           -0.173    16.417    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.228    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.228    
                         arrival time                         -14.762    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns = ( 16.584 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    12.879    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    12.984 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    13.321    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    13.426 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    14.028    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    14.154 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    14.792    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.584    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    16.650    
                         clock uncertainty           -0.173    16.477    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.275    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.275    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    12.799    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.904 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    13.226    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.331 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    13.934    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    14.059 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    14.716    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    16.593    
                         clock uncertainty           -0.173    16.420    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.249    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.249    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    12.735    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    12.840 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    13.172    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    13.277 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    13.878    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    13.988 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    14.646    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    16.590    
                         clock uncertainty           -0.173    16.417    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.207    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.589ns = ( 16.589 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     9.152 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    10.324    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    10.559 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    11.029    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    11.134 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    11.607    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    11.712 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    12.637    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    12.742 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    13.088    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    13.193 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    13.795    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    13.900 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    14.633    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    16.589    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007    16.596    
                         clock uncertainty           -0.173    16.423    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    16.205    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         16.205    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  1.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.271ns  (logic 0.347ns (27.300%)  route 0.924ns (72.700%))
  Logic Levels:           0  
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    3.491ns = ( 8.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     8.491    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.347     8.838 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.924     9.762    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.342     6.989    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.066     6.923    
                         clock uncertainty            0.173     7.096    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.158     7.254    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -7.254    
                         arrival time                           9.762    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.374ns  (logic 0.304ns (22.132%)  route 1.070ns (77.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns
    Source Clock Delay      (SCD):    3.486ns = ( 8.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.237     8.486    aes_core/crypt_clk
    SLICE_X61Y120        FDRE                                         r  aes_core/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDRE (Prop_fdre_C_Q)         0.304     8.790 r  aes_core/data_o_reg[29]/Q
                         net (fo=1, routed)           1.070     9.860    reg_inst/D[29]
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.351     6.998    reg_inst/crypt_clk
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/C
                         clock pessimism             -0.066     6.932    
                         clock uncertainty            0.173     7.105    
    SLICE_X62Y119        FDRE (Hold_fdre_C_D)         0.204     7.309    reg_inst/reg_crypt_cipherout_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.309    
                         arrival time                           9.860    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.558ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.384ns  (logic 0.347ns (25.077%)  route 1.037ns (74.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.008ns
    Source Clock Delay      (SCD):    3.493ns = ( 8.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     8.493    aes_core/crypt_clk
    SLICE_X54Y104        FDRE                                         r  aes_core/data_o_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.347     8.840 r  aes_core/data_o_reg[92]/Q
                         net (fo=1, routed)           1.037     9.877    reg_inst/D[92]
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.361     7.008    reg_inst/crypt_clk
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/C
                         clock pessimism             -0.066     6.942    
                         clock uncertainty            0.173     7.115    
    SLICE_X66Y109        FDRE (Hold_fdre_C_D)         0.204     7.319    reg_inst/reg_crypt_cipherout_reg[92]
  -------------------------------------------------------------------
                         required time                         -7.319    
                         arrival time                           9.877    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.575ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.368ns  (logic 0.388ns (28.364%)  route 0.980ns (71.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.005ns
    Source Clock Delay      (SCD):    3.496ns = ( 8.496 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.304     8.800 r  aes_core/ks_inst/ks_o_reg[6]/Q
                         net (fo=16, routed)          0.980     9.780    aes_core/ks_inst/ks_val[6]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.084     9.864 r  aes_core/ks_inst/ks_o[6]_i_1/O
                         net (fo=1, routed)           0.000     9.864    aes_core/ks_inst/ks_o[6]_i_1_n_0
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
                         clock pessimism             -0.111     6.894    
                         clock uncertainty            0.173     7.067    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.222     7.289    aes_core/ks_inst/ks_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.289    
                         arrival time                           9.864    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.589ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.353ns  (logic 0.347ns (25.647%)  route 1.006ns (74.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.986ns
    Source Clock Delay      (SCD):    3.492ns = ( 8.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.243     8.492    aes_core/crypt_clk
    SLICE_X56Y112        FDRE                                         r  aes_core/data_o_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.347     8.839 r  aes_core/data_o_reg[83]/Q
                         net (fo=1, routed)           1.006     9.845    reg_inst/D[83]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.339     6.986    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/C
                         clock pessimism             -0.066     6.920    
                         clock uncertainty            0.173     7.093    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.164     7.257    reg_inst/reg_crypt_cipherout_reg[83]
  -------------------------------------------------------------------
                         required time                         -7.257    
                         arrival time                           9.845    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.368ns  (logic 0.304ns (22.228%)  route 1.064ns (77.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.006ns
    Source Clock Delay      (SCD):    3.496ns = ( 8.496 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X59Y101        FDRE                                         r  aes_core/data_o_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.304     8.800 r  aes_core/data_o_reg[60]/Q
                         net (fo=1, routed)           1.064     9.864    reg_inst/D[60]
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.359     7.006    reg_inst/crypt_clk
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/C
                         clock pessimism             -0.066     6.940    
                         clock uncertainty            0.173     7.113    
    SLICE_X63Y112        FDRE (Hold_fdre_C_D)         0.162     7.275    reg_inst/reg_crypt_cipherout_reg[60]
  -------------------------------------------------------------------
                         required time                         -7.275    
                         arrival time                           9.864    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.592ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.341ns  (logic 0.304ns (22.666%)  route 1.037ns (77.334%))
  Logic Levels:           0  
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.001ns
    Source Clock Delay      (SCD):    3.497ns = ( 8.497 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248     8.497    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.304     8.801 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           1.037     9.839    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.354     7.001    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.085     6.916    
                         clock uncertainty            0.173     7.089    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.158     7.247    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -7.247    
                         arrival time                           9.839    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.593ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.343ns  (logic 0.304ns (22.640%)  route 1.039ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.993ns
    Source Clock Delay      (SCD):    3.490ns = ( 8.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241     8.490    aes_core/crypt_clk
    SLICE_X59Y116        FDRE                                         r  aes_core/data_o_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.304     8.794 r  aes_core/data_o_reg[77]/Q
                         net (fo=1, routed)           1.039     9.833    reg_inst/D[77]
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.346     6.993    reg_inst/crypt_clk
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/C
                         clock pessimism             -0.084     6.909    
                         clock uncertainty            0.173     7.082    
    SLICE_X59Y120        FDRE (Hold_fdre_C_D)         0.158     7.240    reg_inst/reg_crypt_cipherout_reg[77]
  -------------------------------------------------------------------
                         required time                         -7.240    
                         arrival time                           9.833    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.598ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.360ns  (logic 0.347ns (25.505%)  route 1.013ns (74.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.999ns
    Source Clock Delay      (SCD):    3.491ns = ( 8.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     8.491    aes_core/crypt_clk
    SLICE_X60Y114        FDRE                                         r  aes_core/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.347     8.838 r  aes_core/data_o_reg[17]/Q
                         net (fo=1, routed)           1.013     9.852    reg_inst/D[17]
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.352     6.999    reg_inst/crypt_clk
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/C
                         clock pessimism             -0.066     6.933    
                         clock uncertainty            0.173     7.106    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.148     7.254    reg_inst/reg_crypt_cipherout_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.254    
                         arrival time                           9.852    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.599ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (pll_clk1 rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.441ns  (logic 0.431ns (29.920%)  route 1.010ns (70.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.017ns
    Source Clock Delay      (SCD):    3.509ns = ( 8.509 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.260     8.509    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.347     8.856 r  aes_core/ks_inst/ks_o_reg[51]/Q
                         net (fo=3, routed)           1.010     9.866    aes_core/ks_inst/ks_val[51]
    SLICE_X56Y98         LUT5 (Prop_lut5_I4_O)        0.084     9.950 r  aes_core/ks_inst/ks_o[51]_i_1/O
                         net (fo=1, routed)           0.000     9.950    aes_core/ks_inst/ks_o[51]_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.370     7.017    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
                         clock pessimism             -0.110     6.907    
                         clock uncertainty            0.173     7.080    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.271     7.351    aes_core/ks_inst/ks_o_reg[51]
  -------------------------------------------------------------------
                         required time                         -7.351    
                         arrival time                           9.950    
  -------------------------------------------------------------------
                         slack                                  2.599    





---------------------------------------------------------------------------------------------------
From Clock:  clk_270_clk_wiz_0
  To Clock:  pll_clk1

Setup :          327  Failing Endpoints,  Worst Slack       -1.164ns,  Total Violation     -108.037ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 16.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    15.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    15.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    16.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    16.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    16.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    16.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    17.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.581    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    16.588    
                         clock uncertainty           -0.173    16.415    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.205    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.205    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.097ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 11.261 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362    11.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348    11.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    12.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    12.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    13.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    13.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    13.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    13.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    14.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    14.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    15.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    15.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    15.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    16.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    16.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    16.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    17.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    16.652    
                         clock uncertainty           -0.173    16.479    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.301    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                         -17.398    
  -------------------------------------------------------------------
                         slack                                 -1.097    

Slack (VIOLATED) :        -1.070ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    15.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    15.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    16.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    16.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    17.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    16.593    
                         clock uncertainty           -0.173    16.420    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.210    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -17.280    
  -------------------------------------------------------------------
                         slack                                 -1.070    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.580ns = ( 16.580 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    15.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    15.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    16.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    16.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    17.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.580    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    16.587    
                         clock uncertainty           -0.173    16.414    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.184    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.184    
                         arrival time                         -17.241    
  -------------------------------------------------------------------
                         slack                                 -1.058    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 16.587 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 11.252 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353    11.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379    11.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    12.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    13.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    13.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    13.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    13.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    13.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    14.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    14.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    15.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    15.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    15.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    16.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    16.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    17.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.587    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    16.594    
                         clock uncertainty           -0.173    16.421    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.232    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.232    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    15.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    15.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    15.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    15.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    16.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    16.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    17.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    16.590    
                         clock uncertainty           -0.173    16.417    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.228    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.228    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -1.018ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns = ( 16.584 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    15.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    15.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    15.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    15.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    16.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    16.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    17.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.584    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    16.650    
                         clock uncertainty           -0.173    16.477    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.275    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.275    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                 -1.018    

Slack (VIOLATED) :        -0.967ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    15.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    15.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    16.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    16.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    17.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    16.593    
                         clock uncertainty           -0.173    16.420    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.249    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.249    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                 -0.967    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    15.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    15.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    15.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    15.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    16.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    16.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    17.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    16.590    
                         clock uncertainty           -0.173    16.417    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.207    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.928ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (pll_clk1 rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.589ns = ( 16.589 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398    11.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    12.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    13.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    13.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    13.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    14.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    14.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    15.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    15.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    16.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    16.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    17.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    16.589    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007    16.596    
                         clock uncertainty           -0.173    16.423    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    16.205    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         16.205    
                         arrival time                         -17.133    
  -------------------------------------------------------------------
                         slack                                 -0.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.009ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.271ns  (logic 0.347ns (27.300%)  route 0.924ns (72.700%))
  Logic Levels:           0  
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    3.491ns = ( 10.991 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    10.991    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.347    11.338 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.924    12.262    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.342     6.989    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.066     6.923    
                         clock uncertainty            0.173     7.096    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.158     7.254    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -7.254    
                         arrival time                          12.262    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.051ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.374ns  (logic 0.304ns (22.132%)  route 1.070ns (77.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns
    Source Clock Delay      (SCD):    3.486ns = ( 10.986 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.237    10.986    aes_core/crypt_clk
    SLICE_X61Y120        FDRE                                         r  aes_core/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDRE (Prop_fdre_C_Q)         0.304    11.290 r  aes_core/data_o_reg[29]/Q
                         net (fo=1, routed)           1.070    12.360    reg_inst/D[29]
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.351     6.998    reg_inst/crypt_clk
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/C
                         clock pessimism             -0.066     6.932    
                         clock uncertainty            0.173     7.105    
    SLICE_X62Y119        FDRE (Hold_fdre_C_D)         0.204     7.309    reg_inst/reg_crypt_cipherout_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.309    
                         arrival time                          12.360    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.058ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.384ns  (logic 0.347ns (25.077%)  route 1.037ns (74.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.008ns
    Source Clock Delay      (SCD):    3.493ns = ( 10.993 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X54Y104        FDRE                                         r  aes_core/data_o_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.347    11.340 r  aes_core/data_o_reg[92]/Q
                         net (fo=1, routed)           1.037    12.377    reg_inst/D[92]
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.361     7.008    reg_inst/crypt_clk
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/C
                         clock pessimism             -0.066     6.942    
                         clock uncertainty            0.173     7.115    
    SLICE_X66Y109        FDRE (Hold_fdre_C_D)         0.204     7.319    reg_inst/reg_crypt_cipherout_reg[92]
  -------------------------------------------------------------------
                         required time                         -7.319    
                         arrival time                          12.377    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.075ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.368ns  (logic 0.388ns (28.364%)  route 0.980ns (71.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.005ns
    Source Clock Delay      (SCD):    3.496ns = ( 10.996 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.304    11.300 r  aes_core/ks_inst/ks_o_reg[6]/Q
                         net (fo=16, routed)          0.980    12.280    aes_core/ks_inst/ks_val[6]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.084    12.364 r  aes_core/ks_inst/ks_o[6]_i_1/O
                         net (fo=1, routed)           0.000    12.364    aes_core/ks_inst/ks_o[6]_i_1_n_0
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
                         clock pessimism             -0.111     6.894    
                         clock uncertainty            0.173     7.067    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.222     7.289    aes_core/ks_inst/ks_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.289    
                         arrival time                          12.364    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.089ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.353ns  (logic 0.347ns (25.647%)  route 1.006ns (74.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.986ns
    Source Clock Delay      (SCD):    3.492ns = ( 10.992 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.243    10.992    aes_core/crypt_clk
    SLICE_X56Y112        FDRE                                         r  aes_core/data_o_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.347    11.339 r  aes_core/data_o_reg[83]/Q
                         net (fo=1, routed)           1.006    12.345    reg_inst/D[83]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.339     6.986    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/C
                         clock pessimism             -0.066     6.920    
                         clock uncertainty            0.173     7.093    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.164     7.257    reg_inst/reg_crypt_cipherout_reg[83]
  -------------------------------------------------------------------
                         required time                         -7.257    
                         arrival time                          12.345    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.089ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.368ns  (logic 0.304ns (22.228%)  route 1.064ns (77.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.006ns
    Source Clock Delay      (SCD):    3.496ns = ( 10.996 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X59Y101        FDRE                                         r  aes_core/data_o_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.304    11.300 r  aes_core/data_o_reg[60]/Q
                         net (fo=1, routed)           1.064    12.364    reg_inst/D[60]
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.359     7.006    reg_inst/crypt_clk
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/C
                         clock pessimism             -0.066     6.940    
                         clock uncertainty            0.173     7.113    
    SLICE_X63Y112        FDRE (Hold_fdre_C_D)         0.162     7.275    reg_inst/reg_crypt_cipherout_reg[60]
  -------------------------------------------------------------------
                         required time                         -7.275    
                         arrival time                          12.364    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.092ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.341ns  (logic 0.304ns (22.666%)  route 1.037ns (77.334%))
  Logic Levels:           0  
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.001ns
    Source Clock Delay      (SCD):    3.497ns = ( 10.997 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    10.997    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.304    11.301 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           1.037    12.339    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.354     7.001    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.085     6.916    
                         clock uncertainty            0.173     7.089    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.158     7.247    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -7.247    
                         arrival time                          12.339    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.093ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.343ns  (logic 0.304ns (22.640%)  route 1.039ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.993ns
    Source Clock Delay      (SCD):    3.490ns = ( 10.990 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    10.990    aes_core/crypt_clk
    SLICE_X59Y116        FDRE                                         r  aes_core/data_o_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.304    11.294 r  aes_core/data_o_reg[77]/Q
                         net (fo=1, routed)           1.039    12.333    reg_inst/D[77]
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.346     6.993    reg_inst/crypt_clk
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/C
                         clock pessimism             -0.084     6.909    
                         clock uncertainty            0.173     7.082    
    SLICE_X59Y120        FDRE (Hold_fdre_C_D)         0.158     7.240    reg_inst/reg_crypt_cipherout_reg[77]
  -------------------------------------------------------------------
                         required time                         -7.240    
                         arrival time                          12.333    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.098ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.360ns  (logic 0.347ns (25.505%)  route 1.013ns (74.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.999ns
    Source Clock Delay      (SCD):    3.491ns = ( 10.991 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    10.991    aes_core/crypt_clk
    SLICE_X60Y114        FDRE                                         r  aes_core/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.347    11.338 r  aes_core/data_o_reg[17]/Q
                         net (fo=1, routed)           1.013    12.352    reg_inst/D[17]
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.352     6.999    reg_inst/crypt_clk
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/C
                         clock pessimism             -0.066     6.933    
                         clock uncertainty            0.173     7.106    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.148     7.254    reg_inst/reg_crypt_cipherout_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.254    
                         arrival time                          12.352    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.099ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (pll_clk1 rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.441ns  (logic 0.431ns (29.920%)  route 1.010ns (70.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.017ns
    Source Clock Delay      (SCD):    3.509ns = ( 11.009 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.260    11.009    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.347    11.356 r  aes_core/ks_inst/ks_o_reg[51]/Q
                         net (fo=3, routed)           1.010    12.366    aes_core/ks_inst/ks_val[51]
    SLICE_X56Y98         LUT5 (Prop_lut5_I4_O)        0.084    12.450 r  aes_core/ks_inst/ks_o[51]_i_1/O
                         net (fo=1, routed)           0.000    12.450    aes_core/ks_inst/ks_o[51]_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.370     7.017    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
                         clock pessimism             -0.110     6.907    
                         clock uncertainty            0.173     7.080    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.271     7.351    aes_core/ks_inst/ks_o_reg[51]
  -------------------------------------------------------------------
                         required time                         -7.351    
                         arrival time                          12.450    
  -------------------------------------------------------------------
                         slack                                  5.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_90_clk_wiz_0
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        3.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 16.581 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    10.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    10.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    11.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    11.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    12.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.581    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    16.588    
                         clock uncertainty           -0.173    16.415    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.205    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.205    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 6.261 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     6.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     7.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     7.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     8.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     8.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     8.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547     9.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105     9.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    10.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    10.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    10.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    11.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    11.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    12.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    16.652    
                         clock uncertainty           -0.173    16.479    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.301    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    10.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    11.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    11.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    12.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    16.593    
                         clock uncertainty           -0.173    16.420    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.210    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.580ns = ( 16.580 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    10.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    10.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    11.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    11.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.580    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    16.587    
                         clock uncertainty           -0.173    16.414    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.184    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.184    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 16.587 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 6.252 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     6.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     7.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     8.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     8.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688     9.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105     9.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    10.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    10.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    10.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    11.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    11.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    12.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.587    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    16.594    
                         clock uncertainty           -0.173    16.421    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.232    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.232    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    10.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    10.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    10.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    10.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    11.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    11.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    16.590    
                         clock uncertainty           -0.173    16.417    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.228    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.228    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns = ( 16.584 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    10.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    10.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    10.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    11.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    11.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    12.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.584    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    16.650    
                         clock uncertainty           -0.173    16.477    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.275    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.275    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    10.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    10.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    11.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    11.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    16.593    
                         clock uncertainty           -0.173    16.420    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.249    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.249    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    10.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    10.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    10.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    11.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    11.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    16.590    
                         clock uncertainty           -0.173    16.417    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.207    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (pll_clk1 rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.589ns = ( 16.589 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     6.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172     7.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235     8.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470     8.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105     8.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473     9.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105     9.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    10.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    10.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    11.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    11.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    12.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    16.589    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007    16.596    
                         clock uncertainty           -0.173    16.423    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    16.205    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         16.205    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  4.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.271ns  (logic 0.347ns (27.300%)  route 0.924ns (72.700%))
  Logic Levels:           0  
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    3.491ns = ( 5.991 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     5.991    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.347     6.338 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.924     7.262    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.342     6.989    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.066     6.923    
                         clock uncertainty            0.173     7.096    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.158     7.254    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -7.254    
                         arrival time                           7.262    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.374ns  (logic 0.304ns (22.132%)  route 1.070ns (77.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.998ns
    Source Clock Delay      (SCD):    3.486ns = ( 5.986 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.237     5.986    aes_core/crypt_clk
    SLICE_X61Y120        FDRE                                         r  aes_core/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDRE (Prop_fdre_C_Q)         0.304     6.290 r  aes_core/data_o_reg[29]/Q
                         net (fo=1, routed)           1.070     7.360    reg_inst/D[29]
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.351     6.998    reg_inst/crypt_clk
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/C
                         clock pessimism             -0.066     6.932    
                         clock uncertainty            0.173     7.105    
    SLICE_X62Y119        FDRE (Hold_fdre_C_D)         0.204     7.309    reg_inst/reg_crypt_cipherout_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.309    
                         arrival time                           7.360    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.384ns  (logic 0.347ns (25.077%)  route 1.037ns (74.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.008ns
    Source Clock Delay      (SCD):    3.493ns = ( 5.993 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     5.993    aes_core/crypt_clk
    SLICE_X54Y104        FDRE                                         r  aes_core/data_o_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.347     6.340 r  aes_core/data_o_reg[92]/Q
                         net (fo=1, routed)           1.037     7.377    reg_inst/D[92]
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.361     7.008    reg_inst/crypt_clk
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/C
                         clock pessimism             -0.066     6.942    
                         clock uncertainty            0.173     7.115    
    SLICE_X66Y109        FDRE (Hold_fdre_C_D)         0.204     7.319    reg_inst/reg_crypt_cipherout_reg[92]
  -------------------------------------------------------------------
                         required time                         -7.319    
                         arrival time                           7.377    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.368ns  (logic 0.388ns (28.364%)  route 0.980ns (71.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.005ns
    Source Clock Delay      (SCD):    3.496ns = ( 5.996 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.304     6.300 r  aes_core/ks_inst/ks_o_reg[6]/Q
                         net (fo=16, routed)          0.980     7.280    aes_core/ks_inst/ks_val[6]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.084     7.364 r  aes_core/ks_inst/ks_o[6]_i_1/O
                         net (fo=1, routed)           0.000     7.364    aes_core/ks_inst/ks_o[6]_i_1_n_0
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
                         clock pessimism             -0.111     6.894    
                         clock uncertainty            0.173     7.067    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.222     7.289    aes_core/ks_inst/ks_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.289    
                         arrival time                           7.364    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.353ns  (logic 0.347ns (25.647%)  route 1.006ns (74.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.986ns
    Source Clock Delay      (SCD):    3.492ns = ( 5.992 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.243     5.992    aes_core/crypt_clk
    SLICE_X56Y112        FDRE                                         r  aes_core/data_o_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.347     6.339 r  aes_core/data_o_reg[83]/Q
                         net (fo=1, routed)           1.006     7.345    reg_inst/D[83]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.339     6.986    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/C
                         clock pessimism             -0.066     6.920    
                         clock uncertainty            0.173     7.093    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.164     7.257    reg_inst/reg_crypt_cipherout_reg[83]
  -------------------------------------------------------------------
                         required time                         -7.257    
                         arrival time                           7.345    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.368ns  (logic 0.304ns (22.228%)  route 1.064ns (77.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.006ns
    Source Clock Delay      (SCD):    3.496ns = ( 5.996 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/crypt_clk
    SLICE_X59Y101        FDRE                                         r  aes_core/data_o_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.304     6.300 r  aes_core/data_o_reg[60]/Q
                         net (fo=1, routed)           1.064     7.364    reg_inst/D[60]
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.359     7.006    reg_inst/crypt_clk
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/C
                         clock pessimism             -0.066     6.940    
                         clock uncertainty            0.173     7.113    
    SLICE_X63Y112        FDRE (Hold_fdre_C_D)         0.162     7.275    reg_inst/reg_crypt_cipherout_reg[60]
  -------------------------------------------------------------------
                         required time                         -7.275    
                         arrival time                           7.364    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.341ns  (logic 0.304ns (22.666%)  route 1.037ns (77.334%))
  Logic Levels:           0  
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.001ns
    Source Clock Delay      (SCD):    3.497ns = ( 5.997 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248     5.997    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.304     6.301 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           1.037     7.339    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.354     7.001    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.085     6.916    
                         clock uncertainty            0.173     7.089    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.158     7.247    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -7.247    
                         arrival time                           7.339    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.343ns  (logic 0.304ns (22.640%)  route 1.039ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.993ns
    Source Clock Delay      (SCD):    3.490ns = ( 5.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241     5.990    aes_core/crypt_clk
    SLICE_X59Y116        FDRE                                         r  aes_core/data_o_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.304     6.294 r  aes_core/data_o_reg[77]/Q
                         net (fo=1, routed)           1.039     7.333    reg_inst/D[77]
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.346     6.993    reg_inst/crypt_clk
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/C
                         clock pessimism             -0.084     6.909    
                         clock uncertainty            0.173     7.082    
    SLICE_X59Y120        FDRE (Hold_fdre_C_D)         0.158     7.240    reg_inst/reg_crypt_cipherout_reg[77]
  -------------------------------------------------------------------
                         required time                         -7.240    
                         arrival time                           7.333    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.360ns  (logic 0.347ns (25.505%)  route 1.013ns (74.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.999ns
    Source Clock Delay      (SCD):    3.491ns = ( 5.991 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     5.991    aes_core/crypt_clk
    SLICE_X60Y114        FDRE                                         r  aes_core/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.347     6.338 r  aes_core/data_o_reg[17]/Q
                         net (fo=1, routed)           1.013     7.352    reg_inst/D[17]
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.352     6.999    reg_inst/crypt_clk
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/C
                         clock pessimism             -0.066     6.933    
                         clock uncertainty            0.173     7.106    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.148     7.254    reg_inst/reg_crypt_cipherout_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.254    
                         arrival time                           7.352    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (pll_clk1 rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.441ns  (logic 0.431ns (29.920%)  route 1.010ns (70.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.017ns
    Source Clock Delay      (SCD):    3.509ns = ( 6.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.260     6.009    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.347     6.356 r  aes_core/ks_inst/ks_o_reg[51]/Q
                         net (fo=3, routed)           1.010     7.366    aes_core/ks_inst/ks_val[51]
    SLICE_X56Y98         LUT5 (Prop_lut5_I4_O)        0.084     7.450 r  aes_core/ks_inst/ks_o[51]_i_1/O
                         net (fo=1, routed)           0.000     7.450    aes_core/ks_inst/ks_o[51]_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.370     7.017    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
                         clock pessimism             -0.110     6.907    
                         clock uncertainty            0.173     7.080    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.271     7.351    aes_core/ks_inst/ks_o_reg[51]
  -------------------------------------------------------------------
                         required time                         -7.351    
                         arrival time                           7.450    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        2.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_0/S0
                            (falling edge-triggered cell BUFGCTRL clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk1 fall@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.379ns (31.807%)  route 0.813ns (68.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 8.201 - 5.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.374     4.610    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.379     4.989 f  reg_inst/clk_rand/rand_bits_reg[0]/Q
                         net (fo=3, routed)           0.813     5.801    reg_inst/clk_rand/rand_bits[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_0/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 fall edge)
                                                      5.000     5.000 f  
    N13                                               0.000     5.000 f  pll_clk1 (IN)
                         net (fo=0)                   0.000     5.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392     6.392 f  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620     8.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     8.089 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112     8.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_0/I0
                         clock pessimism              0.000     8.201    
                         clock uncertainty           -0.035     8.166    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.125     8.041    reg_inst/clk_rand/MUX_0
  -------------------------------------------------------------------
                         required time                          8.041    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 16.581 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.164    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.269 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.772    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.877 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.475    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.585 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.105    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.581    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    16.588    
                         clock uncertainty           -0.035    16.552    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.342    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.342    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.997    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.345 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.343    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.582 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.978    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.083 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.592    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.697 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.244    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.349 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.076    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.181 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.696    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.801 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.392    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.520 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.134    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    16.652    
                         clock uncertainty           -0.035    16.616    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.438    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.438    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.997    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.102 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.473    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.578 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.177    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.287 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.016    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    16.593    
                         clock uncertainty           -0.035    16.557    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.347    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.347    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.580ns = ( 16.580 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.282 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.629    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.734 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.288    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.407 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.977    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.580    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    16.587    
                         clock uncertainty           -0.035    16.551    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.321    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.321    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 16.587 - 10.000 ) 
    Source Clock Delay      (SCD):    6.988ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.988    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.367 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.632    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.737 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.853    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.958 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.619    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.724 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.412    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.517 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.952    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.057 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.404    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.509 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.233    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.341 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.002    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.587    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    16.594    
                         clock uncertainty           -0.035    16.558    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.369    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.369    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.166    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.271 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.609    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.714 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.357    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.483 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.998    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    16.590    
                         clock uncertainty           -0.035    16.554    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.365    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.365    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns = ( 16.584 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.115    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.220 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.557    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.662 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.264    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.390 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.028    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.584    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    16.650    
                         clock uncertainty           -0.035    16.614    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.412    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.412    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 16.586 - 10.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.035    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.140 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.462    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.567 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.170    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.295 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.952    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.586    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    16.593    
                         clock uncertainty           -0.035    16.557    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.386    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.386    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.583ns = ( 16.583 - 10.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.971    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.076 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.408    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.513 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.114    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.224 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.882    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.392    11.392 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.012    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.089 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.201    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.278 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.830    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.899 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.262    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.339 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.583    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    16.590    
                         clock uncertainty           -0.035    16.554    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.344    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.344    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                  3.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563     2.374    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141     2.515 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587     3.102    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.240    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.269 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.559    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.602 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.365 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     3.201    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.256     2.945    
                         clock uncertainty            0.035     2.980    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     3.039    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     2.367    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     2.508 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601     3.109    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.240    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.269 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.559    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.602 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.365 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     3.192    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.254     2.938    
                         clock uncertainty            0.035     2.973    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     3.045    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     2.367    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141     2.508 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605     3.113    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.240    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.269 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.559    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.602 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.365 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     3.191    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.255     2.936    
                         clock uncertainty            0.035     2.971    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     3.049    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562     2.373    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     2.514 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596     3.110    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.240    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.269 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.559    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.602 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.365 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     3.194    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.256     2.938    
                         clock uncertainty            0.035     2.973    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     3.043    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     2.363    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164     2.527 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819     3.346    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.240    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.269 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.559    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.602 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.365 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     3.182    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.005     3.177    
                         clock uncertainty            0.035     3.212    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     3.278    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.587%)  route 0.240ns (51.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  reg_inst/clk_rand/counter_reg[3]/Q
                         net (fo=6, routed)           0.240     1.880    reg_inst/clk_rand/counter_reg__0[3]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.099     1.979 r  reg_inst/clk_rand/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.979    reg_inst/clk_rand/p_0_in__0[6]
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.039    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[6]/C
                         clock pessimism             -0.257     1.782    
                         clock uncertainty            0.035     1.818    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.910    reg_inst/clk_rand/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557     2.368    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164     2.532 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593     3.125    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.240    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.269 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.559    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.602 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.365 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     3.184    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.234     2.950    
                         clock uncertainty            0.035     2.985    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     3.055    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -3.055    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560     2.371    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     2.512 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536     3.048    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045     3.093 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252     3.345    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045     3.390 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000     3.390    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.240    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.269 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.559    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.602 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.365 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     3.197    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.005     3.192    
                         clock uncertainty            0.035     3.227    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     3.319    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     2.363    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164     2.527 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846     3.373    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.240    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.269 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.559    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.602 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.365 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     3.184    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.005     3.179    
                         clock uncertainty            0.035     3.214    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     3.302    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     2.367    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164     2.531 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615     3.146    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.483     0.483 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.178    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.207 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.240    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.269 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.559    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.602 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.336    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.365 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     3.199    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.234     2.965    
                         clock uncertainty            0.035     3.000    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     3.072    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  clk_180_clk_wiz_0

Setup :         1081  Failing Endpoints,  Worst Slack       -5.002ns,  Total Violation    -2784.254ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.002ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 8.491 - 5.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.282 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.784    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.889 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.487    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.597 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.117    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     8.491    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007     8.498    
                         clock uncertainty           -0.173     8.325    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210     8.115    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                 -5.002    

Slack (VIOLATED) :        -4.934ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     7.009    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.357 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.355    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.594 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.990    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.095 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.604    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.709 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.257    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.362 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.089    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.194 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.708    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.813 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.404    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.532 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.146    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066     8.563    
                         clock uncertainty           -0.173     8.390    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178     8.212    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 -4.934    

Slack (VIOLATED) :        -4.907ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    11.010    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.115 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.485    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.590 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.189    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.299 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.028    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007     8.503    
                         clock uncertainty           -0.173     8.330    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210     8.120    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                 -4.907    

Slack (VIOLATED) :        -4.895ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 8.490 - 5.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.189    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.294 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.642    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.747 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.300    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.419 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.990    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241     8.490    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007     8.497    
                         clock uncertainty           -0.173     8.324    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230     8.094    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 -4.895    

Slack (VIOLATED) :        -4.872ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 8.497 - 5.000 ) 
    Source Clock Delay      (SCD):    7.000ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     7.000    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.379 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.645    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.750 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.865    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.970 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.631    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.736 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.424    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.529 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.965    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.070 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.416    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.521 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.245    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.353 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.015    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248     8.497    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007     8.504    
                         clock uncertainty           -0.173     8.331    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189     8.142    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                 -4.872    

Slack (VIOLATED) :        -4.872ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 8.493 - 5.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.178    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.283 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.621    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.726 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.370    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.496 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    13.010    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     8.493    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007     8.500    
                         clock uncertainty           -0.173     8.327    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189     8.138    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                 -4.872    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 8.494 - 5.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.127    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.232 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.570    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.675 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.276    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.402 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.041    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245     8.494    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066     8.561    
                         clock uncertainty           -0.173     8.388    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202     8.186    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.805ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.048    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.153 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.475    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.580 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.182    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.307 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.964    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007     8.503    
                         clock uncertainty           -0.173     8.330    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171     8.159    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 -4.805    

Slack (VIOLATED) :        -4.777ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 8.493 - 5.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.983    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.088 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.420    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.525 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.126    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.236 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.894    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     8.493    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007     8.500    
                         clock uncertainty           -0.173     8.327    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210     8.117    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                 -4.777    

Slack (VIOLATED) :        -4.765ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 8.499 - 5.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     7.400 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172     8.572    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235     8.807 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470     9.277    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105     9.382 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473     9.855    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105     9.960 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    10.885    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.990 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    11.336    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    11.441 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    12.043    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    12.148 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    12.881    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250     8.499    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007     8.506    
                         clock uncertainty           -0.173     8.333    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218     8.115    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -4.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_2/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 fall@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.373%)  route 0.224ns (63.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  reg_inst/clk_rand/rand_bits_reg[2]/Q
                         net (fo=3, routed)           0.224     1.875    reg_inst/clk_rand/rand_bits[2]
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_2/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     0.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400    -0.573 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.029    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 f  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     0.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.062 f  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     0.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     0.396 f  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     1.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_2/I1
                         clock pessimism              0.000     1.129    
                         clock uncertainty            0.173     1.302    
    BUFGCTRL_X0Y7        BUFGCTRL (Hold_bufgctrl_I1_S1)
                                                      0.105     1.407    reg_inst/clk_rand/MUX_2
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 fall@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        -1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.033ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.564     1.525    reg_inst/clk_rand/CLK
    SLICE_X51Y97         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  reg_inst/clk_rand/rand_bits_reg[1]/Q
                         net (fo=3, routed)           0.175     1.840    reg_inst/clk_rand/rand_bits[1]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     0.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400    -0.573 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.029    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 f  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     0.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_1/I0
                         clock pessimism              0.000     0.033    
                         clock uncertainty            0.173     0.206    
    BUFGCTRL_X0Y4        BUFGCTRL (Hold_bufgctrl_I0_S0)
                                                      0.159     0.365    reg_inst/clk_rand/MUX_1
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             6.144ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    2.386ns = ( 12.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563    12.386    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141    12.527 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587    13.114    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     6.994    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.256     6.738    
                         clock uncertainty            0.173     6.911    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     6.970    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.970    
                         arrival time                          13.114    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.145ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    2.379ns = ( 12.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.379    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141    12.520 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601    13.121    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.985    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.254     6.731    
                         clock uncertainty            0.173     6.904    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     6.976    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -6.976    
                         arrival time                          13.121    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.146ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    2.379ns = ( 12.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.379    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    12.520 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605    13.126    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.984    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.255     6.729    
                         clock uncertainty            0.173     6.902    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     6.980    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -6.980    
                         arrival time                          13.126    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.148ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    2.385ns = ( 12.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562    12.385    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141    12.526 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596    13.122    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     6.987    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.256     6.731    
                         clock uncertainty            0.173     6.904    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     6.974    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -6.974    
                         arrival time                          13.122    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.149ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 6.975 - 5.000 ) 
    Source Clock Delay      (SCD):    2.375ns = ( 12.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.375    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164    12.539 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819    13.358    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     6.975    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.005     6.970    
                         clock uncertainty            0.173     7.143    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     7.209    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -7.209    
                         arrival time                          13.358    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.151ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    2.380ns = ( 12.380 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557    12.380    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    12.544 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593    13.137    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     6.977    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.234     6.743    
                         clock uncertainty            0.173     6.916    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     6.986    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -6.986    
                         arrival time                          13.137    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.152ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    2.383ns = ( 12.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560    12.383    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    12.524 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536    13.060    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045    13.105 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252    13.357    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045    13.402 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000    13.402    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     6.990    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.005     6.985    
                         clock uncertainty            0.173     7.158    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     7.250    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.250    
                         arrival time                          13.402    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.153ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    2.375ns = ( 12.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.375    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    12.539 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846    13.386    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     6.977    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.005     6.972    
                         clock uncertainty            0.173     7.145    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     7.233    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -7.233    
                         arrival time                          13.386    
  -------------------------------------------------------------------
                         slack                                  6.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_270_clk_wiz_0
  To Clock:  clk_180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 18.491 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    15.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    15.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    16.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    16.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    16.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    16.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    17.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    18.491    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism             -0.064    18.427    
                         clock uncertainty           -0.194    18.233    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    18.023    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 18.496 - 15.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 11.261 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362    11.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348    11.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    12.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    12.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    13.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    13.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    13.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    13.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    14.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    14.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    15.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    15.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    15.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    16.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    16.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    16.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    17.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    18.496    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism             -0.005    18.491    
                         clock uncertainty           -0.194    18.297    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    18.119    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         18.119    
                         arrival time                         -17.398    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 18.496 - 15.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    15.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    15.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    16.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    16.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    17.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    18.496    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism             -0.064    18.432    
                         clock uncertainty           -0.194    18.238    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    18.028    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         18.028    
                         arrival time                         -17.280    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 18.490 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    15.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    15.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    16.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    16.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    17.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    18.490    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism             -0.064    18.426    
                         clock uncertainty           -0.194    18.232    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    18.002    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         18.002    
                         arrival time                         -17.241    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 18.497 - 15.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 11.252 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353    11.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379    11.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    12.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    13.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    13.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    13.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    13.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    13.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    14.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    14.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    15.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    15.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    15.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    16.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    16.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    17.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    18.497    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism             -0.064    18.433    
                         clock uncertainty           -0.194    18.239    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    18.050    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         18.050    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 18.493 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    15.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    15.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    15.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    15.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    16.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    16.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    17.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    18.493    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism             -0.064    18.429    
                         clock uncertainty           -0.194    18.235    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    18.046    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         18.046    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 18.494 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    15.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    15.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    15.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    15.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    16.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    16.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    17.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    18.494    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism             -0.005    18.489    
                         clock uncertainty           -0.194    18.295    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    18.093    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         18.093    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 18.496 - 15.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    15.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    15.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    16.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    16.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    17.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    18.496    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism             -0.064    18.432    
                         clock uncertainty           -0.194    18.238    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    18.067    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         18.067    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 18.493 - 15.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    15.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    15.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    15.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    15.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    16.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    16.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    17.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    18.493    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism             -0.064    18.429    
                         clock uncertainty           -0.194    18.235    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    18.025    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         18.025    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_180_clk_wiz_0 rise@15.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 18.499 - 15.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398    11.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    12.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    13.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    13.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    13.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    14.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    14.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    15.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    15.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    16.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    16.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    17.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    16.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764    13.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381    14.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112    15.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552    15.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069    15.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362    17.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    17.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    18.499    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism             -0.064    18.435    
                         clock uncertainty           -0.194    18.241    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    18.023    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         18.023    
                         arrival time                         -17.133    
  -------------------------------------------------------------------
                         slack                                  0.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.614ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.425ns = ( 8.925 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563     8.925    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141     9.066 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587     9.653    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     6.994    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.208     6.786    
                         clock uncertainty            0.194     6.980    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     7.039    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.039    
                         arrival time                           9.653    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.615ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 8.918 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     8.918    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     9.059 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601     9.660    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.985    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.206     6.779    
                         clock uncertainty            0.194     6.973    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     7.045    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -7.045    
                         arrival time                           9.660    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.616ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 8.918 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     8.918    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141     9.059 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605     9.665    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.984    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.207     6.777    
                         clock uncertainty            0.194     6.971    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     7.049    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -7.049    
                         arrival time                           9.665    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.618ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.424ns = ( 8.924 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562     8.924    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     9.065 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596     9.661    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     6.987    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.208     6.779    
                         clock uncertainty            0.194     6.973    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     7.043    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -7.043    
                         arrival time                           9.661    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.619ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 6.975 - 5.000 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 8.914 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     8.914    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164     9.078 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819     9.897    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     6.975    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism              0.043     7.017    
                         clock uncertainty            0.194     7.212    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     7.278    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -7.278    
                         arrival time                           9.897    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.621ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.419ns = ( 8.919 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557     8.919    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164     9.083 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593     9.676    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     6.977    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.186     6.791    
                         clock uncertainty            0.194     6.985    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     7.055    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                           9.676    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.622ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.422ns = ( 8.922 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560     8.922    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     9.063 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536     9.599    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045     9.644 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252     9.896    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045     9.941 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000     9.941    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     6.990    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism              0.043     7.032    
                         clock uncertainty            0.194     7.227    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     7.319    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.319    
                         arrival time                           9.941    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.623ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 8.914 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     8.914    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164     9.078 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846     9.925    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     6.977    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism              0.043     7.019    
                         clock uncertainty            0.194     7.214    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     7.302    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -7.302    
                         arrival time                           9.925    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.625ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 8.918 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     8.918    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164     9.082 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615     9.697    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     6.992    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.186     6.806    
                         clock uncertainty            0.194     7.000    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     7.072    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.072    
                         arrival time                           9.697    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.626ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 8.921 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559     8.921    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141     9.062 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603     9.665    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.985    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.206     6.779    
                         clock uncertainty            0.194     6.973    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     7.039    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -7.039    
                         arrival time                           9.665    
  -------------------------------------------------------------------
                         slack                                  2.626    





---------------------------------------------------------------------------------------------------
From Clock:  clk_90_clk_wiz_0
  To Clock:  clk_180_clk_wiz_0

Setup :          922  Failing Endpoints,  Worst Slack       -4.346ns,  Total Violation    -2109.614ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.346ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 8.491 - 5.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    10.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    10.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    11.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    11.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    12.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     8.491    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism             -0.064     8.427    
                         clock uncertainty           -0.194     8.233    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210     8.023    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 -4.346    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 6.261 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     6.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     7.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     7.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     8.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     8.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     8.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547     9.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105     9.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    10.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    10.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    10.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    11.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    11.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    12.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism             -0.005     8.491    
                         clock uncertainty           -0.194     8.297    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178     8.119    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.252ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    10.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    11.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    11.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    12.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism             -0.064     8.432    
                         clock uncertainty           -0.194     8.238    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210     8.028    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                 -4.252    

Slack (VIOLATED) :        -4.240ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 8.490 - 5.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    10.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    10.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    11.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    11.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241     8.490    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism             -0.064     8.426    
                         clock uncertainty           -0.194     8.232    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230     8.002    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                 -4.240    

Slack (VIOLATED) :        -4.217ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 8.497 - 5.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 6.252 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     6.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     7.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     8.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     8.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688     9.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105     9.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    10.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    10.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    10.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    11.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    11.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    12.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248     8.497    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism             -0.064     8.433    
                         clock uncertainty           -0.194     8.239    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189     8.050    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                 -4.217    

Slack (VIOLATED) :        -4.216ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 8.493 - 5.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    10.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    10.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    10.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    10.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    11.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    11.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     8.493    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism             -0.064     8.429    
                         clock uncertainty           -0.194     8.235    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189     8.046    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                          8.046    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                 -4.216    

Slack (VIOLATED) :        -4.200ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 8.494 - 5.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    10.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    10.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    10.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    11.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    11.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    12.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245     8.494    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism             -0.005     8.489    
                         clock uncertainty           -0.194     8.295    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202     8.093    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                 -4.200    

Slack (VIOLATED) :        -4.149ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    10.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    10.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    11.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    11.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism             -0.064     8.432    
                         clock uncertainty           -0.194     8.238    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171     8.067    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                 -4.149    

Slack (VIOLATED) :        -4.121ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 8.493 - 5.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    10.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    10.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    10.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    11.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    11.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     8.493    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism             -0.064     8.429    
                         clock uncertainty           -0.194     8.235    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210     8.025    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 -4.121    

Slack (VIOLATED) :        -4.110ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 8.499 - 5.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     6.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172     7.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235     8.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470     8.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105     8.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473     9.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105     9.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    10.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    10.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    11.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    11.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    12.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250     8.499    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism             -0.064     8.435    
                         clock uncertainty           -0.194     8.241    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218     8.023    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 -4.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.614ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.425ns = ( 13.925 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563    13.925    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141    14.066 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587    14.653    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     6.994    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.208     6.786    
                         clock uncertainty            0.194     6.980    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     7.039    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.039    
                         arrival time                          14.653    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.615ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 13.918 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    13.918    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141    14.059 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601    14.660    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.985    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.206     6.779    
                         clock uncertainty            0.194     6.973    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     7.045    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -7.045    
                         arrival time                          14.660    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.616ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 13.918 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    13.918    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    14.059 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605    14.665    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.984    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.207     6.777    
                         clock uncertainty            0.194     6.971    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     7.049    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -7.049    
                         arrival time                          14.665    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.618ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.424ns = ( 13.924 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562    13.924    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141    14.065 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596    14.661    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     6.987    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.208     6.779    
                         clock uncertainty            0.194     6.973    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     7.043    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -7.043    
                         arrival time                          14.661    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.619ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 6.975 - 5.000 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 13.914 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    13.914    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164    14.078 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819    14.897    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     6.975    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism              0.043     7.017    
                         clock uncertainty            0.194     7.212    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     7.278    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -7.278    
                         arrival time                          14.897    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.621ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.419ns = ( 13.919 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557    13.919    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    14.083 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593    14.676    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     6.977    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.186     6.791    
                         clock uncertainty            0.194     6.985    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     7.055    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                          14.676    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.622ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.422ns = ( 13.922 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560    13.922    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    14.063 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536    14.599    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045    14.644 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252    14.896    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045    14.941 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000    14.941    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     6.990    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism              0.043     7.032    
                         clock uncertainty            0.194     7.227    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     7.319    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.319    
                         arrival time                          14.941    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.623ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 13.914 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    13.914    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    14.078 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846    14.925    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     6.977    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism              0.043     7.019    
                         clock uncertainty            0.194     7.214    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     7.302    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -7.302    
                         arrival time                          14.925    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.625ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 13.918 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    13.918    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164    14.082 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615    14.697    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     6.992    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.186     6.806    
                         clock uncertainty            0.194     7.000    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     7.072    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.072    
                         arrival time                          14.697    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.626ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_180_clk_wiz_0 rise@5.000ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 13.921 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559    13.921    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    14.062 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603    14.665    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.985    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.206     6.779    
                         clock uncertainty            0.194     6.973    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     7.039    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -7.039    
                         arrival time                          14.665    
  -------------------------------------------------------------------
                         slack                                  7.626    





---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  clk_180_clk_wiz_0

Setup :         1081  Failing Endpoints,  Worst Slack       -4.989ns,  Total Violation    -2770.980ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.989ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 8.491 - 5.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.164    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.269 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.772    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.877 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.475    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.585 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.105    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     8.491    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007     8.498    
                         clock uncertainty           -0.173     8.325    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210     8.115    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                 -4.989    

Slack (VIOLATED) :        -4.922ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.997    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.345 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.343    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.582 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.978    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.083 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.592    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.697 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.244    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.349 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.076    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.181 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.696    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.801 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.392    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.520 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.134    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066     8.563    
                         clock uncertainty           -0.173     8.390    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178     8.212    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                 -4.922    

Slack (VIOLATED) :        -4.895ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.997    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.102 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.473    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.578 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.177    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.287 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.016    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007     8.503    
                         clock uncertainty           -0.173     8.330    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210     8.120    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                 -4.895    

Slack (VIOLATED) :        -4.883ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 8.490 - 5.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.282 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.629    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.734 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.288    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.407 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.977    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241     8.490    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007     8.497    
                         clock uncertainty           -0.173     8.324    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230     8.094    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                 -4.883    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 8.497 - 5.000 ) 
    Source Clock Delay      (SCD):    6.988ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.988    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.367 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.632    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.737 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.853    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.958 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.619    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.724 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.412    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.517 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.952    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.057 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.404    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.509 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.233    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.341 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.002    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248     8.497    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007     8.504    
                         clock uncertainty           -0.173     8.331    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189     8.142    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.859ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 8.493 - 5.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.166    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.271 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.609    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.714 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.357    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.483 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.998    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     8.493    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007     8.500    
                         clock uncertainty           -0.173     8.327    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189     8.138    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 -4.859    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 8.494 - 5.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.115    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.220 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.557    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.662 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.264    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.390 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.028    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245     8.494    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066     8.561    
                         clock uncertainty           -0.173     8.388    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202     8.186    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                 -4.843    

Slack (VIOLATED) :        -4.792ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.035    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.140 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.462    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.567 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.170    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.295 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.952    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007     8.503    
                         clock uncertainty           -0.173     8.330    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171     8.159    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                 -4.792    

Slack (VIOLATED) :        -4.764ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 8.493 - 5.000 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.971    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.076 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.408    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.513 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.114    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.224 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.882    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     8.493    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007     8.500    
                         clock uncertainty           -0.173     8.327    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210     8.117    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                 -4.764    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 8.499 - 5.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     7.388 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172     8.560    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235     8.795 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470     9.265    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105     9.370 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473     9.843    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105     9.948 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    10.873    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.978 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    11.324    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    11.429 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    12.031    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    12.136 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    12.869    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250     8.499    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007     8.506    
                         clock uncertainty           -0.173     8.333    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218     8.115    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 -4.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_2/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 fall@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.373%)  route 0.224ns (63.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.511    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  reg_inst/clk_rand/rand_bits_reg[2]/Q
                         net (fo=3, routed)           0.224     1.863    reg_inst/clk_rand/rand_bits[2]
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_2/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     0.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400    -0.573 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.029    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 f  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     0.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.062 f  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     0.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     0.396 f  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     1.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_2/I1
                         clock pessimism              0.000     1.129    
                         clock uncertainty            0.173     1.302    
    BUFGCTRL_X0Y7        BUFGCTRL (Hold_bufgctrl_I1_S1)
                                                      0.105     1.407    reg_inst/clk_rand/MUX_2
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_180_clk_wiz_0 fall@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.665%)  route 0.175ns (55.335%))
  Logic Levels:           0  
  Clock Path Skew:        -1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.033ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.564     1.512    reg_inst/clk_rand/CLK
    SLICE_X51Y97         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.653 f  reg_inst/clk_rand/rand_bits_reg[1]/Q
                         net (fo=3, routed)           0.175     1.828    reg_inst/clk_rand/rand_bits[1]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     0.000 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     0.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400    -0.573 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -0.029    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 f  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     0.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_1/I0
                         clock pessimism              0.000     0.033    
                         clock uncertainty            0.173     0.206    
    BUFGCTRL_X0Y4        BUFGCTRL (Hold_bufgctrl_I0_S0)
                                                      0.159     0.365    reg_inst/clk_rand/MUX_1
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             6.132ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    2.374ns = ( 12.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563    12.374    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141    12.515 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587    13.102    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     6.994    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.256     6.738    
                         clock uncertainty            0.173     6.911    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     6.970    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.970    
                         arrival time                          13.102    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.133ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    2.367ns = ( 12.367 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.367    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141    12.508 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601    13.109    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.985    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.254     6.731    
                         clock uncertainty            0.173     6.904    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     6.976    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -6.976    
                         arrival time                          13.109    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.134ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    2.367ns = ( 12.367 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.367    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    12.508 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605    13.113    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     6.984    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.255     6.729    
                         clock uncertainty            0.173     6.902    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     6.980    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -6.980    
                         arrival time                          13.113    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.136ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    2.373ns = ( 12.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562    12.373    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141    12.514 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596    13.110    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     6.987    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.256     6.731    
                         clock uncertainty            0.173     6.904    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     6.974    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -6.974    
                         arrival time                          13.110    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.137ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 6.975 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 12.363 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.363    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164    12.527 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819    13.346    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     6.975    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.005     6.970    
                         clock uncertainty            0.173     7.143    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     7.209    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -7.209    
                         arrival time                          13.346    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.139ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    2.368ns = ( 12.368 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557    12.368    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    12.532 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593    13.125    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     6.977    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.234     6.743    
                         clock uncertainty            0.173     6.916    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     6.986    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -6.986    
                         arrival time                          13.125    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.140ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@10.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 12.371 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560    12.371    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    12.512 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536    13.048    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045    13.093 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252    13.345    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045    13.390 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000    13.390    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     6.990    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.005     6.985    
                         clock uncertainty            0.173     7.158    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     7.250    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.250    
                         arrival time                          13.390    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.141ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_180_clk_wiz_0 rise@5.000ns - tio_clkin rise@10.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 12.363 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.363    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    12.527 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846    13.373    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     5.828    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.400     4.427 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     4.971    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.033     5.033    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.062 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     5.353    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     5.396 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     6.129    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     6.158 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     6.977    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.005     6.972    
                         clock uncertainty            0.173     7.145    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     7.233    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -7.233    
                         arrival time                          13.373    
  -------------------------------------------------------------------
                         slack                                  6.141    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  clk_270_clk_wiz_0

Setup :          590  Failing Endpoints,  Worst Slack       -3.147ns,  Total Violation     -660.552ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.147ns  (required time - arrival time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 fall@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.379ns (45.180%)  route 0.460ns (54.820%))
  Logic Levels:           0  
  Clock Path Skew:        -4.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.112ns = ( 2.612 - 2.500 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.374     4.622    reg_inst/clk_rand/CLK
    SLICE_X51Y97         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.379     5.001 r  reg_inst/clk_rand/rand_bits_reg[1]/Q
                         net (fo=3, routed)           0.460     5.461    reg_inst/clk_rand/rand_bits[1]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     1.041 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.500 f  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_1/I1
                         clock pessimism              0.000     2.612    
                         clock uncertainty           -0.173     2.439    
    BUFGCTRL_X0Y4        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.125     2.314    reg_inst/clk_rand/MUX_1
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 -3.147    

Slack (VIOLATED) :        -2.502ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 10.991 - 7.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.282 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.784    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.889 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.487    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.597 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.117    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    10.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    10.998    
                         clock uncertainty           -0.173    10.825    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    10.615    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                 -2.502    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     7.009    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.357 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.355    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.594 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.990    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.095 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.604    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.709 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.257    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.362 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.089    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.194 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.708    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.813 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.404    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.532 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.146    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    11.063    
                         clock uncertainty           -0.173    10.890    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    10.712    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.407ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    11.010    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.115 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.485    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.590 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.189    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.299 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.028    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    11.003    
                         clock uncertainty           -0.173    10.830    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    10.620    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                 -2.407    

Slack (VIOLATED) :        -2.395ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 10.990 - 7.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.189    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.294 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.642    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.747 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.300    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.419 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.990    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    10.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    10.997    
                         clock uncertainty           -0.173    10.824    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    10.594    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 -2.395    

Slack (VIOLATED) :        -2.372ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 10.997 - 7.500 ) 
    Source Clock Delay      (SCD):    7.000ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     7.000    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.379 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.645    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.750 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.865    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.970 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.631    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.736 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.424    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.529 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.965    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.070 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.416    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.521 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.245    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.353 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.015    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    10.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    11.004    
                         clock uncertainty           -0.173    10.831    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    10.642    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                 -2.372    

Slack (VIOLATED) :        -2.372ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 10.993 - 7.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.178    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.283 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.621    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.726 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.370    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.496 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    13.010    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    11.000    
                         clock uncertainty           -0.173    10.827    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    10.638    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                 -2.372    

Slack (VIOLATED) :        -2.355ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 10.994 - 7.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.127    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.232 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.570    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.675 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.276    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.402 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.041    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    10.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    11.061    
                         clock uncertainty           -0.173    10.888    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    10.686    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 -2.355    

Slack (VIOLATED) :        -2.305ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.048    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.153 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.475    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.580 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.182    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.307 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.964    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    11.003    
                         clock uncertainty           -0.173    10.830    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    10.659    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 -2.305    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 10.993 - 7.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.983    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.088 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.420    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.525 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.126    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.236 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.894    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    11.000    
                         clock uncertainty           -0.173    10.827    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    10.617    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         10.617    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                 -2.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.644ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 9.494 - 7.500 ) 
    Source Clock Delay      (SCD):    2.386ns = ( 12.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563    12.386    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141    12.527 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587    13.114    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     9.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.256     9.238    
                         clock uncertainty            0.173     9.411    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     9.470    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.470    
                         arrival time                          13.114    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.645ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    2.379ns = ( 12.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.379    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141    12.520 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601    13.121    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.254     9.231    
                         clock uncertainty            0.173     9.404    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     9.476    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -9.476    
                         arrival time                          13.121    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.646ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 9.484 - 7.500 ) 
    Source Clock Delay      (SCD):    2.379ns = ( 12.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.379    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    12.520 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605    13.126    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.255     9.229    
                         clock uncertainty            0.173     9.402    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     9.480    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -9.480    
                         arrival time                          13.126    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.648ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.487 - 7.500 ) 
    Source Clock Delay      (SCD):    2.385ns = ( 12.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562    12.385    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141    12.526 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596    13.122    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     9.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.256     9.231    
                         clock uncertainty            0.173     9.404    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     9.474    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -9.474    
                         arrival time                          13.122    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.649ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 9.475 - 7.500 ) 
    Source Clock Delay      (SCD):    2.375ns = ( 12.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.375    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164    12.539 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819    13.358    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     9.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.005     9.470    
                         clock uncertainty            0.173     9.643    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     9.709    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -9.709    
                         arrival time                          13.358    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.651ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    2.380ns = ( 12.380 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557    12.380    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    12.544 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593    13.137    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     9.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.234     9.243    
                         clock uncertainty            0.173     9.416    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     9.486    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -9.486    
                         arrival time                          13.137    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.652ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 9.490 - 7.500 ) 
    Source Clock Delay      (SCD):    2.383ns = ( 12.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560    12.383    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    12.524 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536    13.060    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045    13.105 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252    13.357    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045    13.402 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000    13.402    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     9.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.005     9.485    
                         clock uncertainty            0.173     9.658    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     9.750    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.750    
                         arrival time                          13.402    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.653ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    2.375ns = ( 12.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.375    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    12.539 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846    13.386    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     9.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.005     9.472    
                         clock uncertainty            0.173     9.645    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     9.733    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -9.733    
                         arrival time                          13.386    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.655ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 9.492 - 7.500 ) 
    Source Clock Delay      (SCD):    2.379ns = ( 12.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.379    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164    12.543 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615    13.158    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     9.492    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.234     9.258    
                         clock uncertainty            0.173     9.431    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     9.503    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.503    
                         arrival time                          13.158    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.656ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    2.382ns = ( 12.382 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559    12.382    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    12.523 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603    13.126    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.254     9.231    
                         clock uncertainty            0.173     9.404    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     9.470    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -9.470    
                         arrival time                          13.126    
  -------------------------------------------------------------------
                         slack                                  3.656    





---------------------------------------------------------------------------------------------------
From Clock:  clk_180_clk_wiz_0
  To Clock:  clk_270_clk_wiz_0

Setup :          922  Failing Endpoints,  Worst Slack       -4.346ns,  Total Violation    -2109.614ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.346ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 10.991 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    12.928    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    13.033 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    13.536    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    13.641 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    14.239    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    14.349 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    14.869    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    10.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism             -0.064    10.927    
                         clock uncertainty           -0.194    10.733    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    10.523    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                 -4.346    

Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 8.761 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     8.761    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     9.109 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    10.107    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    10.346 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    10.742    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    10.847 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    11.356    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    11.461 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    12.008    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    12.113 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    12.840    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.945 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    13.460    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    13.565 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    14.156    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    14.284 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    14.898    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism             -0.005    10.991    
                         clock uncertainty           -0.194    10.797    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    10.619    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         10.619    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -4.252ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    12.761    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.866 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    13.237    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.342 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    13.941    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    14.051 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    14.780    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism             -0.064    10.932    
                         clock uncertainty           -0.194    10.738    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    10.528    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                 -4.252    

Slack (VIOLATED) :        -4.240ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 10.990 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    12.941    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.046 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    13.393    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.498 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    14.052    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    14.171 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    14.741    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    10.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism             -0.064    10.926    
                         clock uncertainty           -0.194    10.732    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    10.502    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         10.502    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                 -4.240    

Slack (VIOLATED) :        -4.217ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 10.997 - 7.500 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     8.752    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     9.131 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    10.396    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    10.501 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    10.617    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    10.722 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    11.383    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    11.488 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    12.176    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    12.281 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    12.716    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    12.821 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    13.168    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    13.273 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    13.997    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    14.105 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    14.766    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    10.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism             -0.064    10.933    
                         clock uncertainty           -0.194    10.739    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    10.550    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                 -4.217    

Slack (VIOLATED) :        -4.216ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 10.993 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    12.930    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    13.035 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    13.373    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    13.478 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    14.121    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    14.247 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    14.762    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism             -0.064    10.929    
                         clock uncertainty           -0.194    10.735    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    10.546    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         10.546    
                         arrival time                         -14.762    
  -------------------------------------------------------------------
                         slack                                 -4.216    

Slack (VIOLATED) :        -4.200ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 10.994 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    12.879    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    12.984 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    13.321    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    13.426 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    14.028    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    14.154 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    14.792    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    10.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism             -0.005    10.989    
                         clock uncertainty           -0.194    10.795    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    10.593    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                 -4.200    

Slack (VIOLATED) :        -4.149ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    12.799    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.904 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    13.226    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.331 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    13.934    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    14.059 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    14.716    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism             -0.064    10.932    
                         clock uncertainty           -0.194    10.738    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    10.567    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                 -4.149    

Slack (VIOLATED) :        -4.121ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 10.993 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    12.735    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    12.840 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    13.172    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    13.277 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    13.878    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    13.988 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    14.646    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism             -0.064    10.929    
                         clock uncertainty           -0.194    10.735    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    10.525    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                 -4.121    

Slack (VIOLATED) :        -4.110ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 10.999 - 7.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     9.152 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    10.324    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    10.559 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    11.029    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    11.134 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    11.607    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    11.712 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    12.637    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    12.742 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    13.088    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    13.193 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    13.795    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    13.900 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    14.633    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    10.999    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism             -0.064    10.935    
                         clock uncertainty           -0.194    10.741    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    10.523    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 -4.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.614ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 9.494 - 7.500 ) 
    Source Clock Delay      (SCD):    1.425ns = ( 16.425 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563    16.425    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141    16.566 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587    17.153    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     9.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.208     9.286    
                         clock uncertainty            0.194     9.480    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     9.539    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.539    
                         arrival time                          17.153    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.615ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 16.418 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    16.418    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141    16.559 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601    17.160    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.206     9.279    
                         clock uncertainty            0.194     9.473    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     9.545    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -9.545    
                         arrival time                          17.160    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.616ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 9.484 - 7.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 16.418 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    16.418    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    16.559 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605    17.165    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.207     9.277    
                         clock uncertainty            0.194     9.471    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     9.549    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -9.549    
                         arrival time                          17.165    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.618ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.487 - 7.500 ) 
    Source Clock Delay      (SCD):    1.424ns = ( 16.424 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562    16.424    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141    16.565 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596    17.161    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     9.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.208     9.279    
                         clock uncertainty            0.194     9.473    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     9.543    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -9.543    
                         arrival time                          17.161    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.619ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 9.475 - 7.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 16.414 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    16.414    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164    16.578 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819    17.397    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     9.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism              0.043     9.517    
                         clock uncertainty            0.194     9.712    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     9.778    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -9.778    
                         arrival time                          17.397    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.621ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    1.419ns = ( 16.419 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557    16.419    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    16.583 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593    17.176    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     9.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.186     9.291    
                         clock uncertainty            0.194     9.485    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     9.555    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -9.555    
                         arrival time                          17.176    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.622ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 9.490 - 7.500 ) 
    Source Clock Delay      (SCD):    1.422ns = ( 16.422 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560    16.422    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    16.563 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536    17.099    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045    17.144 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252    17.396    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045    17.441 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000    17.441    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     9.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism              0.043     9.532    
                         clock uncertainty            0.194     9.727    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     9.819    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                          17.441    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.623ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 16.414 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    16.414    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    16.578 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846    17.425    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     9.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism              0.043     9.519    
                         clock uncertainty            0.194     9.714    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     9.802    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -9.802    
                         arrival time                          17.425    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.625ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 9.492 - 7.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 16.418 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    16.418    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164    16.582 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615    17.197    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     9.492    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.186     9.306    
                         clock uncertainty            0.194     9.500    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     9.572    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.572    
                         arrival time                          17.197    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.626ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_180_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 16.421 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    15.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    15.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083    14.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    14.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    15.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030    15.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    15.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270    15.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020    15.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491    15.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    15.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559    16.421    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    16.562 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603    17.165    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.206     9.279    
                         clock uncertainty            0.194     9.473    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     9.539    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -9.539    
                         arrival time                          17.165    
  -------------------------------------------------------------------
                         slack                                  7.626    





---------------------------------------------------------------------------------------------------
From Clock:  clk_90_clk_wiz_0
  To Clock:  clk_270_clk_wiz_0

Setup :          385  Failing Endpoints,  Worst Slack       -1.846ns,  Total Violation     -355.828ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 10.991 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    10.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    10.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    11.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    11.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    12.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    10.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism             -0.064    10.927    
                         clock uncertainty           -0.194    10.733    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    10.523    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.779ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 6.261 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     6.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     7.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     7.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     8.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     8.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     8.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547     9.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105     9.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    10.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    10.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    10.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    11.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    11.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    12.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism             -0.005    10.991    
                         clock uncertainty           -0.194    10.797    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    10.619    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         10.619    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                 -1.779    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    10.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    11.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    11.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    12.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism             -0.064    10.932    
                         clock uncertainty           -0.194    10.738    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    10.528    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 10.990 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    10.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    10.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    11.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    11.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    10.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism             -0.064    10.926    
                         clock uncertainty           -0.194    10.732    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    10.502    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         10.502    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 10.997 - 7.500 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 6.252 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     6.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     7.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     8.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     8.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688     9.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105     9.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    10.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    10.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    10.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    11.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    11.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    12.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    10.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism             -0.064    10.933    
                         clock uncertainty           -0.194    10.739    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    10.550    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 10.993 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    10.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    10.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    10.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    10.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    11.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    11.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism             -0.064    10.929    
                         clock uncertainty           -0.194    10.735    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    10.546    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         10.546    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 10.994 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    10.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    10.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    10.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    11.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    11.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    12.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    10.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism             -0.005    10.989    
                         clock uncertainty           -0.194    10.795    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    10.593    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                 -1.700    

Slack (VIOLATED) :        -1.649ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    10.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    10.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    11.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    11.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism             -0.064    10.932    
                         clock uncertainty           -0.194    10.738    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    10.567    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                 -1.649    

Slack (VIOLATED) :        -1.621ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 10.993 - 7.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    10.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    10.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    10.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    11.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    11.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism             -0.064    10.929    
                         clock uncertainty           -0.194    10.735    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    10.525    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 -1.621    

Slack (VIOLATED) :        -1.610ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 10.999 - 7.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     6.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172     7.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235     8.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470     8.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105     8.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473     9.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105     9.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    10.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    10.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    11.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    11.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    12.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    10.999    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism             -0.064    10.935    
                         clock uncertainty           -0.194    10.741    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    10.523    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                 -1.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.114ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 9.494 - 7.500 ) 
    Source Clock Delay      (SCD):    1.425ns = ( 13.925 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563    13.925    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141    14.066 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587    14.653    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     9.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.208     9.286    
                         clock uncertainty            0.194     9.480    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     9.539    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.539    
                         arrival time                          14.653    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.115ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 13.918 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    13.918    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141    14.059 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601    14.660    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.206     9.279    
                         clock uncertainty            0.194     9.473    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     9.545    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -9.545    
                         arrival time                          14.660    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.116ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 9.484 - 7.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 13.918 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    13.918    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    14.059 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605    14.665    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.207     9.277    
                         clock uncertainty            0.194     9.471    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     9.549    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -9.549    
                         arrival time                          14.665    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.118ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.487 - 7.500 ) 
    Source Clock Delay      (SCD):    1.424ns = ( 13.924 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562    13.924    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141    14.065 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596    14.661    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     9.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.208     9.279    
                         clock uncertainty            0.194     9.473    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     9.543    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -9.543    
                         arrival time                          14.661    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.119ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 9.475 - 7.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 13.914 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    13.914    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164    14.078 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819    14.897    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     9.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism              0.043     9.517    
                         clock uncertainty            0.194     9.712    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     9.778    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -9.778    
                         arrival time                          14.897    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.121ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    1.419ns = ( 13.919 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557    13.919    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    14.083 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593    14.676    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     9.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.186     9.291    
                         clock uncertainty            0.194     9.485    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     9.555    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -9.555    
                         arrival time                          14.676    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.122ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 9.490 - 7.500 ) 
    Source Clock Delay      (SCD):    1.422ns = ( 13.922 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560    13.922    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    14.063 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536    14.599    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045    14.644 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252    14.896    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045    14.941 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000    14.941    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     9.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism              0.043     9.532    
                         clock uncertainty            0.194     9.727    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     9.819    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.819    
                         arrival time                          14.941    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.123ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 13.914 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    13.914    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    14.078 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846    14.925    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     9.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism              0.043     9.519    
                         clock uncertainty            0.194     9.714    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     9.802    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -9.802    
                         arrival time                          14.925    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.125ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 9.492 - 7.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 13.918 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    13.918    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164    14.082 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615    14.697    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     9.492    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.186     9.306    
                         clock uncertainty            0.194     9.500    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     9.572    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.572    
                         arrival time                          14.697    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.126ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_270_clk_wiz_0 rise@7.500ns - clk_90_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 13.921 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559    13.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    11.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    12.474    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.030    12.530    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    12.556 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    12.826    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    12.846 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    13.337    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.363 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559    13.921    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    14.062 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603    14.665    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.206     9.279    
                         clock uncertainty            0.194     9.473    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     9.539    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -9.539    
                         arrival time                          14.665    
  -------------------------------------------------------------------
                         slack                                  5.126    





---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  clk_270_clk_wiz_0

Setup :          581  Failing Endpoints,  Worst Slack       -3.135ns,  Total Violation     -653.353ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.135ns  (required time - arrival time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_270_clk_wiz_0 fall@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.379ns (45.180%)  route 0.460ns (54.820%))
  Logic Levels:           0  
  Clock Path Skew:        -4.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.112ns = ( 2.612 - 2.500 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.374     4.610    reg_inst/clk_rand/CLK
    SLICE_X51Y97         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.379     4.989 r  reg_inst/clk_rand/rand_bits_reg[1]/Q
                         net (fo=3, routed)           0.460     5.449    reg_inst/clk_rand/rand_bits[1]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     1.041 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.500 f  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_1/I1
                         clock pessimism              0.000     2.612    
                         clock uncertainty           -0.173     2.439    
    BUFGCTRL_X0Y4        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.125     2.314    reg_inst/clk_rand/MUX_1
  -------------------------------------------------------------------
                         required time                          2.314    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                 -3.135    

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 10.991 - 7.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.164    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.269 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.772    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.877 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.475    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.585 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.105    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    10.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    10.998    
                         clock uncertainty           -0.173    10.825    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    10.615    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.422ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.997    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.345 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.343    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.582 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.978    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.083 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.592    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.697 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.244    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.349 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.076    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.181 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.696    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.801 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.392    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.520 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.134    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    11.063    
                         clock uncertainty           -0.173    10.890    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    10.712    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         10.712    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                 -2.422    

Slack (VIOLATED) :        -2.395ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.997    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.102 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.473    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.578 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.177    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.287 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.016    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    11.003    
                         clock uncertainty           -0.173    10.830    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    10.620    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                 -2.395    

Slack (VIOLATED) :        -2.383ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 10.990 - 7.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.282 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.629    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.734 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.288    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.407 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.977    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    10.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    10.997    
                         clock uncertainty           -0.173    10.824    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    10.594    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                 -2.383    

Slack (VIOLATED) :        -2.360ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 10.997 - 7.500 ) 
    Source Clock Delay      (SCD):    6.988ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.988    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.367 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.632    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.737 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.853    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.958 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.619    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.724 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.412    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.517 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.952    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.057 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.404    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.509 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.233    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.341 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.002    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    10.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    11.004    
                         clock uncertainty           -0.173    10.831    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    10.642    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                 -2.360    

Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 10.993 - 7.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.166    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.271 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.609    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.714 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.357    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.483 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.998    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    11.000    
                         clock uncertainty           -0.173    10.827    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    10.638    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 10.994 - 7.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.115    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.220 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.557    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.662 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.264    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.390 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.028    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    10.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    11.061    
                         clock uncertainty           -0.173    10.888    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    10.686    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.292ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.996 - 7.500 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.035    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.140 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.462    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.567 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.170    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.295 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.952    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    11.003    
                         clock uncertainty           -0.173    10.830    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    10.659    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                 -2.292    

Slack (VIOLATED) :        -2.264ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 10.993 - 7.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.971    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.076 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.408    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.513 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.114    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.224 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.882    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    11.000    
                         clock uncertainty           -0.173    10.827    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    10.617    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         10.617    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                 -2.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.632ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 9.494 - 7.500 ) 
    Source Clock Delay      (SCD):    2.374ns = ( 12.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563    12.374    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141    12.515 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587    13.102    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     9.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.256     9.238    
                         clock uncertainty            0.173     9.411    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     9.470    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.470    
                         arrival time                          13.102    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.633ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    2.367ns = ( 12.367 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.367    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141    12.508 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601    13.109    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.254     9.231    
                         clock uncertainty            0.173     9.404    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     9.476    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -9.476    
                         arrival time                          13.109    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.634ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 9.484 - 7.500 ) 
    Source Clock Delay      (SCD):    2.367ns = ( 12.367 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.367    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    12.508 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605    13.113    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.255     9.229    
                         clock uncertainty            0.173     9.402    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     9.480    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -9.480    
                         arrival time                          13.113    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.636ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.487 - 7.500 ) 
    Source Clock Delay      (SCD):    2.373ns = ( 12.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562    12.373    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141    12.514 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596    13.110    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     9.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.256     9.231    
                         clock uncertainty            0.173     9.404    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     9.474    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -9.474    
                         arrival time                          13.110    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.637ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 9.475 - 7.500 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 12.363 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.363    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164    12.527 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819    13.346    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     9.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.005     9.470    
                         clock uncertainty            0.173     9.643    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     9.709    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -9.709    
                         arrival time                          13.346    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.639ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    2.368ns = ( 12.368 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557    12.368    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    12.532 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593    13.125    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     9.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.234     9.243    
                         clock uncertainty            0.173     9.416    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     9.486    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -9.486    
                         arrival time                          13.125    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.640ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 9.490 - 7.500 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 12.371 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560    12.371    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    12.512 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536    13.048    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045    13.093 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252    13.345    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045    13.390 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000    13.390    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     9.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.005     9.485    
                         clock uncertainty            0.173     9.658    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     9.750    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.750    
                         arrival time                          13.390    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.641ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 9.477 - 7.500 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 12.363 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.363    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    12.527 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846    13.373    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     9.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.005     9.472    
                         clock uncertainty            0.173     9.645    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     9.733    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -9.733    
                         arrival time                          13.373    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.643ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 9.492 - 7.500 ) 
    Source Clock Delay      (SCD):    2.367ns = ( 12.367 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.367    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164    12.531 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615    13.146    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     9.492    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.234     9.258    
                         clock uncertainty            0.173     9.431    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     9.503    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.503    
                         arrival time                          13.146    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.644ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Path Group:             clk_270_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_270_clk_wiz_0 rise@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 9.485 - 7.500 ) 
    Source Clock Delay      (SCD):    2.370ns = ( 12.370 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559    12.370    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141    12.511 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603    13.113    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400     6.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.043     7.896 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     8.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     9.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.254     9.231    
                         clock uncertainty            0.173     9.404    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     9.470    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -9.470    
                         arrival time                          13.113    
  -------------------------------------------------------------------
                         slack                                  3.644    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  clk_90_clk_wiz_0

Setup :         1081  Failing Endpoints,  Worst Slack       -7.502ns,  Total Violation    -5486.754ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.502ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 5.991 - 2.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.282 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.784    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.889 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.487    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.597 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.117    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     5.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007     5.998    
                         clock uncertainty           -0.173     5.825    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210     5.615    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                          5.615    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                 -7.502    

Slack (VIOLATED) :        -7.434ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 5.996 - 2.500 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     7.009    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.357 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.355    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.594 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.990    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.095 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.604    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.709 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.257    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.362 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.089    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.194 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.708    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.813 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.404    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.532 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.146    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066     6.063    
                         clock uncertainty           -0.173     5.890    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178     5.712    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                          5.712    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                 -7.434    

Slack (VIOLATED) :        -7.407ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 5.996 - 2.500 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    11.010    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.115 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.485    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.590 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.189    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.299 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.028    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007     6.003    
                         clock uncertainty           -0.173     5.830    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210     5.620    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                          5.620    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                 -7.407    

Slack (VIOLATED) :        -7.395ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 5.990 - 2.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.189    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.294 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.642    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.747 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.300    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.419 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.990    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241     5.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007     5.997    
                         clock uncertainty           -0.173     5.824    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230     5.594    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 -7.395    

Slack (VIOLATED) :        -7.372ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 5.997 - 2.500 ) 
    Source Clock Delay      (SCD):    7.000ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     7.000    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.379 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.645    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.750 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.865    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.970 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.631    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.736 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.424    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.529 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.965    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.070 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.416    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.521 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.245    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.353 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.015    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248     5.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007     6.004    
                         clock uncertainty           -0.173     5.831    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189     5.642    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                 -7.372    

Slack (VIOLATED) :        -7.372ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 5.993 - 2.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.178    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.283 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.621    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.726 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.370    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.496 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    13.010    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     5.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007     6.000    
                         clock uncertainty           -0.173     5.827    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189     5.638    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                 -7.372    

Slack (VIOLATED) :        -7.355ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 5.994 - 2.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.127    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.232 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.570    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.675 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.276    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.402 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.041    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245     5.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066     6.061    
                         clock uncertainty           -0.173     5.888    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202     5.686    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 -7.355    

Slack (VIOLATED) :        -7.305ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 5.996 - 2.500 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.048    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.153 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.475    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.580 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.182    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.307 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.964    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007     6.003    
                         clock uncertainty           -0.173     5.830    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171     5.659    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 -7.305    

Slack (VIOLATED) :        -7.277ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 5.993 - 2.500 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.983    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.088 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.420    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.525 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.126    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.236 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.894    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     5.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007     6.000    
                         clock uncertainty           -0.173     5.827    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210     5.617    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                          5.617    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                 -7.277    

Slack (VIOLATED) :        -7.265ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 5.999 - 2.500 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     7.400 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172     8.572    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235     8.807 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470     9.277    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105     9.382 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473     9.855    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105     9.960 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    10.885    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.990 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    11.336    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    11.441 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    12.043    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    12.148 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    12.881    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250     5.999    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007     6.006    
                         clock uncertainty           -0.173     5.833    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218     5.615    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                          5.615    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -7.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_2/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 fall@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.688%)  route 0.370ns (74.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 8.629 - 7.500 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563    11.524    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.128    11.652 f  reg_inst/clk_rand/rand_bits_reg[2]/Q
                         net (fo=3, routed)           0.370    12.022    reg_inst/clk_rand/rand_bits[2]
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_2/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     6.927 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.500 f  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 f  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     7.896 f  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_2/I0
                         clock pessimism              0.000     8.629    
                         clock uncertainty            0.173     8.802    
    BUFGCTRL_X0Y7        BUFGCTRL (Hold_bufgctrl_I0_S0)
                                                      0.105     8.907    reg_inst/clk_rand/MUX_2
  -------------------------------------------------------------------
                         required time                         -8.907    
                         arrival time                          12.022    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             4.120ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_0/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 fall@7.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.530%)  route 0.321ns (69.470%))
  Logic Levels:           0  
  Clock Path Skew:        -1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.033ns = ( 7.533 - 7.500 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563    11.524    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    11.665 r  reg_inst/clk_rand/rand_bits_reg[0]/Q
                         net (fo=3, routed)           0.321    11.985    reg_inst/clk_rand/rand_bits[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_0/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     6.927 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.500 f  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_0/I1
                         clock pessimism              0.000     7.533    
                         clock uncertainty            0.173     7.706    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I1_S1)
                                                      0.159     7.865    reg_inst/clk_rand/MUX_0
  -------------------------------------------------------------------
                         required time                         -7.865    
                         arrival time                          11.985    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             8.644ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 4.494 - 2.500 ) 
    Source Clock Delay      (SCD):    2.386ns = ( 12.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563    12.386    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141    12.527 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587    13.114    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     4.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.256     4.238    
                         clock uncertainty            0.173     4.411    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     4.470    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.470    
                         arrival time                          13.114    
  -------------------------------------------------------------------
                         slack                                  8.644    

Slack (MET) :             8.645ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 4.485 - 2.500 ) 
    Source Clock Delay      (SCD):    2.379ns = ( 12.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.379    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141    12.520 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601    13.121    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.254     4.231    
                         clock uncertainty            0.173     4.404    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     4.476    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -4.476    
                         arrival time                          13.121    
  -------------------------------------------------------------------
                         slack                                  8.645    

Slack (MET) :             8.646ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 4.484 - 2.500 ) 
    Source Clock Delay      (SCD):    2.379ns = ( 12.379 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.379    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    12.520 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605    13.126    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.255     4.229    
                         clock uncertainty            0.173     4.402    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     4.480    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -4.480    
                         arrival time                          13.126    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.648ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 4.487 - 2.500 ) 
    Source Clock Delay      (SCD):    2.385ns = ( 12.385 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562    12.385    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141    12.526 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596    13.122    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     4.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.256     4.231    
                         clock uncertainty            0.173     4.404    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     4.474    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -4.474    
                         arrival time                          13.122    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             8.649ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 4.475 - 2.500 ) 
    Source Clock Delay      (SCD):    2.375ns = ( 12.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.375    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164    12.539 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819    13.358    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     4.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.005     4.470    
                         clock uncertainty            0.173     4.643    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     4.709    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                          13.358    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.651ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    2.380ns = ( 12.380 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557    12.380    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    12.544 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593    13.137    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     4.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.234     4.243    
                         clock uncertainty            0.173     4.416    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     4.486    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                          13.137    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.652ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 4.490 - 2.500 ) 
    Source Clock Delay      (SCD):    2.383ns = ( 12.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560    12.383    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    12.524 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536    13.060    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045    13.105 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252    13.357    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045    13.402 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000    13.402    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     4.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.005     4.485    
                         clock uncertainty            0.173     4.658    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     4.750    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.750    
                         arrival time                          13.402    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.653ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - pll_clk1 rise@10.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    2.375ns = ( 12.375 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295    10.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    10.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.375    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    12.539 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846    13.386    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     4.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.005     4.472    
                         clock uncertainty            0.173     4.645    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     4.733    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                          13.386    
  -------------------------------------------------------------------
                         slack                                  8.653    





---------------------------------------------------------------------------------------------------
From Clock:  clk_180_clk_wiz_0
  To Clock:  clk_90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 15.991 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    12.928    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    13.033 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    13.536    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    13.641 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    14.239    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    14.349 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    14.869    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    15.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism             -0.064    15.927    
                         clock uncertainty           -0.194    15.733    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    15.523    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 15.996 - 12.500 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 8.761 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     8.761    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     9.109 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    10.107    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    10.346 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    10.742    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    10.847 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    11.356    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    11.461 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    12.008    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    12.113 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    12.840    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.945 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    13.460    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    13.565 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    14.156    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    14.284 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    14.898    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    15.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism             -0.005    15.991    
                         clock uncertainty           -0.194    15.797    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    15.619    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         15.619    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 15.996 - 12.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    12.761    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.866 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    13.237    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.342 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    13.941    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    14.051 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    14.780    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    15.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism             -0.064    15.932    
                         clock uncertainty           -0.194    15.738    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    15.528    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 15.990 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    12.941    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.046 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    13.393    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.498 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    14.052    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    14.171 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    14.741    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    15.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism             -0.064    15.926    
                         clock uncertainty           -0.194    15.732    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    15.502    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 15.997 - 12.500 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     8.752    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     9.131 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    10.396    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    10.501 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    10.617    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    10.722 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    11.383    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    11.488 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    12.176    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    12.281 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    12.716    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    12.821 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    13.168    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    13.273 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    13.997    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    14.105 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    14.766    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    15.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism             -0.064    15.933    
                         clock uncertainty           -0.194    15.739    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    15.550    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         15.550    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 15.993 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    12.930    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    13.035 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    13.373    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    13.478 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    14.121    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    14.247 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    14.762    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    15.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism             -0.064    15.929    
                         clock uncertainty           -0.194    15.735    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    15.546    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         15.546    
                         arrival time                         -14.762    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 15.994 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    12.879    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    12.984 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    13.321    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    13.426 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    14.028    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    14.154 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    14.792    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    15.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism             -0.005    15.989    
                         clock uncertainty           -0.194    15.795    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    15.593    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 15.996 - 12.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    12.799    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.904 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    13.226    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.331 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    13.934    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    14.059 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    14.716    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    15.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism             -0.064    15.932    
                         clock uncertainty           -0.194    15.738    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    15.567    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 15.993 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    12.735    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    12.840 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    13.172    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    13.277 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    13.878    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    13.988 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    14.646    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    15.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism             -0.064    15.929    
                         clock uncertainty           -0.194    15.735    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    15.525    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         15.525    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 15.999 - 12.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     9.152 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    10.324    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    10.559 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    11.029    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    11.134 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    11.607    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    11.712 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    12.637    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    12.742 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    13.088    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    13.193 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    13.795    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    13.900 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    14.633    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    15.999    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism             -0.064    15.935    
                         clock uncertainty           -0.194    15.741    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    15.523    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.614ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 4.494 - 2.500 ) 
    Source Clock Delay      (SCD):    1.425ns = ( 6.425 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563     6.425    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141     6.566 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587     7.153    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     4.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.208     4.286    
                         clock uncertainty            0.194     4.480    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     4.539    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.539    
                         arrival time                           7.153    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.615ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 4.485 - 2.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 6.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     6.418    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     6.559 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601     7.160    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.206     4.279    
                         clock uncertainty            0.194     4.473    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     4.545    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -4.545    
                         arrival time                           7.160    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.616ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 4.484 - 2.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 6.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     6.418    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141     6.559 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605     7.165    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.207     4.277    
                         clock uncertainty            0.194     4.471    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     4.549    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -4.549    
                         arrival time                           7.165    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.618ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 4.487 - 2.500 ) 
    Source Clock Delay      (SCD):    1.424ns = ( 6.424 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562     6.424    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     6.565 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596     7.161    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     4.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.208     4.279    
                         clock uncertainty            0.194     4.473    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     4.543    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -4.543    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.619ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 4.475 - 2.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 6.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     6.414    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164     6.578 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819     7.397    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     4.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism              0.043     4.517    
                         clock uncertainty            0.194     4.712    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     4.778    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -4.778    
                         arrival time                           7.397    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.621ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    1.419ns = ( 6.419 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557     6.419    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164     6.583 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593     7.176    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     4.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.186     4.291    
                         clock uncertainty            0.194     4.485    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     4.555    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -4.555    
                         arrival time                           7.176    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.622ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 4.490 - 2.500 ) 
    Source Clock Delay      (SCD):    1.422ns = ( 6.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560     6.422    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     6.563 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536     7.099    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045     7.144 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252     7.396    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045     7.441 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000     7.441    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     4.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism              0.043     4.532    
                         clock uncertainty            0.194     4.727    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     4.819    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.819    
                         arrival time                           7.441    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.623ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 6.414 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     6.414    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164     6.578 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846     7.425    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     4.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism              0.043     4.519    
                         clock uncertainty            0.194     4.714    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     4.802    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                           7.425    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.625ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 4.492 - 2.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 6.418 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     6.418    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164     6.582 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615     7.197    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     4.492    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.186     4.306    
                         clock uncertainty            0.194     4.500    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     4.572    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           7.197    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.626ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 4.485 - 2.500 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 6.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     5.559    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.083     4.475 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     4.974    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.030     5.030    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.056 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     5.326    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     5.346 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     5.837    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.863 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559     6.421    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141     6.562 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603     7.165    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.206     4.279    
                         clock uncertainty            0.194     4.473    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     4.539    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -4.539    
                         arrival time                           7.165    
  -------------------------------------------------------------------
                         slack                                  2.626    





---------------------------------------------------------------------------------------------------
From Clock:  clk_270_clk_wiz_0
  To Clock:  clk_90_clk_wiz_0

Setup :          385  Failing Endpoints,  Worst Slack       -1.846ns,  Total Violation     -355.828ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 15.991 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    15.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    15.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    16.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    16.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    16.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    16.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    17.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    15.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism             -0.064    15.927    
                         clock uncertainty           -0.194    15.733    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    15.523    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.779ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 15.996 - 12.500 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 11.261 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362    11.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348    11.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    12.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    12.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    13.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    13.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    13.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    13.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    14.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    14.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    15.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    15.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    15.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    16.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    16.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    16.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    17.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    15.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism             -0.005    15.991    
                         clock uncertainty           -0.194    15.797    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    15.619    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         15.619    
                         arrival time                         -17.398    
  -------------------------------------------------------------------
                         slack                                 -1.779    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 15.996 - 12.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    15.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    15.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    16.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    16.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    17.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    15.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism             -0.064    15.932    
                         clock uncertainty           -0.194    15.738    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    15.528    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -17.280    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 15.990 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    15.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    15.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    16.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    16.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    17.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    15.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism             -0.064    15.926    
                         clock uncertainty           -0.194    15.732    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    15.502    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                         -17.241    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 15.997 - 12.500 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 11.252 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353    11.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379    11.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    12.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    13.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    13.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    13.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    13.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    13.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    14.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    14.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    15.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    15.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    15.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    16.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    16.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    17.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    15.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism             -0.064    15.933    
                         clock uncertainty           -0.194    15.739    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    15.550    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         15.550    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 15.993 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    15.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    15.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    15.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    15.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    16.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    16.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    17.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    15.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism             -0.064    15.929    
                         clock uncertainty           -0.194    15.735    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    15.546    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         15.546    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 15.994 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    15.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    15.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    15.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    15.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    16.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    16.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    17.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    15.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism             -0.005    15.989    
                         clock uncertainty           -0.194    15.795    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    15.593    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                 -1.700    

Slack (VIOLATED) :        -1.649ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 15.996 - 12.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    15.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    15.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    16.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    16.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    17.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    15.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism             -0.064    15.932    
                         clock uncertainty           -0.194    15.738    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    15.567    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                 -1.649    

Slack (VIOLATED) :        -1.621ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 15.993 - 12.500 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    15.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    15.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    15.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    15.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    16.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    16.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    17.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    15.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism             -0.064    15.929    
                         clock uncertainty           -0.194    15.735    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    15.525    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         15.525    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                 -1.621    

Slack (VIOLATED) :        -1.610ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_90_clk_wiz_0 rise@12.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 15.999 - 12.500 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398    11.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    12.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    13.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    13.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    13.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    14.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    14.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    15.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    15.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    16.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    16.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    17.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000    12.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306    13.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764    11.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    12.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112    12.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    14.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    15.999    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism             -0.064    15.935    
                         clock uncertainty           -0.194    15.741    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    15.523    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                         -17.133    
  -------------------------------------------------------------------
                         slack                                 -1.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.114ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 4.494 - 2.500 ) 
    Source Clock Delay      (SCD):    1.425ns = ( 8.925 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563     8.925    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141     9.066 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587     9.653    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     4.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.208     4.286    
                         clock uncertainty            0.194     4.480    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     4.539    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.539    
                         arrival time                           9.653    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.115ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 4.485 - 2.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 8.918 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     8.918    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     9.059 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601     9.660    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.206     4.279    
                         clock uncertainty            0.194     4.473    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     4.545    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -4.545    
                         arrival time                           9.660    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.116ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 4.484 - 2.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 8.918 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     8.918    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141     9.059 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605     9.665    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.207     4.277    
                         clock uncertainty            0.194     4.471    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     4.549    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -4.549    
                         arrival time                           9.665    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.118ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 4.487 - 2.500 ) 
    Source Clock Delay      (SCD):    1.424ns = ( 8.924 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562     8.924    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     9.065 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596     9.661    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     4.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.208     4.279    
                         clock uncertainty            0.194     4.473    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     4.543    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -4.543    
                         arrival time                           9.661    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.119ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 4.475 - 2.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 8.914 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     8.914    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164     9.078 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819     9.897    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     4.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism              0.043     4.517    
                         clock uncertainty            0.194     4.712    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     4.778    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -4.778    
                         arrival time                           9.897    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.121ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    1.419ns = ( 8.919 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557     8.919    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164     9.083 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593     9.676    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     4.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.186     4.291    
                         clock uncertainty            0.194     4.485    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     4.555    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -4.555    
                         arrival time                           9.676    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.122ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 4.490 - 2.500 ) 
    Source Clock Delay      (SCD):    1.422ns = ( 8.922 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560     8.922    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     9.063 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536     9.599    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045     9.644 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252     9.896    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045     9.941 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000     9.941    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     4.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism              0.043     4.532    
                         clock uncertainty            0.194     4.727    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     4.819    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.819    
                         arrival time                           9.941    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.123ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    1.414ns = ( 8.914 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     8.914    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164     9.078 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846     9.925    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     4.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism              0.043     4.519    
                         clock uncertainty            0.194     4.714    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     4.802    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                           9.925    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.125ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 4.492 - 2.500 ) 
    Source Clock Delay      (SCD):    1.418ns = ( 8.918 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     8.918    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164     9.082 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615     9.697    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     4.492    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.186     4.306    
                         clock uncertainty            0.194     4.500    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     4.572    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           9.697    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.126ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk_90_clk_wiz_0 rise@2.500ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.964%)  route 0.603ns (81.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 4.485 - 2.500 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 8.921 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.559     8.059    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083     6.975 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499     7.474    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.030     7.530    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     7.556 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.270     7.826    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.020     7.846 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           0.491     8.336    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     8.362 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.559     8.921    aes_core/crypt_clk
    SLICE_X45Y116        FDRE                                         r  aes_core/data_o_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y116        FDRE (Prop_fdre_C_Q)         0.141     9.062 r  aes_core/data_o_reg[111]/Q
                         net (fo=1, routed)           0.603     9.665    reg_inst/D[111]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[111]/C
                         clock pessimism             -0.206     4.279    
                         clock uncertainty            0.194     4.473    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.066     4.539    reg_inst/reg_crypt_cipherout_reg[111]
  -------------------------------------------------------------------
                         required time                         -4.539    
                         arrival time                           9.665    
  -------------------------------------------------------------------
                         slack                                  5.126    





---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  clk_90_clk_wiz_0

Setup :         1081  Failing Endpoints,  Worst Slack       -7.489ns,  Total Violation    -5473.481ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.489ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 5.991 - 2.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.164    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.269 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.772    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.877 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.475    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.585 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.105    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     5.991    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007     5.998    
                         clock uncertainty           -0.173     5.825    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210     5.615    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                          5.615    
                         arrival time                         -13.105    
  -------------------------------------------------------------------
                         slack                                 -7.489    

Slack (VIOLATED) :        -7.422ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 5.996 - 2.500 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.997    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.345 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.343    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.582 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.978    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.083 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.592    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.697 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.244    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.349 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.076    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.181 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.696    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.801 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.392    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.520 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.134    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066     6.063    
                         clock uncertainty           -0.173     5.890    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178     5.712    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                          5.712    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                 -7.422    

Slack (VIOLATED) :        -7.395ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 5.996 - 2.500 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.997    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.102 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.473    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.578 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.177    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.287 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.016    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007     6.003    
                         clock uncertainty           -0.173     5.830    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210     5.620    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                          5.620    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                 -7.395    

Slack (VIOLATED) :        -7.383ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 5.990 - 2.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.372 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.534    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.639 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.103    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.208 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.860    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.965 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.692    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.797 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.282 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.629    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.734 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.288    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.407 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.977    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241     5.990    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007     5.997    
                         clock uncertainty           -0.173     5.824    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230     5.594    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                 -7.383    

Slack (VIOLATED) :        -7.360ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 5.997 - 2.500 ) 
    Source Clock Delay      (SCD):    6.988ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.988    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.367 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.632    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.737 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.853    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.958 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.619    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.724 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.412    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.517 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.952    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.057 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.404    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.509 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.233    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.341 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.002    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248     5.997    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007     6.004    
                         clock uncertainty           -0.173     5.831    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189     5.642    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                 -7.360    

Slack (VIOLATED) :        -7.359ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 5.993 - 2.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.166    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.271 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.609    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.714 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.357    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.483 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.998    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     5.993    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007     6.000    
                         clock uncertainty           -0.173     5.827    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189     5.638    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 -7.359    

Slack (VIOLATED) :        -7.343ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 5.994 - 2.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.115    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.220 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.557    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.662 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.264    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.390 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.028    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245     5.994    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066     6.061    
                         clock uncertainty           -0.173     5.888    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202     5.686    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                 -7.343    

Slack (VIOLATED) :        -7.292ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 5.996 - 2.500 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.369 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.501    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.606 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.075    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.180 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.611    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.716 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.428    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.533 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.035    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.140 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.462    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.567 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.170    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.295 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.952    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007     6.003    
                         clock uncertainty           -0.173     5.830    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171     5.659    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                 -7.292    

Slack (VIOLATED) :        -7.264ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 5.993 - 2.500 ) 
    Source Clock Delay      (SCD):    6.993ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.341 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.399    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.639 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.110    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.215 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.851    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.956 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.490    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.595 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.971    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.076 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.408    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.513 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.114    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.224 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.882    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     5.993    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007     6.000    
                         clock uncertainty           -0.173     5.827    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210     5.617    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                          5.617    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                 -7.264    

Slack (VIOLATED) :        -7.253ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 5.999 - 2.500 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.990    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     7.388 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172     8.560    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235     8.795 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470     9.265    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105     9.370 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473     9.843    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105     9.948 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    10.873    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.978 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    11.324    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    11.429 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    12.031    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    12.136 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    12.869    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250     5.999    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007     6.006    
                         clock uncertainty           -0.173     5.833    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218     5.615    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                          5.615    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 -7.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.102ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_2/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 fall@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.688%)  route 0.370ns (74.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 8.629 - 7.500 ) 
    Source Clock Delay      (SCD):    1.511ns = ( 11.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563    11.511    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.128    11.639 f  reg_inst/clk_rand/rand_bits_reg[2]/Q
                         net (fo=3, routed)           0.370    12.010    reg_inst/clk_rand/rand_bits[2]
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_2/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     6.927 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.500 f  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     7.562 f  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     7.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     7.896 f  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     8.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_2/I0
                         clock pessimism              0.000     8.629    
                         clock uncertainty            0.173     8.802    
    BUFGCTRL_X0Y7        BUFGCTRL (Hold_bufgctrl_I0_S0)
                                                      0.105     8.907    reg_inst/clk_rand/MUX_2
  -------------------------------------------------------------------
                         required time                         -8.907    
                         arrival time                          12.010    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             4.108ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_0/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_90_clk_wiz_0 fall@7.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.530%)  route 0.321ns (69.470%))
  Logic Levels:           0  
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.033ns = ( 7.533 - 7.500 ) 
    Source Clock Delay      (SCD):    1.511ns = ( 11.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563    11.511    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    11.652 r  reg_inst/clk_rand/rand_bits_reg[0]/Q
                         net (fo=3, routed)           0.321    11.973    reg_inst/clk_rand/rand_bits[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_0/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     8.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     6.927 f  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     7.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.500 f  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     7.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_0/I1
                         clock pessimism              0.000     7.533    
                         clock uncertainty            0.173     7.706    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I1_S1)
                                                      0.159     7.865    reg_inst/clk_rand/MUX_0
  -------------------------------------------------------------------
                         required time                         -7.865    
                         arrival time                          11.973    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             8.632ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 4.494 - 2.500 ) 
    Source Clock Delay      (SCD):    2.374ns = ( 12.374 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563    12.374    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141    12.515 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587    13.102    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     4.494    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.256     4.238    
                         clock uncertainty            0.173     4.411    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     4.470    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.470    
                         arrival time                          13.102    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.633ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 4.485 - 2.500 ) 
    Source Clock Delay      (SCD):    2.367ns = ( 12.367 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.367    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141    12.508 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601    13.109    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.485    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.254     4.231    
                         clock uncertainty            0.173     4.404    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     4.476    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -4.476    
                         arrival time                          13.109    
  -------------------------------------------------------------------
                         slack                                  8.633    

Slack (MET) :             8.634ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 4.484 - 2.500 ) 
    Source Clock Delay      (SCD):    2.367ns = ( 12.367 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556    12.367    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141    12.508 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605    13.113    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     4.484    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.255     4.229    
                         clock uncertainty            0.173     4.402    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     4.480    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -4.480    
                         arrival time                          13.113    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.636ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 4.487 - 2.500 ) 
    Source Clock Delay      (SCD):    2.373ns = ( 12.373 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562    12.373    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141    12.514 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596    13.110    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     4.487    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.256     4.231    
                         clock uncertainty            0.173     4.404    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     4.474    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -4.474    
                         arrival time                          13.110    
  -------------------------------------------------------------------
                         slack                                  8.636    

Slack (MET) :             8.637ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 4.475 - 2.500 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 12.363 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.363    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164    12.527 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819    13.346    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     4.475    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.005     4.470    
                         clock uncertainty            0.173     4.643    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     4.709    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -4.709    
                         arrival time                          13.346    
  -------------------------------------------------------------------
                         slack                                  8.637    

Slack (MET) :             8.639ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    2.368ns = ( 12.368 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557    12.368    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164    12.532 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593    13.125    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     4.477    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.234     4.243    
                         clock uncertainty            0.173     4.416    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     4.486    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -4.486    
                         arrival time                          13.125    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.640ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 4.490 - 2.500 ) 
    Source Clock Delay      (SCD):    2.371ns = ( 12.371 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560    12.371    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141    12.512 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536    13.048    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045    13.093 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252    13.345    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045    13.390 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000    13.390    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     4.490    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.005     4.485    
                         clock uncertainty            0.173     4.658    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     4.750    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.750    
                         arrival time                          13.390    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.641ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -7.500ns  (clk_90_clk_wiz_0 rise@2.500ns - tio_clkin rise@10.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 4.477 - 2.500 ) 
    Source Clock Delay      (SCD):    2.363ns = ( 12.363 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.283    10.283 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.640    10.923    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    10.949 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030    10.979    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.005 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270    11.274    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    11.294 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491    11.785    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.811 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552    12.363    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    12.527 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846    13.373    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.828     3.328    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400     1.927 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.471    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.033     2.533    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.562 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     2.853    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     2.896 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     3.629    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.658 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     4.477    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.005     4.472    
                         clock uncertainty            0.173     4.645    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     4.733    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                          13.373    
  -------------------------------------------------------------------
                         slack                                  8.641    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        2.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 reg_inst/clk_rand/rand_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/MUX_0/S0
                            (falling edge-triggered cell BUFGCTRL clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin fall@5.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.379ns (31.807%)  route 0.813ns (68.193%))
  Logic Levels:           0  
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.189ns = ( 8.189 - 5.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.374     4.622    reg_inst/clk_rand/CLK
    SLICE_X51Y96         FDRE                                         r  reg_inst/clk_rand/rand_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.379     5.001 f  reg_inst/clk_rand/rand_bits_reg[0]/Q
                         net (fo=3, routed)           0.813     5.814    reg_inst/clk_rand/rand_bits[0]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  reg_inst/clk_rand/MUX_0/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin fall edge)
                                                      5.000     5.000 f  
    N14                                               0.000     5.000 f  tio_clkin (IN)
                         net (fo=0)                   0.000     5.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620     8.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.077 f  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112     8.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  reg_inst/clk_rand/MUX_0/I0
                         clock pessimism              0.000     8.189    
                         clock uncertainty           -0.035     8.154    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.125     8.029    reg_inst/clk_rand/MUX_0
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.568ns = ( 16.568 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    11.177    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    11.282 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.784    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.889 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    12.487    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    12.597 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    13.117    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.568    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    16.575    
                         clock uncertainty           -0.035    16.540    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.330    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.330    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    7.009ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     7.009    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     7.357 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     8.355    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     8.594 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.990    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     9.095 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     9.604    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.709 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    10.257    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    10.362 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    11.089    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    11.194 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    11.708    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.813 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    12.404    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    12.532 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    13.146    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    16.640    
                         clock uncertainty           -0.035    16.604    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.426    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.426    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    11.010    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.115 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    11.485    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.590 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    12.189    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    12.299 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    13.028    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    16.580    
                         clock uncertainty           -0.035    16.545    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.335    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.335    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 16.567 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     7.384 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     8.546    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     8.651 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     9.115    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     9.220 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.873    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.978 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    10.704    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.809 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    11.189    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.294 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    11.642    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.747 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    12.300    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    12.419 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.990    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.567    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    16.574    
                         clock uncertainty           -0.035    16.539    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.309    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.309    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.574ns = ( 16.574 - 10.000 ) 
    Source Clock Delay      (SCD):    7.000ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     7.000    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     7.379 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     8.645    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.750 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.865    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.970 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     9.631    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     9.736 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    10.424    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    10.529 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.965    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    11.070 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    11.416    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    11.521 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    12.245    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    12.353 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    13.015    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.574    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    16.581    
                         clock uncertainty           -0.035    16.546    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.357    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.357    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    11.178    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    11.283 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    11.621    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    11.726 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    12.370    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    12.496 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    13.010    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    16.577    
                         clock uncertainty           -0.035    16.542    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.353    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 16.571 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    11.127    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    11.232 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    11.570    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    11.675 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    12.276    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    12.402 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    13.041    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.571    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    16.638    
                         clock uncertainty           -0.035    16.602    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.400    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    7.002ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     7.002    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     7.381 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     8.514    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     8.619 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     9.087    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     9.192 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     9.624    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     9.729 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    10.440    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    10.545 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    11.048    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    11.153 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    11.475    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    11.580 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    12.182    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    12.307 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.964    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    16.580    
                         clock uncertainty           -0.035    16.545    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.374    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.374    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    7.005ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.167    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.248 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.366    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.447 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.028    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.134 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.566    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.647 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     7.005    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     7.353 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     8.412    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     8.652 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     9.122    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     9.227 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.863    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.968 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    10.503    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    10.608 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.983    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.088 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    11.420    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    11.525 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    12.126    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    12.236 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.894    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    16.577    
                         clock uncertainty           -0.035    16.542    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.332    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.332    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                  3.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.365%)  route 0.587ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.563     2.386    aes_core/crypt_clk
    SLICE_X64Y109        FDRE                                         r  aes_core/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y109        FDRE (Prop_fdre_C_Q)         0.141     2.527 r  aes_core/data_o_reg[22]/Q
                         net (fo=1, routed)           0.587     3.114    reg_inst/D[22]
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.228    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.257 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.547    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.590 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.324    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.353 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.836     3.188    reg_inst/crypt_clk
    SLICE_X64Y104        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[22]/C
                         clock pessimism             -0.256     2.932    
                         clock uncertainty            0.035     2.968    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.059     3.027    reg_inst/reg_crypt_cipherout_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.008%)  route 0.601ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     2.379    aes_core/crypt_clk
    SLICE_X45Y119        FDRE                                         r  aes_core/data_o_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     2.520 r  aes_core/data_o_reg[127]/Q
                         net (fo=1, routed)           0.601     3.121    reg_inst/D[127]
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.228    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.257 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.547    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.590 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.324    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.353 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     3.179    reg_inst/crypt_clk
    SLICE_X43Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[127]/C
                         clock pessimism             -0.254     2.925    
                         clock uncertainty            0.035     2.961    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.072     3.033    reg_inst/reg_crypt_cipherout_reg[127]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     2.379    aes_core/crypt_clk
    SLICE_X48Y117        FDRE                                         r  aes_core/data_o_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y117        FDRE (Prop_fdre_C_Q)         0.141     2.520 r  aes_core/data_o_reg[97]/Q
                         net (fo=1, routed)           0.605     3.126    reg_inst/D[97]
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.228    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.257 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.547    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.590 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.324    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.353 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.826     3.178    reg_inst/crypt_clk
    SLICE_X47Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[97]/C
                         clock pessimism             -0.255     2.923    
                         clock uncertainty            0.035     2.959    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.078     3.037    reg_inst/reg_crypt_cipherout_reg[97]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.125%)  route 0.596ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.562     2.385    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     2.526 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           0.596     3.122    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.228    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.257 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.547    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.590 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.324    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.353 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.829     3.181    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.256     2.925    
                         clock uncertainty            0.035     2.961    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     3.031    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.689%)  route 0.819ns (83.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     2.375    aes_core/crypt_clk
    SLICE_X50Y120        FDRE                                         r  aes_core/data_o_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDRE (Prop_fdre_C_Q)         0.164     2.539 r  aes_core/data_o_reg[115]/Q
                         net (fo=1, routed)           0.819     3.358    reg_inst/D[115]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.228    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.257 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.547    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.590 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.324    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.353 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.816     3.169    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[115]/C
                         clock pessimism             -0.005     3.164    
                         clock uncertainty            0.035     3.200    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.066     3.266    reg_inst/reg_crypt_cipherout_reg[115]
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 reg_inst/clk_rand/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/clk_rand/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.587%)  route 0.240ns (51.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.563     1.524    reg_inst/clk_rand/CLK
    SLICE_X53Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  reg_inst/clk_rand/counter_reg[3]/Q
                         net (fo=6, routed)           0.240     1.892    reg_inst/clk_rand/counter_reg__0[3]
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.099     1.991 r  reg_inst/clk_rand/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.991    reg_inst/clk_rand/p_0_in__0[6]
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.833     2.027    reg_inst/clk_rand/CLK
    SLICE_X52Y97         FDRE                                         r  reg_inst/clk_rand/counter_reg[6]/C
                         clock pessimism             -0.257     1.770    
                         clock uncertainty            0.035     1.806    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.898    reg_inst/clk_rand/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.663%)  route 0.593ns (78.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.557     2.380    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.164     2.544 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.593     3.137    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.228    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.257 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.547    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.590 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.324    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.353 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.818     3.171    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.234     2.937    
                         clock uncertainty            0.035     2.973    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.070     3.043    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.231ns (22.679%)  route 0.788ns (77.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.560     2.383    aes_core/ks_inst/crypt_clk
    SLICE_X51Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     2.524 r  aes_core/ks_inst/ks_o_reg[101]/Q
                         net (fo=2, routed)           0.536     3.060    aes_core/ks_inst/ks_val[101]
    SLICE_X59Y109        LUT6 (Prop_lut6_I5_O)        0.045     3.105 r  aes_core/ks_inst/ks_o[101]_i_2/O
                         net (fo=4, routed)           0.252     3.357    aes_core/ks_inst/p_4_in[11]
    SLICE_X61Y107        LUT6 (Prop_lut6_I3_O)        0.045     3.402 r  aes_core/ks_inst/ks_o[5]_i_1/O
                         net (fo=1, routed)           0.000     3.402    aes_core/ks_inst/ks_o[5]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.228    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.257 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.547    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.590 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.324    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.353 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.831     3.184    aes_core/ks_inst/crypt_clk
    SLICE_X61Y107        FDRE                                         r  aes_core/ks_inst/ks_o_reg[5]/C
                         clock pessimism             -0.005     3.179    
                         clock uncertainty            0.035     3.215    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     3.307    aes_core/ks_inst/ks_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.232%)  route 0.846ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.552     2.375    aes_core/crypt_clk
    SLICE_X46Y121        FDRE                                         r  aes_core/data_o_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164     2.539 r  aes_core/data_o_reg[125]/Q
                         net (fo=1, routed)           0.846     3.386    reg_inst/D[125]
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.228    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.257 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.547    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.590 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.324    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.353 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.819     3.171    reg_inst/crypt_clk
    SLICE_X56Y121        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[125]/C
                         clock pessimism             -0.005     3.166    
                         clock uncertainty            0.035     3.202    
    SLICE_X56Y121        FDRE (Hold_fdre_C_D)         0.088     3.290    reg_inst/reg_crypt_cipherout_reg[125]
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.164ns (21.065%)  route 0.615ns (78.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.935    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.961 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.030     0.991    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.017 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.270     1.287    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020     1.307 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.491     1.797    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.823 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.556     2.379    aes_core/crypt_clk
    SLICE_X56Y116        FDRE                                         r  aes_core/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.164     2.543 r  aes_core/data_o_reg[7]/Q
                         net (fo=1, routed)           0.615     3.158    reg_inst/D[7]
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.195 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.033     1.228    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.257 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.291     1.547    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043     1.590 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           0.734     2.324    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.353 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         0.833     3.186    reg_inst/crypt_clk
    SLICE_X59Y102        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[7]/C
                         clock pessimism             -0.234     2.952    
                         clock uncertainty            0.035     2.988    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.072     3.060    reg_inst/reg_crypt_cipherout_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_180_clk_wiz_0
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.568ns = ( 16.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    12.928    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    13.033 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    13.536    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    13.641 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    14.239    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    14.349 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    14.869    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.568    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    16.575    
                         clock uncertainty           -0.173    16.402    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.192    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 8.761 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     8.761    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     9.109 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    10.107    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    10.346 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    10.742    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    10.847 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    11.356    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    11.461 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    12.008    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    12.113 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    12.840    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.945 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    13.460    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    13.565 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    14.156    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    14.284 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    14.898    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    16.640    
                         clock uncertainty           -0.173    16.467    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.289    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.289    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    12.761    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.866 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    13.237    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.342 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    13.941    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    14.051 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    14.780    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    16.580    
                         clock uncertainty           -0.173    16.407    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.197    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 16.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     9.136 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    10.298    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    10.403 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    10.867    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    10.972 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    11.624    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.729 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    12.456    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    12.561 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    12.941    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    13.046 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    13.393    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.498 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    14.052    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    14.171 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    14.741    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.567    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    16.574    
                         clock uncertainty           -0.173    16.401    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.171    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.171    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.574ns = ( 16.574 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 8.752 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     8.752    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     9.131 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    10.396    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    10.501 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    10.617    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    10.722 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    11.383    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    11.488 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    12.176    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    12.281 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    12.716    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    12.821 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    13.168    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    13.273 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    13.997    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    14.105 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    14.766    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.574    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    16.581    
                         clock uncertainty           -0.173    16.408    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.219    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    12.930    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    13.035 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    13.373    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    13.478 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    14.121    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    14.247 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    14.762    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    16.577    
                         clock uncertainty           -0.173    16.404    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.215    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.215    
                         arrival time                         -14.762    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 16.571 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    12.879    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    12.984 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    13.321    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    13.426 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    14.028    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    14.154 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    14.792    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.571    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    16.638    
                         clock uncertainty           -0.173    16.465    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.263    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     9.133 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    10.265    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    10.370 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    10.839    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    10.944 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    11.375    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    11.480 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    12.192    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    12.297 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    12.799    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    12.904 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    13.226    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    13.331 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    13.934    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    14.059 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    14.716    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    16.580    
                         clock uncertainty           -0.173    16.407    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.236    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.236    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 8.757 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     8.757    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     9.105 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    10.163    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    10.403 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    10.874    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    10.979 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    11.615    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    11.720 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    12.254    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    12.359 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    12.735    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    12.840 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    13.172    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    13.277 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    13.878    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    13.988 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    14.646    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    16.577    
                         clock uncertainty           -0.173    16.404    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.194    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (tio_clkin rise@10.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.576ns = ( 16.576 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     6.412    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.941     3.470 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.919    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.118     5.118    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.199 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     5.780    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     5.886 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     7.318    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.398 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     8.754    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     9.152 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    10.324    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    10.559 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    11.029    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    11.134 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    11.607    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    11.712 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    12.637    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    12.742 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    13.088    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    13.193 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    13.795    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    13.900 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    14.633    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    16.576    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007    16.583    
                         clock uncertainty           -0.173    16.410    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    16.192    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  1.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.521ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.271ns  (logic 0.347ns (27.300%)  route 0.924ns (72.700%))
  Logic Levels:           0  
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    3.491ns = ( 8.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     8.491    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.347     8.838 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.924     9.762    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.342     6.977    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.066     6.911    
                         clock uncertainty            0.173     7.084    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.158     7.242    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -7.242    
                         arrival time                           9.762    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.563ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.374ns  (logic 0.304ns (22.132%)  route 1.070ns (77.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.986ns
    Source Clock Delay      (SCD):    3.486ns = ( 8.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.237     8.486    aes_core/crypt_clk
    SLICE_X61Y120        FDRE                                         r  aes_core/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDRE (Prop_fdre_C_Q)         0.304     8.790 r  aes_core/data_o_reg[29]/Q
                         net (fo=1, routed)           1.070     9.860    reg_inst/D[29]
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.351     6.986    reg_inst/crypt_clk
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/C
                         clock pessimism             -0.066     6.920    
                         clock uncertainty            0.173     7.093    
    SLICE_X62Y119        FDRE (Hold_fdre_C_D)         0.204     7.297    reg_inst/reg_crypt_cipherout_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.297    
                         arrival time                           9.860    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.571ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.384ns  (logic 0.347ns (25.077%)  route 1.037ns (74.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.996ns
    Source Clock Delay      (SCD):    3.493ns = ( 8.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     8.493    aes_core/crypt_clk
    SLICE_X54Y104        FDRE                                         r  aes_core/data_o_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.347     8.840 r  aes_core/data_o_reg[92]/Q
                         net (fo=1, routed)           1.037     9.877    reg_inst/D[92]
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.361     6.996    reg_inst/crypt_clk
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/C
                         clock pessimism             -0.066     6.930    
                         clock uncertainty            0.173     7.103    
    SLICE_X66Y109        FDRE (Hold_fdre_C_D)         0.204     7.307    reg_inst/reg_crypt_cipherout_reg[92]
  -------------------------------------------------------------------
                         required time                         -7.307    
                         arrival time                           9.877    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.588ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.368ns  (logic 0.388ns (28.364%)  route 0.980ns (71.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.993ns
    Source Clock Delay      (SCD):    3.496ns = ( 8.496 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.304     8.800 r  aes_core/ks_inst/ks_o_reg[6]/Q
                         net (fo=16, routed)          0.980     9.780    aes_core/ks_inst/ks_val[6]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.084     9.864 r  aes_core/ks_inst/ks_o[6]_i_1/O
                         net (fo=1, routed)           0.000     9.864    aes_core/ks_inst/ks_o[6]_i_1_n_0
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
                         clock pessimism             -0.111     6.882    
                         clock uncertainty            0.173     7.055    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.222     7.277    aes_core/ks_inst/ks_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.277    
                         arrival time                           9.864    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.601ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.353ns  (logic 0.347ns (25.647%)  route 1.006ns (74.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.974ns
    Source Clock Delay      (SCD):    3.492ns = ( 8.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.243     8.492    aes_core/crypt_clk
    SLICE_X56Y112        FDRE                                         r  aes_core/data_o_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.347     8.839 r  aes_core/data_o_reg[83]/Q
                         net (fo=1, routed)           1.006     9.845    reg_inst/D[83]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.339     6.974    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/C
                         clock pessimism             -0.066     6.908    
                         clock uncertainty            0.173     7.081    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.164     7.245    reg_inst/reg_crypt_cipherout_reg[83]
  -------------------------------------------------------------------
                         required time                         -7.245    
                         arrival time                           9.845    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.368ns  (logic 0.304ns (22.228%)  route 1.064ns (77.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.994ns
    Source Clock Delay      (SCD):    3.496ns = ( 8.496 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     8.496    aes_core/crypt_clk
    SLICE_X59Y101        FDRE                                         r  aes_core/data_o_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.304     8.800 r  aes_core/data_o_reg[60]/Q
                         net (fo=1, routed)           1.064     9.864    reg_inst/D[60]
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.359     6.994    reg_inst/crypt_clk
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/C
                         clock pessimism             -0.066     6.928    
                         clock uncertainty            0.173     7.101    
    SLICE_X63Y112        FDRE (Hold_fdre_C_D)         0.162     7.263    reg_inst/reg_crypt_cipherout_reg[60]
  -------------------------------------------------------------------
                         required time                         -7.263    
                         arrival time                           9.864    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.604ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.341ns  (logic 0.304ns (22.666%)  route 1.037ns (77.334%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    3.497ns = ( 8.497 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248     8.497    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.304     8.801 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           1.037     9.839    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.354     6.989    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.085     6.904    
                         clock uncertainty            0.173     7.077    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.158     7.235    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -7.235    
                         arrival time                           9.839    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.606ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.343ns  (logic 0.304ns (22.640%)  route 1.039ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    3.490ns = ( 8.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241     8.490    aes_core/crypt_clk
    SLICE_X59Y116        FDRE                                         r  aes_core/data_o_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.304     8.794 r  aes_core/data_o_reg[77]/Q
                         net (fo=1, routed)           1.039     9.833    reg_inst/D[77]
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.346     6.981    reg_inst/crypt_clk
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/C
                         clock pessimism             -0.084     6.897    
                         clock uncertainty            0.173     7.070    
    SLICE_X59Y120        FDRE (Hold_fdre_C_D)         0.158     7.228    reg_inst/reg_crypt_cipherout_reg[77]
  -------------------------------------------------------------------
                         required time                         -7.228    
                         arrival time                           9.833    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.610ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.360ns  (logic 0.347ns (25.505%)  route 1.013ns (74.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.987ns
    Source Clock Delay      (SCD):    3.491ns = ( 8.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     8.491    aes_core/crypt_clk
    SLICE_X60Y114        FDRE                                         r  aes_core/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.347     8.838 r  aes_core/data_o_reg[17]/Q
                         net (fo=1, routed)           1.013     9.852    reg_inst/D[17]
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.352     6.987    reg_inst/crypt_clk
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/C
                         clock pessimism             -0.066     6.921    
                         clock uncertainty            0.173     7.094    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.148     7.242    reg_inst/reg_crypt_cipherout_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.242    
                         arrival time                           9.852    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.611ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_180_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (tio_clkin rise@0.000ns - clk_180_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        1.441ns  (logic 0.431ns (29.920%)  route 1.010ns (70.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.004ns
    Source Clock Delay      (SCD):    3.509ns = ( 8.509 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_180_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     5.000 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     6.306    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.764     3.542 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.381     4.923    reg_inst/clk_rand/clk_wiz/inst/clk_180_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.000 r  reg_inst/clk_rand/clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.112     5.112    reg_inst/clk_rand/c_180
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.189 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     5.741    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     5.810 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     7.172    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.249 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.260     8.509    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.347     8.856 r  aes_core/ks_inst/ks_o_reg[51]/Q
                         net (fo=3, routed)           1.010     9.866    aes_core/ks_inst/ks_val[51]
    SLICE_X56Y98         LUT5 (Prop_lut5_I4_O)        0.084     9.950 r  aes_core/ks_inst/ks_o[51]_i_1/O
                         net (fo=1, routed)           0.000     9.950    aes_core/ks_inst/ks_o[51]_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.370     7.004    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
                         clock pessimism             -0.110     6.894    
                         clock uncertainty            0.173     7.067    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.271     7.338    aes_core/ks_inst/ks_o_reg[51]
  -------------------------------------------------------------------
                         required time                         -7.338    
                         arrival time                           9.950    
  -------------------------------------------------------------------
                         slack                                  2.611    





---------------------------------------------------------------------------------------------------
From Clock:  clk_270_clk_wiz_0
  To Clock:  tio_clkin

Setup :          331  Failing Endpoints,  Worst Slack       -1.176ns,  Total Violation     -112.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.176ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.568ns = ( 16.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    15.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    15.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    16.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    16.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    16.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    16.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    17.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.568    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    16.575    
                         clock uncertainty           -0.173    16.402    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.192    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -17.369    
  -------------------------------------------------------------------
                         slack                                 -1.176    

Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 11.261 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362    11.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348    11.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998    12.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239    12.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396    13.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105    13.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509    13.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105    13.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547    14.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105    14.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    15.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    15.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    15.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    16.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    16.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    16.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    17.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    16.640    
                         clock uncertainty           -0.173    16.467    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.289    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.289    
                         arrival time                         -17.398    
  -------------------------------------------------------------------
                         slack                                 -1.109    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    15.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    15.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    16.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    16.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    17.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    16.580    
                         clock uncertainty           -0.173    16.407    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.197    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -17.280    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.070ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 16.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379    11.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162    12.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105    12.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463    13.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105    13.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653    14.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726    14.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    15.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    15.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    15.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    16.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    16.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    17.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.567    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    16.574    
                         clock uncertainty           -0.173    16.401    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.171    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.171    
                         arrival time                         -17.241    
  -------------------------------------------------------------------
                         slack                                 -1.070    

Slack (VIOLATED) :        -1.047ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.574ns = ( 16.574 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 11.252 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353    11.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379    11.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266    12.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105    13.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116    13.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105    13.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661    13.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105    13.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688    14.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105    14.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    15.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    15.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    15.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    15.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    16.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    16.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    17.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.574    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    16.581    
                         clock uncertainty           -0.173    16.408    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.219    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                 -1.047    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    15.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    15.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    15.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    15.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    16.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    16.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    17.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    16.577    
                         clock uncertainty           -0.173    16.404    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.215    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.215    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.030ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 16.571 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    15.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    15.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    15.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    15.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    16.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    16.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    17.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.571    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    16.638    
                         clock uncertainty           -0.173    16.465    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.263    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                         -17.293    
  -------------------------------------------------------------------
                         slack                                 -1.030    

Slack (VIOLATED) :        -0.979ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379    11.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132    12.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105    12.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468    13.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105    13.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432    13.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105    13.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711    14.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105    14.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    15.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    15.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    15.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    15.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    16.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    16.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    17.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    16.580    
                         clock uncertainty           -0.173    16.407    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.236    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.236    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                 -0.979    

Slack (VIOLATED) :        -0.951ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 11.257 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358    11.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348    11.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058    12.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240    12.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470    13.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105    13.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636    14.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105    14.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534    14.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105    14.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    15.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    15.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    15.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    15.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    16.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    16.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    17.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    16.577    
                         clock uncertainty           -0.173    16.404    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.194    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -17.146    
  -------------------------------------------------------------------
                         slack                                 -0.951    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tio_clkin rise@10.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.576ns = ( 16.576 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.254 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     8.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.941     5.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     7.419    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.118     7.618    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     7.699 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.581     8.280    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.106     8.386 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.432     9.817    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     9.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355    11.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398    11.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172    12.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235    13.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470    13.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105    13.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473    14.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105    14.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    15.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    15.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    15.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    16.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    16.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    17.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    16.576    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007    16.583    
                         clock uncertainty           -0.173    16.410    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    16.192    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -17.133    
  -------------------------------------------------------------------
                         slack                                 -0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.021ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.271ns  (logic 0.347ns (27.300%)  route 0.924ns (72.700%))
  Logic Levels:           0  
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    3.491ns = ( 10.991 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    10.991    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.347    11.338 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.924    12.262    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.342     6.977    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.066     6.911    
                         clock uncertainty            0.173     7.084    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.158     7.242    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -7.242    
                         arrival time                          12.262    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.063ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.374ns  (logic 0.304ns (22.132%)  route 1.070ns (77.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.986ns
    Source Clock Delay      (SCD):    3.486ns = ( 10.986 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.237    10.986    aes_core/crypt_clk
    SLICE_X61Y120        FDRE                                         r  aes_core/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDRE (Prop_fdre_C_Q)         0.304    11.290 r  aes_core/data_o_reg[29]/Q
                         net (fo=1, routed)           1.070    12.360    reg_inst/D[29]
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.351     6.986    reg_inst/crypt_clk
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/C
                         clock pessimism             -0.066     6.920    
                         clock uncertainty            0.173     7.093    
    SLICE_X62Y119        FDRE (Hold_fdre_C_D)         0.204     7.297    reg_inst/reg_crypt_cipherout_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.297    
                         arrival time                          12.360    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.071ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.384ns  (logic 0.347ns (25.077%)  route 1.037ns (74.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.996ns
    Source Clock Delay      (SCD):    3.493ns = ( 10.993 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    10.993    aes_core/crypt_clk
    SLICE_X54Y104        FDRE                                         r  aes_core/data_o_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.347    11.340 r  aes_core/data_o_reg[92]/Q
                         net (fo=1, routed)           1.037    12.377    reg_inst/D[92]
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.361     6.996    reg_inst/crypt_clk
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/C
                         clock pessimism             -0.066     6.930    
                         clock uncertainty            0.173     7.103    
    SLICE_X66Y109        FDRE (Hold_fdre_C_D)         0.204     7.307    reg_inst/reg_crypt_cipherout_reg[92]
  -------------------------------------------------------------------
                         required time                         -7.307    
                         arrival time                          12.377    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.088ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.368ns  (logic 0.388ns (28.364%)  route 0.980ns (71.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.993ns
    Source Clock Delay      (SCD):    3.496ns = ( 10.996 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.304    11.300 r  aes_core/ks_inst/ks_o_reg[6]/Q
                         net (fo=16, routed)          0.980    12.280    aes_core/ks_inst/ks_val[6]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.084    12.364 r  aes_core/ks_inst/ks_o[6]_i_1/O
                         net (fo=1, routed)           0.000    12.364    aes_core/ks_inst/ks_o[6]_i_1_n_0
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
                         clock pessimism             -0.111     6.882    
                         clock uncertainty            0.173     7.055    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.222     7.277    aes_core/ks_inst/ks_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.277    
                         arrival time                          12.364    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.101ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.353ns  (logic 0.347ns (25.647%)  route 1.006ns (74.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.974ns
    Source Clock Delay      (SCD):    3.492ns = ( 10.992 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.243    10.992    aes_core/crypt_clk
    SLICE_X56Y112        FDRE                                         r  aes_core/data_o_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.347    11.339 r  aes_core/data_o_reg[83]/Q
                         net (fo=1, routed)           1.006    12.345    reg_inst/D[83]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.339     6.974    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/C
                         clock pessimism             -0.066     6.908    
                         clock uncertainty            0.173     7.081    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.164     7.245    reg_inst/reg_crypt_cipherout_reg[83]
  -------------------------------------------------------------------
                         required time                         -7.245    
                         arrival time                          12.345    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.368ns  (logic 0.304ns (22.228%)  route 1.064ns (77.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.994ns
    Source Clock Delay      (SCD):    3.496ns = ( 10.996 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    10.996    aes_core/crypt_clk
    SLICE_X59Y101        FDRE                                         r  aes_core/data_o_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.304    11.300 r  aes_core/data_o_reg[60]/Q
                         net (fo=1, routed)           1.064    12.364    reg_inst/D[60]
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.359     6.994    reg_inst/crypt_clk
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/C
                         clock pessimism             -0.066     6.928    
                         clock uncertainty            0.173     7.101    
    SLICE_X63Y112        FDRE (Hold_fdre_C_D)         0.162     7.263    reg_inst/reg_crypt_cipherout_reg[60]
  -------------------------------------------------------------------
                         required time                         -7.263    
                         arrival time                          12.364    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.104ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.341ns  (logic 0.304ns (22.666%)  route 1.037ns (77.334%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    3.497ns = ( 10.997 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    10.997    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.304    11.301 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           1.037    12.339    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.354     6.989    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.085     6.904    
                         clock uncertainty            0.173     7.077    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.158     7.235    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -7.235    
                         arrival time                          12.339    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.106ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.343ns  (logic 0.304ns (22.640%)  route 1.039ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    3.490ns = ( 10.990 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    10.990    aes_core/crypt_clk
    SLICE_X59Y116        FDRE                                         r  aes_core/data_o_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.304    11.294 r  aes_core/data_o_reg[77]/Q
                         net (fo=1, routed)           1.039    12.333    reg_inst/D[77]
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.346     6.981    reg_inst/crypt_clk
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/C
                         clock pessimism             -0.084     6.897    
                         clock uncertainty            0.173     7.070    
    SLICE_X59Y120        FDRE (Hold_fdre_C_D)         0.158     7.228    reg_inst/reg_crypt_cipherout_reg[77]
  -------------------------------------------------------------------
                         required time                         -7.228    
                         arrival time                          12.333    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.110ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.360ns  (logic 0.347ns (25.505%)  route 1.013ns (74.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.987ns
    Source Clock Delay      (SCD):    3.491ns = ( 10.991 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    10.991    aes_core/crypt_clk
    SLICE_X60Y114        FDRE                                         r  aes_core/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.347    11.338 r  aes_core/data_o_reg[17]/Q
                         net (fo=1, routed)           1.013    12.352    reg_inst/D[17]
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.352     6.987    reg_inst/crypt_clk
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/C
                         clock pessimism             -0.066     6.921    
                         clock uncertainty            0.173     7.094    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.148     7.242    reg_inst/reg_crypt_cipherout_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.242    
                         arrival time                          12.352    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.111ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_270_clk_wiz_0  {rise@7.500ns fall@12.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (tio_clkin rise@0.000ns - clk_270_clk_wiz_0 rise@7.500ns)
  Data Path Delay:        1.441ns  (logic 0.431ns (29.920%)  route 1.010ns (70.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.004ns
    Source Clock Delay      (SCD):    3.509ns = ( 11.009 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_270_clk_wiz_0 rise edge)
                                                      7.500     7.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     7.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     8.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.764     6.041 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.381     7.423    reg_inst/clk_rand/clk_wiz/inst/clk_270_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     7.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.112     7.612    reg_inst/clk_rand/c_270
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     7.689 r  reg_inst/clk_rand/MUX_1/O
                         net (fo=1, routed)           0.552     8.241    reg_inst/clk_rand/mout_1
    BUFHCE_X0Y23         BUFH (Prop_bufh_I_O)         0.069     8.310 r  reg_inst/clk_rand/BUFH_1/O
                         net (fo=1, routed)           1.362     9.672    reg_inst/clk_rand/bufhout_1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     9.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.260    11.009    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.347    11.356 r  aes_core/ks_inst/ks_o_reg[51]/Q
                         net (fo=3, routed)           1.010    12.366    aes_core/ks_inst/ks_val[51]
    SLICE_X56Y98         LUT5 (Prop_lut5_I4_O)        0.084    12.450 r  aes_core/ks_inst/ks_o[51]_i_1/O
                         net (fo=1, routed)           0.000    12.450    aes_core/ks_inst/ks_o[51]_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.370     7.004    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
                         clock pessimism             -0.110     6.894    
                         clock uncertainty            0.173     7.067    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.271     7.338    aes_core/ks_inst/ks_o_reg[51]
  -------------------------------------------------------------------
                         required time                         -7.338    
                         arrival time                          12.450    
  -------------------------------------------------------------------
                         slack                                  5.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_90_clk_wiz_0
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        3.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.112ns  (logic 1.119ns (18.309%)  route 4.993ns (81.691%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.568ns = ( 16.568 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.368    10.428    aes_core/data_o[84]_i_4_n_0
    SLICE_X55Y111        LUT6 (Prop_lut6_I0_O)        0.105    10.533 r  aes_core/data_o[84]_i_2/O
                         net (fo=1, routed)           0.502    11.036    aes_core/ks_inst/state_reg[11]
    SLICE_X54Y111        LUT6 (Prop_lut6_I1_O)        0.105    11.141 r  aes_core/ks_inst/data_o[84]_i_1/O
                         net (fo=2, routed)           0.598    11.739    my_usb/D[84]
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.110    11.849 r  my_usb/state[84]_i_1/O
                         net (fo=1, routed)           0.520    12.369    aes_core/memory_input_reg[4223][84]
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242    16.568    aes_core/crypt_clk
    SLICE_X53Y110        FDRE                                         r  aes_core/state_reg[84]/C
                         clock pessimism              0.007    16.575    
                         clock uncertainty           -0.173    16.402    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)       -0.210    16.192    aes_core/state_reg[84]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 aes_core/state_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.137ns  (logic 1.240ns (20.205%)  route 4.897ns (79.795%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 6.261 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.362     6.261    aes_core/crypt_clk
    SLICE_X63Y106        FDRE                                         r  aes_core/state_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.348     6.609 r  aes_core/state_reg[56]/Q
                         net (fo=59, routed)          0.998     7.607    aes_core/state_0[56]
    SLICE_X65Y106        LUT6 (Prop_lut6_I0_O)        0.239     7.846 r  aes_core/data_o[63]_i_10/O
                         net (fo=1, routed)           0.396     8.242    aes_core/data_o[63]_i_10_n_0
    SLICE_X65Y107        LUT4 (Prop_lut4_I3_O)        0.105     8.347 r  aes_core/data_o[63]_i_6/O
                         net (fo=1, routed)           0.509     8.856    aes_core/data_o[63]_i_6_n_0
    SLICE_X64Y106        LUT6 (Prop_lut6_I3_O)        0.105     8.961 r  aes_core/data_o[63]_i_3/O
                         net (fo=8, routed)           0.547     9.508    aes_core/p_0_in100_in[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.105     9.613 r  aes_core/data_o[60]_i_4/O
                         net (fo=3, routed)           0.727    10.340    aes_core/data_o[60]_i_4_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.105    10.445 r  aes_core/data_o[60]_i_2/O
                         net (fo=1, routed)           0.515    10.960    aes_core/ks_inst/state_reg[106]
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.105    11.065 r  aes_core/ks_inst/data_o[60]_i_1/O
                         net (fo=2, routed)           0.591    11.656    my_usb/D[60]
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.128    11.784 r  my_usb/state[60]_i_1/O
                         net (fo=1, routed)           0.614    12.398    aes_core/memory_input_reg[4223][60]
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X60Y101        FDRE                                         r  aes_core/state_reg[60]/C
                         clock pessimism              0.066    16.640    
                         clock uncertainty           -0.173    16.467    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.178    16.289    aes_core/state_reg[60]
  -------------------------------------------------------------------
                         required time                         16.289    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.026ns  (logic 1.119ns (18.570%)  route 4.907ns (81.430%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.465    10.261    aes_core/data_o[67]_i_4_n_0
    SLICE_X53Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.366 r  aes_core/data_o[67]_i_2/O
                         net (fo=1, routed)           0.370    10.737    aes_core/ks_inst/state_reg[91]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.842 r  aes_core/ks_inst/data_o[67]_i_1/O
                         net (fo=2, routed)           0.600    11.441    my_usb/D[67]
    SLICE_X52Y107        LUT3 (Prop_lut3_I2_O)        0.110    11.551 r  my_usb/state[67]_i_1/O
                         net (fo=1, routed)           0.728    12.280    aes_core/memory_input_reg[4223][67]
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[67]/C
                         clock pessimism              0.007    16.580    
                         clock uncertainty           -0.173    16.407    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.210    16.197    aes_core/state_reg[67]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 aes_core/state_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.985ns  (logic 1.128ns (18.848%)  route 4.857ns (81.152%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 16.567 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X51Y108        FDRE                                         r  aes_core/state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.379     6.636 r  aes_core/state_reg[54]/Q
                         net (fo=47, routed)          1.162     7.798    aes_core/state_0[54]
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.105     7.903 r  aes_core/data_o[87]_i_10/O
                         net (fo=1, routed)           0.463     8.367    aes_core/data_o[87]_i_10_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I3_O)        0.105     8.472 r  aes_core/data_o[87]_i_6/O
                         net (fo=1, routed)           0.653     9.124    aes_core/data_o[87]_i_6_n_0
    SLICE_X51Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.229 r  aes_core/data_o[87]_i_3/O
                         net (fo=8, routed)           0.726     9.956    aes_core/p_1_in112_in[7]
    SLICE_X55Y111        LUT2 (Prop_lut2_I1_O)        0.105    10.061 r  aes_core/data_o[84]_i_4/O
                         net (fo=3, routed)           0.380    10.441    aes_core/data_o[84]_i_4_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.546 r  aes_core/data_o[81]_i_2/O
                         net (fo=1, routed)           0.347    10.893    aes_core/ks_inst/state_reg[88]_1
    SLICE_X57Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.998 r  aes_core/ks_inst/data_o[81]_i_1/O
                         net (fo=2, routed)           0.554    11.552    my_usb/D[81]
    SLICE_X56Y109        LUT3 (Prop_lut3_I2_O)        0.119    11.671 r  my_usb/state[81]_i_1/O
                         net (fo=1, routed)           0.570    12.241    aes_core/memory_input_reg[4223][81]
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241    16.567    aes_core/crypt_clk
    SLICE_X55Y111        FDRE                                         r  aes_core/state_reg[81]/C
                         clock pessimism              0.007    16.574    
                         clock uncertainty           -0.173    16.401    
    SLICE_X55Y111        FDRE (Setup_fdre_C_D)       -0.230    16.171    aes_core/state_reg[81]
  -------------------------------------------------------------------
                         required time                         16.171    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 aes_core/state_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.015ns  (logic 1.117ns (18.571%)  route 4.898ns (81.429%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.574ns = ( 16.574 - 10.000 ) 
    Source Clock Delay      (SCD):    3.752ns = ( 6.252 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.353     6.252    aes_core/crypt_clk
    SLICE_X52Y108        FDRE                                         r  aes_core/state_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.379     6.631 r  aes_core/state_reg[55]/Q
                         net (fo=56, routed)          1.266     7.896    aes_core/state_0[55]
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.105     8.001 r  aes_core/data_o[84]_i_12/O
                         net (fo=1, routed)           0.116     8.117    aes_core/data_o[84]_i_12_n_0
    SLICE_X43Y110        LUT4 (Prop_lut4_I0_O)        0.105     8.222 r  aes_core/data_o[84]_i_8/O
                         net (fo=1, routed)           0.661     8.883    aes_core/data_o[84]_i_8_n_0
    SLICE_X52Y110        LUT6 (Prop_lut6_I4_O)        0.105     8.988 r  aes_core/data_o[84]_i_3/O
                         net (fo=6, routed)           0.688     9.676    aes_core/p_1_in112_in[4]
    SLICE_X53Y108        LUT2 (Prop_lut2_I1_O)        0.105     9.781 r  aes_core/data_o[68]_i_4/O
                         net (fo=1, routed)           0.435    10.216    aes_core/data_o[68]_i_4_n_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.105    10.321 r  aes_core/data_o[68]_i_2/O
                         net (fo=1, routed)           0.346    10.668    aes_core/ks_inst/state_reg[88]_4
    SLICE_X55Y106        LUT6 (Prop_lut6_I1_O)        0.105    10.773 r  aes_core/ks_inst/data_o[68]_i_1/O
                         net (fo=2, routed)           0.724    11.497    my_usb/D[68]
    SLICE_X51Y107        LUT3 (Prop_lut3_I2_O)        0.108    11.605 r  my_usb/state[68]_i_1/O
                         net (fo=1, routed)           0.661    12.266    aes_core/memory_input_reg[4223][68]
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248    16.574    aes_core/crypt_clk
    SLICE_X51Y106        FDRE                                         r  aes_core/state_reg[68]/C
                         clock pessimism              0.007    16.581    
                         clock uncertainty           -0.173    16.408    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)       -0.189    16.219    aes_core/state_reg[68]
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.005ns  (logic 1.239ns (20.633%)  route 4.766ns (79.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.571    10.430    aes_core/data_o[52]_i_4_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.105    10.535 r  aes_core/data_o[51]_i_2/O
                         net (fo=1, routed)           0.337    10.873    aes_core/ks_inst/state_reg[59]_1
    SLICE_X58Y102        LUT6 (Prop_lut6_I3_O)        0.105    10.978 r  aes_core/ks_inst/data_o[51]_i_1/O
                         net (fo=2, routed)           0.644    11.621    my_usb/D[51]
    SLICE_X52Y104        LUT3 (Prop_lut3_I2_O)        0.126    11.747 r  my_usb/state[51]_i_1/O
                         net (fo=1, routed)           0.514    12.262    aes_core/memory_input_reg[4223][51]
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X52Y105        FDRE                                         r  aes_core/state_reg[51]/C
                         clock pessimism              0.007    16.577    
                         clock uncertainty           -0.173    16.404    
    SLICE_X52Y105        FDRE (Setup_fdre_C_D)       -0.189    16.215    aes_core/state_reg[51]
  -------------------------------------------------------------------
                         required time                         16.215    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        6.036ns  (logic 1.239ns (20.528%)  route 4.797ns (79.472%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.571ns = ( 16.571 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.520    10.379    aes_core/data_o[52]_i_4_n_0
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.105    10.484 r  aes_core/data_o[49]_i_2/O
                         net (fo=1, routed)           0.337    10.821    aes_core/ks_inst/state_reg[56]_1
    SLICE_X50Y108        LUT6 (Prop_lut6_I1_O)        0.105    10.926 r  aes_core/ks_inst/data_o[49]_i_1/O
                         net (fo=2, routed)           0.602    11.528    my_usb/D[49]
    SLICE_X50Y111        LUT3 (Prop_lut3_I2_O)        0.126    11.654 r  my_usb/state[49]_i_1/O
                         net (fo=1, routed)           0.638    12.292    aes_core/memory_input_reg[4223][49]
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.245    16.571    aes_core/crypt_clk
    SLICE_X51Y111        FDRE                                         r  aes_core/state_reg[49]/C
                         clock pessimism              0.066    16.638    
                         clock uncertainty           -0.173    16.465    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)       -0.202    16.263    aes_core/state_reg[49]
  -------------------------------------------------------------------
                         required time                         16.263    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 aes_core/state_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.962ns  (logic 1.134ns (19.021%)  route 4.828ns (80.979%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.573ns = ( 16.573 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X53Y103        FDRE                                         r  aes_core/state_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.379     6.633 r  aes_core/state_reg[94]/Q
                         net (fo=47, routed)          1.132     7.765    aes_core/state_0[94]
    SLICE_X53Y102        LUT6 (Prop_lut6_I1_O)        0.105     7.870 r  aes_core/data_o[95]_i_11/O
                         net (fo=1, routed)           0.468     8.339    aes_core/data_o[95]_i_11_n_0
    SLICE_X52Y100        LUT4 (Prop_lut4_I0_O)        0.105     8.444 r  aes_core/data_o[95]_i_7/O
                         net (fo=1, routed)           0.432     8.875    aes_core/data_o[95]_i_7_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.105     8.980 r  aes_core/data_o[95]_i_3/O
                         net (fo=9, routed)           0.711     9.692    aes_core/p_0_in107_in[7]
    SLICE_X57Y110        LUT2 (Prop_lut2_I1_O)        0.105     9.797 r  aes_core/data_o[67]_i_4/O
                         net (fo=2, routed)           0.503    10.299    aes_core/data_o[67]_i_4_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I5_O)        0.105    10.404 r  aes_core/data_o[65]_i_2/O
                         net (fo=1, routed)           0.322    10.726    aes_core/ks_inst/state_reg[88]_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.105    10.831 r  aes_core/ks_inst/data_o[65]_i_1/O
                         net (fo=2, routed)           0.602    11.434    my_usb/D[65]
    SLICE_X50Y109        LUT3 (Prop_lut3_I2_O)        0.125    11.559 r  my_usb/state[65]_i_1/O
                         net (fo=1, routed)           0.657    12.216    aes_core/memory_input_reg[4223][65]
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247    16.573    aes_core/crypt_clk
    SLICE_X50Y108        FDRE                                         r  aes_core/state_reg[65]/C
                         clock pessimism              0.007    16.580    
                         clock uncertainty           -0.173    16.407    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.171    16.236    aes_core/state_reg[65]
  -------------------------------------------------------------------
                         required time                         16.236    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 aes_core/state_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.889ns  (logic 1.223ns (20.767%)  route 4.666ns (79.233%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 16.570 - 10.000 ) 
    Source Clock Delay      (SCD):    3.757ns = ( 6.257 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.257    aes_core/crypt_clk
    SLICE_X44Y114        FDRE                                         r  aes_core/state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.348     6.605 r  aes_core/state_reg[109]/Q
                         net (fo=54, routed)          1.058     7.663    aes_core/state_0[109]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.240     7.903 r  aes_core/data_o[47]_i_9/O
                         net (fo=1, routed)           0.470     8.374    aes_core/data_o[47]_i_9_n_0
    SLICE_X51Y112        LUT4 (Prop_lut4_I1_O)        0.105     8.479 r  aes_core/data_o[47]_i_6/O
                         net (fo=1, routed)           0.636     9.115    aes_core/data_o[47]_i_6_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I3_O)        0.105     9.220 r  aes_core/data_o[47]_i_3/O
                         net (fo=8, routed)           0.534     9.754    aes_core/p_1_in103_in[7]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.105     9.859 r  aes_core/data_o[52]_i_4/O
                         net (fo=3, routed)           0.376    10.235    aes_core/data_o[52]_i_4_n_0
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.105    10.340 r  aes_core/data_o[52]_i_2/O
                         net (fo=1, routed)           0.332    10.672    aes_core/ks_inst/state_reg[107]_0
    SLICE_X55Y104        LUT6 (Prop_lut6_I1_O)        0.105    10.777 r  aes_core/ks_inst/data_o[52]_i_1/O
                         net (fo=2, routed)           0.602    11.378    my_usb/D[52]
    SLICE_X55Y105        LUT3 (Prop_lut3_I2_O)        0.110    11.488 r  my_usb/state[52]_i_1/O
                         net (fo=1, routed)           0.658    12.146    aes_core/memory_input_reg[4223][52]
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244    16.570    aes_core/crypt_clk
    SLICE_X53Y106        FDRE                                         r  aes_core/state_reg[52]/C
                         clock pessimism              0.007    16.577    
                         clock uncertainty           -0.173    16.404    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)       -0.210    16.194    aes_core/state_reg[52]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 aes_core/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (tio_clkin rise@10.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        5.879ns  (logic 1.158ns (19.698%)  route 4.721ns (80.302%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.576ns = ( 16.576 - 10.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 6.254 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.412     3.912    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941     0.970 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     2.419    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.118     2.618    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     2.699 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     3.280    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     3.386 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     4.818    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.898 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.355     6.254    aes_core/crypt_clk
    SLICE_X60Y111        FDRE                                         r  aes_core/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.398     6.652 r  aes_core/state_reg[8]/Q
                         net (fo=59, routed)          1.172     7.824    aes_core/state_0[8]
    SLICE_X52Y109        LUT6 (Prop_lut6_I1_O)        0.235     8.059 r  aes_core/data_o[78]_i_12/O
                         net (fo=1, routed)           0.470     8.529    aes_core/data_o[78]_i_12_n_0
    SLICE_X51Y109        LUT4 (Prop_lut4_I1_O)        0.105     8.634 r  aes_core/data_o[78]_i_7/O
                         net (fo=1, routed)           0.473     9.107    aes_core/data_o[78]_i_7_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I4_O)        0.105     9.212 r  aes_core/data_o[78]_i_3/O
                         net (fo=6, routed)           0.925    10.137    aes_core/p_1_in110_in[6]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.242 r  aes_core/data_o[70]_i_2/O
                         net (fo=1, routed)           0.346    10.588    aes_core/ks_inst/state_reg[102]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.105    10.693 r  aes_core/ks_inst/data_o[70]_i_1/O
                         net (fo=2, routed)           0.602    11.295    my_usb/D[70]
    SLICE_X50Y105        LUT3 (Prop_lut3_I2_O)        0.105    11.400 r  my_usb/state[70]_i_1/O
                         net (fo=1, routed)           0.733    12.133    aes_core/memory_input_reg[4223][70]
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.620    13.000    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.077 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.112    13.189    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.266 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552    13.818    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069    13.887 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362    15.249    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    15.326 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.250    16.576    aes_core/crypt_clk
    SLICE_X48Y107        FDRE                                         r  aes_core/state_reg[70]/C
                         clock pessimism              0.007    16.583    
                         clock uncertainty           -0.173    16.410    
    SLICE_X48Y107        FDRE (Setup_fdre_C_D)       -0.218    16.192    aes_core/state_reg[70]
  -------------------------------------------------------------------
                         required time                         16.192    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  4.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.271ns  (logic 0.347ns (27.300%)  route 0.924ns (72.700%))
  Logic Levels:           0  
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    3.491ns = ( 5.991 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     5.991    aes_core/crypt_clk
    SLICE_X56Y113        FDRE                                         r  aes_core/data_o_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_fdre_C_Q)         0.347     6.338 r  aes_core/data_o_reg[75]/Q
                         net (fo=1, routed)           0.924     7.262    reg_inst/D[75]
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.342     6.977    reg_inst/crypt_clk
    SLICE_X55Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[75]/C
                         clock pessimism             -0.066     6.911    
                         clock uncertainty            0.173     7.084    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.158     7.242    reg_inst/reg_crypt_cipherout_reg[75]
  -------------------------------------------------------------------
                         required time                         -7.242    
                         arrival time                           7.262    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.374ns  (logic 0.304ns (22.132%)  route 1.070ns (77.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.986ns
    Source Clock Delay      (SCD):    3.486ns = ( 5.986 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.237     5.986    aes_core/crypt_clk
    SLICE_X61Y120        FDRE                                         r  aes_core/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDRE (Prop_fdre_C_Q)         0.304     6.290 r  aes_core/data_o_reg[29]/Q
                         net (fo=1, routed)           1.070     7.360    reg_inst/D[29]
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.351     6.986    reg_inst/crypt_clk
    SLICE_X62Y119        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[29]/C
                         clock pessimism             -0.066     6.920    
                         clock uncertainty            0.173     7.093    
    SLICE_X62Y119        FDRE (Hold_fdre_C_D)         0.204     7.297    reg_inst/reg_crypt_cipherout_reg[29]
  -------------------------------------------------------------------
                         required time                         -7.297    
                         arrival time                           7.360    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.384ns  (logic 0.347ns (25.077%)  route 1.037ns (74.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.996ns
    Source Clock Delay      (SCD):    3.493ns = ( 5.993 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.244     5.993    aes_core/crypt_clk
    SLICE_X54Y104        FDRE                                         r  aes_core/data_o_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.347     6.340 r  aes_core/data_o_reg[92]/Q
                         net (fo=1, routed)           1.037     7.377    reg_inst/D[92]
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.361     6.996    reg_inst/crypt_clk
    SLICE_X66Y109        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[92]/C
                         clock pessimism             -0.066     6.930    
                         clock uncertainty            0.173     7.103    
    SLICE_X66Y109        FDRE (Hold_fdre_C_D)         0.204     7.307    reg_inst/reg_crypt_cipherout_reg[92]
  -------------------------------------------------------------------
                         required time                         -7.307    
                         arrival time                           7.377    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.368ns  (logic 0.388ns (28.364%)  route 0.980ns (71.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.993ns
    Source Clock Delay      (SCD):    3.496ns = ( 5.996 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.304     6.300 r  aes_core/ks_inst/ks_o_reg[6]/Q
                         net (fo=16, routed)          0.980     7.280    aes_core/ks_inst/ks_val[6]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.084     7.364 r  aes_core/ks_inst/ks_o[6]_i_1/O
                         net (fo=1, routed)           0.000     7.364    aes_core/ks_inst/ks_o[6]_i_1_n_0
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.358     6.993    aes_core/ks_inst/crypt_clk
    SLICE_X61Y106        FDRE                                         r  aes_core/ks_inst/ks_o_reg[6]/C
                         clock pessimism             -0.111     6.882    
                         clock uncertainty            0.173     7.055    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.222     7.277    aes_core/ks_inst/ks_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.277    
                         arrival time                           7.364    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.353ns  (logic 0.347ns (25.647%)  route 1.006ns (74.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.974ns
    Source Clock Delay      (SCD):    3.492ns = ( 5.992 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.243     5.992    aes_core/crypt_clk
    SLICE_X56Y112        FDRE                                         r  aes_core/data_o_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDRE (Prop_fdre_C_Q)         0.347     6.339 r  aes_core/data_o_reg[83]/Q
                         net (fo=1, routed)           1.006     7.345    reg_inst/D[83]
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.339     6.974    reg_inst/crypt_clk
    SLICE_X55Y122        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[83]/C
                         clock pessimism             -0.066     6.908    
                         clock uncertainty            0.173     7.081    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.164     7.245    reg_inst/reg_crypt_cipherout_reg[83]
  -------------------------------------------------------------------
                         required time                         -7.245    
                         arrival time                           7.345    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.368ns  (logic 0.304ns (22.228%)  route 1.064ns (77.772%))
  Logic Levels:           0  
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.994ns
    Source Clock Delay      (SCD):    3.496ns = ( 5.996 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.247     5.996    aes_core/crypt_clk
    SLICE_X59Y101        FDRE                                         r  aes_core/data_o_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.304     6.300 r  aes_core/data_o_reg[60]/Q
                         net (fo=1, routed)           1.064     7.364    reg_inst/D[60]
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.359     6.994    reg_inst/crypt_clk
    SLICE_X63Y112        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[60]/C
                         clock pessimism             -0.066     6.928    
                         clock uncertainty            0.173     7.101    
    SLICE_X63Y112        FDRE (Hold_fdre_C_D)         0.162     7.263    reg_inst/reg_crypt_cipherout_reg[60]
  -------------------------------------------------------------------
                         required time                         -7.263    
                         arrival time                           7.364    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.341ns  (logic 0.304ns (22.666%)  route 1.037ns (77.334%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    3.497ns = ( 5.997 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.248     5.997    aes_core/crypt_clk
    SLICE_X64Y110        FDRE                                         r  aes_core/data_o_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.304     6.301 r  aes_core/data_o_reg[58]/Q
                         net (fo=1, routed)           1.037     7.339    reg_inst/D[58]
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.354     6.989    reg_inst/crypt_clk
    SLICE_X65Y116        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[58]/C
                         clock pessimism             -0.085     6.904    
                         clock uncertainty            0.173     7.077    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.158     7.235    reg_inst/reg_crypt_cipherout_reg[58]
  -------------------------------------------------------------------
                         required time                         -7.235    
                         arrival time                           7.339    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.343ns  (logic 0.304ns (22.640%)  route 1.039ns (77.360%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.981ns
    Source Clock Delay      (SCD):    3.490ns = ( 5.990 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.241     5.990    aes_core/crypt_clk
    SLICE_X59Y116        FDRE                                         r  aes_core/data_o_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y116        FDRE (Prop_fdre_C_Q)         0.304     6.294 r  aes_core/data_o_reg[77]/Q
                         net (fo=1, routed)           1.039     7.333    reg_inst/D[77]
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.346     6.981    reg_inst/crypt_clk
    SLICE_X59Y120        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[77]/C
                         clock pessimism             -0.084     6.897    
                         clock uncertainty            0.173     7.070    
    SLICE_X59Y120        FDRE (Hold_fdre_C_D)         0.158     7.228    reg_inst/reg_crypt_cipherout_reg[77]
  -------------------------------------------------------------------
                         required time                         -7.228    
                         arrival time                           7.333    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.360ns  (logic 0.347ns (25.505%)  route 1.013ns (74.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.987ns
    Source Clock Delay      (SCD):    3.491ns = ( 5.991 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.242     5.991    aes_core/crypt_clk
    SLICE_X60Y114        FDRE                                         r  aes_core/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.347     6.338 r  aes_core/data_o_reg[17]/Q
                         net (fo=1, routed)           1.013     7.352    reg_inst/D[17]
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.352     6.987    reg_inst/crypt_clk
    SLICE_X63Y118        FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[17]/C
                         clock pessimism             -0.066     6.921    
                         clock uncertainty            0.173     7.094    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.148     7.242    reg_inst/reg_crypt_cipherout_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.242    
                         arrival time                           7.352    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_90_clk_wiz_0  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (tio_clkin rise@0.000ns - clk_90_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        1.441ns  (logic 0.431ns (29.920%)  route 1.010ns (70.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.004ns
    Source Clock Delay      (SCD):    3.509ns = ( 6.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y0        BUFGCTRL                     0.000     2.500 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          1.306     3.806    reg_inst/clk_rand/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764     1.042 r  reg_inst/clk_rand/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381     2.423    reg_inst/clk_rand/clk_wiz/inst/clk_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.500 r  reg_inst/clk_rand/clk_wiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.112     2.612    reg_inst/clk_rand/c_90
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     2.689 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.552     3.241    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.069     3.310 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.362     4.672    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.749 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.260     6.009    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.347     6.356 r  aes_core/ks_inst/ks_o_reg[51]/Q
                         net (fo=3, routed)           1.010     7.366    aes_core/ks_inst/ks_val[51]
    SLICE_X56Y98         LUT5 (Prop_lut5_I4_O)        0.084     7.450 r  aes_core/ks_inst/ks_o[51]_i_1/O
                         net (fo=1, routed)           0.000     7.450    aes_core/ks_inst/ks_o[51]_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.155    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.236 r  reg_inst/CCLK_MUX/O
                         net (fo=21, routed)          0.118     3.354    reg_inst/clk_rand/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.435 r  reg_inst/clk_rand/MUX_0/O
                         net (fo=1, routed)           0.581     4.016    reg_inst/clk_rand/mout_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.106     4.122 r  reg_inst/clk_rand/BUFH_0/O
                         net (fo=1, routed)           1.432     5.553    reg_inst/clk_rand/bufhout_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.634 r  reg_inst/clk_rand/MUX_2/O
                         net (fo=553, routed)         1.370     7.004    aes_core/ks_inst/crypt_clk
    SLICE_X56Y98         FDRE                                         r  aes_core/ks_inst/ks_o_reg[51]/C
                         clock pessimism             -0.110     6.894    
                         clock uncertainty            0.173     7.067    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.271     7.338    aes_core/ks_inst/ks_o_reg[51]
  -------------------------------------------------------------------
                         required time                         -7.338    
                         arrival time                           7.450    
  -------------------------------------------------------------------
                         slack                                  0.111    





