# TCL File Generated by Component Editor 18.1
# Thu Jul 18 14:13:17 EDT 2019
# DO NOT MODIFY


# 
# pe_array "pe_array" v2.0
#  2019.07.18.14:13:17
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module pe_array
# 
set_module_property DESCRIPTION ""
set_module_property NAME pe_array
set_module_property VERSION 2.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME pe_array
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pe_array_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pe_array_top.sv SYSTEM_VERILOG PATH pe_array_top.sv TOP_LEVEL_FILE
add_fileset_file pe_array.sv SYSTEM_VERILOG PATH pe_array.sv
add_fileset_file mac_2.sv SYSTEM_VERILOG PATH mac_2.sv
add_fileset_file onchip_readmaster_input.sv SYSTEM_VERILOG PATH onchip_readmaster_input.sv
add_fileset_file onchip_readmaster_weight.sv SYSTEM_VERILOG PATH onchip_readmaster_weight.sv
add_fileset_file p1024_2_s16.sv SYSTEM_VERILOG PATH p1024_2_s16.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point avalon_master_input
# 
add_interface avalon_master_input avalon start
set_interface_property avalon_master_input addressUnits SYMBOLS
set_interface_property avalon_master_input associatedClock clock
set_interface_property avalon_master_input associatedReset reset
set_interface_property avalon_master_input bitsPerSymbol 8
set_interface_property avalon_master_input burstOnBurstBoundariesOnly false
set_interface_property avalon_master_input burstcountUnits WORDS
set_interface_property avalon_master_input doStreamReads false
set_interface_property avalon_master_input doStreamWrites false
set_interface_property avalon_master_input holdTime 0
set_interface_property avalon_master_input linewrapBursts false
set_interface_property avalon_master_input maximumPendingReadTransactions 0
set_interface_property avalon_master_input maximumPendingWriteTransactions 0
set_interface_property avalon_master_input readLatency 0
set_interface_property avalon_master_input readWaitTime 1
set_interface_property avalon_master_input setupTime 0
set_interface_property avalon_master_input timingUnits Cycles
set_interface_property avalon_master_input writeWaitTime 0
set_interface_property avalon_master_input ENABLED true
set_interface_property avalon_master_input EXPORT_OF ""
set_interface_property avalon_master_input PORT_NAME_MAP ""
set_interface_property avalon_master_input CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_input SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_input addr_readi_input address Output 11
add_interface_port avalon_master_input byteenable_readi_input byteenable Output 2
add_interface_port avalon_master_input waitrequest_input waitrequest Input 1
add_interface_port avalon_master_input data_readi_input readdata Input 16
add_interface_port avalon_master_input read_readi_input read Output 1
add_interface_port avalon_master_input readdatavalid_input readdatavalid Input 1
add_interface_port avalon_master_input chipselect_input chipselect Output 1


# 
# connection point avalon_master_weight
# 
add_interface avalon_master_weight avalon start
set_interface_property avalon_master_weight addressUnits SYMBOLS
set_interface_property avalon_master_weight associatedClock clock
set_interface_property avalon_master_weight associatedReset reset
set_interface_property avalon_master_weight bitsPerSymbol 8
set_interface_property avalon_master_weight burstOnBurstBoundariesOnly false
set_interface_property avalon_master_weight burstcountUnits WORDS
set_interface_property avalon_master_weight doStreamReads false
set_interface_property avalon_master_weight doStreamWrites false
set_interface_property avalon_master_weight holdTime 0
set_interface_property avalon_master_weight linewrapBursts false
set_interface_property avalon_master_weight maximumPendingReadTransactions 0
set_interface_property avalon_master_weight maximumPendingWriteTransactions 0
set_interface_property avalon_master_weight readLatency 0
set_interface_property avalon_master_weight readWaitTime 1
set_interface_property avalon_master_weight setupTime 0
set_interface_property avalon_master_weight timingUnits Cycles
set_interface_property avalon_master_weight writeWaitTime 0
set_interface_property avalon_master_weight ENABLED true
set_interface_property avalon_master_weight EXPORT_OF ""
set_interface_property avalon_master_weight PORT_NAME_MAP ""
set_interface_property avalon_master_weight CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_weight SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_weight data_readw_weight readdata Input 1024
add_interface_port avalon_master_weight addr_readw_weight address Output 17
add_interface_port avalon_master_weight byteenable_readw_weight byteenable Output 128
add_interface_port avalon_master_weight waitrequest_weight waitrequest Input 1
add_interface_port avalon_master_weight read_readw_weight read Output 1
add_interface_port avalon_master_weight readdatavalid_weight readdatavalid Input 1
add_interface_port avalon_master_weight chipselect_weight chipselect Output 1


# 
# connection point avalon_master_output
# 
add_interface avalon_master_output avalon start
set_interface_property avalon_master_output addressUnits SYMBOLS
set_interface_property avalon_master_output associatedClock clock
set_interface_property avalon_master_output associatedReset reset
set_interface_property avalon_master_output bitsPerSymbol 8
set_interface_property avalon_master_output burstOnBurstBoundariesOnly false
set_interface_property avalon_master_output burstcountUnits WORDS
set_interface_property avalon_master_output doStreamReads false
set_interface_property avalon_master_output doStreamWrites false
set_interface_property avalon_master_output holdTime 0
set_interface_property avalon_master_output linewrapBursts false
set_interface_property avalon_master_output maximumPendingReadTransactions 0
set_interface_property avalon_master_output maximumPendingWriteTransactions 0
set_interface_property avalon_master_output readLatency 0
set_interface_property avalon_master_output readWaitTime 1
set_interface_property avalon_master_output setupTime 0
set_interface_property avalon_master_output timingUnits Cycles
set_interface_property avalon_master_output writeWaitTime 0
set_interface_property avalon_master_output ENABLED true
set_interface_property avalon_master_output EXPORT_OF ""
set_interface_property avalon_master_output PORT_NAME_MAP ""
set_interface_property avalon_master_output CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master_output SVD_ADDRESS_GROUP ""

add_interface_port avalon_master_output data_write_output writedata Output 16
add_interface_port avalon_master_output addr_write_output address Output 15
add_interface_port avalon_master_output byteenable_write_output byteenable Output 2
add_interface_port avalon_master_output waitrequest_output waitrequest Input 1
add_interface_port avalon_master_output write_output write Output 1
add_interface_port avalon_master_output chipselect_output chipselect Output 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rst_n reset_n Input 1


# 
# connection point conduit_pe
# 
add_interface conduit_pe conduit end
set_interface_property conduit_pe associatedClock clock
set_interface_property conduit_pe associatedReset ""
set_interface_property conduit_pe ENABLED true
set_interface_property conduit_pe EXPORT_OF ""
set_interface_property conduit_pe PORT_NAME_MAP ""
set_interface_property conduit_pe CMSIS_SVD_VARIABLES ""
set_interface_property conduit_pe SVD_ADDRESS_GROUP ""

add_interface_port conduit_pe rst_n_pe rst_n_pe Input 1
add_interface_port conduit_pe conv_num conv_num Input 4
add_interface_port conduit_pe en_write_control output_master_en Input 1
add_interface_port conduit_pe en_readw_control weight_master_en Input 1
add_interface_port conduit_pe en_readi_control input_master_en Input 1
add_interface_port conduit_pe addr_write_control addr_output_pe Input 15
add_interface_port conduit_pe addr_readw_control addr_weight_pe Input 17
add_interface_port conduit_pe addr_readi_control addr_input_pe Input 11
add_interface_port conduit_pe pool_en_control pool_en Input 1
add_interface_port conduit_pe output_en_control output_en Input 1
add_interface_port conduit_pe relu_en_control relu_en Input 1
add_interface_port conduit_pe readdatavalid_out_input readdatavalid_input Output 1
add_interface_port conduit_pe readdatavalid_out_weight readdatavalid_weight Output 1
add_interface_port conduit_pe partial_en_control partial_en Input 1

