Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 12 00:33:33 2022
| Host         : DESKTOP-A6F1ERJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bubble_timing_summary_routed.rpt -pb bubble_timing_summary_routed.pb -rpx bubble_timing_summary_routed.rpx -warn_on_violation
| Design       : bubble
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (146)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (642)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (146)
--------------------------
 There are 146 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (642)
--------------------------------------------------
 There are 642 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  643          inf        0.000                      0                  643           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           643 Endpoints
Min Delay           643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 1.996ns (22.840%)  route 6.743ns (77.160%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           1.105     8.035    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     8.159 r  uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.580     8.739    uart_tx_unit/s_next
    SLICE_X0Y4           FDCE                                         r  uart_tx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 1.996ns (23.346%)  route 6.554ns (76.654%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           1.105     8.035    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     8.159 r  uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.390     8.550    uart_tx_unit/s_next
    SLICE_X1Y4           FDCE                                         r  uart_tx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 1.996ns (23.346%)  route 6.554ns (76.654%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           1.105     8.035    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     8.159 r  uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.390     8.550    uart_tx_unit/s_next
    SLICE_X1Y4           FDCE                                         r  uart_tx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/s_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 1.996ns (23.346%)  route 6.554ns (76.654%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           1.105     8.035    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.124     8.159 r  uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.390     8.550    uart_tx_unit/s_next
    SLICE_X1Y4           FDCE                                         r  uart_tx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/b_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 1.996ns (24.836%)  route 6.041ns (75.164%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           0.294     7.224    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.348 r  uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.689     8.037    uart_tx_unit/b_next_0
    SLICE_X3Y2           FDCE                                         r  uart_tx_unit/b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/b_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 1.996ns (24.836%)  route 6.041ns (75.164%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           0.294     7.224    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.348 r  uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.689     8.037    uart_tx_unit/b_next_0
    SLICE_X3Y2           FDCE                                         r  uart_tx_unit/b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/b_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 1.996ns (24.836%)  route 6.041ns (75.164%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           0.294     7.224    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.348 r  uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.689     8.037    uart_tx_unit/b_next_0
    SLICE_X3Y2           FDCE                                         r  uart_tx_unit/b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/b_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 1.996ns (24.836%)  route 6.041ns (75.164%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           0.294     7.224    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.348 r  uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.689     8.037    uart_tx_unit/b_next_0
    SLICE_X3Y2           FDCE                                         r  uart_tx_unit/b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/b_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 1.996ns (24.836%)  route 6.041ns (75.164%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           0.294     7.224    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.348 r  uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.689     8.037    uart_tx_unit/b_next_0
    SLICE_X3Y2           FDCE                                         r  uart_tx_unit/b_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/b_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 1.996ns (24.836%)  route 6.041ns (75.164%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ctr_path_unit/FSM_onehot_state_reg_reg[7]/Q
                         net (fo=18, routed)          1.103     1.559    ctr_path_unit/ctr_addr_mux[0]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.124     1.683 r  ctr_path_unit/ram_reg_0_255_0_0_i_9/O
                         net (fo=32, routed)          2.032     3.714    ram_unit/ram_reg_0_255_6_6/A1
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     4.031 r  ram_unit/ram_reg_0_255_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     4.031    ram_unit/ram_reg_0_255_6_6/OA
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     4.245 r  ram_unit/ram_reg_0_255_6_6/F7.A/O
                         net (fo=1, routed)           0.000     4.245    ram_unit/ram_reg_0_255_6_6/O1
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I1_O)      0.088     4.333 r  ram_unit/ram_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           0.971     5.304    ram_unit/dout[6]
    SLICE_X3Y2           LUT4 (Prop_lut4_I3_O)        0.347     5.651 r  ram_unit/FSM_sequential_state_reg[1]_i_4__0/O
                         net (fo=2, routed)           0.953     6.604    ram_unit/FSM_sequential_state_reg[1]_i_4__0_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.326     6.930 r  ram_unit/FSM_onehot_state_reg[13]_i_7/O
                         net (fo=4, routed)           0.294     7.224    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     7.348 r  uart_tx_unit/b_reg[7]_i_1__0/O
                         net (fo=8, routed)           0.689     8.037    uart_tx_unit/b_next_0
    SLICE_X3Y2           FDCE                                         r  uart_tx_unit/b_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            baud_gen_unit/r_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.136%)  route 0.079ns (29.864%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE                         0.000     0.000 r  baud_gen_unit/r_reg_reg[4]/C
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.079     0.220    baud_gen_unit/r_reg_reg_n_0_[4]
    SLICE_X2Y7           LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  baud_gen_unit/r_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.265    baud_gen_unit/r_next[5]
    SLICE_X2Y7           FDCE                                         r  baud_gen_unit/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/C
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=4, routed)           0.125     0.266    ctr_path_unit/FSM_onehot_state_reg_reg_n_0_[9]
    SLICE_X3Y4           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec_cnt_unit/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mvar_unit/r_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE                         0.000     0.000 r  rec_cnt_unit/r_reg_reg[3]/C
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rec_cnt_unit/r_reg_reg[3]/Q
                         net (fo=9, routed)           0.136     0.277    mvar_unit/r_reg_reg[7]_0[3]
    SLICE_X7Y2           FDCE                                         r  mvar_unit/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mvar_unit/r_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.634%)  route 0.137ns (49.366%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.137     0.278    mvar_unit/E[0]
    SLICE_X7Y5           FDCE                                         r  mvar_unit/r_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mvar_unit/r_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.634%)  route 0.137ns (49.366%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.137     0.278    mvar_unit/E[0]
    SLICE_X7Y5           FDCE                                         r  mvar_unit/r_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mvar_unit/r_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.634%)  route 0.137ns (49.366%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.137     0.278    mvar_unit/E[0]
    SLICE_X7Y5           FDCE                                         r  mvar_unit/r_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mvar_unit/r_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.634%)  route 0.137ns (49.366%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/C
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ctr_path_unit/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=10, routed)          0.137     0.278    mvar_unit/E[0]
    SLICE_X7Y5           FDCE                                         r  mvar_unit/r_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_unit/tx_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  uart_tx_unit/b_reg_reg[0]/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    uart_tx_unit/b_reg_reg_n_0_[0]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  uart_tx_unit/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     0.283    uart_tx_unit/tx_next
    SLICE_X0Y2           FDPE                                         r  uart_tx_unit/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rec_cnt_unit/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mvar_unit/r_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.984%)  route 0.153ns (52.016%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE                         0.000     0.000 r  rec_cnt_unit/r_reg_reg[7]/C
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rec_cnt_unit/r_reg_reg[7]/Q
                         net (fo=7, routed)           0.153     0.294    mvar_unit/r_reg_reg[7]_0[7]
    SLICE_X6Y5           FDCE                                         r  mvar_unit/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctr_path_unit/FSM_onehot_state_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctr_path_unit/FSM_onehot_state_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.227ns (74.519%)  route 0.078ns (25.481%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE                         0.000     0.000 r  ctr_path_unit/FSM_onehot_state_reg_reg[11]/C
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ctr_path_unit/FSM_onehot_state_reg_reg[11]/Q
                         net (fo=3, routed)           0.078     0.206    ctr_path_unit/FSM_onehot_state_reg_reg_n_0_[11]
    SLICE_X4Y3           LUT6 (Prop_lut6_I3_O)        0.099     0.305 r  ctr_path_unit/FSM_onehot_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.305    ctr_path_unit/FSM_onehot_state_reg[6]_i_1_n_0
    SLICE_X4Y3           FDCE                                         r  ctr_path_unit/FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





