<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_SM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control_SM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control_SM.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Control_SM_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control_SM_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FFwReset.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FFwReset.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FFwReset.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_File.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory_File.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory_File.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Memory_File_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_File_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Multicycle_Datapath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Multicycle_Datapath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multicycle_Datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multicycle_Datapath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Multicycle_Datapath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Multicycle_Datapath.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Multicycle_Datapath_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multicycle_Datapath_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Multicycle_Datapath_summary.html"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1444774874" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1444774874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458244636" xil_pn:in_ck="1234486691824681042" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1458244636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU_tb.v"/>
      <outfile xil_pn:name="Control_SM.v"/>
      <outfile xil_pn:name="Control_SM_Test.v"/>
      <outfile xil_pn:name="General_Modules.v"/>
      <outfile xil_pn:name="Memory_File.v"/>
      <outfile xil_pn:name="Memory_File_Test.v"/>
      <outfile xil_pn:name="Multicycle_Datapath.v"/>
      <outfile xil_pn:name="Multicycle_Datapath_Test.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="cputb.v"/>
    </transform>
    <transform xil_pn:end_ts="1458243051" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6828817459283292276" xil_pn:start_ts="1458243051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458243051" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6971411177694776544" xil_pn:start_ts="1458243051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444774874" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2571136468954507205" xil_pn:start_ts="1444774874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458244636" xil_pn:in_ck="1234486691824681042" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1458244636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU_tb.v"/>
      <outfile xil_pn:name="Control_SM.v"/>
      <outfile xil_pn:name="Control_SM_Test.v"/>
      <outfile xil_pn:name="General_Modules.v"/>
      <outfile xil_pn:name="Memory_File.v"/>
      <outfile xil_pn:name="Memory_File_Test.v"/>
      <outfile xil_pn:name="Multicycle_Datapath.v"/>
      <outfile xil_pn:name="Multicycle_Datapath_Test.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="cputb.v"/>
    </transform>
    <transform xil_pn:end_ts="1458244643" xil_pn:in_ck="1234486691824681042" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8797978278660577144" xil_pn:start_ts="1458244636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_tb_beh.prj"/>
      <outfile xil_pn:name="CPU_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1458244644" xil_pn:in_ck="-7696656188485048896" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6781816277586947122" xil_pn:start_ts="1458244643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1444686315" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1444686315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444686315" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6061115509090548956" xil_pn:start_ts="1444686315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444686315" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2571136468954507205" xil_pn:start_ts="1444686315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444686315" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1444686315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444686315" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3178998574415933048" xil_pn:start_ts="1444686315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444686315" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1444686315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444686315" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1415403630356171407" xil_pn:start_ts="1444686315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444686337" xil_pn:in_ck="-4797989696591303283" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1004530569984112049" xil_pn:start_ts="1444686315">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Multicycle_Datapath.lso"/>
      <outfile xil_pn:name="Multicycle_Datapath.prj"/>
      <outfile xil_pn:name="Multicycle_Datapath.syr"/>
      <outfile xil_pn:name="Multicycle_Datapath.xst"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
