F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/rtl/SIPO.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/rtl/SIPO.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SIPO

Top level modules:
	SIPO

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/tb/tb_SIPO.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/tb/tb_SIPO.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_SIPO

Top level modules:
	tb_SIPO

} {} {}}
