--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml reg_paralelo.twx reg_paralelo.ncd
-o reg_paralelo.twr reg_paralelo.pcf

Design file:              reg_paralelo.ncd
Physical constraint file: reg_paralelo.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
E<0>        |    3.342(R)|   -1.221(R)|clk_100MHz_BUFGP  |   0.000|
E<1>        |    3.342(R)|   -1.220(R)|clk_100MHz_BUFGP  |   0.000|
E<2>        |    3.317(R)|   -1.190(R)|clk_100MHz_BUFGP  |   0.000|
E<3>        |    3.333(R)|   -1.210(R)|clk_100MHz_BUFGP  |   0.000|
load        |    5.490(R)|    0.979(R)|clk_100MHz_BUFGP  |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_100MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
S<0>        |    8.679(R)|clk_100MHz_BUFGP  |   0.000|
S<1>        |   11.469(R)|clk_100MHz_BUFGP  |   0.000|
S<2>        |   11.818(R)|clk_100MHz_BUFGP  |   0.000|
S<3>        |   13.041(R)|clk_100MHz_BUFGP  |   0.000|
------------+------------+------------------+--------+


Analysis completed Wed Oct 15 18:58:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



