







.version 5.0
.target sm_61
.address_size 64


.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c66thrust3seqE[1];
.global .align 1 .b8 __T20[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T21[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T23[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T24[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];
.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result;

.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0[120]
)
.maxntid 128, 1, 1
{
.reg .pred %p<81>;
.reg .b16 %rs<78>;
.reg .f32 %f<147>;
.reg .b32 %r<80>;
.reg .b64 %rd<238>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+112];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+104];
ld.param.f32 %f47, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd72, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd71, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd70, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd69, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd67, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f46, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd66, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
cvta.to.global.u64 %rd2, %rd66;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd73, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd74, %rd73;
setp.eq.s64	%p6, %rd74, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB0_2;

cvt.s64.s32	%rd75, %r36;
mov.u32 %r40, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r40;
mov.u64 %rd76, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd77, %rd76;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd77;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd75;

BB0_2:
mov.f32 %f146, %f47;
add.s32 %r4, %r1, %r35;
bar.sync 0;
cvt.s64.s32	%rd7, %r4;
mul.lo.s64 %rd78, %rd7, %rd69;
min.s64 %rd8, %rd71, %rd7;
add.s64 %rd9, %rd8, %rd78;
setp.lt.s64	%p8, %rd7, %rd71;
selp.u64	%rd79, 1, 0, %p8;
add.s64 %rd80, %rd79, %rd69;
add.s64 %rd81, %rd80, %rd9;
mul.lo.s64 %rd82, %rd81, %rd70;
min.s64 %rd10, %rd82, %rd67;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd218, %rd10;
@%p9 bra BB0_4;

cvta.to.global.u64 %rd83, %rd1;
add.s64 %rd11, %rd10, -1;
shl.b64 %rd84, %rd10, 1;
add.s64 %rd85, %rd84, -2;
add.s64 %rd86, %rd83, %rd85;
ld.global.u16 %rs25, [%rd86];
add.s64 %rd87, %rd2, %rd85;
ld.global.u16 %rs26, [%rd87];

	{ cvt.f32.f16 %f48, %rs25;}


	
	{ cvt.f32.f16 %f49, %rs26;}


	mul.f32 %f50, %f48, %f49;
sub.f32 %f51, %f46, %f50;
setp.ltu.f32	%p10, %f51, 0f00000000;
selp.f32	%f146, 0f00000000, %f51, %p10;
mov.u64 %rd218, %rd11;

BB0_4:
cvta.to.global.u64 %rd88, %rd72;
mul.lo.s64 %rd89, %rd9, %rd70;
shl.b64 %rd90, %rd89, 1;
add.s64 %rd91, %rd1, %rd90;
shl.b64 %rd92, %rd7, 2;
add.s64 %rd13, %rd88, %rd92;
shl.b64 %rd93, %rd218, 1;
add.s64 %rd14, %rd1, %rd93;
sub.s64 %rd94, %rd91, %rd14;
shr.u64 %rd95, %rd94, 1;
neg.s64 %rd96, %rd95;
cvt.u32.u64	%r5, %rd96;
mov.u16 %rs76, 0;
setp.lt.s32	%p11, %r5, 1;
@%p11 bra BB0_26;

add.s32 %r42, %r35, %r1;
cvt.s64.s32	%rd97, %r42;
mul.lo.s64 %rd98, %rd69, %rd97;
add.s64 %rd99, %rd8, %rd98;
mul.lo.s64 %rd100, %rd70, %rd99;
shl.b64 %rd219, %rd100, 1;
mul.wide.s32 %rd101, %r2, 2;
add.s64 %rd16, %rd2, %rd101;
mov.u16 %rs75, 0;
mov.u32 %r77, 0;

BB0_6:
add.s64 %rd102, %rd1, %rd219;
sub.s64 %rd103, %rd102, %rd14;
shr.u64 %rd104, %rd103, 1;
neg.s64 %rd105, %rd104;
cvt.u32.u64	%r43, %rd105;
setp.lt.s32	%p12, %r43, 896;
mov.u32 %r44, 896;
min.s32 %r7, %r43, %r44;
cvta.to.global.u64 %rd106, %rd1;
add.s64 %rd18, %rd106, %rd101;
@%p12 bra BB0_8;
bra.uni BB0_7;

BB0_8:
mov.u32 %r78, 0;
setp.ge.s32	%p20, %r2, %r7;
@%p20 bra BB0_10;

add.s64 %rd113, %rd18, %rd219;
ld.global.u16 %rs43, [%rd113];
add.s64 %rd114, %rd16, %rd219;
ld.global.u16 %rs44, [%rd114];

	{ cvt.f32.f16 %f82, %rs43;}


	
	{ cvt.f32.f16 %f83, %rs44;}


	mul.f32 %f84, %f82, %f83;
sub.f32 %f85, %f46, %f84;
setp.ltu.f32	%p21, %f85, 0f00000000;
selp.f32	%f139, 0f00000000, %f85, %p21;
mov.u32 %r78, 1;

BB0_10:
add.s32 %r52, %r2, 128;
setp.ge.s32	%p22, %r52, %r7;
@%p22 bra BB0_12;

add.s64 %rd118, %rd18, %rd219;
ld.global.u16 %rs45, [%rd118+256];
add.s64 %rd119, %rd16, %rd219;
ld.global.u16 %rs46, [%rd119+256];

	{ cvt.f32.f16 %f86, %rs45;}


	
	{ cvt.f32.f16 %f87, %rs46;}


	mul.f32 %f88, %f86, %f87;
sub.f32 %f89, %f46, %f88;
setp.ltu.f32	%p23, %f89, 0f00000000;
selp.f32	%f140, 0f00000000, %f89, %p23;
add.s32 %r78, %r78, 1;

BB0_12:
add.s32 %r55, %r2, 256;
setp.ge.s32	%p24, %r55, %r7;
@%p24 bra BB0_14;

add.s64 %rd123, %rd18, %rd219;
ld.global.u16 %rs47, [%rd123+512];
add.s64 %rd124, %rd16, %rd219;
ld.global.u16 %rs48, [%rd124+512];

	{ cvt.f32.f16 %f90, %rs47;}


	
	{ cvt.f32.f16 %f91, %rs48;}


	mul.f32 %f92, %f90, %f91;
sub.f32 %f93, %f46, %f92;
setp.ltu.f32	%p25, %f93, 0f00000000;
selp.f32	%f141, 0f00000000, %f93, %p25;
add.s32 %r78, %r78, 1;

BB0_14:
add.s32 %r58, %r2, 384;
setp.ge.s32	%p26, %r58, %r7;
@%p26 bra BB0_16;

add.s64 %rd128, %rd18, %rd219;
ld.global.u16 %rs49, [%rd128+768];
add.s64 %rd129, %rd16, %rd219;
ld.global.u16 %rs50, [%rd129+768];

	{ cvt.f32.f16 %f94, %rs49;}


	
	{ cvt.f32.f16 %f95, %rs50;}


	mul.f32 %f96, %f94, %f95;
sub.f32 %f97, %f46, %f96;
setp.ltu.f32	%p27, %f97, 0f00000000;
selp.f32	%f142, 0f00000000, %f97, %p27;
add.s32 %r78, %r78, 1;

BB0_16:
add.s32 %r61, %r2, 512;
setp.ge.s32	%p28, %r61, %r7;
@%p28 bra BB0_18;

add.s64 %rd133, %rd18, %rd219;
ld.global.u16 %rs51, [%rd133+1024];
add.s64 %rd134, %rd16, %rd219;
ld.global.u16 %rs52, [%rd134+1024];

	{ cvt.f32.f16 %f98, %rs51;}


	
	{ cvt.f32.f16 %f99, %rs52;}


	mul.f32 %f100, %f98, %f99;
sub.f32 %f101, %f46, %f100;
setp.ltu.f32	%p29, %f101, 0f00000000;
selp.f32	%f143, 0f00000000, %f101, %p29;
add.s32 %r78, %r78, 1;

BB0_18:
add.s32 %r64, %r2, 640;
setp.ge.s32	%p30, %r64, %r7;
@%p30 bra BB0_20;

add.s64 %rd138, %rd18, %rd219;
ld.global.u16 %rs53, [%rd138+1280];
add.s64 %rd139, %rd16, %rd219;
ld.global.u16 %rs54, [%rd139+1280];

	{ cvt.f32.f16 %f102, %rs53;}


	
	{ cvt.f32.f16 %f103, %rs54;}


	mul.f32 %f104, %f102, %f103;
sub.f32 %f105, %f46, %f104;
setp.ltu.f32	%p31, %f105, 0f00000000;
selp.f32	%f144, 0f00000000, %f105, %p31;
add.s32 %r78, %r78, 1;

BB0_20:
add.s32 %r67, %r2, 768;
setp.ge.s32	%p32, %r67, %r7;
@%p32 bra BB0_22;

add.s64 %rd143, %rd18, %rd219;
ld.global.u16 %rs55, [%rd143+1536];
add.s64 %rd144, %rd16, %rd219;
ld.global.u16 %rs56, [%rd144+1536];

	{ cvt.f32.f16 %f106, %rs55;}


	
	{ cvt.f32.f16 %f107, %rs56;}


	mul.f32 %f108, %f106, %f107;
sub.f32 %f109, %f46, %f108;
setp.ltu.f32	%p33, %f109, 0f00000000;
selp.f32	%f138, 0f00000000, %f109, %p33;
add.s32 %r78, %r78, 1;
bra.uni BB0_22;

BB0_7:
add.s64 %rd108, %rd18, %rd219;
ld.global.u16 %rs29, [%rd108];
add.s64 %rd109, %rd16, %rd219;
ld.global.u16 %rs30, [%rd109];

	{ cvt.f32.f16 %f54, %rs29;}


	
	{ cvt.f32.f16 %f55, %rs30;}


	mul.f32 %f68, %f54, %f55;
sub.f32 %f69, %f46, %f68;
setp.ltu.f32	%p13, %f69, 0f00000000;
selp.f32	%f139, 0f00000000, %f69, %p13;
ld.global.u16 %rs31, [%rd108+256];
ld.global.u16 %rs32, [%rd109+256];

	{ cvt.f32.f16 %f56, %rs31;}


	
	{ cvt.f32.f16 %f57, %rs32;}


	mul.f32 %f70, %f56, %f57;
sub.f32 %f71, %f46, %f70;
setp.ltu.f32	%p14, %f71, 0f00000000;
selp.f32	%f140, 0f00000000, %f71, %p14;
ld.global.u16 %rs33, [%rd108+512];
ld.global.u16 %rs34, [%rd109+512];

	{ cvt.f32.f16 %f58, %rs33;}


	
	{ cvt.f32.f16 %f59, %rs34;}


	mul.f32 %f72, %f58, %f59;
sub.f32 %f73, %f46, %f72;
setp.ltu.f32	%p15, %f73, 0f00000000;
selp.f32	%f141, 0f00000000, %f73, %p15;
ld.global.u16 %rs35, [%rd108+768];
ld.global.u16 %rs36, [%rd109+768];

	{ cvt.f32.f16 %f60, %rs35;}


	
	{ cvt.f32.f16 %f61, %rs36;}


	mul.f32 %f74, %f60, %f61;
sub.f32 %f75, %f46, %f74;
setp.ltu.f32	%p16, %f75, 0f00000000;
selp.f32	%f142, 0f00000000, %f75, %p16;
ld.global.u16 %rs37, [%rd108+1024];
ld.global.u16 %rs38, [%rd109+1024];

	{ cvt.f32.f16 %f62, %rs37;}


	
	{ cvt.f32.f16 %f63, %rs38;}


	mul.f32 %f76, %f62, %f63;
sub.f32 %f77, %f46, %f76;
setp.ltu.f32	%p17, %f77, 0f00000000;
selp.f32	%f143, 0f00000000, %f77, %p17;
ld.global.u16 %rs39, [%rd108+1280];
ld.global.u16 %rs40, [%rd109+1280];

	{ cvt.f32.f16 %f64, %rs39;}


	
	{ cvt.f32.f16 %f65, %rs40;}


	mul.f32 %f78, %f64, %f65;
sub.f32 %f79, %f46, %f78;
setp.ltu.f32	%p18, %f79, 0f00000000;
selp.f32	%f144, 0f00000000, %f79, %p18;
ld.global.u16 %rs41, [%rd108+1536];
ld.global.u16 %rs42, [%rd109+1536];

	{ cvt.f32.f16 %f66, %rs41;}


	
	{ cvt.f32.f16 %f67, %rs42;}


	mul.f32 %f80, %f66, %f67;
sub.f32 %f81, %f46, %f80;
setp.ltu.f32	%p19, %f81, 0f00000000;
selp.f32	%f138, 0f00000000, %f81, %p19;
mov.u32 %r78, 7;

BB0_22:
and.b16 %rs57, %rs75, 255;
setp.eq.s16	%p34, %rs57, 0;
@%p34 bra BB0_24;
bra.uni BB0_23;

BB0_24:
mul.wide.u32 %rd145, %r78, 4;
add.s64 %rd146, %rd145, 17179869180;
shr.u64 %rd147, %rd146, 2;
cvt.u32.u64	%r69, %rd147;
setp.gt.s32	%p42, %r69, 0;
add.f32 %f123, %f139, %f140;
selp.f32	%f124, %f123, %f139, %p42;
setp.gt.s32	%p43, %r69, 1;
add.f32 %f125, %f124, %f141;
selp.f32	%f126, %f125, %f124, %p43;
setp.gt.s32	%p44, %r69, 2;
add.f32 %f127, %f126, %f142;
selp.f32	%f128, %f127, %f126, %p44;
setp.gt.s32	%p45, %r69, 3;
add.f32 %f129, %f128, %f143;
selp.f32	%f130, %f129, %f128, %p45;
setp.gt.s32	%p46, %r69, 4;
add.f32 %f131, %f130, %f144;
selp.f32	%f132, %f131, %f130, %p46;
setp.gt.s32	%p47, %r69, 5;
add.f32 %f133, %f132, %f138;
selp.f32	%f145, %f133, %f132, %p47;
bra.uni BB0_25;

BB0_23:
setp.gt.s32	%p35, %r78, 0;
add.f32 %f110, %f145, %f139;
selp.f32	%f111, %f110, %f145, %p35;
add.f32 %f112, %f111, %f140;
setp.gt.s32	%p36, %r78, 1;
selp.f32	%f113, %f112, %f111, %p36;
add.f32 %f114, %f113, %f141;
setp.gt.s32	%p37, %r78, 2;
selp.f32	%f115, %f114, %f113, %p37;
add.f32 %f116, %f115, %f142;
setp.gt.s32	%p38, %r78, 3;
selp.f32	%f117, %f116, %f115, %p38;
add.f32 %f118, %f117, %f143;
setp.gt.s32	%p39, %r78, 4;
selp.f32	%f119, %f118, %f117, %p39;
add.f32 %f120, %f119, %f144;
setp.gt.s32	%p40, %r78, 5;
selp.f32	%f121, %f120, %f119, %p40;
add.f32 %f122, %f121, %f138;
setp.gt.s32	%p41, %r78, 6;
selp.f32	%f145, %f122, %f121, %p41;

BB0_25:
add.s64 %rd219, %rd219, 1792;
add.s32 %r77, %r77, 896;
setp.lt.s32	%p48, %r77, %r5;
mov.u16 %rs76, 1;
mov.u16 %rs75, %rs76;
@%p48 bra BB0_6;

BB0_26:
bar.sync 0;
@%p5 bra BB0_47;

ld.shared.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
mov.u64 %rd225, %rd20;
mov.u64 %rd220, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd227, %rd220;
setp.eq.s64	%p50, %rd20, %rd227;
@%p50 bra BB0_31;

mov.u64 %rd226, %rd225;

BB0_29:
mov.u64 %rd222, %rd227;
mov.u64 %rd225, %rd226;
mov.u64 %rd226, %rd222;
ld.shared.u8 %rs60, [%rd220];
and.b16 %rs61, %rs60, 1;
setp.eq.b16	%p51, %rs61, 1;
not.pred %p52, %p51;
ld.shared.u64 %rd25, [%rd220];
setp.lt.u64	%p53, %rd25, 1024;
or.pred %p54, %p52, %p53;
@!%p54 bra BB0_31;
bra.uni BB0_30;

BB0_30:
shr.u64 %rd150, %rd25, 1;
add.s64 %rd151, %rd220, %rd150;
add.s64 %rd220, %rd151, 16;
add.s64 %rd152, %rd226, %rd150;
add.s64 %rd227, %rd152, 16;
setp.ne.s64	%p55, %rd227, %rd20;
mov.u64 %rd225, %rd226;
@%p55 bra BB0_29;

BB0_31:
setp.eq.s64	%p57, %rd225, %rd20;
mov.pred %p80, 0;
@%p57 bra BB0_33;

ld.u64 %rd154, [%rd225];
shr.u64 %rd155, %rd154, 1;
add.s64 %rd156, %rd225, %rd155;
add.s64 %rd231, %rd156, 16;
setp.ne.s64	%p80, %rd231, %rd20;

BB0_33:
@%p80 bra BB0_39;
bra.uni BB0_34;

BB0_39:
ld.u64 %rd36, [%rd231];
and.b64 %rd171, %rd36, -32;
setp.eq.s64	%p61, %rd171, 1024;
cvt.u16.u64	%rs77, %rd36;
@%p61 bra BB0_42;

add.s64 %rd37, %rd231, 16;
ld.u64 %rd172, [%rd231+528];
and.b64 %rd173, %rd172, 1;
add.s64 %rd174, %rd36, -1056;
and.b64 %rd175, %rd174, -2;
or.b64 %rd176, %rd173, %rd175;
st.u64 [%rd231+528], %rd176;
st.u64 [%rd231+536], %rd231;
cvt.u16.u64	%rs63, %rd174;
or.b16 %rs64, %rs63, 1;
and.b64 %rd177, %rd36, 1;
or.b64 %rd178, %rd177, 1024;
st.u64 [%rd231], %rd178;
st.u8 [%rd231+528], %rs64;
ld.u64 %rd179, [%rd231+528];
shr.u64 %rd38, %rd179, 1;
add.s64 %rd180, %rd38, %rd37;
add.s64 %rd181, %rd180, 528;
ld.shared.u64 %rd182, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p62, %rd181, %rd182;
cvt.u16.u64	%rs65, %rd36;
and.b16 %rs77, %rs65, 1;
@%p62 bra BB0_42;

add.s64 %rd183, %rd37, 512;
st.u64 [%rd180+536], %rd183;
ld.u8 %rs77, [%rd231];

BB0_42:
and.b16 %rs66, %rs77, 254;
st.u8 [%rd231], %rs66;
bra.uni BB0_43;

BB0_34:
mov.u64 %rd158, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd159, %rd158;
sub.s64 %rd160, %rd20, %rd159;
add.s64 %rd161, %rd160, 528;
ld.shared.u64 %rd162, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16];
setp.gt.u64	%p58, %rd161, %rd162;
mov.u64 %rd229, -1;
mov.u64 %rd230, %rd20;
@%p58 bra BB0_36;

add.s64 %rd31, %rd20, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd31;
mov.u64 %rd229, %rd31;
mov.u64 %rd230, %rd31;

BB0_36:
mov.u64 %rd32, %rd230;
setp.eq.s64	%p59, %rd229, -1;
@%p59 bra BB0_38;

mov.u64 %rd163, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd164, %rd163;
sub.s64 %rd165, %rd20, %rd164;
add.s64 %rd166, %rd163, %rd165;
ld.shared.u64 %rd167, [%rd166];
and.b64 %rd168, %rd167, 1;
or.b64 %rd169, %rd168, 1024;
st.shared.u64 [%rd166], %rd169;
st.shared.u64 [%rd166+8], %rd225;
mov.u16 %rs62, 0;
st.shared.u8 [%rd166], %rs62;

BB0_38:
mov.u64 %rd231, %rd20;
setp.eq.s64	%p60, %rd20, %rd32;
mov.u64 %rd232, 0;
@%p60 bra BB0_44;

BB0_43:
add.s64 %rd232, %rd231, 16;

BB0_44:
mov.u64 %rd233, %rd232;
setp.ne.s64	%p63, %rd232, 0;
@%p63 bra BB0_46;

mov.u64 %rd185, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd185;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd233, [retval0+0];


	}

BB0_46:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result], %rd233;

BB0_47:
bar.sync 0;
ld.shared.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result];
mul.wide.s32 %rd186, %r2, 4;
add.s64 %rd46, %rd45, %rd186;
setp.eq.s16	%p64, %rs76, 0;
@%p64 bra BB0_49;

st.f32 [%rd46], %f145;

BB0_49:
bar.sync 0;
mov.u32 %r71, 128;
min.s32 %r23, %r5, %r71;
setp.lt.s32	%p65, %r23, 2;
@%p65 bra BB0_54;

not.b32 %r24, %r2;
mov.u32 %r79, %r23;

BB0_51:
mov.u32 %r25, %r79;
shr.s32 %r26, %r25, 1;
setp.ge.s32	%p66, %r2, %r26;
@%p66 bra BB0_53;

add.s32 %r73, %r25, %r24;
mul.wide.s32 %rd187, %r73, 4;
add.s64 %rd188, %rd45, %rd187;
ld.f32 %f134, [%rd188];
ld.f32 %f135, [%rd46];
add.f32 %f136, %f135, %f134;
st.f32 [%rd46], %f136;

BB0_53:
bar.sync 0;
sub.s32 %r27, %r25, %r26;
setp.gt.s32	%p67, %r27, 1;
mov.u32 %r79, %r27;
@%p67 bra BB0_51;

BB0_54:
bar.sync 0;
setp.lt.s32	%p68, %r23, 1;
@%p68 bra BB0_56;

ld.f32 %f137, [%rd45];
add.f32 %f146, %f146, %f137;

BB0_56:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB0_72;
bra.uni BB0_57;

BB0_57:

	{ 
.reg .pred p; 
isspacep.shared p, %rd45; 
selp.u32 %r75, 1, 0, p; 
} 


	setp.eq.s32	%p69, %r75, 0;
@%p69 bra BB0_71;

mov.u64 %rd190, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd191, %rd190;
sub.s64 %rd47, %rd45, %rd191;
setp.eq.s64	%p70, %rd45, 0;
@%p70 bra BB0_72;

add.s64 %rd192, %rd47, -16;
add.s64 %rd194, %rd190, %rd192;
add.s64 %rd49, %rd191, %rd192;
ld.shared.u8 %rs67, [%rd194];
or.b16 %rs68, %rs67, 1;
st.shared.u8 [%rd194], %rs68;
ld.shared.u64 %rd50, [%rd194+8];
setp.eq.s64	%p71, %rd50, 0;
mov.u64 %rd237, %rd49;
@%p71 bra BB0_65;

mov.u64 %rd51, %rd49;
ld.u8 %rs69, [%rd50];
and.b16 %rs70, %rs69, 1;
setp.eq.b16	%p72, %rs70, 1;
mov.u64 %rd237, %rd51;
@!%p72 bra BB0_65;
bra.uni BB0_61;

BB0_61:
ld.u64 %rd53, [%rd50];
shr.u64 %rd54, %rd53, 1;
add.s64 %rd55, %rd50, 16;
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd196, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p73, %rd56, %rd196;
mov.u64 %rd237, %rd50;
@%p73 bra BB0_65;

ld.u8 %rs71, [%rd56];
and.b16 %rs72, %rs71, 1;
setp.eq.b16	%p74, %rs72, 1;
mov.u64 %rd234, %rd50;
mov.u64 %rd237, %rd234;
@!%p74 bra BB0_65;
bra.uni BB0_63;

BB0_63:
ld.u64 %rd197, [%rd56];
shr.u64 %rd198, %rd197, 1;
add.s64 %rd199, %rd198, %rd54;
add.s64 %rd200, %rd199, 16;
shl.b64 %rd201, %rd200, 1;
and.b64 %rd202, %rd53, 1;
or.b64 %rd203, %rd201, %rd202;
st.u64 [%rd50], %rd203;
and.b64 %rd57, %rd200, 9223372036854775807;
add.s64 %rd204, %rd55, %rd57;
ld.shared.u64 %rd205, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p75, %rd204, %rd205;
mov.u64 %rd235, %rd50;
mov.u64 %rd237, %rd235;
@%p75 bra BB0_65;

add.s64 %rd206, %rd57, %rd55;
st.u64 [%rd206+8], %rd50;
mov.u64 %rd237, %rd50;

BB0_65:
ld.u64 %rd60, [%rd237];
shr.u64 %rd61, %rd60, 1;
add.s64 %rd62, %rd237, 16;
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd207, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p76, %rd63, %rd207;
@%p76 bra BB0_69;

ld.u8 %rs73, [%rd63];
and.b16 %rs74, %rs73, 1;
setp.eq.b16	%p77, %rs74, 1;
@!%p77 bra BB0_72;
bra.uni BB0_67;

BB0_67:
ld.u64 %rd208, [%rd63];
shr.u64 %rd209, %rd208, 1;
add.s64 %rd210, %rd209, %rd61;
add.s64 %rd211, %rd210, 16;
shl.b64 %rd212, %rd211, 1;
and.b64 %rd213, %rd60, 1;
or.b64 %rd214, %rd212, %rd213;
st.u64 [%rd237], %rd214;
and.b64 %rd64, %rd211, 9223372036854775807;
add.s64 %rd215, %rd62, %rd64;
ld.shared.u64 %rd216, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p78, %rd215, %rd216;
@%p78 bra BB0_72;

add.s64 %rd217, %rd64, %rd62;
st.u64 [%rd217+8], %rd237;
bra.uni BB0_72;

BB0_71:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd45;
call.uni 
free, 
(
param0
);


	}

BB0_72:
bar.sync 0;
@!%p3 bra BB0_74;
bra.uni BB0_73;

BB0_73:
st.global.f32 [%rd13], %f146;

BB0_74:
ret;

BB0_69:
setp.lt.u64	%p79, %rd63, %rd237;
@%p79 bra BB0_72;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd237;
bra.uni BB0_72;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB1_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd12;

BB1_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB1_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB1_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB1_4;

BB1_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB2_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd19;

BB2_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB2_4;

BB2_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB2_3;

BB2_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB3_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd12;

BB3_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB3_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB3_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB3_4;

BB3_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB4_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd19;

BB4_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB4_4;

BB4_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB4_3;

BB4_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.reg .pred %p<64>;
.reg .b16 %rs<48>;
.reg .f32 %f<82>;
.reg .b32 %r<68>;
.reg .b64 %rd<163>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd57, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd56, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd58, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd59, %rd58;
setp.eq.s64	%p6, %rd59, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB5_2;

cvt.s64.s32	%rd60, %r33;
mov.u32 %r37, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r37;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd62, %rd61;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd62;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd60;

BB5_2:
mov.u64 %rd144, %rd55;
cvta.to.global.u64 %rd3, %rd56;
bar.sync 0;
ld.global.f32 %f81, [%rd3+-4];
add.s64 %rd4, %rd56, -4;
sub.s64 %rd63, %rd4, %rd55;
shr.u64 %rd64, %rd63, 2;
cvt.u32.u64	%r2, %rd64;
mov.u16 %rs46, 0;
setp.lt.s32	%p8, %r2, 1;
@%p8 bra BB5_24;

cvta.to.global.u64 %rd65, %rd55;
mul.wide.s32 %rd66, %r1, 4;
add.s64 %rd143, %rd65, %rd66;
mov.u16 %rs45, 0;
mov.u32 %r65, 0;

BB5_4:
sub.s64 %rd67, %rd4, %rd144;
shr.u64 %rd68, %rd67, 2;
cvt.u32.u64	%r39, %rd68;
setp.lt.s32	%p9, %r39, 896;
mov.u32 %r40, 896;
min.s32 %r4, %r39, %r40;
@%p9 bra BB5_6;
bra.uni BB5_5;

BB5_6:
mov.u32 %r66, 0;
setp.ge.s32	%p10, %r1, %r4;
@%p10 bra BB5_8;

ld.global.f32 %f74, [%rd143];
mov.u32 %r66, 1;

BB5_8:
add.s32 %r46, %r1, 128;
setp.ge.s32	%p11, %r46, %r4;
@%p11 bra BB5_10;

ld.global.f32 %f75, [%rd143+512];
add.s32 %r66, %r66, 1;

BB5_10:
add.s32 %r48, %r1, 256;
setp.ge.s32	%p12, %r48, %r4;
@%p12 bra BB5_12;

ld.global.f32 %f76, [%rd143+1024];
add.s32 %r66, %r66, 1;

BB5_12:
add.s32 %r50, %r1, 384;
setp.ge.s32	%p13, %r50, %r4;
@%p13 bra BB5_14;

ld.global.f32 %f77, [%rd143+1536];
add.s32 %r66, %r66, 1;

BB5_14:
add.s32 %r52, %r1, 512;
setp.ge.s32	%p14, %r52, %r4;
@%p14 bra BB5_16;

ld.global.f32 %f78, [%rd143+2048];
add.s32 %r66, %r66, 1;

BB5_16:
add.s32 %r54, %r1, 640;
setp.ge.s32	%p15, %r54, %r4;
@%p15 bra BB5_18;

ld.global.f32 %f79, [%rd143+2560];
add.s32 %r66, %r66, 1;

BB5_18:
add.s32 %r56, %r1, 768;
setp.ge.s32	%p16, %r56, %r4;
@%p16 bra BB5_20;

ld.global.f32 %f73, [%rd143+3072];
add.s32 %r66, %r66, 1;
bra.uni BB5_20;

BB5_5:
ld.global.f32 %f74, [%rd143];
ld.global.f32 %f75, [%rd143+512];
ld.global.f32 %f76, [%rd143+1024];
ld.global.f32 %f77, [%rd143+1536];
ld.global.f32 %f78, [%rd143+2048];
ld.global.f32 %f79, [%rd143+2560];
ld.global.f32 %f73, [%rd143+3072];
mov.u32 %r66, 7;

BB5_20:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p17, %rs27, 0;
@%p17 bra BB5_22;
bra.uni BB5_21;

BB5_22:
mul.wide.u32 %rd69, %r66, 4;
add.s64 %rd70, %rd69, 17179869180;
shr.u64 %rd71, %rd70, 2;
cvt.u32.u64	%r57, %rd71;
setp.gt.s32	%p25, %r57, 0;
add.f32 %f58, %f74, %f75;
selp.f32	%f59, %f58, %f74, %p25;
setp.gt.s32	%p26, %r57, 1;
add.f32 %f60, %f59, %f76;
selp.f32	%f61, %f60, %f59, %p26;
setp.gt.s32	%p27, %r57, 2;
add.f32 %f62, %f61, %f77;
selp.f32	%f63, %f62, %f61, %p27;
setp.gt.s32	%p28, %r57, 3;
add.f32 %f64, %f63, %f78;
selp.f32	%f65, %f64, %f63, %p28;
setp.gt.s32	%p29, %r57, 4;
add.f32 %f66, %f65, %f79;
selp.f32	%f67, %f66, %f65, %p29;
setp.gt.s32	%p30, %r57, 5;
add.f32 %f68, %f67, %f73;
selp.f32	%f80, %f68, %f67, %p30;
bra.uni BB5_23;

BB5_21:
setp.gt.s32	%p18, %r66, 0;
add.f32 %f45, %f80, %f74;
selp.f32	%f46, %f45, %f80, %p18;
add.f32 %f47, %f46, %f75;
setp.gt.s32	%p19, %r66, 1;
selp.f32	%f48, %f47, %f46, %p19;
add.f32 %f49, %f48, %f76;
setp.gt.s32	%p20, %r66, 2;
selp.f32	%f50, %f49, %f48, %p20;
add.f32 %f51, %f50, %f77;
setp.gt.s32	%p21, %r66, 3;
selp.f32	%f52, %f51, %f50, %p21;
add.f32 %f53, %f52, %f78;
setp.gt.s32	%p22, %r66, 4;
selp.f32	%f54, %f53, %f52, %p22;
add.f32 %f55, %f54, %f79;
setp.gt.s32	%p23, %r66, 5;
selp.f32	%f56, %f55, %f54, %p23;
add.f32 %f57, %f56, %f73;
setp.gt.s32	%p24, %r66, 6;
selp.f32	%f80, %f57, %f56, %p24;

BB5_23:
add.s64 %rd144, %rd144, 3584;
add.s64 %rd143, %rd143, 3584;
add.s32 %r65, %r65, 896;
setp.lt.s32	%p31, %r65, %r2;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p31 bra BB5_4;

BB5_24:
bar.sync 0;
@%p5 bra BB5_45;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
mov.u64 %rd150, %rd10;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd152, %rd145;
setp.eq.s64	%p33, %rd10, %rd152;
@%p33 bra BB5_29;

mov.u64 %rd151, %rd150;

BB5_27:
mov.u64 %rd147, %rd152;
mov.u64 %rd150, %rd151;
mov.u64 %rd151, %rd147;
ld.shared.u8 %rs30, [%rd145];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p34, %rs31, 1;
not.pred %p35, %p34;
ld.shared.u64 %rd15, [%rd145];
setp.lt.u64	%p36, %rd15, 1024;
or.pred %p37, %p35, %p36;
@!%p37 bra BB5_29;
bra.uni BB5_28;

BB5_28:
shr.u64 %rd74, %rd15, 1;
add.s64 %rd75, %rd145, %rd74;
add.s64 %rd145, %rd75, 16;
add.s64 %rd76, %rd151, %rd74;
add.s64 %rd152, %rd76, 16;
setp.ne.s64	%p38, %rd152, %rd10;
mov.u64 %rd150, %rd151;
@%p38 bra BB5_27;

BB5_29:
setp.eq.s64	%p40, %rd150, %rd10;
mov.pred %p63, 0;
@%p40 bra BB5_31;

ld.u64 %rd78, [%rd150];
shr.u64 %rd79, %rd78, 1;
add.s64 %rd80, %rd150, %rd79;
add.s64 %rd156, %rd80, 16;
setp.ne.s64	%p63, %rd156, %rd10;

BB5_31:
@%p63 bra BB5_37;
bra.uni BB5_32;

BB5_37:
ld.u64 %rd26, [%rd156];
and.b64 %rd95, %rd26, -32;
setp.eq.s64	%p44, %rd95, 1024;
cvt.u16.u64	%rs47, %rd26;
@%p44 bra BB5_40;

add.s64 %rd27, %rd156, 16;
ld.u64 %rd96, [%rd156+528];
and.b64 %rd97, %rd96, 1;
add.s64 %rd98, %rd26, -1056;
and.b64 %rd99, %rd98, -2;
or.b64 %rd100, %rd97, %rd99;
st.u64 [%rd156+528], %rd100;
st.u64 [%rd156+536], %rd156;
cvt.u16.u64	%rs33, %rd98;
or.b16 %rs34, %rs33, 1;
and.b64 %rd101, %rd26, 1;
or.b64 %rd102, %rd101, 1024;
st.u64 [%rd156], %rd102;
st.u8 [%rd156+528], %rs34;
ld.u64 %rd103, [%rd156+528];
shr.u64 %rd28, %rd103, 1;
add.s64 %rd104, %rd28, %rd27;
add.s64 %rd105, %rd104, 528;
ld.shared.u64 %rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p45, %rd105, %rd106;
cvt.u16.u64	%rs35, %rd26;
and.b16 %rs47, %rs35, 1;
@%p45 bra BB5_40;

add.s64 %rd107, %rd27, 512;
st.u64 [%rd104+536], %rd107;
ld.u8 %rs47, [%rd156];

BB5_40:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd156], %rs36;
bra.uni BB5_41;

BB5_32:
mov.u64 %rd82, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd83, %rd82;
sub.s64 %rd84, %rd10, %rd83;
add.s64 %rd85, %rd84, 528;
ld.shared.u64 %rd86, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16];
setp.gt.u64	%p41, %rd85, %rd86;
mov.u64 %rd154, -1;
mov.u64 %rd155, %rd10;
@%p41 bra BB5_34;

add.s64 %rd21, %rd10, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd154, %rd21;
mov.u64 %rd155, %rd21;

BB5_34:
mov.u64 %rd22, %rd155;
setp.eq.s64	%p42, %rd154, -1;
@%p42 bra BB5_36;

mov.u64 %rd87, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd88, %rd87;
sub.s64 %rd89, %rd10, %rd88;
add.s64 %rd90, %rd87, %rd89;
ld.shared.u64 %rd91, [%rd90];
and.b64 %rd92, %rd91, 1;
or.b64 %rd93, %rd92, 1024;
st.shared.u64 [%rd90], %rd93;
st.shared.u64 [%rd90+8], %rd150;
mov.u16 %rs32, 0;
st.shared.u8 [%rd90], %rs32;

BB5_36:
mov.u64 %rd156, %rd10;
setp.eq.s64	%p43, %rd10, %rd22;
mov.u64 %rd157, 0;
@%p43 bra BB5_42;

BB5_41:
add.s64 %rd157, %rd156, 16;

BB5_42:
mov.u64 %rd158, %rd157;
setp.ne.s64	%p46, %rd157, 0;
@%p46 bra BB5_44;

mov.u64 %rd109, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd109;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd158, [retval0+0];


	}

BB5_44:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result], %rd158;

BB5_45:
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result];
mul.wide.s32 %rd110, %r1, 4;
add.s64 %rd36, %rd35, %rd110;
setp.eq.s16	%p47, %rs46, 0;
@%p47 bra BB5_47;

st.f32 [%rd36], %f80;

BB5_47:
bar.sync 0;
mov.u32 %r59, 128;
min.s32 %r20, %r2, %r59;
setp.lt.s32	%p48, %r20, 2;
@%p48 bra BB5_52;

not.b32 %r21, %r1;
mov.u32 %r67, %r20;

BB5_49:
mov.u32 %r22, %r67;
shr.s32 %r23, %r22, 1;
setp.ge.s32	%p49, %r1, %r23;
@%p49 bra BB5_51;

add.s32 %r61, %r22, %r21;
mul.wide.s32 %rd111, %r61, 4;
add.s64 %rd112, %rd35, %rd111;
ld.f32 %f69, [%rd112];
ld.f32 %f70, [%rd36];
add.f32 %f71, %f70, %f69;
st.f32 [%rd36], %f71;

BB5_51:
bar.sync 0;
sub.s32 %r24, %r22, %r23;
setp.gt.s32	%p50, %r24, 1;
mov.u32 %r67, %r24;
@%p50 bra BB5_49;

BB5_52:
bar.sync 0;
setp.lt.s32	%p51, %r20, 1;
@%p51 bra BB5_54;

ld.f32 %f72, [%rd35];
add.f32 %f81, %f81, %f72;

BB5_54:
setp.eq.s32	%p3, %r1, 0;
bar.sync 0;
@!%p3 bra BB5_70;
bra.uni BB5_55;

BB5_55:

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r63, 1, 0, p; 
} 


	setp.eq.s32	%p52, %r63, 0;
@%p52 bra BB5_69;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd37, %rd35, %rd115;
setp.eq.s64	%p53, %rd35, 0;
@%p53 bra BB5_70;

add.s64 %rd116, %rd37, -16;
add.s64 %rd118, %rd114, %rd116;
add.s64 %rd39, %rd115, %rd116;
ld.shared.u8 %rs37, [%rd118];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd118], %rs38;
ld.shared.u64 %rd40, [%rd118+8];
setp.eq.s64	%p54, %rd40, 0;
mov.u64 %rd162, %rd39;
@%p54 bra BB5_63;

mov.u64 %rd41, %rd39;
ld.u8 %rs39, [%rd40];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p55, %rs40, 1;
mov.u64 %rd162, %rd41;
@!%p55 bra BB5_63;
bra.uni BB5_59;

BB5_59:
ld.u64 %rd43, [%rd40];
shr.u64 %rd44, %rd43, 1;
add.s64 %rd45, %rd40, 16;
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p56, %rd46, %rd120;
mov.u64 %rd162, %rd40;
@%p56 bra BB5_63;

ld.u8 %rs41, [%rd46];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p57, %rs42, 1;
mov.u64 %rd159, %rd40;
mov.u64 %rd162, %rd159;
@!%p57 bra BB5_63;
bra.uni BB5_61;

BB5_61:
ld.u64 %rd121, [%rd46];
shr.u64 %rd122, %rd121, 1;
add.s64 %rd123, %rd122, %rd44;
add.s64 %rd124, %rd123, 16;
shl.b64 %rd125, %rd124, 1;
and.b64 %rd126, %rd43, 1;
or.b64 %rd127, %rd125, %rd126;
st.u64 [%rd40], %rd127;
and.b64 %rd47, %rd124, 9223372036854775807;
add.s64 %rd128, %rd45, %rd47;
ld.shared.u64 %rd129, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p58, %rd128, %rd129;
mov.u64 %rd160, %rd40;
mov.u64 %rd162, %rd160;
@%p58 bra BB5_63;

add.s64 %rd130, %rd47, %rd45;
st.u64 [%rd130+8], %rd40;
mov.u64 %rd162, %rd40;

BB5_63:
ld.u64 %rd50, [%rd162];
shr.u64 %rd51, %rd50, 1;
add.s64 %rd52, %rd162, 16;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd131, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p59, %rd53, %rd131;
@%p59 bra BB5_67;

ld.u8 %rs43, [%rd53];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p60, %rs44, 1;
@!%p60 bra BB5_70;
bra.uni BB5_65;

BB5_65:
ld.u64 %rd132, [%rd53];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd133, %rd51;
add.s64 %rd135, %rd134, 16;
shl.b64 %rd136, %rd135, 1;
and.b64 %rd137, %rd50, 1;
or.b64 %rd138, %rd136, %rd137;
st.u64 [%rd162], %rd138;
and.b64 %rd54, %rd135, 9223372036854775807;
add.s64 %rd139, %rd52, %rd54;
ld.shared.u64 %rd140, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p61, %rd139, %rd140;
@%p61 bra BB5_70;

add.s64 %rd141, %rd54, %rd52;
st.u64 [%rd141+8], %rd162;
bra.uni BB5_70;

BB5_69:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB5_70:
bar.sync 0;
@!%p3 bra BB5_72;
bra.uni BB5_71;

BB5_71:
cvta.to.global.u64 %rd142, %rd57;
st.global.f32 [%rd142], %f81;

BB5_72:
ret;

BB5_67:
setp.lt.u64	%p62, %rd53, %rd162;
@%p62 bra BB5_70;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd162;
bra.uni BB5_70;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB6_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd12;

BB6_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB6_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB6_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB6_4;

BB6_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB7_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd19;

BB7_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB7_4;

BB7_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB7_3;

BB7_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<23>;
.reg .f32 %f<15>;
.reg .b32 %r<27>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.f32 %f6, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f5, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB8_2;

cvt.s64.s32	%rd17, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd17;

BB8_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB8_7;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
cvta.to.global.u64 %rd22, %rd14;
mul.wide.u32 %rd23, %r26, 2;
add.s64 %rd27, %rd20, %rd23;
add.s64 %rd26, %rd21, %rd23;
add.s64 %rd25, %rd22, %rd23;
cvt.u64.u32	%rd4, %r6;
shl.b64 %rd24, %rd4, 1;

BB8_4:
ld.global.u16 %rs19, [%rd27];

	{ cvt.f32.f16 %f7, %rs19;}


	ld.global.u16 %rs20, [%rd26];

	{ cvt.f32.f16 %f8, %rs20;}


	mul.f32 %f10, %f7, %f8;
mov.f32 %f14, 0f00000000;
setp.geu.f32	%p5, %f10, %f5;
@%p5 bra BB8_6;

ld.global.u16 %rs21, [%rd26];

	{ cvt.f32.f16 %f11, %rs21;}


	mul.f32 %f12, %f6, %f11;
neg.f32 %f14, %f12;

BB8_6:

	{ cvt.rn.f16.f32 %rs22, %f14;}


	st.global.u16 [%rd25], %rs22;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd24;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p6, %r26, %r10;
@%p6 bra BB8_4;

BB8_7:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<15>;
.reg .f32 %f<15>;
.reg .b32 %r<22>;
.reg .b64 %rd<34>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.f32 %f6, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f5, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI30margin_updateGradInput_functorISM_fEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd24, %rd23;
setp.eq.s64	%p2, %rd24, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB9_2;

cvt.s64.s32	%rd25, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd26, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd27, %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd27;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd25;

BB9_2:
cvta.to.global.u64 %rd1, %rd19;
cvta.to.global.u64 %rd2, %rd20;
cvta.to.global.u64 %rd3, %rd21;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd30, %r21;
mul.wide.s32 %rd28, %r21, 2;
add.s64 %rd33, %rd1, %rd28;
add.s64 %rd32, %rd2, %rd28;
add.s64 %rd31, %rd3, %rd28;
setp.ge.s64	%p4, %rd30, %rd22;
@%p4 bra BB9_6;

BB9_3:
ld.global.u16 %rs11, [%rd33];

	{ cvt.f32.f16 %f7, %rs11;}


	ld.global.u16 %rs12, [%rd32];

	{ cvt.f32.f16 %f8, %rs12;}


	mul.f32 %f10, %f7, %f8;
mov.f32 %f14, 0f00000000;
setp.geu.f32	%p5, %f10, %f5;
@%p5 bra BB9_5;

ld.global.u16 %rs13, [%rd32];

	{ cvt.f32.f16 %f11, %rs13;}


	mul.f32 %f12, %f6, %f11;
neg.f32 %f14, %f12;

BB9_5:

	{ cvt.rn.f16.f32 %rs14, %f14;}


	st.global.u16 [%rd31], %rs14;
shl.b64 %rd29, %rd5, 1;
add.s64 %rd33, %rd33, %rd29;
add.s64 %rd32, %rd32, %rd29;
add.s64 %rd31, %rd31, %rd29;
add.s64 %rd30, %rd30, %rd5;
setp.lt.s64	%p6, %rd30, %rd22;
@%p6 bra BB9_3;

BB9_6:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0[120]
)
.maxntid 128, 1, 1
{
.reg .pred %p<81>;
.reg .b16 %rs<48>;
.reg .f32 %f<147>;
.reg .b32 %r<80>;
.reg .b64 %rd<238>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+112];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+104];
ld.param.f32 %f47, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd72, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd71, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd70, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd69, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd67, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+40];
ld.param.f32 %f46, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd66, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf14margin_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
cvta.to.global.u64 %rd2, %rd66;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd73, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd74, %rd73;
setp.eq.s64	%p6, %rd74, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB10_2;

cvt.s64.s32	%rd75, %r36;
mov.u32 %r40, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r40;
mov.u64 %rd76, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd77, %rd76;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd77;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd75;

BB10_2:
mov.f32 %f146, %f47;
add.s32 %r4, %r1, %r35;
bar.sync 0;
cvt.s64.s32	%rd7, %r4;
mul.lo.s64 %rd78, %rd7, %rd69;
min.s64 %rd8, %rd71, %rd7;
add.s64 %rd9, %rd8, %rd78;
setp.lt.s64	%p8, %rd7, %rd71;
selp.u64	%rd79, 1, 0, %p8;
add.s64 %rd80, %rd79, %rd69;
add.s64 %rd81, %rd80, %rd9;
mul.lo.s64 %rd82, %rd81, %rd70;
min.s64 %rd10, %rd82, %rd67;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd218, %rd10;
@%p9 bra BB10_4;

cvta.to.global.u64 %rd83, %rd1;
add.s64 %rd11, %rd10, -1;
shl.b64 %rd84, %rd10, 2;
add.s64 %rd85, %rd84, -4;
add.s64 %rd86, %rd83, %rd85;
add.s64 %rd87, %rd2, %rd85;
ld.global.f32 %f48, [%rd87];
ld.global.f32 %f49, [%rd86];
mul.f32 %f50, %f49, %f48;
sub.f32 %f51, %f46, %f50;
setp.ltu.f32	%p10, %f51, 0f00000000;
selp.f32	%f146, 0f00000000, %f51, %p10;
mov.u64 %rd218, %rd11;

BB10_4:
cvta.to.global.u64 %rd88, %rd72;
mul.lo.s64 %rd89, %rd9, %rd70;
shl.b64 %rd90, %rd89, 2;
add.s64 %rd91, %rd1, %rd90;
shl.b64 %rd92, %rd7, 2;
add.s64 %rd13, %rd88, %rd92;
shl.b64 %rd93, %rd218, 2;
add.s64 %rd14, %rd1, %rd93;
sub.s64 %rd94, %rd91, %rd14;
shr.u64 %rd95, %rd94, 2;
neg.s64 %rd96, %rd95;
cvt.u32.u64	%r5, %rd96;
mov.u16 %rs46, 0;
setp.lt.s32	%p11, %r5, 1;
@%p11 bra BB10_26;

add.s32 %r42, %r35, %r1;
cvt.s64.s32	%rd97, %r42;
mul.lo.s64 %rd98, %rd69, %rd97;
add.s64 %rd99, %rd8, %rd98;
mul.lo.s64 %rd100, %rd70, %rd99;
shl.b64 %rd219, %rd100, 2;
mul.wide.s32 %rd101, %r2, 4;
add.s64 %rd16, %rd2, %rd101;
mov.u16 %rs45, 0;
mov.u32 %r77, 0;

BB10_6:
cvta.to.global.u64 %rd102, %rd1;
add.s64 %rd18, %rd102, %rd101;
add.s64 %rd104, %rd1, %rd219;
sub.s64 %rd105, %rd104, %rd14;
shr.u64 %rd106, %rd105, 2;
neg.s64 %rd107, %rd106;
cvt.u32.u64	%r44, %rd107;
setp.lt.s32	%p12, %r44, 896;
mov.u32 %r45, 896;
min.s32 %r7, %r44, %r45;
@%p12 bra BB10_8;
bra.uni BB10_7;

BB10_8:
mov.u32 %r78, 0;
setp.ge.s32	%p20, %r2, %r7;
@%p20 bra BB10_10;

add.s64 %rd113, %rd18, %rd219;
add.s64 %rd114, %rd16, %rd219;
ld.global.f32 %f82, [%rd114];
ld.global.f32 %f83, [%rd113];
mul.f32 %f84, %f83, %f82;
sub.f32 %f85, %f46, %f84;
setp.ltu.f32	%p21, %f85, 0f00000000;
selp.f32	%f139, 0f00000000, %f85, %p21;
mov.u32 %r78, 1;

BB10_10:
add.s32 %r52, %r2, 128;
setp.ge.s32	%p22, %r52, %r7;
@%p22 bra BB10_12;

add.s64 %rd118, %rd18, %rd219;
add.s64 %rd119, %rd16, %rd219;
ld.global.f32 %f86, [%rd119+512];
ld.global.f32 %f87, [%rd118+512];
mul.f32 %f88, %f87, %f86;
sub.f32 %f89, %f46, %f88;
setp.ltu.f32	%p23, %f89, 0f00000000;
selp.f32	%f140, 0f00000000, %f89, %p23;
add.s32 %r78, %r78, 1;

BB10_12:
add.s32 %r55, %r2, 256;
setp.ge.s32	%p24, %r55, %r7;
@%p24 bra BB10_14;

add.s64 %rd123, %rd18, %rd219;
add.s64 %rd124, %rd16, %rd219;
ld.global.f32 %f90, [%rd124+1024];
ld.global.f32 %f91, [%rd123+1024];
mul.f32 %f92, %f91, %f90;
sub.f32 %f93, %f46, %f92;
setp.ltu.f32	%p25, %f93, 0f00000000;
selp.f32	%f141, 0f00000000, %f93, %p25;
add.s32 %r78, %r78, 1;

BB10_14:
add.s32 %r58, %r2, 384;
setp.ge.s32	%p26, %r58, %r7;
@%p26 bra BB10_16;

add.s64 %rd128, %rd18, %rd219;
add.s64 %rd129, %rd16, %rd219;
ld.global.f32 %f94, [%rd129+1536];
ld.global.f32 %f95, [%rd128+1536];
mul.f32 %f96, %f95, %f94;
sub.f32 %f97, %f46, %f96;
setp.ltu.f32	%p27, %f97, 0f00000000;
selp.f32	%f142, 0f00000000, %f97, %p27;
add.s32 %r78, %r78, 1;

BB10_16:
add.s32 %r61, %r2, 512;
setp.ge.s32	%p28, %r61, %r7;
@%p28 bra BB10_18;

add.s64 %rd133, %rd18, %rd219;
add.s64 %rd134, %rd16, %rd219;
ld.global.f32 %f98, [%rd134+2048];
ld.global.f32 %f99, [%rd133+2048];
mul.f32 %f100, %f99, %f98;
sub.f32 %f101, %f46, %f100;
setp.ltu.f32	%p29, %f101, 0f00000000;
selp.f32	%f143, 0f00000000, %f101, %p29;
add.s32 %r78, %r78, 1;

BB10_18:
add.s32 %r64, %r2, 640;
setp.ge.s32	%p30, %r64, %r7;
@%p30 bra BB10_20;

add.s64 %rd138, %rd18, %rd219;
add.s64 %rd139, %rd16, %rd219;
ld.global.f32 %f102, [%rd139+2560];
ld.global.f32 %f103, [%rd138+2560];
mul.f32 %f104, %f103, %f102;
sub.f32 %f105, %f46, %f104;
setp.ltu.f32	%p31, %f105, 0f00000000;
selp.f32	%f144, 0f00000000, %f105, %p31;
add.s32 %r78, %r78, 1;

BB10_20:
add.s32 %r67, %r2, 768;
setp.ge.s32	%p32, %r67, %r7;
@%p32 bra BB10_22;

add.s64 %rd143, %rd18, %rd219;
add.s64 %rd144, %rd16, %rd219;
ld.global.f32 %f106, [%rd144+3072];
ld.global.f32 %f107, [%rd143+3072];
mul.f32 %f108, %f107, %f106;
sub.f32 %f109, %f46, %f108;
setp.ltu.f32	%p33, %f109, 0f00000000;
selp.f32	%f138, 0f00000000, %f109, %p33;
add.s32 %r78, %r78, 1;
bra.uni BB10_22;

BB10_7:
add.s64 %rd108, %rd18, %rd219;
add.s64 %rd109, %rd16, %rd219;
ld.global.f32 %f54, [%rd109];
ld.global.f32 %f55, [%rd108];
mul.f32 %f56, %f55, %f54;
sub.f32 %f57, %f46, %f56;
setp.ltu.f32	%p13, %f57, 0f00000000;
selp.f32	%f139, 0f00000000, %f57, %p13;
ld.global.f32 %f58, [%rd109+512];
ld.global.f32 %f59, [%rd108+512];
mul.f32 %f60, %f59, %f58;
sub.f32 %f61, %f46, %f60;
setp.ltu.f32	%p14, %f61, 0f00000000;
selp.f32	%f140, 0f00000000, %f61, %p14;
ld.global.f32 %f62, [%rd109+1024];
ld.global.f32 %f63, [%rd108+1024];
mul.f32 %f64, %f63, %f62;
sub.f32 %f65, %f46, %f64;
setp.ltu.f32	%p15, %f65, 0f00000000;
selp.f32	%f141, 0f00000000, %f65, %p15;
ld.global.f32 %f66, [%rd109+1536];
ld.global.f32 %f67, [%rd108+1536];
mul.f32 %f68, %f67, %f66;
sub.f32 %f69, %f46, %f68;
setp.ltu.f32	%p16, %f69, 0f00000000;
selp.f32	%f142, 0f00000000, %f69, %p16;
ld.global.f32 %f70, [%rd109+2048];
ld.global.f32 %f71, [%rd108+2048];
mul.f32 %f72, %f71, %f70;
sub.f32 %f73, %f46, %f72;
setp.ltu.f32	%p17, %f73, 0f00000000;
selp.f32	%f143, 0f00000000, %f73, %p17;
ld.global.f32 %f74, [%rd109+2560];
ld.global.f32 %f75, [%rd108+2560];
mul.f32 %f76, %f75, %f74;
sub.f32 %f77, %f46, %f76;
setp.ltu.f32	%p18, %f77, 0f00000000;
selp.f32	%f144, 0f00000000, %f77, %p18;
ld.global.f32 %f78, [%rd109+3072];
ld.global.f32 %f79, [%rd108+3072];
mul.f32 %f80, %f79, %f78;
sub.f32 %f81, %f46, %f80;
setp.ltu.f32	%p19, %f81, 0f00000000;
selp.f32	%f138, 0f00000000, %f81, %p19;
mov.u32 %r78, 7;

BB10_22:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p34, %rs27, 0;
@%p34 bra BB10_24;
bra.uni BB10_23;

BB10_24:
mul.wide.u32 %rd145, %r78, 4;
add.s64 %rd146, %rd145, 17179869180;
shr.u64 %rd147, %rd146, 2;
cvt.u32.u64	%r69, %rd147;
setp.gt.s32	%p42, %r69, 0;
add.f32 %f123, %f139, %f140;
selp.f32	%f124, %f123, %f139, %p42;
setp.gt.s32	%p43, %r69, 1;
add.f32 %f125, %f124, %f141;
selp.f32	%f126, %f125, %f124, %p43;
setp.gt.s32	%p44, %r69, 2;
add.f32 %f127, %f126, %f142;
selp.f32	%f128, %f127, %f126, %p44;
setp.gt.s32	%p45, %r69, 3;
add.f32 %f129, %f128, %f143;
selp.f32	%f130, %f129, %f128, %p45;
setp.gt.s32	%p46, %r69, 4;
add.f32 %f131, %f130, %f144;
selp.f32	%f132, %f131, %f130, %p46;
setp.gt.s32	%p47, %r69, 5;
add.f32 %f133, %f132, %f138;
selp.f32	%f145, %f133, %f132, %p47;
bra.uni BB10_25;

BB10_23:
setp.gt.s32	%p35, %r78, 0;
add.f32 %f110, %f145, %f139;
selp.f32	%f111, %f110, %f145, %p35;
add.f32 %f112, %f111, %f140;
setp.gt.s32	%p36, %r78, 1;
selp.f32	%f113, %f112, %f111, %p36;
add.f32 %f114, %f113, %f141;
setp.gt.s32	%p37, %r78, 2;
selp.f32	%f115, %f114, %f113, %p37;
add.f32 %f116, %f115, %f142;
setp.gt.s32	%p38, %r78, 3;
selp.f32	%f117, %f116, %f115, %p38;
add.f32 %f118, %f117, %f143;
setp.gt.s32	%p39, %r78, 4;
selp.f32	%f119, %f118, %f117, %p39;
add.f32 %f120, %f119, %f144;
setp.gt.s32	%p40, %r78, 5;
selp.f32	%f121, %f120, %f119, %p40;
add.f32 %f122, %f121, %f138;
setp.gt.s32	%p41, %r78, 6;
selp.f32	%f145, %f122, %f121, %p41;

BB10_25:
add.s64 %rd219, %rd219, 3584;
add.s32 %r77, %r77, 896;
setp.lt.s32	%p48, %r77, %r5;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p48 bra BB10_6;

BB10_26:
bar.sync 0;
@%p5 bra BB10_47;

ld.shared.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
mov.u64 %rd225, %rd20;
mov.u64 %rd220, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd227, %rd220;
setp.eq.s64	%p50, %rd20, %rd227;
@%p50 bra BB10_31;

mov.u64 %rd226, %rd225;

BB10_29:
mov.u64 %rd222, %rd227;
mov.u64 %rd225, %rd226;
mov.u64 %rd226, %rd222;
ld.shared.u8 %rs30, [%rd220];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p51, %rs31, 1;
not.pred %p52, %p51;
ld.shared.u64 %rd25, [%rd220];
setp.lt.u64	%p53, %rd25, 1024;
or.pred %p54, %p52, %p53;
@!%p54 bra BB10_31;
bra.uni BB10_30;

BB10_30:
shr.u64 %rd150, %rd25, 1;
add.s64 %rd151, %rd220, %rd150;
add.s64 %rd220, %rd151, 16;
add.s64 %rd152, %rd226, %rd150;
add.s64 %rd227, %rd152, 16;
setp.ne.s64	%p55, %rd227, %rd20;
mov.u64 %rd225, %rd226;
@%p55 bra BB10_29;

BB10_31:
setp.eq.s64	%p57, %rd225, %rd20;
mov.pred %p80, 0;
@%p57 bra BB10_33;

ld.u64 %rd154, [%rd225];
shr.u64 %rd155, %rd154, 1;
add.s64 %rd156, %rd225, %rd155;
add.s64 %rd231, %rd156, 16;
setp.ne.s64	%p80, %rd231, %rd20;

BB10_33:
@%p80 bra BB10_39;
bra.uni BB10_34;

BB10_39:
ld.u64 %rd36, [%rd231];
and.b64 %rd171, %rd36, -32;
setp.eq.s64	%p61, %rd171, 1024;
cvt.u16.u64	%rs47, %rd36;
@%p61 bra BB10_42;

add.s64 %rd37, %rd231, 16;
ld.u64 %rd172, [%rd231+528];
and.b64 %rd173, %rd172, 1;
add.s64 %rd174, %rd36, -1056;
and.b64 %rd175, %rd174, -2;
or.b64 %rd176, %rd173, %rd175;
st.u64 [%rd231+528], %rd176;
st.u64 [%rd231+536], %rd231;
cvt.u16.u64	%rs33, %rd174;
or.b16 %rs34, %rs33, 1;
and.b64 %rd177, %rd36, 1;
or.b64 %rd178, %rd177, 1024;
st.u64 [%rd231], %rd178;
st.u8 [%rd231+528], %rs34;
ld.u64 %rd179, [%rd231+528];
shr.u64 %rd38, %rd179, 1;
add.s64 %rd180, %rd38, %rd37;
add.s64 %rd181, %rd180, 528;
ld.shared.u64 %rd182, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p62, %rd181, %rd182;
cvt.u16.u64	%rs35, %rd36;
and.b16 %rs47, %rs35, 1;
@%p62 bra BB10_42;

add.s64 %rd183, %rd37, 512;
st.u64 [%rd180+536], %rd183;
ld.u8 %rs47, [%rd231];

BB10_42:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd231], %rs36;
bra.uni BB10_43;

BB10_34:
mov.u64 %rd158, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd159, %rd158;
sub.s64 %rd160, %rd20, %rd159;
add.s64 %rd161, %rd160, 528;
ld.shared.u64 %rd162, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16];
setp.gt.u64	%p58, %rd161, %rd162;
mov.u64 %rd229, -1;
mov.u64 %rd230, %rd20;
@%p58 bra BB10_36;

add.s64 %rd31, %rd20, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd31;
mov.u64 %rd229, %rd31;
mov.u64 %rd230, %rd31;

BB10_36:
mov.u64 %rd32, %rd230;
setp.eq.s64	%p59, %rd229, -1;
@%p59 bra BB10_38;

mov.u64 %rd163, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd164, %rd163;
sub.s64 %rd165, %rd20, %rd164;
add.s64 %rd166, %rd163, %rd165;
ld.shared.u64 %rd167, [%rd166];
and.b64 %rd168, %rd167, 1;
or.b64 %rd169, %rd168, 1024;
st.shared.u64 [%rd166], %rd169;
st.shared.u64 [%rd166+8], %rd225;
mov.u16 %rs32, 0;
st.shared.u8 [%rd166], %rs32;

BB10_38:
mov.u64 %rd231, %rd20;
setp.eq.s64	%p60, %rd20, %rd32;
mov.u64 %rd232, 0;
@%p60 bra BB10_44;

BB10_43:
add.s64 %rd232, %rd231, 16;

BB10_44:
mov.u64 %rd233, %rd232;
setp.ne.s64	%p63, %rd232, 0;
@%p63 bra BB10_46;

mov.u64 %rd185, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd185;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd233, [retval0+0];


	}

BB10_46:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result], %rd233;

BB10_47:
bar.sync 0;
ld.shared.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result];
mul.wide.s32 %rd186, %r2, 4;
add.s64 %rd46, %rd45, %rd186;
setp.eq.s16	%p64, %rs46, 0;
@%p64 bra BB10_49;

st.f32 [%rd46], %f145;

BB10_49:
bar.sync 0;
mov.u32 %r71, 128;
min.s32 %r23, %r5, %r71;
setp.lt.s32	%p65, %r23, 2;
@%p65 bra BB10_54;

not.b32 %r24, %r2;
mov.u32 %r79, %r23;

BB10_51:
mov.u32 %r25, %r79;
shr.s32 %r26, %r25, 1;
setp.ge.s32	%p66, %r2, %r26;
@%p66 bra BB10_53;

add.s32 %r73, %r25, %r24;
mul.wide.s32 %rd187, %r73, 4;
add.s64 %rd188, %rd45, %rd187;
ld.f32 %f134, [%rd188];
ld.f32 %f135, [%rd46];
add.f32 %f136, %f135, %f134;
st.f32 [%rd46], %f136;

BB10_53:
bar.sync 0;
sub.s32 %r27, %r25, %r26;
setp.gt.s32	%p67, %r27, 1;
mov.u32 %r79, %r27;
@%p67 bra BB10_51;

BB10_54:
bar.sync 0;
setp.lt.s32	%p68, %r23, 1;
@%p68 bra BB10_56;

ld.f32 %f137, [%rd45];
add.f32 %f146, %f146, %f137;

BB10_56:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB10_72;
bra.uni BB10_57;

BB10_57:

	{ 
.reg .pred p; 
isspacep.shared p, %rd45; 
selp.u32 %r75, 1, 0, p; 
} 


	setp.eq.s32	%p69, %r75, 0;
@%p69 bra BB10_71;

mov.u64 %rd190, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd191, %rd190;
sub.s64 %rd47, %rd45, %rd191;
setp.eq.s64	%p70, %rd45, 0;
@%p70 bra BB10_72;

add.s64 %rd192, %rd47, -16;
add.s64 %rd194, %rd190, %rd192;
add.s64 %rd49, %rd191, %rd192;
ld.shared.u8 %rs37, [%rd194];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd194], %rs38;
ld.shared.u64 %rd50, [%rd194+8];
setp.eq.s64	%p71, %rd50, 0;
mov.u64 %rd237, %rd49;
@%p71 bra BB10_65;

mov.u64 %rd51, %rd49;
ld.u8 %rs39, [%rd50];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p72, %rs40, 1;
mov.u64 %rd237, %rd51;
@!%p72 bra BB10_65;
bra.uni BB10_61;

BB10_61:
ld.u64 %rd53, [%rd50];
shr.u64 %rd54, %rd53, 1;
add.s64 %rd55, %rd50, 16;
add.s64 %rd56, %rd55, %rd54;
ld.shared.u64 %rd196, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p73, %rd56, %rd196;
mov.u64 %rd237, %rd50;
@%p73 bra BB10_65;

ld.u8 %rs41, [%rd56];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p74, %rs42, 1;
mov.u64 %rd234, %rd50;
mov.u64 %rd237, %rd234;
@!%p74 bra BB10_65;
bra.uni BB10_63;

BB10_63:
ld.u64 %rd197, [%rd56];
shr.u64 %rd198, %rd197, 1;
add.s64 %rd199, %rd198, %rd54;
add.s64 %rd200, %rd199, 16;
shl.b64 %rd201, %rd200, 1;
and.b64 %rd202, %rd53, 1;
or.b64 %rd203, %rd201, %rd202;
st.u64 [%rd50], %rd203;
and.b64 %rd57, %rd200, 9223372036854775807;
add.s64 %rd204, %rd55, %rd57;
ld.shared.u64 %rd205, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p75, %rd204, %rd205;
mov.u64 %rd235, %rd50;
mov.u64 %rd237, %rd235;
@%p75 bra BB10_65;

add.s64 %rd206, %rd57, %rd55;
st.u64 [%rd206+8], %rd50;
mov.u64 %rd237, %rd50;

BB10_65:
ld.u64 %rd60, [%rd237];
shr.u64 %rd61, %rd60, 1;
add.s64 %rd62, %rd237, 16;
add.s64 %rd63, %rd62, %rd61;
ld.shared.u64 %rd207, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p76, %rd63, %rd207;
@%p76 bra BB10_69;

ld.u8 %rs43, [%rd63];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p77, %rs44, 1;
@!%p77 bra BB10_72;
bra.uni BB10_67;

BB10_67:
ld.u64 %rd208, [%rd63];
shr.u64 %rd209, %rd208, 1;
add.s64 %rd210, %rd209, %rd61;
add.s64 %rd211, %rd210, 16;
shl.b64 %rd212, %rd211, 1;
and.b64 %rd213, %rd60, 1;
or.b64 %rd214, %rd212, %rd213;
st.u64 [%rd237], %rd214;
and.b64 %rd64, %rd211, 9223372036854775807;
add.s64 %rd215, %rd62, %rd64;
ld.shared.u64 %rd216, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p78, %rd215, %rd216;
@%p78 bra BB10_72;

add.s64 %rd217, %rd64, %rd62;
st.u64 [%rd217+8], %rd237;
bra.uni BB10_72;

BB10_71:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd45;
call.uni 
free, 
(
param0
);


	}

BB10_72:
bar.sync 0;
@!%p3 bra BB10_74;
bra.uni BB10_73;

BB10_73:
st.global.f32 [%rd13], %f146;

BB10_74:
ret;

BB10_69:
setp.lt.u64	%p79, %rd63, %rd237;
@%p79 bra BB10_72;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd237;
bra.uni BB10_72;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB11_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd12;

BB11_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB11_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB11_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB11_4;

BB11_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB12_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd19;

BB12_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB12_4;

BB12_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB12_3;

BB12_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<19>;
.reg .f32 %f<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB13_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd16;

BB13_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB13_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r26, 4;
add.s64 %rd26, %rd19, %rd22;
add.s64 %rd25, %rd20, %rd22;
add.s64 %rd24, %rd21, %rd22;
cvt.u64.u32	%rd4, %r6;
shl.b64 %rd23, %rd4, 2;

BB13_4:
ld.global.f32 %f5, [%rd25];
ld.global.f32 %f6, [%rd26];
mul.f32 %f7, %f6, %f5;
setp.lt.f32	%p5, %f7, %f3;
mul.f32 %f8, %f4, %f5;
neg.f32 %f9, %f8;
selp.f32	%f10, %f9, 0f00000000, %p5;
st.global.f32 [%rd24], %f10;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd23;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p6, %r26, %r10;
@%p6 bra BB13_4;

BB13_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<11>;
.reg .f32 %f<11>;
.reg .b32 %r<22>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIffEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB14_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd24;

BB14_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd29, %r21;
mul.wide.s32 %rd27, %r21, 4;
add.s64 %rd32, %rd1, %rd27;
add.s64 %rd31, %rd2, %rd27;
add.s64 %rd30, %rd3, %rd27;
setp.ge.s64	%p4, %rd29, %rd21;
@%p4 bra BB14_4;

BB14_3:
ld.global.f32 %f5, [%rd31];
ld.global.f32 %f6, [%rd32];
mul.f32 %f7, %f6, %f5;
setp.lt.f32	%p5, %f7, %f3;
mul.f32 %f8, %f4, %f5;
neg.f32 %f9, %f8;
selp.f32	%f10, %f9, 0f00000000, %p5;
st.global.f32 [%rd30], %f10;
shl.b64 %rd28, %rd5, 2;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd5;
setp.lt.s64	%p6, %rd29, %rd21;
@%p6 bra BB14_3;

BB14_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId14margin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId14margin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0[128]
)
.maxntid 128, 1, 1
{
.reg .pred %p<81>;
.reg .b16 %rs<30>;
.reg .b32 %r<71>;
.reg .f64 %fd<145>;
.reg .b64 %rd<239>;


mov.u64 %rd1, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId14margin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u64 %rd2, [%rd1+16];
ld.param.u64 %rd66, [%rd1+24];
cvta.to.global.u64 %rd3, %rd66;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd67, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd68, %rd67;
setp.eq.s64	%p6, %rd68, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB15_2;

ld.param.s32 %rd69, [%rd1+112];
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r28;
mov.u64 %rd70, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd71, %rd70;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd71;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd69;

BB15_2:
ld.param.f64 %fd1, [%rd1+32];
ld.param.u64 %rd4, [%rd1+40];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+64];
ld.param.u64 %rd7, [%rd1+72];
ld.param.f64 %fd144, [%rd1+88];
ld.param.u32 %r3, [%rd1+124];
add.s32 %r4, %r1, %r3;
bar.sync 0;
cvt.s64.s32	%rd8, %r4;
mul.lo.s64 %rd72, %rd8, %rd5;
min.s64 %rd9, %rd7, %rd8;
add.s64 %rd10, %rd9, %rd72;
setp.lt.s64	%p8, %rd8, %rd7;
selp.u64	%rd73, 1, 0, %p8;
add.s64 %rd74, %rd73, %rd5;
add.s64 %rd75, %rd74, %rd10;
mul.lo.s64 %rd76, %rd75, %rd6;
min.s64 %rd11, %rd76, %rd4;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd219, %rd11;
@%p9 bra BB15_4;

cvta.to.global.u64 %rd77, %rd2;
add.s64 %rd12, %rd11, -1;
shl.b64 %rd78, %rd11, 3;
add.s64 %rd79, %rd78, -8;
add.s64 %rd80, %rd77, %rd79;
add.s64 %rd81, %rd3, %rd79;
ld.global.f64 %fd46, [%rd81];
ld.global.f64 %fd47, [%rd80];
mul.f64 %fd48, %fd47, %fd46;
sub.f64 %fd49, %fd1, %fd48;
setp.ltu.f64	%p10, %fd49, 0d0000000000000000;
selp.f64	%fd144, 0d0000000000000000, %fd49, %p10;
mov.u64 %rd219, %rd12;

BB15_4:
mul.lo.s64 %rd84, %rd10, %rd6;
shl.b64 %rd85, %rd84, 3;
add.s64 %rd86, %rd2, %rd85;
shl.b64 %rd88, %rd219, 3;
add.s64 %rd15, %rd2, %rd88;
sub.s64 %rd89, %rd86, %rd15;
shr.u64 %rd90, %rd89, 3;
neg.s64 %rd91, %rd90;
cvt.u32.u64	%r5, %rd91;
mov.u16 %rs28, 0;
setp.lt.s32	%p11, %r5, 1;
@%p11 bra BB15_26;

add.s32 %r30, %r3, %r1;
cvt.s64.s32	%rd92, %r30;
mul.lo.s64 %rd93, %rd5, %rd92;
add.s64 %rd94, %rd9, %rd93;
mul.lo.s64 %rd95, %rd6, %rd94;
shl.b64 %rd220, %rd95, 3;
mul.wide.s32 %rd96, %r2, 8;
add.s64 %rd17, %rd3, %rd96;
mov.u16 %rs27, 0;
mov.u32 %r68, 0;

BB15_6:
cvta.to.global.u64 %rd97, %rd2;
add.s64 %rd19, %rd97, %rd96;
add.s64 %rd99, %rd2, %rd220;
sub.s64 %rd100, %rd99, %rd15;
shr.u64 %rd101, %rd100, 3;
neg.s64 %rd102, %rd101;
cvt.u32.u64	%r32, %rd102;
setp.lt.s32	%p12, %r32, 896;
mov.u32 %r33, 896;
min.s32 %r7, %r32, %r33;
@%p12 bra BB15_8;
bra.uni BB15_7;

BB15_8:
mov.u32 %r69, 0;
setp.ge.s32	%p20, %r2, %r7;
@%p20 bra BB15_10;

add.s64 %rd108, %rd19, %rd220;
add.s64 %rd109, %rd17, %rd220;
ld.global.f64 %fd80, [%rd109];
ld.global.f64 %fd81, [%rd108];
mul.f64 %fd82, %fd81, %fd80;
sub.f64 %fd83, %fd1, %fd82;
setp.ltu.f64	%p21, %fd83, 0d0000000000000000;
selp.f64	%fd137, 0d0000000000000000, %fd83, %p21;
mov.u32 %r69, 1;

BB15_10:
add.s32 %r40, %r2, 128;
setp.ge.s32	%p22, %r40, %r7;
@%p22 bra BB15_12;

add.s64 %rd113, %rd19, %rd220;
add.s64 %rd114, %rd17, %rd220;
ld.global.f64 %fd84, [%rd114+1024];
ld.global.f64 %fd85, [%rd113+1024];
mul.f64 %fd86, %fd85, %fd84;
sub.f64 %fd87, %fd1, %fd86;
setp.ltu.f64	%p23, %fd87, 0d0000000000000000;
selp.f64	%fd138, 0d0000000000000000, %fd87, %p23;
add.s32 %r69, %r69, 1;

BB15_12:
add.s32 %r43, %r2, 256;
setp.ge.s32	%p24, %r43, %r7;
@%p24 bra BB15_14;

add.s64 %rd118, %rd19, %rd220;
add.s64 %rd119, %rd17, %rd220;
ld.global.f64 %fd88, [%rd119+2048];
ld.global.f64 %fd89, [%rd118+2048];
mul.f64 %fd90, %fd89, %fd88;
sub.f64 %fd91, %fd1, %fd90;
setp.ltu.f64	%p25, %fd91, 0d0000000000000000;
selp.f64	%fd139, 0d0000000000000000, %fd91, %p25;
add.s32 %r69, %r69, 1;

BB15_14:
add.s32 %r46, %r2, 384;
setp.ge.s32	%p26, %r46, %r7;
@%p26 bra BB15_16;

add.s64 %rd123, %rd19, %rd220;
add.s64 %rd124, %rd17, %rd220;
ld.global.f64 %fd92, [%rd124+3072];
ld.global.f64 %fd93, [%rd123+3072];
mul.f64 %fd94, %fd93, %fd92;
sub.f64 %fd95, %fd1, %fd94;
setp.ltu.f64	%p27, %fd95, 0d0000000000000000;
selp.f64	%fd140, 0d0000000000000000, %fd95, %p27;
add.s32 %r69, %r69, 1;

BB15_16:
add.s32 %r49, %r2, 512;
setp.ge.s32	%p28, %r49, %r7;
@%p28 bra BB15_18;

add.s64 %rd128, %rd19, %rd220;
add.s64 %rd129, %rd17, %rd220;
ld.global.f64 %fd96, [%rd129+4096];
ld.global.f64 %fd97, [%rd128+4096];
mul.f64 %fd98, %fd97, %fd96;
sub.f64 %fd99, %fd1, %fd98;
setp.ltu.f64	%p29, %fd99, 0d0000000000000000;
selp.f64	%fd141, 0d0000000000000000, %fd99, %p29;
add.s32 %r69, %r69, 1;

BB15_18:
add.s32 %r52, %r2, 640;
setp.ge.s32	%p30, %r52, %r7;
@%p30 bra BB15_20;

add.s64 %rd133, %rd19, %rd220;
add.s64 %rd134, %rd17, %rd220;
ld.global.f64 %fd100, [%rd134+5120];
ld.global.f64 %fd101, [%rd133+5120];
mul.f64 %fd102, %fd101, %fd100;
sub.f64 %fd103, %fd1, %fd102;
setp.ltu.f64	%p31, %fd103, 0d0000000000000000;
selp.f64	%fd142, 0d0000000000000000, %fd103, %p31;
add.s32 %r69, %r69, 1;

BB15_20:
add.s32 %r55, %r2, 768;
setp.ge.s32	%p32, %r55, %r7;
@%p32 bra BB15_22;

add.s64 %rd138, %rd19, %rd220;
add.s64 %rd139, %rd17, %rd220;
ld.global.f64 %fd104, [%rd139+6144];
ld.global.f64 %fd105, [%rd138+6144];
mul.f64 %fd106, %fd105, %fd104;
sub.f64 %fd107, %fd1, %fd106;
setp.ltu.f64	%p33, %fd107, 0d0000000000000000;
selp.f64	%fd136, 0d0000000000000000, %fd107, %p33;
add.s32 %r69, %r69, 1;
bra.uni BB15_22;

BB15_7:
add.s64 %rd103, %rd19, %rd220;
add.s64 %rd104, %rd17, %rd220;
ld.global.f64 %fd52, [%rd104];
ld.global.f64 %fd53, [%rd103];
mul.f64 %fd54, %fd53, %fd52;
sub.f64 %fd55, %fd1, %fd54;
setp.ltu.f64	%p13, %fd55, 0d0000000000000000;
selp.f64	%fd137, 0d0000000000000000, %fd55, %p13;
ld.global.f64 %fd56, [%rd104+1024];
ld.global.f64 %fd57, [%rd103+1024];
mul.f64 %fd58, %fd57, %fd56;
sub.f64 %fd59, %fd1, %fd58;
setp.ltu.f64	%p14, %fd59, 0d0000000000000000;
selp.f64	%fd138, 0d0000000000000000, %fd59, %p14;
ld.global.f64 %fd60, [%rd104+2048];
ld.global.f64 %fd61, [%rd103+2048];
mul.f64 %fd62, %fd61, %fd60;
sub.f64 %fd63, %fd1, %fd62;
setp.ltu.f64	%p15, %fd63, 0d0000000000000000;
selp.f64	%fd139, 0d0000000000000000, %fd63, %p15;
ld.global.f64 %fd64, [%rd104+3072];
ld.global.f64 %fd65, [%rd103+3072];
mul.f64 %fd66, %fd65, %fd64;
sub.f64 %fd67, %fd1, %fd66;
setp.ltu.f64	%p16, %fd67, 0d0000000000000000;
selp.f64	%fd140, 0d0000000000000000, %fd67, %p16;
ld.global.f64 %fd68, [%rd104+4096];
ld.global.f64 %fd69, [%rd103+4096];
mul.f64 %fd70, %fd69, %fd68;
sub.f64 %fd71, %fd1, %fd70;
setp.ltu.f64	%p17, %fd71, 0d0000000000000000;
selp.f64	%fd141, 0d0000000000000000, %fd71, %p17;
ld.global.f64 %fd72, [%rd104+5120];
ld.global.f64 %fd73, [%rd103+5120];
mul.f64 %fd74, %fd73, %fd72;
sub.f64 %fd75, %fd1, %fd74;
setp.ltu.f64	%p18, %fd75, 0d0000000000000000;
selp.f64	%fd142, 0d0000000000000000, %fd75, %p18;
ld.global.f64 %fd76, [%rd104+6144];
ld.global.f64 %fd77, [%rd103+6144];
mul.f64 %fd78, %fd77, %fd76;
sub.f64 %fd79, %fd1, %fd78;
setp.ltu.f64	%p19, %fd79, 0d0000000000000000;
selp.f64	%fd136, 0d0000000000000000, %fd79, %p19;
mov.u32 %r69, 7;

BB15_22:
and.b16 %rs9, %rs27, 255;
setp.eq.s16	%p34, %rs9, 0;
@%p34 bra BB15_24;
bra.uni BB15_23;

BB15_24:
mul.wide.u32 %rd140, %r69, 8;
add.s64 %rd141, %rd140, 34359738360;
shr.u64 %rd142, %rd141, 3;
cvt.u32.u64	%r57, %rd142;
setp.gt.s32	%p42, %r57, 0;
add.f64 %fd121, %fd137, %fd138;
selp.f64	%fd122, %fd121, %fd137, %p42;
setp.gt.s32	%p43, %r57, 1;
add.f64 %fd123, %fd122, %fd139;
selp.f64	%fd124, %fd123, %fd122, %p43;
setp.gt.s32	%p44, %r57, 2;
add.f64 %fd125, %fd124, %fd140;
selp.f64	%fd126, %fd125, %fd124, %p44;
setp.gt.s32	%p45, %r57, 3;
add.f64 %fd127, %fd126, %fd141;
selp.f64	%fd128, %fd127, %fd126, %p45;
setp.gt.s32	%p46, %r57, 4;
add.f64 %fd129, %fd128, %fd142;
selp.f64	%fd130, %fd129, %fd128, %p46;
setp.gt.s32	%p47, %r57, 5;
add.f64 %fd131, %fd130, %fd136;
selp.f64	%fd143, %fd131, %fd130, %p47;
bra.uni BB15_25;

BB15_23:
setp.gt.s32	%p35, %r69, 0;
add.f64 %fd108, %fd143, %fd137;
selp.f64	%fd109, %fd108, %fd143, %p35;
add.f64 %fd110, %fd109, %fd138;
setp.gt.s32	%p36, %r69, 1;
selp.f64	%fd111, %fd110, %fd109, %p36;
add.f64 %fd112, %fd111, %fd139;
setp.gt.s32	%p37, %r69, 2;
selp.f64	%fd113, %fd112, %fd111, %p37;
add.f64 %fd114, %fd113, %fd140;
setp.gt.s32	%p38, %r69, 3;
selp.f64	%fd115, %fd114, %fd113, %p38;
add.f64 %fd116, %fd115, %fd141;
setp.gt.s32	%p39, %r69, 4;
selp.f64	%fd117, %fd116, %fd115, %p39;
add.f64 %fd118, %fd117, %fd142;
setp.gt.s32	%p40, %r69, 5;
selp.f64	%fd119, %fd118, %fd117, %p40;
add.f64 %fd120, %fd119, %fd136;
setp.gt.s32	%p41, %r69, 6;
selp.f64	%fd143, %fd120, %fd119, %p41;

BB15_25:
add.s64 %rd220, %rd220, 7168;
add.s32 %r68, %r68, 896;
setp.lt.s32	%p48, %r68, %r5;
mov.u16 %rs28, 1;
mov.u16 %rs27, %rs28;
@%p48 bra BB15_6;

BB15_26:
bar.sync 0;
@%p5 bra BB15_47;

ld.shared.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
mov.u64 %rd226, %rd21;
mov.u64 %rd221, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd228, %rd221;
setp.eq.s64	%p50, %rd21, %rd228;
@%p50 bra BB15_31;

mov.u64 %rd227, %rd226;

BB15_29:
mov.u64 %rd223, %rd228;
mov.u64 %rd226, %rd227;
mov.u64 %rd227, %rd223;
ld.shared.u8 %rs12, [%rd221];
and.b16 %rs13, %rs12, 1;
setp.eq.b16	%p51, %rs13, 1;
not.pred %p52, %p51;
ld.shared.u64 %rd26, [%rd221];
setp.lt.u64	%p53, %rd26, 2048;
or.pred %p54, %p52, %p53;
@!%p54 bra BB15_31;
bra.uni BB15_30;

BB15_30:
shr.u64 %rd145, %rd26, 1;
add.s64 %rd146, %rd221, %rd145;
add.s64 %rd221, %rd146, 16;
add.s64 %rd147, %rd227, %rd145;
add.s64 %rd228, %rd147, 16;
setp.ne.s64	%p55, %rd228, %rd21;
mov.u64 %rd226, %rd227;
@%p55 bra BB15_29;

BB15_31:
setp.eq.s64	%p57, %rd226, %rd21;
mov.pred %p80, 0;
@%p57 bra BB15_33;

ld.u64 %rd149, [%rd226];
shr.u64 %rd150, %rd149, 1;
add.s64 %rd151, %rd226, %rd150;
add.s64 %rd232, %rd151, 16;
setp.ne.s64	%p80, %rd232, %rd21;

BB15_33:
@%p80 bra BB15_39;
bra.uni BB15_34;

BB15_39:
ld.u64 %rd37, [%rd232];
and.b64 %rd166, %rd37, -32;
setp.eq.s64	%p61, %rd166, 2048;
cvt.u16.u64	%rs29, %rd37;
@%p61 bra BB15_42;

add.s64 %rd38, %rd232, 16;
ld.u64 %rd167, [%rd232+1040];
and.b64 %rd168, %rd167, 1;
add.s64 %rd169, %rd37, -2080;
and.b64 %rd170, %rd169, -2;
or.b64 %rd171, %rd168, %rd170;
st.u64 [%rd232+1040], %rd171;
st.u64 [%rd232+1048], %rd232;
cvt.u16.u64	%rs15, %rd169;
or.b16 %rs16, %rs15, 1;
and.b64 %rd172, %rd37, 1;
or.b64 %rd173, %rd172, 2048;
st.u64 [%rd232], %rd173;
st.u8 [%rd232+1040], %rs16;
ld.u64 %rd174, [%rd232+1040];
shr.u64 %rd39, %rd174, 1;
add.s64 %rd175, %rd39, %rd38;
add.s64 %rd176, %rd175, 1040;
ld.shared.u64 %rd177, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p62, %rd176, %rd177;
cvt.u16.u64	%rs17, %rd37;
and.b16 %rs29, %rs17, 1;
@%p62 bra BB15_42;

add.s64 %rd178, %rd38, 1024;
st.u64 [%rd175+1048], %rd178;
ld.u8 %rs29, [%rd232];

BB15_42:
and.b16 %rs18, %rs29, 254;
st.u8 [%rd232], %rs18;
bra.uni BB15_43;

BB15_34:
mov.u64 %rd153, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd154, %rd153;
sub.s64 %rd155, %rd21, %rd154;
add.s64 %rd156, %rd155, 1040;
ld.shared.u64 %rd157, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16];
setp.gt.u64	%p58, %rd156, %rd157;
mov.u64 %rd230, -1;
mov.u64 %rd231, %rd21;
@%p58 bra BB15_36;

add.s64 %rd32, %rd21, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd32;
mov.u64 %rd230, %rd32;
mov.u64 %rd231, %rd32;

BB15_36:
mov.u64 %rd33, %rd231;
setp.eq.s64	%p59, %rd230, -1;
@%p59 bra BB15_38;

mov.u64 %rd158, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd159, %rd158;
sub.s64 %rd160, %rd21, %rd159;
add.s64 %rd161, %rd158, %rd160;
ld.shared.u64 %rd162, [%rd161];
and.b64 %rd163, %rd162, 1;
or.b64 %rd164, %rd163, 2048;
st.shared.u64 [%rd161], %rd164;
st.shared.u64 [%rd161+8], %rd226;
mov.u16 %rs14, 0;
st.shared.u8 [%rd161], %rs14;

BB15_38:
mov.u64 %rd232, %rd21;
setp.eq.s64	%p60, %rd21, %rd33;
mov.u64 %rd233, 0;
@%p60 bra BB15_44;

BB15_43:
add.s64 %rd233, %rd232, 16;

BB15_44:
mov.u64 %rd234, %rd233;
setp.ne.s64	%p63, %rd233, 0;
@%p63 bra BB15_46;

mov.u64 %rd180, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd180;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd234, [retval0+0];


	}

BB15_46:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result], %rd234;

BB15_47:
bar.sync 0;
ld.shared.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result];
mul.wide.s32 %rd181, %r2, 8;
add.s64 %rd47, %rd46, %rd181;
setp.eq.s16	%p64, %rs28, 0;
@%p64 bra BB15_49;

st.f64 [%rd47], %fd143;

BB15_49:
bar.sync 0;
mov.u32 %r59, 128;
min.s32 %r23, %r5, %r59;
setp.lt.s32	%p65, %r23, 2;
@%p65 bra BB15_54;

not.b32 %r24, %r2;
mov.u32 %r70, %r23;

BB15_51:
mov.u32 %r25, %r70;
shr.s32 %r26, %r25, 1;
setp.ge.s32	%p66, %r2, %r26;
@%p66 bra BB15_53;

add.s32 %r61, %r25, %r24;
mul.wide.s32 %rd182, %r61, 8;
add.s64 %rd183, %rd46, %rd182;
ld.f64 %fd132, [%rd183];
ld.f64 %fd133, [%rd47];
add.f64 %fd134, %fd133, %fd132;
st.f64 [%rd47], %fd134;

BB15_53:
bar.sync 0;
sub.s32 %r27, %r25, %r26;
setp.gt.s32	%p67, %r27, 1;
mov.u32 %r70, %r27;
@%p67 bra BB15_51;

BB15_54:
bar.sync 0;
setp.lt.s32	%p68, %r23, 1;
@%p68 bra BB15_56;

ld.f64 %fd135, [%rd46];
add.f64 %fd144, %fd144, %fd135;

BB15_56:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB15_72;
bra.uni BB15_57;

BB15_57:

	{ 
.reg .pred p; 
isspacep.shared p, %rd46; 
selp.u32 %r63, 1, 0, p; 
} 


	setp.eq.s32	%p69, %r63, 0;
@%p69 bra BB15_71;

mov.u64 %rd185, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd186, %rd185;
sub.s64 %rd48, %rd46, %rd186;
setp.eq.s64	%p70, %rd46, 0;
@%p70 bra BB15_72;

add.s64 %rd187, %rd48, -16;
add.s64 %rd189, %rd185, %rd187;
add.s64 %rd50, %rd186, %rd187;
ld.shared.u8 %rs19, [%rd189];
or.b16 %rs20, %rs19, 1;
st.shared.u8 [%rd189], %rs20;
ld.shared.u64 %rd51, [%rd189+8];
setp.eq.s64	%p71, %rd51, 0;
mov.u64 %rd238, %rd50;
@%p71 bra BB15_65;

mov.u64 %rd52, %rd50;
ld.u8 %rs21, [%rd51];
and.b16 %rs22, %rs21, 1;
setp.eq.b16	%p72, %rs22, 1;
mov.u64 %rd238, %rd52;
@!%p72 bra BB15_65;
bra.uni BB15_61;

BB15_61:
ld.u64 %rd54, [%rd51];
shr.u64 %rd55, %rd54, 1;
add.s64 %rd56, %rd51, 16;
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd191, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p73, %rd57, %rd191;
mov.u64 %rd238, %rd51;
@%p73 bra BB15_65;

ld.u8 %rs23, [%rd57];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p74, %rs24, 1;
mov.u64 %rd235, %rd51;
mov.u64 %rd238, %rd235;
@!%p74 bra BB15_65;
bra.uni BB15_63;

BB15_63:
ld.u64 %rd192, [%rd57];
shr.u64 %rd193, %rd192, 1;
add.s64 %rd194, %rd193, %rd55;
add.s64 %rd195, %rd194, 16;
shl.b64 %rd196, %rd195, 1;
and.b64 %rd197, %rd54, 1;
or.b64 %rd198, %rd196, %rd197;
st.u64 [%rd51], %rd198;
and.b64 %rd58, %rd195, 9223372036854775807;
add.s64 %rd199, %rd56, %rd58;
ld.shared.u64 %rd200, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p75, %rd199, %rd200;
mov.u64 %rd236, %rd51;
mov.u64 %rd238, %rd236;
@%p75 bra BB15_65;

add.s64 %rd201, %rd58, %rd56;
st.u64 [%rd201+8], %rd51;
mov.u64 %rd238, %rd51;

BB15_65:
ld.u64 %rd61, [%rd238];
shr.u64 %rd62, %rd61, 1;
add.s64 %rd63, %rd238, 16;
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd202, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p76, %rd64, %rd202;
@%p76 bra BB15_69;

ld.u8 %rs25, [%rd64];
and.b16 %rs26, %rs25, 1;
setp.eq.b16	%p77, %rs26, 1;
@!%p77 bra BB15_72;
bra.uni BB15_67;

BB15_67:
ld.u64 %rd203, [%rd64];
shr.u64 %rd204, %rd203, 1;
add.s64 %rd205, %rd204, %rd62;
add.s64 %rd206, %rd205, 16;
shl.b64 %rd207, %rd206, 1;
and.b64 %rd208, %rd61, 1;
or.b64 %rd209, %rd207, %rd208;
st.u64 [%rd238], %rd209;
and.b64 %rd65, %rd206, 9223372036854775807;
add.s64 %rd210, %rd63, %rd65;
ld.shared.u64 %rd211, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p78, %rd210, %rd211;
@%p78 bra BB15_72;

add.s64 %rd212, %rd65, %rd63;
st.u64 [%rd212+8], %rd238;
bra.uni BB15_72;

BB15_71:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd46;
call.uni 
free, 
(
param0
);


	}

BB15_72:
bar.sync 0;
@!%p3 bra BB15_74;
bra.uni BB15_73;

BB15_73:
mov.u64 %rd218, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId14margin_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u64 %rd217, [%rd218+80];
ld.param.u32 %r67, [%rd218+124];
mov.u32 %r66, %ctaid.x;
add.s32 %r65, %r66, %r67;
cvt.s64.s32	%rd216, %r65;
shl.b64 %rd215, %rd216, 3;
cvta.to.global.u64 %rd214, %rd217;
add.s64 %rd213, %rd214, %rd215;
st.global.f64 [%rd213], %fd144;

BB15_74:
ret;

BB15_69:
setp.lt.u64	%p79, %rd64, %rd238;
@%p79 bra BB15_72;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd238;
bra.uni BB15_72;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB16_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd12;

BB16_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB16_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB16_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB16_4;

BB16_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB17_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd19;

BB17_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB17_4;

BB17_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB17_3;

BB17_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB18_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd12;

BB18_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB18_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB18_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB18_4;

BB18_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB19_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd19;

BB19_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB19_4;

BB19_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB19_3;

BB19_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.reg .pred %p<64>;
.reg .b16 %rs<48>;
.reg .b32 %r<68>;
.reg .f64 %fd<82>;
.reg .b64 %rd<164>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd56, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd58, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd59, %rd58;
setp.eq.s64	%p6, %rd59, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB20_2;

cvt.s64.s32	%rd60, %r33;
mov.u32 %r37, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r37;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd62, %rd61;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd62;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd60;

BB20_2:
mov.u64 %rd145, %rd55;
cvta.to.global.u64 %rd3, %rd56;
bar.sync 0;
ld.global.f64 %fd81, [%rd3+-8];
add.s64 %rd4, %rd56, -8;
sub.s64 %rd63, %rd4, %rd55;
shr.u64 %rd64, %rd63, 3;
cvt.u32.u64	%r2, %rd64;
mov.u16 %rs46, 0;
setp.lt.s32	%p8, %r2, 1;
@%p8 bra BB20_24;

cvta.to.global.u64 %rd65, %rd55;
mul.wide.s32 %rd66, %r1, 8;
add.s64 %rd144, %rd65, %rd66;
mov.u16 %rs45, 0;
mov.u32 %r65, 0;

BB20_4:
sub.s64 %rd67, %rd4, %rd145;
shr.u64 %rd68, %rd67, 3;
cvt.u32.u64	%r39, %rd68;
setp.lt.s32	%p9, %r39, 896;
mov.u32 %r40, 896;
min.s32 %r4, %r39, %r40;
@%p9 bra BB20_6;
bra.uni BB20_5;

BB20_6:
mov.u32 %r66, 0;
setp.ge.s32	%p10, %r1, %r4;
@%p10 bra BB20_8;

ld.global.f64 %fd74, [%rd144];
mov.u32 %r66, 1;

BB20_8:
add.s32 %r46, %r1, 128;
setp.ge.s32	%p11, %r46, %r4;
@%p11 bra BB20_10;

ld.global.f64 %fd75, [%rd144+1024];
add.s32 %r66, %r66, 1;

BB20_10:
add.s32 %r48, %r1, 256;
setp.ge.s32	%p12, %r48, %r4;
@%p12 bra BB20_12;

ld.global.f64 %fd76, [%rd144+2048];
add.s32 %r66, %r66, 1;

BB20_12:
add.s32 %r50, %r1, 384;
setp.ge.s32	%p13, %r50, %r4;
@%p13 bra BB20_14;

ld.global.f64 %fd77, [%rd144+3072];
add.s32 %r66, %r66, 1;

BB20_14:
add.s32 %r52, %r1, 512;
setp.ge.s32	%p14, %r52, %r4;
@%p14 bra BB20_16;

ld.global.f64 %fd78, [%rd144+4096];
add.s32 %r66, %r66, 1;

BB20_16:
add.s32 %r54, %r1, 640;
setp.ge.s32	%p15, %r54, %r4;
@%p15 bra BB20_18;

ld.global.f64 %fd79, [%rd144+5120];
add.s32 %r66, %r66, 1;

BB20_18:
add.s32 %r56, %r1, 768;
setp.ge.s32	%p16, %r56, %r4;
@%p16 bra BB20_20;

ld.global.f64 %fd73, [%rd144+6144];
add.s32 %r66, %r66, 1;
bra.uni BB20_20;

BB20_5:
ld.global.f64 %fd74, [%rd144];
ld.global.f64 %fd75, [%rd144+1024];
ld.global.f64 %fd76, [%rd144+2048];
ld.global.f64 %fd77, [%rd144+3072];
ld.global.f64 %fd78, [%rd144+4096];
ld.global.f64 %fd79, [%rd144+5120];
ld.global.f64 %fd73, [%rd144+6144];
mov.u32 %r66, 7;

BB20_20:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p17, %rs27, 0;
@%p17 bra BB20_22;
bra.uni BB20_21;

BB20_22:
mul.wide.u32 %rd69, %r66, 8;
add.s64 %rd70, %rd69, 34359738360;
shr.u64 %rd71, %rd70, 3;
cvt.u32.u64	%r57, %rd71;
setp.gt.s32	%p25, %r57, 0;
add.f64 %fd58, %fd74, %fd75;
selp.f64	%fd59, %fd58, %fd74, %p25;
setp.gt.s32	%p26, %r57, 1;
add.f64 %fd60, %fd59, %fd76;
selp.f64	%fd61, %fd60, %fd59, %p26;
setp.gt.s32	%p27, %r57, 2;
add.f64 %fd62, %fd61, %fd77;
selp.f64	%fd63, %fd62, %fd61, %p27;
setp.gt.s32	%p28, %r57, 3;
add.f64 %fd64, %fd63, %fd78;
selp.f64	%fd65, %fd64, %fd63, %p28;
setp.gt.s32	%p29, %r57, 4;
add.f64 %fd66, %fd65, %fd79;
selp.f64	%fd67, %fd66, %fd65, %p29;
setp.gt.s32	%p30, %r57, 5;
add.f64 %fd68, %fd67, %fd73;
selp.f64	%fd80, %fd68, %fd67, %p30;
bra.uni BB20_23;

BB20_21:
setp.gt.s32	%p18, %r66, 0;
add.f64 %fd45, %fd80, %fd74;
selp.f64	%fd46, %fd45, %fd80, %p18;
add.f64 %fd47, %fd46, %fd75;
setp.gt.s32	%p19, %r66, 1;
selp.f64	%fd48, %fd47, %fd46, %p19;
add.f64 %fd49, %fd48, %fd76;
setp.gt.s32	%p20, %r66, 2;
selp.f64	%fd50, %fd49, %fd48, %p20;
add.f64 %fd51, %fd50, %fd77;
setp.gt.s32	%p21, %r66, 3;
selp.f64	%fd52, %fd51, %fd50, %p21;
add.f64 %fd53, %fd52, %fd78;
setp.gt.s32	%p22, %r66, 4;
selp.f64	%fd54, %fd53, %fd52, %p22;
add.f64 %fd55, %fd54, %fd79;
setp.gt.s32	%p23, %r66, 5;
selp.f64	%fd56, %fd55, %fd54, %p23;
add.f64 %fd57, %fd56, %fd73;
setp.gt.s32	%p24, %r66, 6;
selp.f64	%fd80, %fd57, %fd56, %p24;

BB20_23:
add.s64 %rd145, %rd145, 7168;
add.s64 %rd144, %rd144, 7168;
add.s32 %r65, %r65, 896;
setp.lt.s32	%p31, %r65, %r2;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p31 bra BB20_4;

BB20_24:
bar.sync 0;
@%p5 bra BB20_45;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
mov.u64 %rd151, %rd10;
mov.u64 %rd146, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd153, %rd146;
setp.eq.s64	%p33, %rd10, %rd153;
@%p33 bra BB20_29;

mov.u64 %rd152, %rd151;

BB20_27:
mov.u64 %rd148, %rd153;
mov.u64 %rd151, %rd152;
mov.u64 %rd152, %rd148;
ld.shared.u8 %rs30, [%rd146];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p34, %rs31, 1;
not.pred %p35, %p34;
ld.shared.u64 %rd15, [%rd146];
setp.lt.u64	%p36, %rd15, 2048;
or.pred %p37, %p35, %p36;
@!%p37 bra BB20_29;
bra.uni BB20_28;

BB20_28:
shr.u64 %rd74, %rd15, 1;
add.s64 %rd75, %rd146, %rd74;
add.s64 %rd146, %rd75, 16;
add.s64 %rd76, %rd152, %rd74;
add.s64 %rd153, %rd76, 16;
setp.ne.s64	%p38, %rd153, %rd10;
mov.u64 %rd151, %rd152;
@%p38 bra BB20_27;

BB20_29:
setp.eq.s64	%p40, %rd151, %rd10;
mov.pred %p63, 0;
@%p40 bra BB20_31;

ld.u64 %rd78, [%rd151];
shr.u64 %rd79, %rd78, 1;
add.s64 %rd80, %rd151, %rd79;
add.s64 %rd157, %rd80, 16;
setp.ne.s64	%p63, %rd157, %rd10;

BB20_31:
@%p63 bra BB20_37;
bra.uni BB20_32;

BB20_37:
ld.u64 %rd26, [%rd157];
and.b64 %rd95, %rd26, -32;
setp.eq.s64	%p44, %rd95, 2048;
cvt.u16.u64	%rs47, %rd26;
@%p44 bra BB20_40;

add.s64 %rd27, %rd157, 16;
ld.u64 %rd96, [%rd157+1040];
and.b64 %rd97, %rd96, 1;
add.s64 %rd98, %rd26, -2080;
and.b64 %rd99, %rd98, -2;
or.b64 %rd100, %rd97, %rd99;
st.u64 [%rd157+1040], %rd100;
st.u64 [%rd157+1048], %rd157;
cvt.u16.u64	%rs33, %rd98;
or.b16 %rs34, %rs33, 1;
and.b64 %rd101, %rd26, 1;
or.b64 %rd102, %rd101, 2048;
st.u64 [%rd157], %rd102;
st.u8 [%rd157+1040], %rs34;
ld.u64 %rd103, [%rd157+1040];
shr.u64 %rd28, %rd103, 1;
add.s64 %rd104, %rd28, %rd27;
add.s64 %rd105, %rd104, 1040;
ld.shared.u64 %rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p45, %rd105, %rd106;
cvt.u16.u64	%rs35, %rd26;
and.b16 %rs47, %rs35, 1;
@%p45 bra BB20_40;

add.s64 %rd107, %rd27, 1024;
st.u64 [%rd104+1048], %rd107;
ld.u8 %rs47, [%rd157];

BB20_40:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd157], %rs36;
bra.uni BB20_41;

BB20_32:
mov.u64 %rd82, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd83, %rd82;
sub.s64 %rd84, %rd10, %rd83;
add.s64 %rd85, %rd84, 1040;
ld.shared.u64 %rd86, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16];
setp.gt.u64	%p41, %rd85, %rd86;
mov.u64 %rd155, -1;
mov.u64 %rd156, %rd10;
@%p41 bra BB20_34;

add.s64 %rd21, %rd10, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd155, %rd21;
mov.u64 %rd156, %rd21;

BB20_34:
mov.u64 %rd22, %rd156;
setp.eq.s64	%p42, %rd155, -1;
@%p42 bra BB20_36;

mov.u64 %rd87, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd88, %rd87;
sub.s64 %rd89, %rd10, %rd88;
add.s64 %rd90, %rd87, %rd89;
ld.shared.u64 %rd91, [%rd90];
and.b64 %rd92, %rd91, 1;
or.b64 %rd93, %rd92, 2048;
st.shared.u64 [%rd90], %rd93;
st.shared.u64 [%rd90+8], %rd151;
mov.u16 %rs32, 0;
st.shared.u8 [%rd90], %rs32;

BB20_36:
mov.u64 %rd157, %rd10;
setp.eq.s64	%p43, %rd10, %rd22;
mov.u64 %rd158, 0;
@%p43 bra BB20_42;

BB20_41:
add.s64 %rd158, %rd157, 16;

BB20_42:
mov.u64 %rd159, %rd158;
setp.ne.s64	%p46, %rd158, 0;
@%p46 bra BB20_44;

mov.u64 %rd109, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd109;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd159, [retval0+0];


	}

BB20_44:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result], %rd159;

BB20_45:
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_199158_33_non_const_s_result];
mul.wide.s32 %rd110, %r1, 8;
add.s64 %rd36, %rd35, %rd110;
setp.eq.s16	%p47, %rs46, 0;
@%p47 bra BB20_47;

st.f64 [%rd36], %fd80;

BB20_47:
bar.sync 0;
mov.u32 %r59, 128;
min.s32 %r20, %r2, %r59;
setp.lt.s32	%p48, %r20, 2;
@%p48 bra BB20_52;

not.b32 %r21, %r1;
mov.u32 %r67, %r20;

BB20_49:
mov.u32 %r22, %r67;
shr.s32 %r23, %r22, 1;
setp.ge.s32	%p49, %r1, %r23;
@%p49 bra BB20_51;

add.s32 %r61, %r22, %r21;
mul.wide.s32 %rd111, %r61, 8;
add.s64 %rd112, %rd35, %rd111;
ld.f64 %fd69, [%rd112];
ld.f64 %fd70, [%rd36];
add.f64 %fd71, %fd70, %fd69;
st.f64 [%rd36], %fd71;

BB20_51:
bar.sync 0;
sub.s32 %r24, %r22, %r23;
setp.gt.s32	%p50, %r24, 1;
mov.u32 %r67, %r24;
@%p50 bra BB20_49;

BB20_52:
bar.sync 0;
setp.lt.s32	%p51, %r20, 1;
@%p51 bra BB20_54;

ld.f64 %fd72, [%rd35];
add.f64 %fd81, %fd81, %fd72;

BB20_54:
setp.eq.s32	%p3, %r1, 0;
bar.sync 0;
@!%p3 bra BB20_70;
bra.uni BB20_55;

BB20_55:

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r63, 1, 0, p; 
} 


	setp.eq.s32	%p52, %r63, 0;
@%p52 bra BB20_69;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd37, %rd35, %rd115;
setp.eq.s64	%p53, %rd35, 0;
@%p53 bra BB20_70;

add.s64 %rd116, %rd37, -16;
add.s64 %rd118, %rd114, %rd116;
add.s64 %rd39, %rd115, %rd116;
ld.shared.u8 %rs37, [%rd118];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd118], %rs38;
ld.shared.u64 %rd40, [%rd118+8];
setp.eq.s64	%p54, %rd40, 0;
mov.u64 %rd163, %rd39;
@%p54 bra BB20_63;

mov.u64 %rd41, %rd39;
ld.u8 %rs39, [%rd40];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p55, %rs40, 1;
mov.u64 %rd163, %rd41;
@!%p55 bra BB20_63;
bra.uni BB20_59;

BB20_59:
ld.u64 %rd43, [%rd40];
shr.u64 %rd44, %rd43, 1;
add.s64 %rd45, %rd40, 16;
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p56, %rd46, %rd120;
mov.u64 %rd163, %rd40;
@%p56 bra BB20_63;

ld.u8 %rs41, [%rd46];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p57, %rs42, 1;
mov.u64 %rd160, %rd40;
mov.u64 %rd163, %rd160;
@!%p57 bra BB20_63;
bra.uni BB20_61;

BB20_61:
ld.u64 %rd121, [%rd46];
shr.u64 %rd122, %rd121, 1;
add.s64 %rd123, %rd122, %rd44;
add.s64 %rd124, %rd123, 16;
shl.b64 %rd125, %rd124, 1;
and.b64 %rd126, %rd43, 1;
or.b64 %rd127, %rd125, %rd126;
st.u64 [%rd40], %rd127;
and.b64 %rd47, %rd124, 9223372036854775807;
add.s64 %rd128, %rd45, %rd47;
ld.shared.u64 %rd129, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p58, %rd128, %rd129;
mov.u64 %rd161, %rd40;
mov.u64 %rd163, %rd161;
@%p58 bra BB20_63;

add.s64 %rd130, %rd47, %rd45;
st.u64 [%rd130+8], %rd40;
mov.u64 %rd163, %rd40;

BB20_63:
ld.u64 %rd50, [%rd163];
shr.u64 %rd51, %rd50, 1;
add.s64 %rd52, %rd163, 16;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd131, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p59, %rd53, %rd131;
@%p59 bra BB20_67;

ld.u8 %rs43, [%rd53];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p60, %rs44, 1;
@!%p60 bra BB20_70;
bra.uni BB20_65;

BB20_65:
ld.u64 %rd132, [%rd53];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd133, %rd51;
add.s64 %rd135, %rd134, 16;
shl.b64 %rd136, %rd135, 1;
and.b64 %rd137, %rd50, 1;
or.b64 %rd138, %rd136, %rd137;
st.u64 [%rd163], %rd138;
and.b64 %rd54, %rd135, 9223372036854775807;
add.s64 %rd139, %rd52, %rd54;
ld.shared.u64 %rd140, [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8];
setp.eq.s64	%p61, %rd139, %rd140;
@%p61 bra BB20_70;

add.s64 %rd141, %rd54, %rd52;
st.u64 [%rd141+8], %rd163;
bra.uni BB20_70;

BB20_69:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB20_70:
bar.sync 0;
@!%p3 bra BB20_72;
bra.uni BB20_71;

BB20_71:
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
cvta.to.global.u64 %rd142, %rd143;
st.global.f64 [%rd142], %fd81;

BB20_72:
ret;

BB20_67:
setp.lt.u64	%p62, %rd53, %rd163;
@%p62 bra BB20_70;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd163;
bra.uni BB20_70;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB21_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd12;

BB21_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB21_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB21_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB21_4;

BB21_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB22_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd19;

BB22_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB22_4;

BB22_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB22_3;

BB22_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .f64 %fd<11>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.f64 %fd4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB23_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd16;

BB23_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB23_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r26, 8;
add.s64 %rd26, %rd19, %rd22;
add.s64 %rd25, %rd20, %rd22;
add.s64 %rd24, %rd21, %rd22;
cvt.u64.u32	%rd4, %r6;
shl.b64 %rd23, %rd4, 3;

BB23_4:
ld.global.f64 %fd5, [%rd25];
ld.global.f64 %fd6, [%rd26];
mul.f64 %fd7, %fd6, %fd5;
setp.lt.f64	%p5, %fd7, %fd3;
mul.f64 %fd8, %fd4, %fd5;
neg.f64 %fd9, %fd8;
selp.f64	%fd10, %fd9, 0d0000000000000000, %p5;
st.global.f64 [%rd24], %fd10;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd23;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p6, %r26, %r10;
@%p6 bra BB23_4;

BB23_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .f64 %fd<11>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.f64 %fd4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI30margin_updateGradInput_functorIddEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB24_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail74_GLOBAL__N__50_tmpxft_000046e5_00000000_7_MarginCriterion_cpp1_ii_51cf59c619s_on_chip_allocatorE+16], %rd24;

BB24_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd29, %r21;
mul.wide.s32 %rd27, %r21, 8;
add.s64 %rd32, %rd1, %rd27;
add.s64 %rd31, %rd2, %rd27;
add.s64 %rd30, %rd3, %rd27;
setp.ge.s64	%p4, %rd29, %rd21;
@%p4 bra BB24_4;

BB24_3:
ld.global.f64 %fd5, [%rd31];
ld.global.f64 %fd6, [%rd32];
mul.f64 %fd7, %fd6, %fd5;
setp.lt.f64	%p5, %fd7, %fd3;
mul.f64 %fd8, %fd4, %fd5;
neg.f64 %fd9, %fd8;
selp.f64	%fd10, %fd9, 0d0000000000000000, %p5;
st.global.f64 [%rd30], %fd10;
shl.b64 %rd28, %rd5, 3;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd5;
setp.lt.s64	%p6, %rd29, %rd21;
@%p6 bra BB24_3;

BB24_4:
ret;
}


