Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul  9 16:59:17 2025
| Host         : KASHJJ-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.683        0.000                      0                   81        0.143        0.000                      0                   81        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.683        0.000                      0                   81        0.143        0.000                      0                   81        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 nolabel_line56/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Clock_Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.890ns (23.928%)  route 2.829ns (76.072%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    nolabel_line56/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line56/r_Clock_Count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.467    nolabel_line56/r_Clock_Count_reg[8]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.591 f  nolabel_line56/r_Digit_Index[1]_i_4/O
                         net (fo=1, routed)           0.633     7.224    nolabel_line56/r_Digit_Index[1]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.348 f  nolabel_line56/r_Digit_Index[1]_i_2/O
                         net (fo=3, routed)           0.523     7.871    nolabel_line56/r_Digit_Index[1]_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  nolabel_line56/r_Clock_Count[0]_i_1__0/O
                         net (fo=15, routed)          0.866     8.861    nolabel_line56/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X64Y24         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    nolabel_line56/CLK
    SLICE_X64Y24         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.544    nolabel_line56/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 nolabel_line56/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Clock_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.890ns (23.928%)  route 2.829ns (76.072%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    nolabel_line56/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line56/r_Clock_Count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.467    nolabel_line56/r_Clock_Count_reg[8]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.591 f  nolabel_line56/r_Digit_Index[1]_i_4/O
                         net (fo=1, routed)           0.633     7.224    nolabel_line56/r_Digit_Index[1]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.348 f  nolabel_line56/r_Digit_Index[1]_i_2/O
                         net (fo=3, routed)           0.523     7.871    nolabel_line56/r_Digit_Index[1]_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  nolabel_line56/r_Clock_Count[0]_i_1__0/O
                         net (fo=15, routed)          0.866     8.861    nolabel_line56/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X64Y24         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    nolabel_line56/CLK
    SLICE_X64Y24         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.544    nolabel_line56/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 nolabel_line56/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Clock_Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.890ns (23.928%)  route 2.829ns (76.072%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    nolabel_line56/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line56/r_Clock_Count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.467    nolabel_line56/r_Clock_Count_reg[8]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.591 f  nolabel_line56/r_Digit_Index[1]_i_4/O
                         net (fo=1, routed)           0.633     7.224    nolabel_line56/r_Digit_Index[1]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.348 f  nolabel_line56/r_Digit_Index[1]_i_2/O
                         net (fo=3, routed)           0.523     7.871    nolabel_line56/r_Digit_Index[1]_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  nolabel_line56/r_Clock_Count[0]_i_1__0/O
                         net (fo=15, routed)          0.866     8.861    nolabel_line56/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X64Y24         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    nolabel_line56/CLK
    SLICE_X64Y24         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.544    nolabel_line56/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 nolabel_line56/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Clock_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.890ns (23.928%)  route 2.829ns (76.072%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    nolabel_line56/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line56/r_Clock_Count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.467    nolabel_line56/r_Clock_Count_reg[8]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.591 f  nolabel_line56/r_Digit_Index[1]_i_4/O
                         net (fo=1, routed)           0.633     7.224    nolabel_line56/r_Digit_Index[1]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.348 f  nolabel_line56/r_Digit_Index[1]_i_2/O
                         net (fo=3, routed)           0.523     7.871    nolabel_line56/r_Digit_Index[1]_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  nolabel_line56/r_Clock_Count[0]_i_1__0/O
                         net (fo=15, routed)          0.866     8.861    nolabel_line56/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X64Y24         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    nolabel_line56/CLK
    SLICE_X64Y24         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.544    nolabel_line56/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 nolabel_line56/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Clock_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.890ns (25.055%)  route 2.662ns (74.945%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    nolabel_line56/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line56/r_Clock_Count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.467    nolabel_line56/r_Clock_Count_reg[8]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.591 f  nolabel_line56/r_Digit_Index[1]_i_4/O
                         net (fo=1, routed)           0.633     7.224    nolabel_line56/r_Digit_Index[1]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.348 f  nolabel_line56/r_Digit_Index[1]_i_2/O
                         net (fo=3, routed)           0.523     7.871    nolabel_line56/r_Digit_Index[1]_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  nolabel_line56/r_Clock_Count[0]_i_1__0/O
                         net (fo=15, routed)          0.699     8.693    nolabel_line56/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X64Y25         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    nolabel_line56/CLK
    SLICE_X64Y25         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[4]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    nolabel_line56/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 nolabel_line56/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Clock_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.890ns (25.055%)  route 2.662ns (74.945%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    nolabel_line56/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line56/r_Clock_Count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.467    nolabel_line56/r_Clock_Count_reg[8]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.591 f  nolabel_line56/r_Digit_Index[1]_i_4/O
                         net (fo=1, routed)           0.633     7.224    nolabel_line56/r_Digit_Index[1]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.348 f  nolabel_line56/r_Digit_Index[1]_i_2/O
                         net (fo=3, routed)           0.523     7.871    nolabel_line56/r_Digit_Index[1]_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  nolabel_line56/r_Clock_Count[0]_i_1__0/O
                         net (fo=15, routed)          0.699     8.693    nolabel_line56/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X64Y25         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    nolabel_line56/CLK
    SLICE_X64Y25         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[5]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    nolabel_line56/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 nolabel_line56/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Clock_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.890ns (25.055%)  route 2.662ns (74.945%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    nolabel_line56/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line56/r_Clock_Count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.467    nolabel_line56/r_Clock_Count_reg[8]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.591 f  nolabel_line56/r_Digit_Index[1]_i_4/O
                         net (fo=1, routed)           0.633     7.224    nolabel_line56/r_Digit_Index[1]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.348 f  nolabel_line56/r_Digit_Index[1]_i_2/O
                         net (fo=3, routed)           0.523     7.871    nolabel_line56/r_Digit_Index[1]_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  nolabel_line56/r_Clock_Count[0]_i_1__0/O
                         net (fo=15, routed)          0.699     8.693    nolabel_line56/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X64Y25         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    nolabel_line56/CLK
    SLICE_X64Y25         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[6]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    nolabel_line56/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 nolabel_line56/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Clock_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.890ns (25.055%)  route 2.662ns (74.945%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.620     5.141    nolabel_line56/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line56/r_Clock_Count_reg[8]/Q
                         net (fo=2, routed)           0.808     6.467    nolabel_line56/r_Clock_Count_reg[8]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.591 f  nolabel_line56/r_Digit_Index[1]_i_4/O
                         net (fo=1, routed)           0.633     7.224    nolabel_line56/r_Digit_Index[1]_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.348 f  nolabel_line56/r_Digit_Index[1]_i_2/O
                         net (fo=3, routed)           0.523     7.871    nolabel_line56/r_Digit_Index[1]_i_2_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.995 r  nolabel_line56/r_Clock_Count[0]_i_1__0/O
                         net (fo=15, routed)          0.699     8.693    nolabel_line56/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X64Y25         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.502    14.843    nolabel_line56/CLK
    SLICE_X64Y25         FDRE                                         r  nolabel_line56/r_Clock_Count_reg[7]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    nolabel_line56/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.890ns (23.832%)  route 2.844ns (76.168%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    UART_RX_Instance/CLK
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.848     6.512    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  UART_RX_Instance/r_SM_Main[1]_i_4/O
                         net (fo=4, routed)           0.384     7.020    UART_RX_Instance/r_SM_Main[1]_i_4_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=11, routed)          0.843     7.987    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.111 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.769     8.880    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    UART_RX_Instance/CLK
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.883    UART_RX_Instance/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.890ns (23.832%)  route 2.844ns (76.168%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.624     5.145    UART_RX_Instance/CLK
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  UART_RX_Instance/r_Clock_Count_reg[3]/Q
                         net (fo=6, routed)           0.848     6.512    UART_RX_Instance/r_Clock_Count_reg_n_0_[3]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  UART_RX_Instance/r_SM_Main[1]_i_4/O
                         net (fo=4, routed)           0.384     7.020    UART_RX_Instance/r_SM_Main[1]_i_4_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=11, routed)          0.843     7.987    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.111 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.769     8.880    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    UART_RX_Instance/CLK
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.883    UART_RX_Instance/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  6.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    UART_RX_Instance/CLK
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_Instance/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           0.090     1.699    UART_RX_Instance/r_Clock_Count_reg_n_0_[2]
    SLICE_X60Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.744 r  UART_RX_Instance/r_Clock_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.744    UART_RX_Instance/p_1_in[3]
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    UART_RX_Instance/CLK
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.120     1.601    UART_RX_Instance/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.194%)  route 0.104ns (35.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    UART_RX_Instance/CLK
    SLICE_X62Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_Instance/r_RX_Byte_reg[0]/Q
                         net (fo=1, routed)           0.104     1.713    UART_RX_Instance/r_RX_Byte[0]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.758 r  UART_RX_Instance/r_Digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    nolabel_line56/D[0]
    SLICE_X64Y28         FDRE                                         r  nolabel_line56/r_Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    nolabel_line56/CLK
    SLICE_X64Y28         FDRE                                         r  nolabel_line56/r_Digit_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.121     1.603    nolabel_line56/r_Digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    UART_RX_Instance/CLK
    SLICE_X64Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  UART_RX_Instance/r_RX_Byte_reg[3]/Q
                         net (fo=1, routed)           0.110     1.743    UART_RX_Instance/r_RX_Byte[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  UART_RX_Instance/r_Digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.788    nolabel_line56/D[3]
    SLICE_X64Y28         FDRE                                         r  nolabel_line56/r_Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    nolabel_line56/CLK
    SLICE_X64Y28         FDRE                                         r  nolabel_line56/r_Digit_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.121     1.603    nolabel_line56/r_Digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    UART_RX_Instance/CLK
    SLICE_X62Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  UART_RX_Instance/r_RX_Byte_reg[2]/Q
                         net (fo=1, routed)           0.134     1.744    UART_RX_Instance/r_RX_Byte[2]
    SLICE_X64Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.789 r  UART_RX_Instance/r_Digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    nolabel_line56/D[2]
    SLICE_X64Y28         FDRE                                         r  nolabel_line56/r_Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    nolabel_line56/CLK
    SLICE_X64Y28         FDRE                                         r  nolabel_line56/r_Digit_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.120     1.602    nolabel_line56/r_Digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    UART_RX_Instance/CLK
    SLICE_X65Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  UART_RX_Instance/r_RX_Byte_reg[5]/Q
                         net (fo=1, routed)           0.136     1.746    UART_RX_Instance/r_RX_Byte[5]
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.791 r  UART_RX_Instance/r_Digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    nolabel_line56/D[1]
    SLICE_X65Y28         FDRE                                         r  nolabel_line56/r_Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    nolabel_line56/CLK
    SLICE_X65Y28         FDRE                                         r  nolabel_line56/r_Digit_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.091     1.573    nolabel_line56/r_Digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.007%)  route 0.135ns (41.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    UART_RX_Instance/CLK
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_Instance/r_Clock_Count_reg[7]/Q
                         net (fo=7, routed)           0.135     1.744    UART_RX_Instance/r_Clock_Count_reg_n_0_[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  UART_RX_Instance/r_Clock_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.789    UART_RX_Instance/p_1_in[7]
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    UART_RX_Instance/CLK
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.092     1.560    UART_RX_Instance/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line56/r_Digit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Anodes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.229ns (63.707%)  route 0.130ns (36.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Digit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  nolabel_line56/r_Digit_Index_reg[1]/Q
                         net (fo=9, routed)           0.130     1.727    nolabel_line56/r_Digit_Index_reg[1]_0
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.101     1.828 r  nolabel_line56/r_Anodes[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    nolabel_line56/r_Anodes[2]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.107     1.575    nolabel_line56/r_Anodes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line56/r_Digit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Anodes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.230ns (63.631%)  route 0.131ns (36.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Digit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  nolabel_line56/r_Digit_Index_reg[1]/Q
                         net (fo=9, routed)           0.131     1.728    nolabel_line56/r_Digit_Index_reg[1]_0
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.102     1.830 r  nolabel_line56/r_Anodes[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    nolabel_line56/r_Anodes[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.107     1.575    nolabel_line56/r_Anodes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    UART_RX_Instance/CLK
    SLICE_X63Y28         FDRE                                         r  UART_RX_Instance/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_Instance/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.170     1.779    UART_RX_Instance/r_Bit_Index_reg_n_0_[0]
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  UART_RX_Instance/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    UART_RX_Instance/r_Bit_Index[1]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  UART_RX_Instance/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    UART_RX_Instance/CLK
    SLICE_X63Y28         FDRE                                         r  UART_RX_Instance/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.092     1.560    UART_RX_Instance/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line56/r_Digit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/r_Anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.401%)  route 0.130ns (36.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Digit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  nolabel_line56/r_Digit_Index_reg[1]/Q
                         net (fo=9, routed)           0.130     1.727    nolabel_line56/r_Digit_Index_reg[1]_0
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.098     1.825 r  nolabel_line56/r_Anodes[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    nolabel_line56/r_Anodes[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.091     1.559    nolabel_line56/r_Anodes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   UART_RX_Instance/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   UART_RX_Instance/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y29   UART_RX_Instance/r_Clock_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   UART_RX_Instance/r_Clock_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   UART_RX_Instance/r_Clock_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   UART_RX_Instance/r_Clock_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   UART_RX_Instance/r_Clock_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   UART_RX_Instance/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   UART_RX_Instance/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   UART_RX_Instance/r_Clock_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   UART_RX_Instance/r_Clock_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   UART_RX_Instance/r_Clock_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   UART_RX_Instance/r_Clock_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   UART_RX_Instance/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   UART_RX_Instance/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   UART_RX_Instance/r_Clock_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   UART_RX_Instance/r_Clock_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   UART_RX_Instance/r_Clock_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   UART_RX_Instance/r_Clock_Count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 3.987ns (65.774%)  route 2.075ns (34.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line56/r_Hex_Encoding_reg[0]_inv/Q
                         net (fo=1, routed)           2.075     7.670    o_Segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.202 r  o_Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.202    o_Segments[0]
    U7                                                                r  o_Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.034ns  (logic 4.127ns (68.383%)  route 1.908ns (31.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line56/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           1.908     7.466    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.708    11.174 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.174    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.976ns  (logic 4.098ns (68.579%)  route 1.878ns (31.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line56/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           1.878     7.436    o_Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.679    11.115 r  o_Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.115    o_Segments[1]
    V5                                                                r  o_Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 4.101ns (69.408%)  route 1.808ns (30.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  nolabel_line56/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           1.808     7.369    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682    11.051 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.051    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 3.959ns (68.030%)  route 1.860ns (31.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  nolabel_line56/r_Anodes_reg[0]/Q
                         net (fo=1, routed)           1.860     7.459    o_Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.962 r  o_Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.962    o_Anodes[0]
    U2                                                                r  o_Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.991ns (68.652%)  route 1.822ns (31.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line56/r_Hex_Encoding_reg[4]_inv/Q
                         net (fo=1, routed)           1.822     7.418    o_Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.953 r  o_Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.953    o_Segments[4]
    U8                                                                r  o_Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 4.121ns (71.035%)  route 1.680ns (28.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  nolabel_line56/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           1.680     7.239    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.702    10.941 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.941    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.781ns  (logic 4.117ns (71.217%)  route 1.664ns (28.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.621     5.142    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  nolabel_line56/r_Anodes_reg[2]/Q
                         net (fo=1, routed)           1.664     7.225    o_Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.698    10.923 r  o_Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.923    o_Anodes[2]
    V4                                                                r  o_Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.706ns  (logic 3.976ns (69.678%)  route 1.730ns (30.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line56/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           1.730     7.326    o_Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.845 r  o_Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.845    o_Segments[2]
    U5                                                                r  o_Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 3.967ns (69.917%)  route 1.707ns (30.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.618     5.139    nolabel_line56/CLK
    SLICE_X65Y25         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  nolabel_line56/r_Hex_Encoding_reg[6]_inv/Q
                         net (fo=1, routed)           1.707     7.302    o_Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.813 r  o_Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.813    o_Segments[6]
    W7                                                                r  o_Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line56/r_Anodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.341ns (79.932%)  route 0.337ns (20.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line56/r_Anodes_reg[1]/Q
                         net (fo=1, routed)           0.337     1.946    o_Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.146 r  o_Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.146    o_Anodes[1]
    U4                                                                r  o_Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.353ns (79.084%)  route 0.358ns (20.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    nolabel_line56/CLK
    SLICE_X65Y25         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line56/r_Hex_Encoding_reg[6]_inv/Q
                         net (fo=1, routed)           0.358     1.964    o_Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.176 r  o_Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.176    o_Segments[6]
    W7                                                                r  o_Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.362ns (78.807%)  route 0.366ns (21.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line56/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           0.366     1.972    o_Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.193 r  o_Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.193    o_Segments[2]
    U5                                                                r  o_Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.411ns (80.980%)  route 0.331ns (19.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  nolabel_line56/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           0.331     1.925    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.283     3.208 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.208    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.406ns (80.761%)  route 0.335ns (19.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  nolabel_line56/r_Anodes_reg[2]/Q
                         net (fo=1, routed)           0.335     1.931    o_Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     3.209 r  o_Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.209    o_Anodes[2]
    V4                                                                r  o_Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.377ns (78.846%)  route 0.369ns (21.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line56/r_Hex_Encoding_reg[4]_inv/Q
                         net (fo=1, routed)           0.369     1.976    o_Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.212 r  o_Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.212    o_Segments[4]
    U8                                                                r  o_Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.345ns (76.488%)  route 0.413ns (23.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line56/r_Anodes_reg[0]/Q
                         net (fo=1, routed)           0.413     2.023    o_Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.227 r  o_Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.227    o_Anodes[0]
    U2                                                                r  o_Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.392ns (77.698%)  route 0.400ns (22.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.585     1.468    nolabel_line56/CLK
    SLICE_X65Y27         FDRE                                         r  nolabel_line56/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  nolabel_line56/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           0.400     1.996    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.260 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.260    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.388ns (77.159%)  route 0.411ns (22.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  nolabel_line56/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           0.411     2.004    o_Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.260     3.263 r  o_Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.263    o_Segments[1]
    V5                                                                r  o_Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line56/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.417ns (77.146%)  route 0.420ns (22.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.582     1.465    nolabel_line56/CLK
    SLICE_X65Y24         FDRE                                         r  nolabel_line56/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  nolabel_line56/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           0.420     2.013    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.289     3.302 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.302    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.799ns  (logic 1.580ns (20.261%)  route 6.219ns (79.739%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.450     6.906    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.769     7.799    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507     4.848    UART_RX_Instance/CLK
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.799ns  (logic 1.580ns (20.261%)  route 6.219ns (79.739%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.450     6.906    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.769     7.799    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507     4.848    UART_RX_Instance/CLK
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.799ns  (logic 1.580ns (20.261%)  route 6.219ns (79.739%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.450     6.906    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.769     7.799    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507     4.848    UART_RX_Instance/CLK
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.642ns  (logic 1.968ns (25.754%)  route 5.674ns (74.246%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.510     6.966    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.157     7.123 f  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=1, routed)           0.164     7.287    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.355     7.642 r  UART_RX_Instance/r_Clock_Count[9]_i_2/O
                         net (fo=1, routed)           0.000     7.642    UART_RX_Instance/p_1_in[9]
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507     4.848    UART_RX_Instance/CLK
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.580ns (20.765%)  route 6.030ns (79.235%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.450     6.906    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.579     7.610    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507     4.848    UART_RX_Instance/CLK
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.580ns (20.765%)  route 6.030ns (79.235%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.450     6.906    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.579     7.610    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507     4.848    UART_RX_Instance/CLK
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.610ns  (logic 1.580ns (20.765%)  route 6.030ns (79.235%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.450     6.906    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.579     7.610    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507     4.848    UART_RX_Instance/CLK
    SLICE_X60Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.585ns  (logic 1.580ns (20.834%)  route 6.004ns (79.166%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.450     6.906    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.554     7.585    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506     4.847    UART_RX_Instance/CLK
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.585ns  (logic 1.580ns (20.834%)  route 6.004ns (79.166%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.450     6.906    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.554     7.585    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506     4.847    UART_RX_Instance/CLK
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.533ns  (logic 1.580ns (20.976%)  route 5.953ns (79.024%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.450     6.906    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.503     7.533    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507     4.848    UART_RX_Instance/CLK
    SLICE_X60Y30         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.528ns  (logic 0.224ns (8.872%)  route 2.304ns (91.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.304     2.528    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    UART_RX_Instance/CLK
    SLICE_X62Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.534ns  (logic 0.224ns (8.849%)  route 2.310ns (91.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.310     2.534    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X64Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    UART_RX_Instance/CLK
    SLICE_X64Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.534ns  (logic 0.224ns (8.849%)  route 2.310ns (91.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.310     2.534    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X65Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    UART_RX_Instance/CLK
    SLICE_X65Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.544ns  (logic 0.224ns (8.816%)  route 2.320ns (91.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.320     2.544    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X63Y30         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    UART_RX_Instance/CLK
    SLICE_X63Y30         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.269ns (10.474%)  route 2.302ns (89.526%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.302     2.526    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.571 r  UART_RX_Instance/r_Clock_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.571    UART_RX_Instance/p_1_in[6]
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.853     1.980    UART_RX_Instance/CLK
    SLICE_X61Y29         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.589ns  (logic 0.224ns (8.662%)  route 2.365ns (91.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.365     2.589    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X64Y30         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    UART_RX_Instance/CLK
    SLICE_X64Y30         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.600ns  (logic 0.269ns (10.355%)  route 2.331ns (89.645%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.331     2.555    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X60Y28         LUT5 (Prop_lut5_I0_O)        0.045     2.600 r  UART_RX_Instance/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.600    UART_RX_Instance/p_1_in[4]
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.852     1.979    UART_RX_Instance/CLK
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.269ns (10.330%)  route 2.337ns (89.670%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.337     2.562    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.045     2.607 r  UART_RX_Instance/r_Clock_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.607    UART_RX_Instance/p_1_in[0]
    SLICE_X60Y30         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    UART_RX_Instance/CLK
    SLICE_X60Y30         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.616ns  (logic 0.224ns (8.575%)  route 2.391ns (91.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.391     2.616    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X63Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    UART_RX_Instance/CLK
    SLICE_X63Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.622ns  (logic 0.224ns (8.556%)  route 2.397ns (91.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.397     2.622    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    UART_RX_Instance/CLK
    SLICE_X62Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/C





