<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="xilLz4Packer" language="c" vlnv="xilinx.com:hls:xilLz4Packer:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="false" compileOptions=" -D PARALLEL_BLOCK=8 -I /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L1/include/hw -I /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/src -I /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/include -I /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/src" profileType="" interrupt="true">
    <ports>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="in" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512> const *"/>
      <arg name="out" addressQualifier="1" id="1" port="M_AXI_GMEM0" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="head_prev_blk" addressQualifier="1" id="2" port="M_AXI_GMEM0" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="compressd_size" addressQualifier="1" id="3" port="M_AXI_GMEM1" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="unsigned int*"/>
      <arg name="in_block_size" addressQualifier="1" id="4" port="M_AXI_GMEM1" size="0x8" offset="0x40" hostOffset="0x0" hostSize="0x8" type="unsigned int*"/>
      <arg name="encoded_size" addressQualifier="1" id="5" port="M_AXI_GMEM1" size="0x8" offset="0x4C" hostOffset="0x0" hostSize="0x8" type="unsigned int*"/>
      <arg name="orig_input_data" addressQualifier="1" id="6" port="M_AXI_GMEM0" size="0x8" offset="0x58" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="head_res_size" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x64" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="offset" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x6C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="block_size_in_kb" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x74" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="no_blocks" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x7C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="tail_bytes" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x84" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
