Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:27:56 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.835ns (29.192%)  route 2.025ns (70.808%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180                                                    r  st/full6_i_73/I2
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180                                                    f  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    f  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186                                                    f  ri/full3_i_2/I0
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186                                                    f  ri/full3_i_1/I0
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.304     6.928    st/E[0]
    SLICE_X116Y188       FDRE                                         r  st/data2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X116Y188                                                    r  st/data2_reg[10]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X116Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/data2_reg[10]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.835ns (29.192%)  route 2.025ns (70.808%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180                                                    r  st/full6_i_73/I2
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180                                                    f  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    f  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186                                                    f  ri/full3_i_2/I0
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186                                                    f  ri/full3_i_1/I0
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.304     6.928    st/E[0]
    SLICE_X116Y188       FDRE                                         r  st/key2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X116Y188                                                    r  st/key2_reg[2]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X116Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/key2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.835ns (29.192%)  route 2.025ns (70.808%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180                                                    r  st/full6_i_73/I2
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180                                                    f  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    f  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186                                                    f  ri/full3_i_2/I0
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186                                                    f  ri/full3_i_1/I0
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.304     6.928    st/E[0]
    SLICE_X116Y188       FDRE                                         r  st/key3_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X116Y188                                                    r  st/key3_reg[29]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X116Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/key3_reg[29]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.835ns (29.201%)  route 2.024ns (70.799%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180                                                    r  st/full6_i_73/I2
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180                                                    f  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    f  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186                                                    f  ri/full3_i_2/I0
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186                                                    f  ri/full3_i_1/I0
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.303     6.927    st/E[0]
    SLICE_X117Y188       FDRE                                         r  st/data3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y188                                                    r  st/data3_reg[7]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X117Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/data3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.835ns (29.201%)  route 2.024ns (70.799%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180                                                    r  st/full6_i_73/I2
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180                                                    f  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    f  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186                                                    f  ri/full3_i_2/I0
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186                                                    f  ri/full3_i_1/I0
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.303     6.927    st/E[0]
    SLICE_X117Y188       FDRE                                         r  st/key2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y188                                                    r  st/key2_reg[8]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X117Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/key2_reg[8]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.835ns (29.201%)  route 2.024ns (70.799%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180                                                    r  st/full6_i_73/I2
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180                                                    f  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    f  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186                                                    f  ri/full3_i_2/I0
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186                                                    f  ri/full3_i_1/I0
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.303     6.927    st/E[0]
    SLICE_X117Y188       FDRE                                         r  st/key3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X117Y188                                                    r  st/key3_reg[14]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X117Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/key3_reg[14]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 ri/t1b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key5_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.835ns (26.212%)  route 2.351ns (73.788%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.742ns = ( 6.742 - 3.000 ) 
    Source Clock Delay      (SCD):    4.015ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.233     4.015    ri/tm3_clk_v0_IBUF_BUFG
    SLICE_X120Y178                                                    r  ri/t1b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y178       FDRE (Prop_fdre_C_Q)         0.216     4.231 r  ri/t1b_reg[3]/Q
                         net (fo=21, routed)          0.516     4.746    st/O18[3]
    SLICE_X121Y180                                                    r  st/full6_i_73/I1
    SLICE_X121Y180       LUT4 (Prop_lut4_I1_O)        0.043     4.789 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.789    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.046 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.046    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.095 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.095    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.144 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.144    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.193 r  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.729    ri/st/location22_in
    SLICE_X118Y180                                                    r  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.772 r  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.152    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    r  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.195 r  ri/full1_i_3/O
                         net (fo=8, routed)           0.440     6.636    st/I2
    SLICE_X120Y180                                                    r  st/key5[31]_i_3/I4
    SLICE_X120Y180       LUT5 (Prop_lut5_I4_O)        0.043     6.679 r  st/key5[31]_i_3/O
                         net (fo=42, routed)          0.479     7.157    st/O3
    SLICE_X125Y182                                                    r  st/key5[16]_i_1/I1
    SLICE_X125Y182       LUT3 (Prop_lut3_I1_O)        0.043     7.200 r  st/key5[16]_i_1/O
                         net (fo=1, routed)           0.000     7.200    st/n_24_key5[16]_i_1
    SLICE_X125Y182       FDRE                                         r  st/key5_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.175     6.742    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y182                                                    r  st/key5_reg[16]/C
                         clock pessimism              0.281     7.024    
                         clock uncertainty           -0.035     6.988    
    SLICE_X125Y182       FDRE (Setup_fdre_C_D)        0.033     7.021    st/key5_reg[16]
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.835ns (29.217%)  route 2.023ns (70.783%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180                                                    r  st/full6_i_73/I2
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180                                                    f  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    f  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186                                                    f  ri/full3_i_2/I0
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186                                                    f  ri/full3_i_1/I0
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.301     6.926    st/E[0]
    SLICE_X119Y187       FDRE                                         r  st/key2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X119Y187                                                    r  st/key2_reg[24]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X119Y187       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/key2_reg[24]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.835ns (29.217%)  route 2.023ns (70.783%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180                                                    r  st/full6_i_73/I2
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180                                                    f  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    f  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186                                                    f  ri/full3_i_2/I0
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186                                                    f  ri/full3_i_1/I0
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.301     6.926    st/E[0]
    SLICE_X119Y187       FDRE                                         r  st/key3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X119Y187                                                    r  st/key3_reg[16]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X119Y187       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/key3_reg[16]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/key3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.835ns (29.217%)  route 2.023ns (70.783%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180                                                    r  st/full6_i_73/I2
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180                                                    r  ri/full6_reg_i_50/S[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181                                                    r  ri/full6_reg_i_32/CI
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182                                                    r  ri/full6_reg_i_14/CI
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183                                                    r  ri/full6_reg_i_4/CI
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180                                                    f  ri/full1_i_5/I2
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185                                                    f  ri/full1_i_3/I0
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186                                                    f  ri/full3_i_2/I0
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186                                                    f  ri/full3_i_1/I0
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.301     6.926    st/E[0]
    SLICE_X119Y187       FDRE                                         r  st/key3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                                                              r  tm3_clk_v0_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X119Y187                                                    r  st/key3_reg[24]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X119Y187       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/key3_reg[24]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 -0.178    




