/*
 * Copyright (c) 2014 MediaTek Inc.
 * Author: Eddie Huang <eddie.huang@mediatek.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;
#include <dt-bindings/clock/mediatek,mt6397-clks.h>
#include "mt8173.dtsi"
#include "mt6397-pinfunc.h"

/ {
	model = "mediatek,mt8173-crosnb";
	compatible = "mediatek,mt8173-crosnb", "mediatek,mt8173";

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
	};

	memory@100000000 {
		device_type = "memory";
		reg = <1 0 0 0x40000000>;
	};

	psci {
		method = "";
	};

	chosen {
		linux,stdout-path = &uart0;
	};

	spi {
		compatible = "spi-gpio";
		#address-cells = <0x1>;
		#size-cells = <0>;

		gpio-sck = <&pio 102 0>;
		gpio-miso = <&pio 103 0>;
		gpio-mosi = <&pio 104 0>;
		cs-gpios = <&pio 105 0>;
		num-chipselects = <1>;

		/* clients */
		cros-ec@0 {
			compatible = "google,cros-ec-spi";
			reg = <0x0>;
			spi-max-frequency = <18000000>;
			interrupt-parent = <&pio>;
			interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
			google,cros-ec-spi-msg-delay = <500>;
			google,cros-ec-spi-pre-delay = <500>;

			keyboard-controller {
				compatible = "google,cros-ec-keyb";
				keypad,num-rows = <8>;
				keypad,num-columns = <13>;
				google,needs-ghost-filter;
				linux,keymap = <0x0001007d      /* L_META */
				0x0002003b      /* F1 */
				0x00030030      /* B */
				0x00040044      /* F10 */
				0x00060031      /* N */
				0x0008000d      /* = */
				0x000a0064      /* R_ALT */

				0x01010001      /* ESC */
				0x0102003e      /* F4 */
				0x01030022      /* G */
				0x01040041      /* F7 */
				0x01060023      /* H */
				0x01080028      /* ' */
				0x01090043      /* F9 */
				0x010b000e      /* BKSPACE */

				0x0200001d      /* L_CTRL */
				0x0201000f      /* TAB */
				0x0202003d      /* F3 */
				0x02030014      /* T */
				0x02040040      /* F6 */
				0x0205001b      /* ] */
				0x02060015      /* Y */
				0x02070056      /* 102ND */
				0x0208001a      /* [ */
				0x02090042      /* F8 */

				0x03010029      /* GRAVE */
				0x0302003c      /* F2 */
				0x03030006      /* 5 */
				0x0304003f      /* F5 */
				0x03060007      /* 6 */
				0x0308000c      /* - */
				0x030b002b      /* \ */

				0x04000061      /* R_CTRL */
				0x0401001e      /* A */
				0x04020020      /* D */
				0x04030021      /* F */
				0x0404001f      /* S */
				0x04050025      /* K */
				0x04060024      /* J */
				0x04080027      /* ; */
				0x04060024      /* J */
				0x04080027      /* ; */
				0x04090026      /* L */
				0x040a002b      /* \ */
				0x040b001c      /* ENTER */

				0x0501002c      /* Z */
				0x0502002e      /* C */
				0x0503002f      /* V */
				0x0504002d      /* X */
				0x05050033      /* , */
				0x05060032      /* M */
				0x0507002a      /* L_SHIFT */
				0x05080035      /* / */
				0x05090034      /* . */
				0x050B0039      /* SPACE */

				0x06010002      /* 1 */
				0x06020004      /* 3 */
				0x06030005      /* 4 */
				0x06040003      /* 2 */
				0x06050009      /* 8 */
				0x06060008      /* 7 */
				0x0608000b      /* 0 */
				0x0609000a      /* 9 */
				0x060a0038      /* L_ALT */
				0x060b006c      /* DOWN */
				0x060c006a      /* RIGHT */

				0x07010010      /* Q */
				0x07020012      /* E */
				0x07030013      /* R */
				0x07040011      /* W */
				0x07050017      /* I */
				0x07060016      /* U */
				0x07070036      /* R_SHIFT */
				0x07080019      /* P */
				0x07090018      /* O */
				0x070b0067      /* UP */
				0x070c0069>;    /* LEFT */
			};
		};
	};

	sound {
		compatible = "mediatek,mt8173-max98090";
		mediatek,audio-codec = <&max98090>;
		reg-vgp1-supply = <&mt6397_vgp1_reg>;
		reg-vgp4-supply = <&mt6397_vgp4_reg>;
		pinctrl-names = "default";
		pinctrl-0 = <&aud_i2s2>;
		status = "okay";
	};
};

&pwrap {
	pmic: mt6397 {
		compatible = "mediatek,mt6397";
		#address-cells = <1>;
		#size-cells = <1>;
		interrupt-parent = <&pio>;
		interrupts = <5 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-controller;
		#interrupt-cells = <2>;

		syscfg_pctl_pmic: syscfg_pctl_pmic@0000C000 {
			compatible = "mediatek,mt6397-pctl-pmic-syscfg", "syscon";
			reg = <0 0x0000C000 0 0x0108>;
		};

		rtc: rtc@e000 {
			compatible = "mediatek,mt6397-rtc";
			reg = <0xe000 0x3e>;
			interrupt-parent = <&pmic>;
			interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
		};

		pio6397: pinctrl@0x0000C000 {
			compatible = "mediatek,mt6397-pinctrl";
			mediatek,pctl-regmap = <&syscfg_pctl_pmic>;
			gpio-controller;
		};

		mt6397clock: mt6397clock {
			compatible = "mediatek,mt6397-clk";
			#clock-cells = <1>;
		};

		mt6397regulator: mt6397regulator {
			compatible = "mediatek,mt6397-regulator";

			mt6397_vpca15_reg: buck_vpca15 {
				regulator-compatible = "buck_vpca15";
				regulator-name = "vpca15";
				regulator-min-microvolt = < 700000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <12500>;
				regulator-always-on;
			};

			mt6397_vpca7_reg: buck_vpca7 {
				regulator-compatible = "buck_vpca7";
				regulator-name = "vpca7";
				regulator-min-microvolt = < 700000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <12500>;
				regulator-enable-ramp-delay = <115>;
			};

			mt6397_vsramca15_reg: buck_vsramca15 {
				regulator-compatible = "buck_vsramca15";
				regulator-name = "vsramca15";
				regulator-min-microvolt = < 700000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <12500>;
				regulator-always-on;
			};

			mt6397_vsramca7_reg: buck_vsramca7 {
				regulator-compatible = "buck_vsramca7";
				regulator-name = "vsramca7";
				regulator-min-microvolt = < 700000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <12500>;
				regulator-always-on;
			};

			mt6397_vcore_reg: buck_vcore {
				regulator-compatible = "buck_vcore";
				regulator-name = "vcore";
				regulator-min-microvolt = < 700000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <12500>;
				regulator-always-on;
			};

			mt6397_vgpu_reg: buck_vgpu {
				regulator-compatible = "buck_vgpu";
				regulator-name = "vgpu";
				regulator-min-microvolt = < 700000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <12500>;
				regulator-enable-ramp-delay = <115>;
			};

			mt6397_vdrm_reg: buck_vdrm {
				regulator-compatible = "buck_vdrm";
				regulator-name = "vdrm";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1400000>;
				regulator-ramp-delay = <12500>;
				regulator-always-on;
			};

			mt6397_vio18_reg: buck_vio18 {
				regulator-compatible = "buck_vio18";
				regulator-name = "vio18";
				regulator-min-microvolt = <1620000>;
				regulator-max-microvolt = <1980000>;
				regulator-ramp-delay = <12500>;
				regulator-always-on;
			};

			mt6397_vtcxo_reg: ldo_vtcxo {
				regulator-compatible = "ldo_vtcxo";
				regulator-name = "vtcxo";
				regulator-always-on;
			};

			mt6397_va28_reg: ldo_va28 {
				regulator-compatible = "ldo_va28";
				regulator-name = "va28";
				regulator-always-on;
			};

			mt6397_vcama_reg: ldo_vcama {
				regulator-compatible = "ldo_vcama";
				regulator-name = "vcama";
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <2800000>;
				regulator-enable-ramp-delay = <218>;
			};

			mt6397_vio28_reg: ldo_vio28 {
				regulator-compatible = "ldo_vio28";
				regulator-name = "vio28";
				regulator-always-on;
			};

			mt6397_vusb_reg: ldo_vusb {
				regulator-compatible = "ldo_vusb";
				regulator-name = "vusb";
			};

			mt6397_vmc_reg: ldo_vmc {
				regulator-compatible = "ldo_vmc";
				regulator-name = "vmc";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-enable-ramp-delay = <218>;
			};

			mt6397_vmch_reg: ldo_vmch {
				regulator-compatible = "ldo_vmch";
				regulator-name = "vmch";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-enable-ramp-delay = <218>;
			};

			mt6397_vemc_3v3_reg: ldo_vemc3v3 {
				regulator-compatible = "ldo_vemc3v3";
				regulator-name = "vemc_3v3";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-enable-ramp-delay = <218>;
			};

			mt6397_vgp1_reg: ldo_vgp1 {
				regulator-compatible = "ldo_vgp1";
				regulator-name = "vcamd";
				regulator-min-microvolt = <1220000>;
				regulator-max-microvolt = <3300000>;
				regulator-enable-ramp-delay = <240>;
			};

			mt6397_vgp2_reg: ldo_vgp2 {
				regulator-compatible = "ldo_vgp2";
				regulator-name = "vcamio";
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3300000>;
				regulator-enable-ramp-delay = <218>;
			};

			mt6397_vgp3_reg: ldo_vgp3 {
				regulator-compatible = "ldo_vgp3";
				regulator-name = "vcamaf";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <3300000>;
				regulator-enable-ramp-delay = <218>;
			};

			mt6397_vgp4_reg: ldo_vgp4 {
				regulator-compatible = "ldo_vgp4";
				regulator-name = "vgp4";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <3300000>;
				regulator-enable-ramp-delay = <218>;
			};

			mt6397_vgp5_reg: ldo_vgp5 {
				regulator-compatible = "ldo_vgp5";
				regulator-name = "vgp5";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <3000000>;
				regulator-enable-ramp-delay = <218>;
			};

			mt6397_vgp6_reg: ldo_vgp6 {
				regulator-compatible = "ldo_vgp6";
				regulator-name = "vgp6";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <3300000>;
				regulator-enable-ramp-delay = <218>;
			};

			mt6397_vibr_reg: ldo_vibr {
				regulator-compatible = "ldo_vibr";
				regulator-name = "vibr";
				regulator-min-microvolt = <1300000>;
				regulator-max-microvolt = <3300000>;
				regulator-enable-ramp-delay = <218>;
			};
		};
	};
};

&pio {
	mmc0_pins_default: mmc0default {
		pins_cmd_dat {
			pins = <MT8173_PIN_64_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
				<MT8173_PIN_63_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
				<MT8173_PIN_62_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
				<MT8173_PIN_61_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
				<MT8173_PIN_66_MSDC0_CMD__FUNC_MSDC0_CMD>,
				<MT8173_PIN_60_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
				<MT8173_PIN_59_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
				<MT8173_PIN_58_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
				<MT8173_PIN_57_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
				<MT8173_PIN_68_MSDC0_RST___FUNC_MSDC0_RSTB>;
				bias-pull-up;
		};
		pins_clk {
			pins =  <MT8173_PIN_65_MSDC0_CLK__FUNC_MSDC0_CLK>;
				bias-pull-down;
		};
	};

	mmc0_pins_uhs: mmc0@0{
		pins_cmd_dat {
			pins = <MT8173_PIN_64_MSDC0_DAT7__FUNC_MSDC0_DAT7>,
			     <MT8173_PIN_63_MSDC0_DAT6__FUNC_MSDC0_DAT6>,
			     <MT8173_PIN_62_MSDC0_DAT5__FUNC_MSDC0_DAT5>,
			     <MT8173_PIN_61_MSDC0_DAT4__FUNC_MSDC0_DAT4>,
			     <MT8173_PIN_66_MSDC0_CMD__FUNC_MSDC0_CMD>,
			     <MT8173_PIN_60_MSDC0_DAT3__FUNC_MSDC0_DAT3>,
			     <MT8173_PIN_59_MSDC0_DAT2__FUNC_MSDC0_DAT2>,
			     <MT8173_PIN_58_MSDC0_DAT1__FUNC_MSDC0_DAT1>,
			     <MT8173_PIN_57_MSDC0_DAT0__FUNC_MSDC0_DAT0>,
			     <MT8173_PIN_68_MSDC0_RST___FUNC_MSDC0_RSTB>;
			input-enable;
			drive-strength = <MTK_DRIVE_2mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		pins_clk {
			pins = <MT8173_PIN_65_MSDC0_CLK__FUNC_MSDC0_CLK>;
			drive-strength = <MTK_DRIVE_2mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_01>;
		};
	};
};

&mmc0 {
	pinctrl-names = "default", "state_uhs";
	pinctrl-0 = <&mmc0_pins_default>;
	pinctrl-1 = <&mmc0_pins_uhs>;
	status = "okay";
	bus-width = <8>;
	max-frequency = <50000000>;
	cap-mmc-highspeed;
	core-power-supply = <&mt6397_vemc_3v3_reg>;
	non-removable;
	func = "EMMC";
};

&i2c0 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c0_pins_a>;
	status = "okay";
	clock-frequency = <100000>;
	#address-cells = <1>;
	#size-cells = <0>;
	max98090: audio-codec@10 {
		compatible = "maxim,max98090";
		reg = <0x10>;
		interrupt-parent = <&pio>;
		interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
		pinctrl-names = "default";
		pinctrl-0 = <&max98090_irq>;
	};
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c1_pins_a>;
	status = "okay";
	clock-frequency = <100000>;
	#address-cells = <1>;
	#size-cells = <0>;
	buck: da9211@68 {
		compatible = "dlg,da9211";
		reg = <0x68>;
		regulators {
			da9211_vcpu_reg: BUCKA {
				regulator-name = "VBUCKA";
				regulator-min-microvolt = < 700000>;
				regulator-max-microvolt = <1310000>;
				regulator-min-microamp	= <2000000>;
				regulator-max-microamp	= <4400000>;
				regulator-ramp-delay = <10000>;
				regulator-always-on;
			};
			da9211_vgpu_reg: BUCKB {
				regulator-name = "VBUCKB";
				regulator-min-microvolt = < 700000>;
				regulator-max-microvolt = <1310000>;
				regulator-min-microamp	= <2000000>;
				regulator-max-microamp	= <3000000>;
				regulator-ramp-delay = <10000>;
				regulator-always-on;
			};
		};
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c2_pins_a>;
	status = "okay";
	clock-frequency = <100000>;
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c3_pins_a>;
	status = "okay";
	clock-frequency = <100000>;
};

&i2c4 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c4_pins_a>;
	status = "okay";
	clock-frequency = <100000>;
	#address-cells = <0x1>;
	#size-cells = <0>;
	trackpad@15 {
		compatible = "elan,i2c_touchpad";
		interrupt-parent = <&pio>;
		interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
		reg = <0x15>;
		vcc-supply = <&mt6397_vgp6_reg>;
		wakeup-source;
	};
	thermal@4c {
		compatible = "ti,tmp432";
		reg = <0x4c>;
	};
};

&i2c6 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c6_pins_a>;
	status = "okay";
	clock-frequency = <100000>;
};

&pio {
	aud_i2s2: aud_i2s2 {
		pins1 {
			pins = <MT8173_PIN_128_I2S0_LRCK__FUNC_I2S0_WS>,
					<MT8173_PIN_129_I2S0_BCK__FUNC_I2S0_BCK>,
					<MT8173_PIN_130_I2S0_MCK__FUNC_I2S0_MCK>,
					<MT8173_PIN_131_I2S0_DATA0__FUNC_I2S0_DO>,
					<MT8173_PIN_132_I2S0_DATA1__FUNC_I2S0_DI>;
			bias-pull-down;
		};
	};
	max98090_irq: max98090_irq {
		pins1 {
			pins = <MT8173_PIN_9_EINT9__FUNC_GPIO9>;
			bias-pull-up;
		};
	};
};
