==20480== Cachegrind, a cache and branch-prediction profiler
==20480== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20480== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20480== Command: ./srr-large
==20480== 
--20480-- warning: L3 cache found, using its data for the LL simulation.
--20480-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20480-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20480== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20480== (see section Limitations in user manual)
==20480== NOTE: further instances of this message will not be shown
==20480== 
==20480== I   refs:      919,217,731,559
==20480== I1  misses:              1,566
==20480== LLi misses:              1,559
==20480== I1  miss rate:            0.00%
==20480== LLi miss rate:            0.00%
==20480== 
==20480== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20480== D1  misses:        426,634,489  (    387,561,919 rd   +      39,072,570 wr)
==20480== LLd misses:            985,575  (        429,032 rd   +         556,543 wr)
==20480== D1  miss rate:             0.1% (            0.2%     +             0.0%  )
==20480== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20480== 
==20480== LL refs:           426,636,055  (    387,563,485 rd   +      39,072,570 wr)
==20480== LL misses:             987,134  (        430,591 rd   +         556,543 wr)
==20480== LL miss rate:              0.0% (            0.0%     +             0.0%  )
