(window.webpackJsonp=window.webpackJsonp||[]).push([[25],{311:function(e,t,r){"use strict";r.r(t);var n=r(14),o=Object(n.a)({},(function(){var e=this,t=e._self._c;return t("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[t("h2",{attrs:{id:"developers-github-account"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#developers-github-account"}},[e._v("#")]),e._v(" Developers (Github Account)")]),e._v(" "),t("ul",[t("li",[t("p",[e._v("Nitcloud: Product Optimization and Requirements Engineering.")])]),e._v(" "),t("li",[t("p",[e._v("Kylin: HDL Syntax Parser and Wasm Construction.")])]),e._v(" "),t("li",[t("p",[e._v("LSTM-Kirigaya: Digital-IDE kernel implementation and UI design.")])])]),e._v(" "),t("hr"),e._v(" "),t("h2",{attrs:{id:"acknowledgements"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#acknowledgements"}},[e._v("#")]),e._v(" Acknowledgements")]),e._v(" "),t("ul",[t("li",[t("a",{attrs:{href:"https://github.com/puorc/awesome-vhdl",target:"_blank",rel:"noopener noreferrer"}},[e._v("VHDL"),t("OutboundLink")],1)]),e._v(" "),t("li",[t("a",{attrs:{href:"http://www.clifford.at/yosys",target:"_blank",rel:"noopener noreferrer"}},[e._v("yosys"),t("OutboundLink")],1)]),e._v(" "),t("li",[t("a",{attrs:{href:"https://github.com/TerosTechnology/vscode-terosHDL",target:"_blank",rel:"noopener noreferrer"}},[e._v("TerosHDL"),t("OutboundLink")],1)]),e._v(" "),t("li",[t("a",{attrs:{href:"https://github.com/go2sh/tcl-language-support",target:"_blank",rel:"noopener noreferrer"}},[e._v("TCL Language Support"),t("OutboundLink")],1)]),e._v(" "),t("li",[t("a",{attrs:{href:"https://github.com/mshr-h/vscode-verilog-hdl-support",target:"_blank",rel:"noopener noreferrer"}},[e._v("Verilog HDL/SystemVerilog"),t("OutboundLink")],1)]),e._v(" "),t("li",[t("a",{attrs:{href:"https://github.com/eirikpre/VSCode-SystemVerilog",target:"_blank",rel:"noopener noreferrer"}},[e._v("SystemVerilog - Language Support"),t("OutboundLink")],1)])])])}),[],!1,null,null,null);t.default=o.exports}}]);