#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Sep 15 13:57:19 2024
# Process ID: 7088
# Current directory: C:/Users/Dusan/Desktop/standby_sparing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11760 C:\Users\Dusan\Desktop\standby_sparing\standby_sparing.xpr
# Log file: C:/Users/Dusan/Desktop/standby_sparing/vivado.log
# Journal file: C:/Users/Dusan/Desktop/standby_sparing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1104.520 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd w ]
add_files -fileset sim_1 C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/master_sve/DSONG/fir_otporan/fir_filtar.srcs/sources_1/new/util_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [voter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim/xsim.dir/tb_voter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 15 14:27:55 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1104.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1104.520 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 83 us
save_wave_config {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
set_property xsim.view C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [voter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.520 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
save_wave_config {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.520 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1237.727 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.5 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.465 ; gain = 0.000
run 0.5 us
save_wave_config {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
ERROR: [VRFC 10-2989] 'eq_relevant' is not declared [C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd:87]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd:47]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1238.832 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.5 us
save_wave_config {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 3 out of bound 2 downto 0
Time: 215 ns  Iteration: 2  Process: /tb_voter/uut/line__107
  File: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd

HDL Line: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd:107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1245.594 ; gain = 1.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.699 ; gain = 0.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1246.172 ; gain = 0.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1246.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1246.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.105 ; gain = 0.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 190 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1248.105 ; gain = 0.000
run 0.5 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 0.5 us
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 190 ns  Iteration: 10000
run 0.5 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.625 ; gain = 2.820
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 190 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.625 ; gain = 0.000
run 0.5 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 15 16:02:27 2024...
