{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522980144922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522980144943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 22:02:24 2018 " "Processing started: Thu Apr 05 22:02:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522980144943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980144943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Smash_Bros -c Smash_Bros " "Command: quartus_map --read_settings_files=on --write_settings_files=off Smash_Bros -c Smash_Bros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980144943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522980147093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522980147093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/writeback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_8_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_8_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_8_1bit " "Found entity 1: tristate_8_1bit" {  } { { "tristate_8_1bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(10) " "Verilog HDL warning at tristate_8.v(10): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(11) " "Verilog HDL warning at tristate_8.v(11): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(12) " "Verilog HDL warning at tristate_8.v(12): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(13) " "Verilog HDL warning at tristate_8.v(13): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(14) " "Verilog HDL warning at tristate_8.v(14): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(15) " "Verilog HDL warning at tristate_8.v(15): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(16) " "Verilog HDL warning at tristate_8.v(16): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_8.v(17) " "Verilog HDL warning at tristate_8.v(17): extended using \"x\" or \"z\"" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_8.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_8 " "Found entity 1: tristate_8" {  } { { "tristate_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(13) " "Verilog HDL warning at tristate_32.v(13): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(14) " "Verilog HDL warning at tristate_32.v(14): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(15) " "Verilog HDL warning at tristate_32.v(15): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(16) " "Verilog HDL warning at tristate_32.v(16): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(17) " "Verilog HDL warning at tristate_32.v(17): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(18) " "Verilog HDL warning at tristate_32.v(18): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(19) " "Verilog HDL warning at tristate_32.v(19): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(20) " "Verilog HDL warning at tristate_32.v(20): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(21) " "Verilog HDL warning at tristate_32.v(21): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(22) " "Verilog HDL warning at tristate_32.v(22): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(23) " "Verilog HDL warning at tristate_32.v(23): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(24) " "Verilog HDL warning at tristate_32.v(24): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(25) " "Verilog HDL warning at tristate_32.v(25): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(26) " "Verilog HDL warning at tristate_32.v(26): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(27) " "Verilog HDL warning at tristate_32.v(27): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(28) " "Verilog HDL warning at tristate_32.v(28): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(29) " "Verilog HDL warning at tristate_32.v(29): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(30) " "Verilog HDL warning at tristate_32.v(30): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(31) " "Verilog HDL warning at tristate_32.v(31): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(32) " "Verilog HDL warning at tristate_32.v(32): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(33) " "Verilog HDL warning at tristate_32.v(33): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(34) " "Verilog HDL warning at tristate_32.v(34): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(35) " "Verilog HDL warning at tristate_32.v(35): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(36) " "Verilog HDL warning at tristate_32.v(36): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(37) " "Verilog HDL warning at tristate_32.v(37): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(38) " "Verilog HDL warning at tristate_32.v(38): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(39) " "Verilog HDL warning at tristate_32.v(39): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(40) " "Verilog HDL warning at tristate_32.v(40): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(41) " "Verilog HDL warning at tristate_32.v(41): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(42) " "Verilog HDL warning at tristate_32.v(42): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(43) " "Verilog HDL warning at tristate_32.v(43): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_32.v(44) " "Verilog HDL warning at tristate_32.v(44): extended using \"x\" or \"z\"" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_32 " "Found entity 1: tristate_32" {  } { { "tristate_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/tristate_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_comp " "Found entity 1: sub_comp" {  } { { "sub_comp.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/sub_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall.v 1 1 " "Found 1 design units, including 1 entities, in source file stall.v" { { "Info" "ISGN_ENTITY_NAME" "1 stall " "Found entity 1: stall" {  } { { "stall.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/stall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_inverter " "Found entity 1: sign_inverter" {  } { { "sign_inverter.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/sign_inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_5bit " "Found entity 1: register_5bit" {  } { { "register_5bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/register_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "physics_coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file physics_coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 physics_coprocessor " "Found entity 1: physics_coprocessor" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_5bit " "Found entity 1: mux_2_5bit" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mux_2_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_wrap " "Found entity 1: multiplier_wrap" {  } { { "multiplier_wrap.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multiplier_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/main_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_add.v 1 1 " "Found 1 design units, including 1 entities, in source file half_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_add " "Found entity 1: half_add" {  } { { "half_add.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/half_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file full_add_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_add_cla " "Found entity 1: full_add_cla" {  } { { "full_add_cla.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/full_add_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980162991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980162991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.v 1 1 " "Found 1 design units, including 1 entities, in source file full_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "full_add.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/full_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_wrap " "Found entity 1: divider_wrap" {  } { { "divider_wrap.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/divider_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_c.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_c " "Found entity 1: dff_c" {  } { { "dff_c.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/dff_c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_8 " "Found entity 1: decoder_8" {  } { { "decoder_8.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/decoder_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_32 " "Found entity 1: decoder_32" {  } { { "decoder_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/decoder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_2bit_sat.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_2bit_sat.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_2bit_sat " "Found entity 1: counter_2bit_sat" {  } { { "counter_2bit_sat.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/counter_2bit_sat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_5.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_5 " "Found entity 1: comparator_5" {  } { { "comparator_5.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/comparator_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g cla_8bit.v(5) " "Verilog HDL Declaration information at cla_8bit.v(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "cla_8bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/cla_8bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522980163123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p cla_8bit.v(5) " "Verilog HDL Declaration information at cla_8bit.v(5): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "cla_8bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/cla_8bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522980163123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_8bit " "Found entity 1: cla_8bit" {  } { { "cla_8bit.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/cla_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branch_table.v(38) " "Verilog HDL warning at branch_table.v(38): extended using \"x\" or \"z\"" {  } { { "branch_table.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_table.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980163123 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branch_table.v(39) " "Verilog HDL warning at branch_table.v(39): extended using \"x\" or \"z\"" {  } { { "branch_table.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_table.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980163123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_table.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_table " "Found entity 1: branch_table" {  } { { "branch_table.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163140 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branch_predictor.v(34) " "Verilog HDL warning at branch_predictor.v(34): extended using \"x\" or \"z\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_predictor.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980163145 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branch_predictor.v(35) " "Verilog HDL warning at branch_predictor.v(35): extended using \"x\" or \"z\"" {  } { { "branch_predictor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_predictor.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522980163145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/branch_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "bitwise_or.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/bitwise_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/bitwise_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_64.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_64 " "Found entity 1: adder_64" {  } { { "adder_64.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/adder_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/adder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmio.v 1 1 " "Found 1 design units, including 1 entities, in source file mmio.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmio " "Found entity 1: mmio" {  } { { "mmio.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.v 1 1 " "Found 1 design units, including 1 entities, in source file collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980163208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980163208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(108) " "Verilog HDL Implicit Net warning at skeleton.v(108): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980163208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(109) " "Verilog HDL Implicit Net warning at skeleton.v(109): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980163208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(109) " "Verilog HDL Implicit Net warning at skeleton.v(109): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980163208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522980163277 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(29) " "Output port \"VGA_SYNC\" at skeleton.v(29) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522980163292 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980163323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980166024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980166046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522980166046 ""}  } { { "imem.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/imem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522980166046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/db/altsyncram_bs91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522980166177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980166177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bs91 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated " "Elaborating entity \"altsyncram_bs91\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_bs91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980166177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmio mmio:my_mem " "Elaborating entity \"mmio\" for hierarchy \"mmio:my_mem\"" {  } { { "skeleton.v" "my_mem" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/skeleton.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980166409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "physics_coprocessor mmio:my_mem\|physics_coprocessor:physP1 " "Elaborating entity \"physics_coprocessor\" for hierarchy \"mmio:my_mem\|physics_coprocessor:physP1\"" {  } { { "mmio.v" "physP1" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980166494 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump physics_coprocessor.v(35) " "Verilog HDL or VHDL warning at physics_coprocessor.v(35): object \"jump\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980166494 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joystick_jumpPos physics_coprocessor.v(35) " "Verilog HDL or VHDL warning at physics_coprocessor.v(35): object \"joystick_jumpPos\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980166494 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "platform_Thru physics_coprocessor.v(35) " "Verilog HDL or VHDL warning at physics_coprocessor.v(35): object \"platform_Thru\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980166494 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wall_Left physics_coprocessor.v(41) " "Verilog HDL or VHDL warning at physics_coprocessor.v(41): object \"wall_Left\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980166494 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wall_Right physics_coprocessor.v(41) " "Verilog HDL or VHDL warning at physics_coprocessor.v(41): object \"wall_Right\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980166494 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wall_Up physics_coprocessor.v(41) " "Verilog HDL or VHDL warning at physics_coprocessor.v(41): object \"wall_Up\" assigned a value but never read" {  } { { "physics_coprocessor.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/physics_coprocessor.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522980166494 "|skeleton|mmio:my_mem|physics_coprocessor:physP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision mmio:my_mem\|collision:collision1 " "Elaborating entity \"collision\" for hierarchy \"mmio:my_mem\|collision:collision1\"" {  } { { "mmio.v" "collision1" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980166563 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "collision.v(16) " "Verilog HDL error at collision.v(16): part-select direction is opposite from prefix index direction" {  } { { "collision.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/collision.v" 16 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1522980166563 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y_pos collision.v(8) " "HDL error at collision.v(8): see declaration for object \"y_pos\"" {  } { { "collision.v" "" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/collision.v" 8 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980166563 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mmio:my_mem\|collision:collision1 " "Can't elaborate user hierarchy \"mmio:my_mem\|collision:collision1\"" {  } { { "mmio.v" "collision1" { Text "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/mmio.v" 64 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522980166563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/output_files/Smash_Bros.map.smsg " "Generated suppressed messages file C:/Users/Jesse/Resilio_Sync/Spring 2018/ECE 350/final-project-s18-matthew-nathaniel-jesse/output_files/Smash_Bros.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980166663 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522980166810 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 05 22:02:46 2018 " "Processing ended: Thu Apr 05 22:02:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522980166810 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522980166810 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522980166810 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522980166810 ""}
