library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity reg is 
port(
signal en: in std_logic;
signal clk: in std_logic;
signal reset_n: in std_logic;
signal q: in std_logic_vector(1 downto 0);
signal q_reg: out std_logic_vector(1 downto 0));

architecture arq of reg is

end arq;
