# compile verilog/system verilog design source files
verilog xil_defaultlib "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" --include "../../../../IB_LUT.srcs/sources_1/imports/cnu_6_bram" --include "../../../../IB_LUT.srcs/sources_1/bd/clock_domain/ipshared/4fba" \
"../../../../IB_LUT.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" \
"../../../../IB_LUT.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_1_0/sim/IB_RAM_blk_mem_gen_1_0.v" \
"../../../../IB_LUT.ip_user_files/bd/clock_domain/ip/clock_domain_clk_wiz_0_1/clock_domain_clk_wiz_0_1_sim_netlist.v" \
"../../../../IB_LUT.ip_user_files/bd/clock_domain/sim/clock_domain.v" \
"../../../../IB_LUT.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" \
"../../../../IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/c6ibAddr_ram_sel.v" \
"../../../../IB_LUT.srcs/sources_1/new/c6ibm_port_shifter.v" \
"../../../../IB_LUT.srcs/sources_1/new/c6ibwr_ram_sel.v" \
"../../../../IB_LUT.srcs/sources_1/imports/hdl/clock_domain_wrapper.v" \
"../../../../IB_LUT.srcs/sources_1/imports/cnu_6_bram/cnu6_ib_map.v" \
"../../../../IB_LUT.srcs/sources_1/new/cnu6ib_control_unit.v" \
"../../../../IB_LUT.srcs/sources_1/new/decomp_clk_gen.v" \
"../../../../IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_distributed_ram_bank.v" \
"../../../../IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_lut_ram.v" \
"../../../../IB_LUT.srcs/sources_1/new/ram_sel_counter.v" \
"../../../../IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/reconf_ib_lut2.v" \
"../../../../IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
