// Seed: 764734615
module module_0 #(
    parameter id_2 = 32'd57,
    parameter id_7 = 32'd74
) (
    input id_1,
    input _id_2,
    output id_3,
    output logic id_4
);
  assign id_4 = {1, id_1[id_2 : id_2]} ? id_3 / 1'b0 : id_4 - id_2;
  assign id_3 = 1;
  always @(posedge id_3 or 1)
    if (1) id_3 <= 1;
    else id_3 <= id_2;
  logic id_5;
  logic id_6;
  logic _id_7 = 1 - id_2;
  always @(id_1 or posedge 1'd0 == id_1) begin
    SystemTFIdentifier(1);
    id_7 <= 1;
  end
  assign id_4 = 1;
  assign id_3 = id_4 != id_5;
  type_0 id_8 (
      .id_0 (id_1 == 1),
      .id_1 (1),
      .id_2 (id_1),
      .id_3 (),
      .id_4 (id_2[1]),
      .id_5 (id_6),
      .id_6 (1'b0),
      .id_7 (id_2),
      .id_8 (1),
      .id_9 (1),
      .id_10(id_4),
      .id_11(1'b0),
      .id_12(1'b0),
      .id_13(1'd0),
      .id_14(1),
      .id_15(1),
      .id_16(1'b0),
      .id_17(id_1[{1, 1}]),
      .id_18(id_7),
      .id_19((id_5[id_7 : SystemTFIdentifier]))
  );
endmodule
