verilog xil_defaultlib --include "../../../../FPGA_CPU_32_DDR.srcs/sources_1/ip/ila_0_1/hdl/verilog" \
"../../../../FPGA_CPU_32_DDR.srcs/sources_1/ip/ila_0_1/sim/ila_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
