{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674637413332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674637413348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 10:03:33 2023 " "Processing started: Wed Jan 25 10:03:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674637413348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637413348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_fil -c top_level_fil " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_fil -c top_level_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637413348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674637414754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674637414754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-rtl " "Found design unit 1: fir-rtl" {  } { { "../fir/fir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432191 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../fir/fir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../fir/fir/altera_avalon_sc_fifo.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "../fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432253 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "../fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "../fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432269 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "../fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "../fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432286 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "../fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir " "Found design unit 1: auk_dspip_lib_pkg_hpfir" {  } { { "../fir/fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir " "Found design unit 1: auk_dspip_math_pkg_hpfir" {  } { { "../fir/fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "../fir/fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "../fir/fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432332 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "../fir/fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432347 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432347 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432347 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432347 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432347 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "../fir/fir/dspba_library_package.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002-syn " "Found design unit 1: fir_0002-syn" {  } { { "../fir/fir/fir_0002.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432379 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002 " "Found entity 1: fir_0002" {  } { { "../fir/fir/fir_0002.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_ast-struct " "Found design unit 1: fir_0002_ast-struct" {  } { { "../fir/fir/fir_0002_ast.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432394 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_ast " "Found entity 1: fir_0002_ast" {  } { { "../fir/fir/fir_0002_ast.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_rtl_core-normal " "Found design unit 1: fir_0002_rtl_core-normal" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432410 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_rtl_core " "Found entity 1: fir_0002_rtl_core" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_adapt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_adapt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_adapt-bev " "Found design unit 1: in_adapt-bev" {  } { { "../sources_adapt/in_adapt.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432426 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_adapt " "Found entity 1: in_adapt" {  } { { "../sources_adapt/in_adapt.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_conv-behav " "Found design unit 1: in_conv-behav" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432442 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_conv " "Found entity 1: in_conv" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_storing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_storing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_storing-behav " "Found design unit 1: in_storing-behav" {  } { { "../sources_adapt/in_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_storing.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432442 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_storing " "Found entity 1: in_storing" {  } { { "../sources_adapt/in_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_storing.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_adapt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_adapt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_adapt-bev " "Found design unit 1: out_adapt-bev" {  } { { "../sources_adapt/out_adapt.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432457 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_adapt " "Found entity 1: out_adapt" {  } { { "../sources_adapt/out_adapt.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_storing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_storing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_storing-bev " "Found design unit 1: out_storing-bev" {  } { { "../sources_adapt/out_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_storing.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432472 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_storing " "Found entity 1: out_storing" {  } { { "../sources_adapt/out_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_storing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_stream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_stream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_stream-behav " "Found design unit 1: out_stream-behav" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432504 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_stream " "Found entity 1: out_stream" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/fifo_out/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/fifo_out/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_out-SYN " "Found design unit 1: fifo_out-SYN" {  } { { "../sources_adapt/fifo_out/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432520 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_out " "Found entity 1: fifo_out" {  } { { "../sources_adapt/fifo_out/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/fifo/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/fifo/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "../sources_adapt/fifo/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432535 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../sources_adapt/fifo/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-bev " "Found design unit 1: top_level-bev" {  } { { "../sources_adapt/top_level.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432551 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../sources_adapt/top_level.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwclkmgr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwclkmgr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWClkMgr-rtl " "Found design unit 1: MWClkMgr-rtl" {  } { { "../filsrc/MWClkMgr.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432566 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWClkMgr " "Found entity 1: MWClkMgr" {  } { { "../filsrc/MWClkMgr.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/rgmiibridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/rgmiibridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgmiiBridge-rtl " "Found design unit 1: rgmiiBridge-rtl" {  } { { "../filsrc/rgmiiBridge.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/rgmiiBridge.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432582 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgmiiBridge " "Found entity 1: rgmiiBridge" {  } { { "../filsrc/rgmiiBridge.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/rgmiiBridge.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwrxmac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwrxmac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwrxmac-rtl " "Found design unit 1: mwrxmac-rtl" {  } { { "../filsrc/mwrxmac.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwrxmac.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432597 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwrxmac " "Found entity 1: mwrxmac" {  } { { "../filsrc/mwrxmac.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwrxmac.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwtxmac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwtxmac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwtxmac-rtl " "Found design unit 1: mwtxmac-rtl" {  } { { "../filsrc/mwtxmac.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwtxmac.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432629 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwtxmac " "Found entity 1: mwtxmac" {  } { { "../filsrc/mwtxmac.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwtxmac.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwpingram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwpingram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwpingram-rtl " "Found design unit 1: mwpingram-rtl" {  } { { "../filsrc/mwpingram.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwpingram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432644 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwpingram " "Found entity 1: mwpingram" {  } { { "../filsrc/mwpingram.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwpingram.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwmac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwmac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWMAC-rtl " "Found design unit 1: MWMAC-rtl" {  } { { "../filsrc/MWMAC.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432660 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWMAC " "Found entity 1: MWMAC" {  } { { "../filsrc/MWMAC.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWDPRAM-rtl " "Found design unit 1: MWDPRAM-rtl" {  } { { "../filsrc/MWDPRAM.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWDPRAM.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432675 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWDPRAM " "Found entity 1: MWDPRAM" {  } { { "../filsrc/MWDPRAM.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWDPRAM.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filudpcrc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filudpcrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILUDPCRC-rtl " "Found design unit 1: FILUDPCRC-rtl" {  } { { "../filsrc/FILUDPCRC.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILUDPCRC.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432691 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILUDPCRC " "Found entity 1: FILUDPCRC" {  } { { "../filsrc/FILUDPCRC.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILUDPCRC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filpktmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filpktmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILPktMUX-rtl " "Found design unit 1: FILPktMUX-rtl" {  } { { "../filsrc/FILPktMUX.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktMUX.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432707 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILPktMUX " "Found entity 1: FILPktMUX" {  } { { "../filsrc/FILPktMUX.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktMUX.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcmdproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcmdproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILCmdProc-rtl " "Found design unit 1: FILCmdProc-rtl" {  } { { "../filsrc/FILCmdProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCmdProc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432723 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILCmdProc " "Found entity 1: FILCmdProc" {  } { { "../filsrc/FILCmdProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCmdProc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwasyncfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwasyncfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWAsyncFIFO-rtl " "Found design unit 1: MWAsyncFIFO-rtl" {  } { { "../filsrc/MWAsyncFIFO.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWAsyncFIFO.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432738 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWAsyncFIFO " "Found entity 1: MWAsyncFIFO" {  } { { "../filsrc/MWAsyncFIFO.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWAsyncFIFO.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/fildataproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/fildataproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILDataProc-rtl " "Found design unit 1: FILDataProc-rtl" {  } { { "../filsrc/FILDataProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILDataProc.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432754 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILDataProc " "Found entity 1: FILDataProc" {  } { { "../filsrc/FILDataProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILDataProc.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwpktbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwpktbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWPKTBuffer-rtl " "Found design unit 1: MWPKTBuffer-rtl" {  } { { "../filsrc/MWPKTBuffer.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432770 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWPKTBuffer " "Found entity 1: MWPKTBuffer" {  } { { "../filsrc/MWPKTBuffer.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwudppktbuilder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwudppktbuilder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWUDPPKTBuilder-rtl " "Found design unit 1: MWUDPPKTBuilder-rtl" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWUDPPKTBuilder.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432785 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWUDPPKTBuilder " "Found entity 1: MWUDPPKTBuilder" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWUDPPKTBuilder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filpktproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filpktproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILPktProc-rtl " "Found design unit 1: FILPktProc-rtl" {  } { { "../filsrc/FILPktProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432801 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILPktProc " "Found entity 1: FILPktProc" {  } { { "../filsrc/FILPktProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcommlayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcommlayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILCommLayer-rtl " "Found design unit 1: FILCommLayer-rtl" {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCommLayer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432816 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILCommLayer " "Found entity 1: FILCommLayer" {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCommLayer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_dpscram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_dpscram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_dpscram-rtl " "Found design unit 1: mwfil_dpscram-rtl" {  } { { "../filsrc/mwfil_dpscram.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dpscram.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432832 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_dpscram " "Found entity 1: mwfil_dpscram" {  } { { "../filsrc/mwfil_dpscram.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dpscram.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_udfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_udfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_udfifo-rtl " "Found design unit 1: mwfil_udfifo-rtl" {  } { { "../filsrc/mwfil_udfifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_udfifo.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432847 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_udfifo " "Found entity 1: mwfil_udfifo" {  } { { "../filsrc/mwfil_udfifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_udfifo.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_bus2dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_bus2dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_bus2dut-rtl " "Found design unit 1: mwfil_bus2dut-rtl" {  } { { "../filsrc/mwfil_bus2dut.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_bus2dut.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432862 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_bus2dut " "Found entity 1: mwfil_bus2dut" {  } { { "../filsrc/mwfil_bus2dut.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_bus2dut.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_chifcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_chifcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_chifcore-rtl " "Found design unit 1: mwfil_chifcore-rtl" {  } { { "../filsrc/mwfil_chifcore.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432879 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_chifcore " "Found entity 1: mwfil_chifcore" {  } { { "../filsrc/mwfil_chifcore.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_controller-rtl " "Found design unit 1: mwfil_controller-rtl" {  } { { "../filsrc/mwfil_controller.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_controller.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432879 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_controller " "Found entity 1: mwfil_controller" {  } { { "../filsrc/mwfil_controller.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_dut2bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_dut2bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_dut2bus-rtl " "Found design unit 1: mwfil_dut2bus-rtl" {  } { { "../filsrc/mwfil_dut2bus.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dut2bus.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432894 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_dut2bus " "Found entity 1: mwfil_dut2bus" {  } { { "../filsrc/mwfil_dut2bus.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dut2bus.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/top_level_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/top_level_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_wrapper-rtl " "Found design unit 1: top_level_wrapper-rtl" {  } { { "../filsrc/top_level_wrapper.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432910 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_wrapper " "Found entity 1: top_level_wrapper" {  } { { "../filsrc/top_level_wrapper.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_wrapper.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_chiftop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_chiftop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_chiftop-rtl " "Found design unit 1: mwfil_chiftop-rtl" {  } { { "../filsrc/mwfil_chiftop.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chiftop.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432925 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_chiftop " "Found entity 1: mwfil_chiftop" {  } { { "../filsrc/mwfil_chiftop.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chiftop.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILCore-rtl " "Found design unit 1: FILCore-rtl" {  } { { "../filsrc/FILCore.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCore.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432941 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILCore " "Found entity 1: FILCore" {  } { { "../filsrc/FILCore.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCore.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwmdioadv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwmdioadv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWMdioAdv-rtl " "Found design unit 1: MWMdioAdv-rtl" {  } { { "../filsrc/MWMdioAdv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMdioAdv.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432957 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWMdioAdv " "Found entity 1: MWMdioAdv" {  } { { "../filsrc/MWMdioAdv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMdioAdv.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mdiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mdiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDIOROM-rtl " "Found design unit 1: MDIOROM-rtl" {  } { { "../filsrc/MDIOROM.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MDIOROM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432973 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDIOROM " "Found entity 1: MDIOROM" {  } { { "../filsrc/MDIOROM.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MDIOROM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/top_level_fil.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/top_level_fil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_fil-rtl " "Found design unit 1: top_level_fil-rtl" {  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432973 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_fil " "Found entity 1: top_level_fil" {  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637432973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637432973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_fil " "Elaborating entity \"top_level_fil\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674637433956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWClkMgr MWClkMgr:u_ClockManager " "Elaborating entity \"MWClkMgr\" for hierarchy \"MWClkMgr:u_ClockManager\"" {  } { { "../filsrc/top_level_fil.vhd" "u_ClockManager" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637433987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MWClkMgr:u_ClockManager\|altpll:u_dcm " "Elaborating entity \"altpll\" for hierarchy \"MWClkMgr:u_ClockManager\|altpll:u_dcm\"" {  } { { "../filsrc/MWClkMgr.vhd" "u_dcm" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MWClkMgr:u_ClockManager\|altpll:u_dcm " "Elaborated megafunction instantiation \"MWClkMgr:u_ClockManager\|altpll:u_dcm\"" {  } { { "../filsrc/MWClkMgr.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MWClkMgr:u_ClockManager\|altpll:u_dcm " "Instantiated megafunction \"MWClkMgr:u_ClockManager\|altpll:u_dcm\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_devcie_family NONE " "Parameter \"intended_devcie_family\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clockmodule " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clockmodule\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clenak0 PORT_UNUSED " "Parameter \"port_clenak0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434192 ""}  } { { "../filsrc/MWClkMgr.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637434192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clockmodule_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clockmodule_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockmodule_altpll " "Found entity 1: clockmodule_altpll" {  } { { "db/clockmodule_altpll.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/clockmodule_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637434316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637434316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmodule_altpll MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated " "Elaborating entity \"clockmodule_altpll\" for hierarchy \"MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in altddio_in:u_ALTDDIO_IN " "Elaborating entity \"altddio_in\" for hierarchy \"altddio_in:u_ALTDDIO_IN\"" {  } { { "../filsrc/top_level_fil.vhd" "u_ALTDDIO_IN" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddio_in:u_ALTDDIO_IN " "Elaborated megafunction instantiation \"altddio_in:u_ALTDDIO_IN\"" {  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddio_in:u_ALTDDIO_IN " "Instantiated megafunction \"altddio_in:u_ALTDDIO_IN\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell ON " "Parameter \"implement_input_in_lcell\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 5 " "Parameter \"width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434456 ""}  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637434456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_n5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_n5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_n5i " "Found entity 1: ddio_in_n5i" {  } { { "db/ddio_in_n5i.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/ddio_in_n5i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637434582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637434582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_n5i altddio_in:u_ALTDDIO_IN\|ddio_in_n5i:auto_generated " "Elaborating entity \"ddio_in_n5i\" for hierarchy \"altddio_in:u_ALTDDIO_IN\|ddio_in_n5i:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out altddio_out:u_ALTDDIO_OUT " "Elaborating entity \"altddio_out\" for hierarchy \"altddio_out:u_ALTDDIO_OUT\"" {  } { { "../filsrc/top_level_fil.vhd" "u_ALTDDIO_OUT" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddio_out:u_ALTDDIO_OUT " "Elaborated megafunction instantiation \"altddio_out:u_ALTDDIO_OUT\"" {  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 211 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddio_out:u_ALTDDIO_OUT " "Instantiated megafunction \"altddio_out:u_ALTDDIO_OUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 5 " "Parameter \"width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637434738 ""}  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 211 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637434738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_hgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_hgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_hgj " "Found entity 1: ddio_out_hgj" {  } { { "db/ddio_out_hgj.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/ddio_out_hgj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637434847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637434847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_hgj altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated " "Elaborating entity \"ddio_out_hgj\" for hierarchy \"altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmiiBridge rgmiiBridge:u_RGMIIBridge " "Elaborating entity \"rgmiiBridge\" for hierarchy \"rgmiiBridge:u_RGMIIBridge\"" {  } { { "../filsrc/top_level_fil.vhd" "u_RGMIIBridge" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILCore FILCore:u_FILCore " "Elaborating entity \"FILCore\" for hierarchy \"FILCore:u_FILCore\"" {  } { { "../filsrc/top_level_fil.vhd" "u_FILCore" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILCommLayer FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer " "Elaborating entity \"FILCommLayer\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\"" {  } { { "../filsrc/FILCore.vhd" "u_FILCommLayer" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCore.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWMAC FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC " "Elaborating entity \"MWMAC\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\"" {  } { { "../filsrc/FILCommLayer.vhd" "u_MWMAC" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCommLayer.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwrxmac FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwrxmac:u_mwrxmac " "Elaborating entity \"mwrxmac\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwrxmac:u_mwrxmac\"" {  } { { "../filsrc/MWMAC.vhd" "u_mwrxmac" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637434989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwtxmac FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwtxmac:u_mwtxmac " "Elaborating entity \"mwtxmac\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwtxmac:u_mwtxmac\"" {  } { { "../filsrc/MWMAC.vhd" "u_mwtxmac" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwpingram FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram " "Elaborating entity \"mwpingram\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\"" {  } { { "../filsrc/MWMAC.vhd" "u_mwpingram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1 " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\"" {  } { { "../filsrc/mwpingram.vhd" "dpram_1" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwpingram.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILPktProc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc " "Elaborating entity \"FILPktProc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\"" {  } { { "../filsrc/FILCommLayer.vhd" "u_FILPktProc" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCommLayer.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILUDPCRC FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC " "Elaborating entity \"FILUDPCRC\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILUDPCRC" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\"" {  } { { "../filsrc/FILUDPCRC.vhd" "u_MWDPRAM" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILUDPCRC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILPktMUX FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILPktMUX:u_FILPktMUX " "Elaborating entity \"FILPktMUX\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILPktMUX:u_FILPktMUX\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILPktMUX" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILCmdProc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc " "Elaborating entity \"FILCmdProc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILCmdProc" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILDataProc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc " "Elaborating entity \"FILDataProc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILDataProc" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWAsyncFIFO FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO " "Elaborating entity \"MWAsyncFIFO\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\"" {  } { { "../filsrc/FILDataProc.vhd" "u_rxFIFO" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILDataProc.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\"" {  } { { "../filsrc/MWAsyncFIFO.vhd" "dpram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWAsyncFIFO.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWAsyncFIFO FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO " "Elaborating entity \"MWAsyncFIFO\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\"" {  } { { "../filsrc/FILDataProc.vhd" "u_txFIFO" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILDataProc.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWUDPPKTBuilder FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder " "Elaborating entity \"MWUDPPKTBuilder\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\"" {  } { { "../filsrc/FILPktProc.vhd" "u_MWUDPPKTBuilder" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWPKTBuffer FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF " "Elaborating entity \"MWPKTBuffer\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\"" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "u_DATA_BUF" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWUDPPKTBuilder.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_MWDPRAM" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_PKTINFO" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWPKTBuffer FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF " "Elaborating entity \"MWPKTBuffer\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\"" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "u_STATUS_BUF" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWUDPPKTBuilder.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_MWDPRAM" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_PKTINFO" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_chiftop FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop " "Elaborating entity \"mwfil_chiftop\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\"" {  } { { "../filsrc/FILCore.vhd" "u_mwfil_chiftop" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCore.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_chifcore FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore " "Elaborating entity \"mwfil_chifcore\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\"" {  } { { "../filsrc/mwfil_chiftop.vhd" "u_mwfil_chifcore" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chiftop.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_bus2dut FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_bus2dut:\\NormalBlock:u_bus2dut " "Elaborating entity \"mwfil_bus2dut\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_bus2dut:\\NormalBlock:u_bus2dut\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "\\NormalBlock:u_bus2dut" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_udfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo " "Elaborating entity \"mwfil_udfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "\\NormalBlock:u_b2dfifo" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_dpscram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram " "Elaborating entity \"mwfil_dpscram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\"" {  } { { "../filsrc/mwfil_udfifo.vhd" "u_dpscram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_udfifo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_controller FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller " "Elaborating entity \"mwfil_controller\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "u_controller" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_udfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo " "Elaborating entity \"mwfil_udfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "u_d2bfifo" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_dpscram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram " "Elaborating entity \"mwfil_dpscram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\"" {  } { { "../filsrc/mwfil_udfifo.vhd" "u_dpscram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_udfifo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_dut2bus FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_dut2bus:u_dut2bus " "Elaborating entity \"mwfil_dut2bus\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_dut2bus:u_dut2bus\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "u_dut2bus" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level_wrapper FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut " "Elaborating entity \"top_level_wrapper\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\"" {  } { { "../filsrc/mwfil_chiftop.vhd" "u_dut" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chiftop.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435926 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dutclk top_level_wrapper.vhd(35) " "Verilog HDL or VHDL warning at top_level_wrapper.vhd(35): object \"dutclk\" assigned a value but never read" {  } { { "../filsrc/top_level_wrapper.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_wrapper.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674637435973 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level " "Elaborating entity \"top_level\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\"" {  } { { "../filsrc/top_level_wrapper.vhd" "u_top_level" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_wrapper.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_adapt FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter " "Elaborating entity \"in_adapt\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\"" {  } { { "../sources_adapt/top_level.vhd" "in_adapter" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637435988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_storing FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|in_storing:entry " "Elaborating entity \"in_storing\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|in_storing:entry\"" {  } { { "../sources_adapt/in_adapt.vhd" "entry" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637436019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf " "Elaborating entity \"fifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\"" {  } { { "../sources_adapt/in_adapt.vhd" "buf" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637436050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\"" {  } { { "../sources_adapt/fifo/fifo.vhd" "dcfifo_component" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637436723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\"" {  } { { "../sources_adapt/fifo/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637436754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637436754 ""}  } { { "../sources_adapt/fifo/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637436754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637436879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637436879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637436879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mh6 " "Found entity 1: a_graycounter_mh6" {  } { { "db/a_graycounter_mh6.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/a_graycounter_mh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637437019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mh6 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p " "Elaborating entity \"a_graycounter_mh6\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "rdptr_g1p" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ivb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ivb " "Found entity 1: a_graycounter_ivb" {  } { { "db/a_graycounter_ivb.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/a_graycounter_ivb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637437159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ivb FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p " "Elaborating entity \"a_graycounter_ivb\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "wrptr_g1p" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0la1 " "Found entity 1: altsyncram_0la1" {  } { { "db/altsyncram_0la1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_0la1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637437300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0la1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram " "Elaborating entity \"altsyncram_0la1\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\"" {  } { { "db/dcfifo_aol1.tdf" "fifo_ram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637437363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637437425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637437504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637437566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/cmpr_a06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637437707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_aol1.tdf" "rdempty_eq_comp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_conv FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|in_conv:output " "Elaborating entity \"in_conv\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|in_conv:output\"" {  } { { "../sources_adapt/in_adapt.vhd" "output" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437800 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_sop in_conv.vhd(40) " "VHDL Signal Declaration warning at in_conv.vhd(40): used implicit default value for signal \"s_sop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674637437816 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_eop in_conv.vhd(40) " "VHDL Signal Declaration warning at in_conv.vhd(40): used implicit default value for signal \"s_eop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674637437816 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_channel in_conv.vhd(85) " "VHDL Process Statement warning at in_conv.vhd(85): inferring latch(es) for signal or variable \"s_channel\", which holds its previous value in one or more paths through the process" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674637437816 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[0\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[0\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437816 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[1\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[1\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437816 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[2\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[2\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437816 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[3\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[3\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437816 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[4\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[4\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437816 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[5\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[5\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637437816 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_adapt FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter " "Elaborating entity \"out_adapt\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\"" {  } { { "../sources_adapt/top_level.vhd" "out_adapter" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_storing FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_storing:entry2 " "Elaborating entity \"out_storing\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_storing:entry2\"" {  } { { "../sources_adapt/out_adapt.vhd" "entry2" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_out FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo " "Elaborating entity \"fifo_out\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\"" {  } { { "../sources_adapt/out_adapt.vhd" "fifo" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637437863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\"" {  } { { "../sources_adapt/fifo_out/fifo.vhd" "dcfifo_component" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637438378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\"" {  } { { "../sources_adapt/fifo_out/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637438394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637438394 ""}  } { { "../sources_adapt/fifo_out/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637438394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bol1 " "Found entity 1: dcfifo_bol1" {  } { { "db/dcfifo_bol1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_bol1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637438525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637438525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bol1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated " "Elaborating entity \"dcfifo_bol1\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637438541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1la1 " "Found entity 1: altsyncram_1la1" {  } { { "db/altsyncram_1la1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_1la1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637438728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637438728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1la1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|altsyncram_1la1:fifo_ram " "Elaborating entity \"altsyncram_1la1\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|altsyncram_1la1:fifo_ram\"" {  } { { "db/dcfifo_bol1.tdf" "fifo_ram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_bol1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637438728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_sal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637438791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637438791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\"" {  } { { "db/dcfifo_bol1.tdf" "rs_dgwp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_bol1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637438791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637438901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637438901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe6 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe6\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe6" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_sal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637438916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_tal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637439040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\"" {  } { { "db/dcfifo_bol1.tdf" "ws_dgrp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_bol1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637439088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe9 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe9\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe9" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_tal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_stream FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2 " "Elaborating entity \"out_stream\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\"" {  } { { "../sources_adapt/out_adapt.vhd" "output2" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439212 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enb out_stream.vhd(36) " "VHDL Process Statement warning at out_stream.vhd(36): signal \"enb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdempty out_stream.vhd(36) " "VHDL Process Statement warning at out_stream.vhd(36): signal \"rdempty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q out_stream.vhd(38) " "VHDL Process Statement warning at out_stream.vhd(38): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data out_stream.vhd(30) " "VHDL Process Statement warning at out_stream.vhd(30): inferring latch(es) for signal or variable \"s_data\", which holds its previous value in one or more paths through the process" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[0\] out_stream.vhd(30) " "Inferred latch for \"s_data\[0\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[1\] out_stream.vhd(30) " "Inferred latch for \"s_data\[1\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[2\] out_stream.vhd(30) " "Inferred latch for \"s_data\[2\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[3\] out_stream.vhd(30) " "Inferred latch for \"s_data\[3\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[4\] out_stream.vhd(30) " "Inferred latch for \"s_data\[4\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[5\] out_stream.vhd(30) " "Inferred latch for \"s_data\[5\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[6\] out_stream.vhd(30) " "Inferred latch for \"s_data\[6\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[7\] out_stream.vhd(30) " "Inferred latch for \"s_data\[7\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[8\] out_stream.vhd(30) " "Inferred latch for \"s_data\[8\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[9\] out_stream.vhd(30) " "Inferred latch for \"s_data\[9\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[10\] out_stream.vhd(30) " "Inferred latch for \"s_data\[10\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[11\] out_stream.vhd(30) " "Inferred latch for \"s_data\[11\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[12\] out_stream.vhd(30) " "Inferred latch for \"s_data\[12\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[13\] out_stream.vhd(30) " "Inferred latch for \"s_data\[13\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[14\] out_stream.vhd(30) " "Inferred latch for \"s_data\[14\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[15\] out_stream.vhd(30) " "Inferred latch for \"s_data\[15\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[16\] out_stream.vhd(30) " "Inferred latch for \"s_data\[16\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[17\] out_stream.vhd(30) " "Inferred latch for \"s_data\[17\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[18\] out_stream.vhd(30) " "Inferred latch for \"s_data\[18\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[19\] out_stream.vhd(30) " "Inferred latch for \"s_data\[19\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[20\] out_stream.vhd(30) " "Inferred latch for \"s_data\[20\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[21\] out_stream.vhd(30) " "Inferred latch for \"s_data\[21\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[22\] out_stream.vhd(30) " "Inferred latch for \"s_data\[22\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[23\] out_stream.vhd(30) " "Inferred latch for \"s_data\[23\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[24\] out_stream.vhd(30) " "Inferred latch for \"s_data\[24\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[25\] out_stream.vhd(30) " "Inferred latch for \"s_data\[25\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[26\] out_stream.vhd(30) " "Inferred latch for \"s_data\[26\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[27\] out_stream.vhd(30) " "Inferred latch for \"s_data\[27\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[28\] out_stream.vhd(30) " "Inferred latch for \"s_data\[28\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[29\] out_stream.vhd(30) " "Inferred latch for \"s_data\[29\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[30\] out_stream.vhd(30) " "Inferred latch for \"s_data\[30\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[31\] out_stream.vhd(30) " "Inferred latch for \"s_data\[31\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[32\] out_stream.vhd(30) " "Inferred latch for \"s_data\[32\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[33\] out_stream.vhd(30) " "Inferred latch for \"s_data\[33\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[34\] out_stream.vhd(30) " "Inferred latch for \"s_data\[34\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[35\] out_stream.vhd(30) " "Inferred latch for \"s_data\[35\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[36\] out_stream.vhd(30) " "Inferred latch for \"s_data\[36\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[37\] out_stream.vhd(30) " "Inferred latch for \"s_data\[37\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[38\] out_stream.vhd(30) " "Inferred latch for \"s_data\[38\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[39\] out_stream.vhd(30) " "Inferred latch for \"s_data\[39\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[40\] out_stream.vhd(30) " "Inferred latch for \"s_data\[40\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[41\] out_stream.vhd(30) " "Inferred latch for \"s_data\[41\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[42\] out_stream.vhd(30) " "Inferred latch for \"s_data\[42\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[43\] out_stream.vhd(30) " "Inferred latch for \"s_data\[43\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[44\] out_stream.vhd(30) " "Inferred latch for \"s_data\[44\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[45\] out_stream.vhd(30) " "Inferred latch for \"s_data\[45\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[46\] out_stream.vhd(30) " "Inferred latch for \"s_data\[46\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[47\] out_stream.vhd(30) " "Inferred latch for \"s_data\[47\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[48\] out_stream.vhd(30) " "Inferred latch for \"s_data\[48\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[49\] out_stream.vhd(30) " "Inferred latch for \"s_data\[49\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test " "Elaborating entity \"fir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\"" {  } { { "../sources_adapt/top_level.vhd" "fir_test" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst " "Elaborating entity \"fir_0002\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\"" {  } { { "../fir/fir.vhd" "fir_inst" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig fir_0002.vhd(56) " "Verilog HDL or VHDL warning at fir_0002.vhd(56): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "../fir/fir/fir_0002.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674637439291 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|fir:fir_test|fir_0002:fir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_ast FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst " "Elaborating entity \"fir_0002_ast\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\"" {  } { { "../fir/fir/fir_0002.vhd" "fir_0002_ast_inst" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439291 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core fir_0002_ast.vhd(209) " "VHDL Signal Declaration warning at fir_0002_ast.vhd(209): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fir/fir/fir_0002_ast.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 209 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674637439306 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "sink" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "source" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\"" {  } { { "../fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "\\backpressure_support:scfifo" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_avalon_sc_fifo.v(180) " "Verilog HDL assignment warning at altera_avalon_sc_fifo.v(180): truncated value with size 2 to match size of target (1)" {  } { { "../fir/fir/altera_avalon_sc_fifo.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/altera_avalon_sc_fifo.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674637439415 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|altera_avalon_sc_fifo:\backpressure_support:scfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "intf_ctrl" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_rtl_core FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"fir_0002_rtl_core\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_15" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "d_xIn_0_13_mem_dmem" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 542 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637439697 ""}  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 542 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637439697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_f914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_f914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_f914 " "Found entity 1: altera_syncram_f914" {  } { { "db/altera_syncram_f914.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altera_syncram_f914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637439807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_f914 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated " "Elaborating entity \"altera_syncram_f914\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmb4 " "Found entity 1: altsyncram_gmb4" {  } { { "db/altsyncram_gmb4.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_gmb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637439947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637439947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gmb4 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1 " "Elaborating entity \"altsyncram_gmb4\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\"" {  } { { "db/altera_syncram_f914.tdf" "altsyncram1" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altera_syncram_f914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637439963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637440088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637440103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637440103 ""}  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637440103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8cv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8cv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8cv3 " "Found entity 1: altera_syncram_8cv3" {  } { { "db/altera_syncram_8cv3.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altera_syncram_8cv3.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637440228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637440228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8cv3 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_8cv3:auto_generated " "Elaborating entity \"altera_syncram_8cv3\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_8cv3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637440228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9p94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9p94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9p94 " "Found entity 1: altsyncram_9p94" {  } { { "db/altsyncram_9p94.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_9p94.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637440385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637440385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9p94 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_8cv3:auto_generated\|altsyncram_9p94:altsyncram1 " "Elaborating entity \"altsyncram_9p94\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_8cv3:auto_generated\|altsyncram_9p94:altsyncram1\"" {  } { { "db/altera_syncram_8cv3.tdf" "altsyncram1" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altera_syncram_8cv3.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637440400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im3_cma_delay" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637440431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im0_cma_delay" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637440463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637440478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWMdioAdv MWMdioAdv:u_MWMdioAdv " "Elaborating entity \"MWMdioAdv\" for hierarchy \"MWMdioAdv:u_MWMdioAdv\"" {  } { { "../filsrc/top_level_fil.vhd" "u_MWMdioAdv" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637440509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDIOROM MWMdioAdv:u_MWMdioAdv\|MDIOROM:u_rom " "Elaborating entity \"MDIOROM\" for hierarchy \"MWMdioAdv:u_MWMdioAdv\|MDIOROM:u_rom\"" {  } { { "../filsrc/MWMdioAdv.vhd" "u_rom" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMdioAdv.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637440541 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred dual-clock RAM node \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674637444161 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|memory_rtl_0 " "Inferred dual-clock RAM node \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674637444161 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO\|memory " "RAM logic \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO\|memory\" is uninferred due to inappropriate RAM size" {  } { { "../filsrc/MWDPRAM.vhd" "memory" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWDPRAM.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674637444161 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO\|memory " "RAM logic \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO\|memory\" is uninferred due to inappropriate RAM size" {  } { { "../filsrc/MWDPRAM.vhd" "memory" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWDPRAM.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674637444161 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1674637444161 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 50 " "Parameter WIDTH_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 50 " "Parameter WIDTH_B set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_mwfil_dpscram_dfa9fb2f.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_mwfil_dpscram_dfa9fb2f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_mwfil_dpscram_a8e1bef2.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_mwfil_dpscram_a8e1bef2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_fbbd6693.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_fbbd6693.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_4d214765.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_4d214765.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd12.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_6502bd12.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_fbbd6173.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_fbbd6173.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674637450193 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674637450193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637450444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 50 " "Parameter \"WIDTH_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 50 " "Parameter \"WIDTH_B\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450444 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637450444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvm1 " "Found entity 1: altsyncram_mvm1" {  } { { "db/altsyncram_mvm1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_mvm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637450599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637450599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637450677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 56 " "Parameter \"WIDTH_A\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 56 " "Parameter \"WIDTH_B\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_mwfil_dpscram_dfa9fb2f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_mwfil_dpscram_dfa9fb2f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450677 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637450677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3t1 " "Found entity 1: altsyncram_h3t1" {  } { { "db/altsyncram_h3t1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_h3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637450849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637450849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637450927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_mwfil_dpscram_a8e1bef2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_mwfil_dpscram_a8e1bef2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637450927 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637450927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1t1 " "Found entity 1: altsyncram_f1t1" {  } { { "db/altsyncram_f1t1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_f1t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637451068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637451068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637451146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_fbbd6693.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_fbbd6693.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451146 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637451146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9s1 " "Found entity 1: altsyncram_t9s1" {  } { { "db/altsyncram_t9s1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_t9s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637451287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637451287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637451365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_4d214765.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_4d214765.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451365 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637451365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ies1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ies1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ies1 " "Found entity 1: altsyncram_ies1" {  } { { "db/altsyncram_ies1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_ies1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637451521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637451521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637451599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451599 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637451599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jo1 " "Found entity 1: altsyncram_4jo1" {  } { { "db/altsyncram_4jo1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_4jo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637451739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637451739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637451834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd12.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_6502bd12.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637451834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637451834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5gs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5gs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5gs1 " "Found entity 1: altsyncram_5gs1" {  } { { "db/altsyncram_5gs1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_5gs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637451990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637451990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637452192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452192 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637452192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufs1 " "Found entity 1: altsyncram_ufs1" {  } { { "db/altsyncram_ufs1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_ufs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637452317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637452317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637452396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_fbbd6173.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_fbbd6173.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674637452396 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674637452396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8go1 " "Found entity 1: altsyncram_8go1" {  } { { "db/altsyncram_8go1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_8go1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674637452521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637452521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674637460270 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_storing:entry2\|state High " "Register FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_storing:entry2\|state will power up to High" {  } { { "../sources_adapt/out_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_storing.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1674637460819 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1674637460819 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674637465224 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "40 10 3 0 0 " "Adding 40 node(s), including 10 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674637467614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674637467614 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll3 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1674637468365 ""}  } { { "db/clockmodule_altpll.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/clockmodule_altpll.v" 92 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1674637468365 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1674637468396 ""}  } { { "db/clockmodule_altpll.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/clockmodule_altpll.v" 64 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1674637468396 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1674637468412 ""}  } { { "db/clockmodule_altpll.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/clockmodule_altpll.v" 78 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1674637468412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4979 " "Implemented 4979 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674637469349 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674637469349 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1674637469349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4612 " "Implemented 4612 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674637469349 ""} { "Info" "ICUT_CUT_TM_RAMS" "335 " "Implemented 335 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674637469349 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1674637469349 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1674637469349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674637469349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674637469599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 10:04:29 2023 " "Processing ended: Wed Jan 25 10:04:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674637469599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674637469599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674637469599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674637469599 ""}
