// Seed: 3610055840
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4, id_5, id_6, id_7, id_8, id_9;
  wire id_10;
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1
);
  assign id_0 = id_3;
  assign id_1 = id_3;
  supply1 id_4 = 1;
  wire id_5;
  wire id_6;
  wire id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4
  );
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = id_12;
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_13
  );
  initial begin : LABEL_0
    id_11 <= id_6;
  end
  xnor primCall (id_6, id_13, id_5, id_1, id_10, id_12, id_14, id_3, id_7);
  wire id_15;
  wire id_16;
endmodule
