verilog work "cla_4_bit.v"
