info:
  vlsir:
    model: dummy1
    port_map: {}
    port_order:
    - W
    - '2'
    spice_lib: sg13g2_svaricaphv_mod.lib
    spice_type: RESISTOR
name: dummy1
settings: {}
