

================================================================
== Vitis HLS Report for 'CORDIC_R'
================================================================
* Date:           Wed May 25 23:55:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  8.077 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|      145|  1.650 us|  4.350 us|   55|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157  |CORDIC_R_Pipeline_VITIS_LOOP_32_2  |        2|       11|  60.000 ns|  0.330 us|    2|   11|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       50|      140|    5 ~ 14|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|    2657|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      39|      68|    -|
|Memory           |        0|     -|       8|       2|    -|
|Multiplexer      |        -|     -|       -|      97|    -|
|Register         |        -|     -|     225|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     272|    2824|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157  |CORDIC_R_Pipeline_VITIS_LOOP_32_2  |        0|   0|  39|  68|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |Total                                         |                                   |        0|   0|  39|  68|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_16s_8ns_25_4_1_U199  |mul_mul_16s_8ns_25_4_1  |    i0 * i1|
    |mul_mul_16s_8ns_25_4_1_U200  |mul_mul_16s_8ns_25_4_1  |    i0 * i1|
    +-----------------------------+------------------------+-----------+

    * Memory: 
    +------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |CORDIC_V_cordic_phase_V_ROM_AUTO_1R  |        0|  8|   2|    0|    11|    8|     1|           88|
    +------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                     |        0|  8|   2|    0|    11|    8|     1|           88|
    +------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1548_fu_210_p2      |         +|   0|  0|   17|          16|          10|
    |add_ln29_fu_268_p2        |         +|   0|  0|   12|           4|           1|
    |add_ln961_3_fu_872_p2     |         +|   0|  0|   39|          32|           7|
    |add_ln961_fu_567_p2       |         +|   0|  0|   39|          32|           7|
    |add_ln968_3_fu_954_p2     |         +|   0|  0|   17|          11|          11|
    |add_ln968_fu_649_p2       |         +|   0|  0|   17|          11|          11|
    |lsb_index_3_fu_744_p2     |         +|   0|  0|   39|          32|           7|
    |lsb_index_fu_439_p2       |         +|   0|  0|   39|          32|           7|
    |m_23_fu_603_p2            |         +|   0|  0|   71|          64|          64|
    |m_28_fu_908_p2            |         +|   0|  0|   71|          64|          64|
    |x_V_8_fu_338_p2           |         +|   0|  0|   23|          16|          16|
    |y_V_16_fu_353_p2          |         +|   0|  0|   23|          16|          16|
    |z_V_6_fu_307_p2           |         +|   0|  0|   23|          16|          16|
    |z_V_fu_216_p2             |         +|   0|  0|   17|          16|          16|
    |sub_ln947_3_fu_738_p2     |         -|   0|  0|   39|           6|          32|
    |sub_ln947_fu_433_p2       |         -|   0|  0|   39|           6|          32|
    |sub_ln950_3_fu_774_p2     |         -|   0|  0|   13|           5|           6|
    |sub_ln950_fu_469_p2       |         -|   0|  0|   13|           5|           6|
    |sub_ln962_3_fu_848_p2     |         -|   0|  0|   39|           6|          32|
    |sub_ln962_fu_543_p2       |         -|   0|  0|   39|           6|          32|
    |sub_ln968_2_fu_948_p2     |         -|   0|  0|   17|           5|          11|
    |sub_ln968_fu_643_p2       |         -|   0|  0|   17|           5|          11|
    |tmp_V_12_fu_702_p2        |         -|   0|  0|   31|           1|          24|
    |tmp_V_fu_397_p2           |         -|   0|  0|   31|           1|          24|
    |x_V_9_fu_348_p2           |         -|   0|  0|   23|          16|          16|
    |x_V_fu_188_p2             |         -|   0|  0|   23|           1|          16|
    |y_V_15_fu_343_p2          |         -|   0|  0|   23|          16|          16|
    |y_V_fu_182_p2             |         -|   0|  0|   23|           1|          16|
    |z_V_7_fu_313_p2           |         -|   0|  0|   23|          16|          16|
    |and_ln952_6_fu_537_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln952_7_fu_842_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln952_8_fu_802_p2     |       and|   0|  0|   32|          32|          32|
    |and_ln952_fu_497_p2       |       and|   0|  0|   32|          32|          32|
    |icmp_ln29_fu_262_p2       |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln938_3_fu_690_p2    |      icmp|   0|  0|   16|          25|           1|
    |icmp_ln938_fu_385_p2      |      icmp|   0|  0|   16|          25|           1|
    |icmp_ln949_3_fu_760_p2    |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln949_fu_455_p2      |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln952_2_fu_808_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln952_fu_503_p2      |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln961_3_fu_836_p2    |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln961_fu_531_p2      |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln950_3_fu_784_p2    |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln950_fu_479_p2      |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln961_3_fu_882_p2    |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln961_fu_577_p2      |      lshr|   0|  0|  179|          64|          64|
    |or_ln952_4_fu_491_p2      |        or|   0|  0|   32|          32|          32|
    |or_ln952_fu_796_p2        |        or|   0|  0|   32|          32|          32|
    |m_27_fu_896_p3            |    select|   0|  0|   64|           1|          64|
    |m_fu_591_p3               |    select|   0|  0|   64|           1|          64|
    |output_o1_fu_679_p3       |    select|   0|  0|   64|           1|           1|
    |output_o2_fu_984_p3       |    select|   0|  0|   64|           1|           1|
    |select_ln1548_fu_202_p3   |    select|   0|  0|   10|           1|          10|
    |select_ln946_2_fu_936_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln946_fu_631_p3    |    select|   0|  0|   10|           1|          10|
    |select_ln949_2_fu_864_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln949_fu_559_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln961_6_fu_888_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln961_fu_583_p3    |    select|   0|  0|    2|           1|           1|
    |tmp_V_14_fu_403_p3        |    select|   0|  0|   24|           1|          24|
    |tmp_V_15_fu_708_p3        |    select|   0|  0|   24|           1|          24|
    |x_V_10_fu_358_p3          |    select|   0|  0|   16|           1|          16|
    |x_V_7_fu_230_p3           |    select|   0|  0|   16|           1|          16|
    |y_V_14_fu_222_p3          |    select|   0|  0|   16|           1|          16|
    |y_V_17_fu_365_p3          |    select|   0|  0|   16|           1|          16|
    |z_V_8_fu_319_p3           |    select|   0|  0|   16|           1|          16|
    |shl_ln952_2_fu_790_p2     |       shl|   0|  0|   96|           1|          32|
    |shl_ln952_fu_485_p2       |       shl|   0|  0|   96|           1|          32|
    |shl_ln962_3_fu_858_p2     |       shl|   0|  0|  179|          64|          64|
    |shl_ln962_fu_553_p2       |       shl|   0|  0|  179|          64|          64|
    |xor_ln952_3_fu_822_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_517_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 2657|        1114|        1365|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  43|          8|    1|          8|
    |ap_return_0    |   9|          2|   64|        128|
    |ap_return_1    |   9|          2|   64|        128|
    |k_fu_114       |   9|          2|    4|          8|
    |r_V_17_fu_102  |   9|          2|   16|         32|
    |r_V_18_fu_106  |   9|          2|   16|         32|
    |z_V_5_fu_110   |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          |  97|         20|  181|        368|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   7|   0|    7|          0|
    |ap_return_0_preg                                           |  64|   0|   64|          0|
    |ap_return_1_preg                                           |  64|   0|   64|          0|
    |grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157_ap_start_reg  |   1|   0|    1|          0|
    |k_2_reg_1062                                               |   4|   0|    4|          0|
    |k_fu_114                                                   |   4|   0|    4|          0|
    |r_V_17_fu_102                                              |  16|   0|   16|          0|
    |r_V_17_load_1_reg_1070                                     |  16|   0|   16|          0|
    |r_V_18_fu_106                                              |  16|   0|   16|          0|
    |r_V_18_load_1_reg_1077                                     |  16|   0|   16|          0|
    |tmp_422_reg_1099                                           |   1|   0|    1|          0|
    |z_V_5_fu_110                                               |  16|   0|   16|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 225|   0|  225|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_return_0  |  out|   64|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_return_1  |  out|   64|  ap_ctrl_hs|      CORDIC_R|  return value|
|x_in         |   in|   16|     ap_none|          x_in|        scalar|
|y_in         |   in|   16|     ap_none|          y_in|        scalar|
|z_in         |   in|   16|     ap_none|          z_in|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V_17 = alloca i32 1"   --->   Operation 8 'alloca' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%r_V_18 = alloca i32 1"   --->   Operation 9 'alloca' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%z_V_5 = alloca i32 1"   --->   Operation 10 'alloca' 'z_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%z_in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %z_in"   --->   Operation 12 'read' 'z_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y_in"   --->   Operation 13 'read' 'y_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_in_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_in"   --->   Operation 14 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_x_V_4_loc = alloca i64 1"   --->   Operation 15 'alloca' 'temp_x_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_y_V_4_loc = alloca i64 1"   --->   Operation 16 'alloca' 'temp_y_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_in_read, i32 15"   --->   Operation 17 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%y_V = sub i16 0, i16 %x_in_read"   --->   Operation 18 'sub' 'y_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%x_V = sub i16 0, i16 %y_in_read"   --->   Operation 19 'sub' 'x_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_in_read, i32 15"   --->   Operation 20 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln1548 = select i1 %tmp_413, i16 804, i16 0"   --->   Operation 21 'select' 'select_ln1548' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1548 = add i16 %z_in_read, i16 65134"   --->   Operation 22 'add' 'add_ln1548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%z_V = add i16 %add_ln1548, i16 %select_ln1548"   --->   Operation 23 'add' 'z_V' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.35ns)   --->   "%y_V_14 = select i1 %tmp_412, i16 %y_V, i16 %x_in_read"   --->   Operation 24 'select' 'y_V_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.35ns)   --->   "%x_V_7 = select i1 %tmp_412, i16 %y_in_read, i16 %x_V"   --->   Operation 25 'select' 'x_V_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln29 = store i4 0, i4 %k" [src/QRD.cpp:29]   --->   Operation 26 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln29 = store i16 %z_V, i16 %z_V_5" [src/QRD.cpp:29]   --->   Operation 27 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln29 = store i16 %y_V_14, i16 %r_V_18" [src/QRD.cpp:29]   --->   Operation 28 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln29 = store i16 %x_V_7, i16 %r_V_17" [src/QRD.cpp:29]   --->   Operation 29 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln29 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit369" [src/QRD.cpp:29]   --->   Operation 30 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_2 = load i4 %k" [src/QRD.cpp:29]   --->   Operation 31 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.72ns)   --->   "%icmp_ln29 = icmp_eq  i4 %k_2, i4 10" [src/QRD.cpp:29]   --->   Operation 32 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %k_2, i4 1" [src/QRD.cpp:29]   --->   Operation 34 'add' 'add_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split26, void %_ifconv" [src/QRD.cpp:29]   --->   Operation 35 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_17_load_1 = load i16 %r_V_17"   --->   Operation 36 'load' 'r_V_17_load_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_18_load_1 = load i16 %r_V_18"   --->   Operation 37 'load' 'r_V_18_load_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %k_2" [src/QRD.cpp:29]   --->   Operation 38 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.42ns)   --->   "%call_ln712 = call void @CORDIC_R_Pipeline_VITIS_LOOP_32_2, i16 %r_V_18_load_1, i16 %r_V_17_load_1, i4 %k_2, i16 %temp_y_V_4_loc, i16 %temp_x_V_4_loc"   --->   Operation 39 'call' 'call_ln712' <Predicate = (!icmp_ln29)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr i8 %cordic_phase_V, i64 0, i64 %zext_ln29"   --->   Operation 40 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.67ns)   --->   "%cordic_phase_V_load = load i4 %cordic_phase_V_addr"   --->   Operation 41 'load' 'cordic_phase_V_load' <Predicate = (!icmp_ln29)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln29 = store i4 %add_ln29, i4 %k" [src/QRD.cpp:29]   --->   Operation 42 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_17_load = load i16 %r_V_17"   --->   Operation 43 'load' 'r_V_17_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_18_load = load i16 %r_V_18"   --->   Operation 44 'load' 'r_V_18_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i16 %r_V_17_load"   --->   Operation 45 'sext' 'sext_ln1168' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 46 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1168, i25 155"   --->   Operation 46 'mul' 'r_V' <Predicate = (icmp_ln29)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1168_1 = sext i16 %r_V_18_load"   --->   Operation 47 'sext' 'sext_ln1168_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 48 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i25 %sext_ln1168_1, i25 155"   --->   Operation 48 'mul' 'r_V_19' <Predicate = (icmp_ln29)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%z_V_5_load = load i16 %z_V_5"   --->   Operation 49 'load' 'z_V_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (0.72ns)   --->   "%call_ln712 = call void @CORDIC_R_Pipeline_VITIS_LOOP_32_2, i16 %r_V_18_load_1, i16 %r_V_17_load_1, i4 %k_2, i16 %temp_y_V_4_loc, i16 %temp_x_V_4_loc"   --->   Operation 50 'call' 'call_ln712' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_V_5_load, i32 15"   --->   Operation 51 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (0.67ns)   --->   "%cordic_phase_V_load = load i4 %cordic_phase_V_addr"   --->   Operation 52 'load' 'cordic_phase_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i8 %cordic_phase_V_load"   --->   Operation 53 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%z_V_6 = add i16 %zext_ln712, i16 %z_V_5_load"   --->   Operation 54 'add' 'z_V_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.85ns)   --->   "%z_V_7 = sub i16 %z_V_5_load, i16 %zext_ln712"   --->   Operation 55 'sub' 'z_V_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.35ns)   --->   "%z_V_8 = select i1 %tmp_422, i16 %z_V_6, i16 %z_V_7"   --->   Operation 56 'select' 'z_V_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln1548 = store i16 %z_V_8, i16 %z_V_5"   --->   Operation 57 'store' 'store_ln1548' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.63>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/QRD.cpp:25]   --->   Operation 58 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%temp_y_V_4_loc_load = load i16 %temp_y_V_4_loc"   --->   Operation 59 'load' 'temp_y_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%temp_x_V_4_loc_load = load i16 %temp_x_V_4_loc"   --->   Operation 60 'load' 'temp_x_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.85ns)   --->   "%x_V_8 = add i16 %temp_y_V_4_loc_load, i16 %r_V_17_load_1"   --->   Operation 61 'add' 'x_V_8' <Predicate = (tmp_422)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.85ns)   --->   "%y_V_15 = sub i16 %r_V_18_load_1, i16 %temp_x_V_4_loc_load"   --->   Operation 62 'sub' 'y_V_15' <Predicate = (tmp_422)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.85ns)   --->   "%x_V_9 = sub i16 %r_V_17_load_1, i16 %temp_y_V_4_loc_load"   --->   Operation 63 'sub' 'x_V_9' <Predicate = (!tmp_422)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.85ns)   --->   "%y_V_16 = add i16 %temp_x_V_4_loc_load, i16 %r_V_18_load_1"   --->   Operation 64 'add' 'y_V_16' <Predicate = (!tmp_422)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.35ns)   --->   "%x_V_10 = select i1 %tmp_422, i16 %x_V_8, i16 %x_V_9"   --->   Operation 65 'select' 'x_V_10' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.35ns)   --->   "%y_V_17 = select i1 %tmp_422, i16 %y_V_15, i16 %y_V_16"   --->   Operation 66 'select' 'y_V_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln1548 = store i16 %y_V_17, i16 %r_V_18"   --->   Operation 67 'store' 'store_ln1548' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln1548 = store i16 %x_V_10, i16 %r_V_17"   --->   Operation 68 'store' 'store_ln1548' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit369"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.53>
ST_5 : Operation 70 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1168, i25 155"   --->   Operation 70 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i25 %sext_ln1168_1, i25 155"   --->   Operation 71 'mul' 'r_V_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 3> <Delay = 0.53>
ST_6 : Operation 72 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1168, i25 155"   --->   Operation 72 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i25 %sext_ln1168_1, i25 155"   --->   Operation 73 'mul' 'r_V_19' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 4> <Delay = 8.07>
ST_7 : Operation 74 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1168, i25 155"   --->   Operation 74 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1168 = trunc i25 %r_V"   --->   Operation 75 'trunc' 'trunc_ln1168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.03ns)   --->   "%icmp_ln938 = icmp_eq  i25 %r_V, i25 0"   --->   Operation 76 'icmp' 'icmp_ln938' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %r_V, i32 24"   --->   Operation 77 'bitselect' 'p_Result_260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.93ns)   --->   "%tmp_V = sub i24 0, i24 %trunc_ln1168"   --->   Operation 78 'sub' 'tmp_V' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.32ns)   --->   "%tmp_V_14 = select i1 %p_Result_260, i24 %tmp_V, i24 %trunc_ln1168"   --->   Operation 79 'select' 'tmp_V_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln940 = sext i24 %tmp_V_14"   --->   Operation 80 'sext' 'sext_ln940' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_261 = partselect i32 @llvm.part.select.i32, i32 %sext_ln940, i32 31, i32 0"   --->   Operation 81 'partselect' 'p_Result_261' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_261, i1 1"   --->   Operation 82 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.01ns)   --->   "%sub_ln947 = sub i32 32, i32 %l"   --->   Operation 83 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 84 'add' 'lsb_index' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 85 'partselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.99ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_415, i31 0"   --->   Operation 86 'icmp' 'icmp_ln949' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i32 %sext_ln940"   --->   Operation 87 'zext' 'zext_ln960' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 88 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.78ns)   --->   "%sub_ln950 = sub i6 22, i6 %trunc_ln950"   --->   Operation 89 'sub' 'sub_ln950' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 90 'zext' 'zext_ln950' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950"   --->   Operation 91 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%shl_ln952 = shl i32 1, i32 %lsb_index"   --->   Operation 92 'shl' 'shl_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%or_ln952_4 = or i32 %lshr_ln950, i32 %shl_ln952"   --->   Operation 93 'or' 'or_ln952_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%and_ln952 = and i32 %sext_ln940, i32 %or_ln952_4"   --->   Operation 94 'and' 'and_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0"   --->   Operation 95 'icmp' 'icmp_ln952' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 96 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%xor_ln952 = xor i1 %tmp_416, i1 1"   --->   Operation 97 'xor' 'xor_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln940, i32 %lsb_index"   --->   Operation 98 'bitselect' 'p_Result_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.99ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 99 'icmp' 'icmp_ln961' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%and_ln952_6 = and i1 %p_Result_262, i1 %xor_ln952"   --->   Operation 100 'and' 'and_ln952_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (1.01ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 101 'sub' 'sub_ln962' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 102 'zext' 'zext_ln962' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 103 'shl' 'shl_ln962' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_262"   --->   Operation 104 'select' 'select_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.01ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 105 'add' 'add_ln961' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 106 'zext' 'zext_ln961' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 107 'lshr' 'lshr_ln961' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_6"   --->   Operation 108 'select' 'select_ln961' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 109 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln964 = zext i1 %select_ln961"   --->   Operation 110 'zext' 'zext_ln964' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_23 = add i64 %m, i64 %zext_ln964"   --->   Operation 111 'add' 'm_23' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%m_30 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_23, i32 1, i32 63"   --->   Operation 112 'partselect' 'm_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m_30"   --->   Operation 113 'zext' 'zext_ln965' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_23, i32 54"   --->   Operation 114 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.38ns)   --->   "%select_ln946 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 115 'select' 'select_ln946' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 116 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 16, i11 %trunc_ln946"   --->   Operation 117 'sub' 'sub_ln968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 118 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 118 'add' 'add_ln968' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_260, i11 %add_ln968"   --->   Operation 119 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_263 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 120 'partset' 'p_Result_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln746 = bitcast i64 %p_Result_263"   --->   Operation 121 'bitcast' 'bitcast_ln746' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.42ns)   --->   "%output_o1 = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746"   --->   Operation 122 'select' 'output_o1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 123 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_19 = mul i25 %sext_ln1168_1, i25 155"   --->   Operation 123 'mul' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1168_1 = trunc i25 %r_V_19"   --->   Operation 124 'trunc' 'trunc_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.03ns)   --->   "%icmp_ln938_3 = icmp_eq  i25 %r_V_19, i25 0"   --->   Operation 125 'icmp' 'icmp_ln938_3' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %r_V_19, i32 24"   --->   Operation 126 'bitselect' 'p_Result_264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.93ns)   --->   "%tmp_V_12 = sub i24 0, i24 %trunc_ln1168_1"   --->   Operation 127 'sub' 'tmp_V_12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.32ns)   --->   "%tmp_V_15 = select i1 %p_Result_264, i24 %tmp_V_12, i24 %trunc_ln1168_1"   --->   Operation 128 'select' 'tmp_V_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln940_1 = sext i24 %tmp_V_15"   --->   Operation 129 'sext' 'sext_ln940_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_265 = partselect i32 @llvm.part.select.i32, i32 %sext_ln940_1, i32 31, i32 0"   --->   Operation 130 'partselect' 'p_Result_265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%l_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_265, i1 1"   --->   Operation 131 'cttz' 'l_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.01ns)   --->   "%sub_ln947_3 = sub i32 32, i32 %l_3"   --->   Operation 132 'sub' 'sub_ln947_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (1.01ns)   --->   "%lsb_index_3 = add i32 %sub_ln947_3, i32 4294967243"   --->   Operation 133 'add' 'lsb_index_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31"   --->   Operation 134 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.99ns)   --->   "%icmp_ln949_3 = icmp_sgt  i31 %tmp_419, i31 0"   --->   Operation 135 'icmp' 'icmp_ln949_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln960_3 = zext i32 %sext_ln940_1"   --->   Operation 136 'zext' 'zext_ln960_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln950_3 = trunc i32 %sub_ln947_3"   --->   Operation 137 'trunc' 'trunc_ln950_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.78ns)   --->   "%sub_ln950_3 = sub i6 22, i6 %trunc_ln950_3"   --->   Operation 138 'sub' 'sub_ln950_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_2)   --->   "%zext_ln950_3 = zext i6 %sub_ln950_3"   --->   Operation 139 'zext' 'zext_ln950_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_2)   --->   "%lshr_ln950_3 = lshr i32 4294967295, i32 %zext_ln950_3"   --->   Operation 140 'lshr' 'lshr_ln950_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_2)   --->   "%shl_ln952_2 = shl i32 1, i32 %lsb_index_3"   --->   Operation 141 'shl' 'shl_ln952_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_2)   --->   "%or_ln952 = or i32 %lshr_ln950_3, i32 %shl_ln952_2"   --->   Operation 142 'or' 'or_ln952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_2)   --->   "%and_ln952_8 = and i32 %sext_ln940_1, i32 %or_ln952"   --->   Operation 143 'and' 'and_ln952_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln952_2 = icmp_ne  i32 %and_ln952_8, i32 0"   --->   Operation 144 'icmp' 'icmp_ln952_2' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_6)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31"   --->   Operation 145 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_6)   --->   "%xor_ln952_3 = xor i1 %tmp_420, i1 1"   --->   Operation 146 'xor' 'xor_ln952_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln940_1, i32 %lsb_index_3"   --->   Operation 147 'bitselect' 'p_Result_266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.99ns)   --->   "%icmp_ln961_3 = icmp_sgt  i32 %lsb_index_3, i32 0"   --->   Operation 148 'icmp' 'icmp_ln961_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_6)   --->   "%and_ln952_7 = and i1 %p_Result_266, i1 %xor_ln952_3"   --->   Operation 149 'and' 'and_ln952_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (1.01ns)   --->   "%sub_ln962_3 = sub i32 54, i32 %sub_ln947_3"   --->   Operation 150 'sub' 'sub_ln962_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln962_3 = zext i32 %sub_ln962_3"   --->   Operation 151 'zext' 'zext_ln962_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%shl_ln962_3 = shl i64 %zext_ln960_3, i64 %zext_ln962_3"   --->   Operation 152 'shl' 'shl_ln962_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_6)   --->   "%select_ln949_2 = select i1 %icmp_ln949_3, i1 %icmp_ln952_2, i1 %p_Result_266"   --->   Operation 153 'select' 'select_ln949_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (1.01ns)   --->   "%add_ln961_3 = add i32 %sub_ln947_3, i32 4294967242"   --->   Operation 154 'add' 'add_ln961_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln961_3 = zext i32 %add_ln961_3"   --->   Operation 155 'zext' 'zext_ln961_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%lshr_ln961_3 = lshr i64 %zext_ln960_3, i64 %zext_ln961_3"   --->   Operation 156 'lshr' 'lshr_ln961_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln961_6 = select i1 %icmp_ln961_3, i1 %select_ln949_2, i1 %and_ln952_7"   --->   Operation 157 'select' 'select_ln961_6' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%m_27 = select i1 %icmp_ln961_3, i64 %lshr_ln961_3, i64 %shl_ln962_3"   --->   Operation 158 'select' 'm_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln964_3 = zext i1 %select_ln961_6"   --->   Operation 159 'zext' 'zext_ln964_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_28 = add i64 %m_27, i64 %zext_ln964_3"   --->   Operation 160 'add' 'm_28' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%m_31 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_28, i32 1, i32 63"   --->   Operation 161 'partselect' 'm_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln965_3 = zext i63 %m_31"   --->   Operation 162 'zext' 'zext_ln965_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_28, i32 54"   --->   Operation 163 'bitselect' 'p_Result_258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.38ns)   --->   "%select_ln946_2 = select i1 %p_Result_258, i11 1023, i11 1022"   --->   Operation 164 'select' 'select_ln946_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln946_3 = trunc i32 %l_3"   --->   Operation 165 'trunc' 'trunc_ln946_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968_2 = sub i11 16, i11 %trunc_ln946_3"   --->   Operation 166 'sub' 'sub_ln968_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln968_3 = add i11 %sub_ln968_2, i11 %select_ln946_2"   --->   Operation 167 'add' 'add_ln968_3' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_264, i11 %add_ln968_3"   --->   Operation 168 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_267 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965_3, i12 %tmp_s, i32 52, i32 63"   --->   Operation 169 'partset' 'p_Result_267' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln746_3 = bitcast i64 %p_Result_267"   --->   Operation 170 'bitcast' 'bitcast_ln746_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.42ns)   --->   "%output_o2 = select i1 %icmp_ln938_3, i64 0, i64 %bitcast_ln746_3"   --->   Operation 171 'select' 'output_o2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i64 %output_o1" [src/QRD.cpp:52]   --->   Operation 172 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i64 %output_o2" [src/QRD.cpp:52]   --->   Operation 173 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln52 = ret i128 %mrv_1" [src/QRD.cpp:52]   --->   Operation 174 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_V_17              (alloca           ) [ 01111000]
r_V_18              (alloca           ) [ 01111000]
z_V_5               (alloca           ) [ 01111000]
k                   (alloca           ) [ 01111000]
z_in_read           (read             ) [ 00000000]
y_in_read           (read             ) [ 00000000]
x_in_read           (read             ) [ 00000000]
temp_x_V_4_loc      (alloca           ) [ 00111000]
temp_y_V_4_loc      (alloca           ) [ 00111000]
tmp_412             (bitselect        ) [ 00000000]
y_V                 (sub              ) [ 00000000]
x_V                 (sub              ) [ 00000000]
tmp_413             (bitselect        ) [ 00000000]
select_ln1548       (select           ) [ 00000000]
add_ln1548          (add              ) [ 00000000]
z_V                 (add              ) [ 00000000]
y_V_14              (select           ) [ 00000000]
x_V_7               (select           ) [ 00000000]
store_ln29          (store            ) [ 00000000]
store_ln29          (store            ) [ 00000000]
store_ln29          (store            ) [ 00000000]
store_ln29          (store            ) [ 00000000]
br_ln29             (br               ) [ 00000000]
k_2                 (load             ) [ 00010000]
icmp_ln29           (icmp             ) [ 00111000]
empty               (speclooptripcount) [ 00000000]
add_ln29            (add              ) [ 00000000]
br_ln29             (br               ) [ 00000000]
r_V_17_load_1       (load             ) [ 00011000]
r_V_18_load_1       (load             ) [ 00011000]
zext_ln29           (zext             ) [ 00000000]
cordic_phase_V_addr (getelementptr    ) [ 00010000]
store_ln29          (store            ) [ 00000000]
r_V_17_load         (load             ) [ 00000000]
r_V_18_load         (load             ) [ 00000000]
sext_ln1168         (sext             ) [ 00000111]
sext_ln1168_1       (sext             ) [ 00000111]
z_V_5_load          (load             ) [ 00000000]
call_ln712          (call             ) [ 00000000]
tmp_422             (bitselect        ) [ 00001000]
cordic_phase_V_load (load             ) [ 00000000]
zext_ln712          (zext             ) [ 00000000]
z_V_6               (add              ) [ 00000000]
z_V_7               (sub              ) [ 00000000]
z_V_8               (select           ) [ 00000000]
store_ln1548        (store            ) [ 00000000]
specloopname_ln25   (specloopname     ) [ 00000000]
temp_y_V_4_loc_load (load             ) [ 00000000]
temp_x_V_4_loc_load (load             ) [ 00000000]
x_V_8               (add              ) [ 00000000]
y_V_15              (sub              ) [ 00000000]
x_V_9               (sub              ) [ 00000000]
y_V_16              (add              ) [ 00000000]
x_V_10              (select           ) [ 00000000]
y_V_17              (select           ) [ 00000000]
store_ln1548        (store            ) [ 00000000]
store_ln1548        (store            ) [ 00000000]
br_ln0              (br               ) [ 00000000]
r_V                 (mul              ) [ 00000000]
trunc_ln1168        (trunc            ) [ 00000000]
icmp_ln938          (icmp             ) [ 00000000]
p_Result_260        (bitselect        ) [ 00000000]
tmp_V               (sub              ) [ 00000000]
tmp_V_14            (select           ) [ 00000000]
sext_ln940          (sext             ) [ 00000000]
p_Result_261        (partselect       ) [ 00000000]
l                   (cttz             ) [ 00000000]
sub_ln947           (sub              ) [ 00000000]
lsb_index           (add              ) [ 00000000]
tmp_415             (partselect       ) [ 00000000]
icmp_ln949          (icmp             ) [ 00000000]
zext_ln960          (zext             ) [ 00000000]
trunc_ln950         (trunc            ) [ 00000000]
sub_ln950           (sub              ) [ 00000000]
zext_ln950          (zext             ) [ 00000000]
lshr_ln950          (lshr             ) [ 00000000]
shl_ln952           (shl              ) [ 00000000]
or_ln952_4          (or               ) [ 00000000]
and_ln952           (and              ) [ 00000000]
icmp_ln952          (icmp             ) [ 00000000]
tmp_416             (bitselect        ) [ 00000000]
xor_ln952           (xor              ) [ 00000000]
p_Result_262        (bitselect        ) [ 00000000]
icmp_ln961          (icmp             ) [ 00000000]
and_ln952_6         (and              ) [ 00000000]
sub_ln962           (sub              ) [ 00000000]
zext_ln962          (zext             ) [ 00000000]
shl_ln962           (shl              ) [ 00000000]
select_ln949        (select           ) [ 00000000]
add_ln961           (add              ) [ 00000000]
zext_ln961          (zext             ) [ 00000000]
lshr_ln961          (lshr             ) [ 00000000]
select_ln961        (select           ) [ 00000000]
m                   (select           ) [ 00000000]
zext_ln964          (zext             ) [ 00000000]
m_23                (add              ) [ 00000000]
m_30                (partselect       ) [ 00000000]
zext_ln965          (zext             ) [ 00000000]
p_Result_s          (bitselect        ) [ 00000000]
select_ln946        (select           ) [ 00000000]
trunc_ln946         (trunc            ) [ 00000000]
sub_ln968           (sub              ) [ 00000000]
add_ln968           (add              ) [ 00000000]
tmp                 (bitconcatenate   ) [ 00000000]
p_Result_263        (partset          ) [ 00000000]
bitcast_ln746       (bitcast          ) [ 00000000]
output_o1           (select           ) [ 00000000]
r_V_19              (mul              ) [ 00000000]
trunc_ln1168_1      (trunc            ) [ 00000000]
icmp_ln938_3        (icmp             ) [ 00000000]
p_Result_264        (bitselect        ) [ 00000000]
tmp_V_12            (sub              ) [ 00000000]
tmp_V_15            (select           ) [ 00000000]
sext_ln940_1        (sext             ) [ 00000000]
p_Result_265        (partselect       ) [ 00000000]
l_3                 (cttz             ) [ 00000000]
sub_ln947_3         (sub              ) [ 00000000]
lsb_index_3         (add              ) [ 00000000]
tmp_419             (partselect       ) [ 00000000]
icmp_ln949_3        (icmp             ) [ 00000000]
zext_ln960_3        (zext             ) [ 00000000]
trunc_ln950_3       (trunc            ) [ 00000000]
sub_ln950_3         (sub              ) [ 00000000]
zext_ln950_3        (zext             ) [ 00000000]
lshr_ln950_3        (lshr             ) [ 00000000]
shl_ln952_2         (shl              ) [ 00000000]
or_ln952            (or               ) [ 00000000]
and_ln952_8         (and              ) [ 00000000]
icmp_ln952_2        (icmp             ) [ 00000000]
tmp_420             (bitselect        ) [ 00000000]
xor_ln952_3         (xor              ) [ 00000000]
p_Result_266        (bitselect        ) [ 00000000]
icmp_ln961_3        (icmp             ) [ 00000000]
and_ln952_7         (and              ) [ 00000000]
sub_ln962_3         (sub              ) [ 00000000]
zext_ln962_3        (zext             ) [ 00000000]
shl_ln962_3         (shl              ) [ 00000000]
select_ln949_2      (select           ) [ 00000000]
add_ln961_3         (add              ) [ 00000000]
zext_ln961_3        (zext             ) [ 00000000]
lshr_ln961_3        (lshr             ) [ 00000000]
select_ln961_6      (select           ) [ 00000000]
m_27                (select           ) [ 00000000]
zext_ln964_3        (zext             ) [ 00000000]
m_28                (add              ) [ 00000000]
m_31                (partselect       ) [ 00000000]
zext_ln965_3        (zext             ) [ 00000000]
p_Result_258        (bitselect        ) [ 00000000]
select_ln946_2      (select           ) [ 00000000]
trunc_ln946_3       (trunc            ) [ 00000000]
sub_ln968_2         (sub              ) [ 00000000]
add_ln968_3         (add              ) [ 00000000]
tmp_s               (bitconcatenate   ) [ 00000000]
p_Result_267        (partset          ) [ 00000000]
bitcast_ln746_3     (bitcast          ) [ 00000000]
output_o2           (select           ) [ 00000000]
mrv                 (insertvalue      ) [ 00000000]
mrv_1               (insertvalue      ) [ 00000000]
ret_ln52            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CORDIC_R_Pipeline_VITIS_LOOP_32_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="r_V_17_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_V_18_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_V_18/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="z_V_5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_V_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="temp_x_V_4_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_x_V_4_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="temp_y_V_4_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_y_V_4_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="z_in_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_in_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="y_in_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="x_in_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cordic_phase_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cordic_phase_V_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="0" index="3" bw="4" slack="0"/>
<pin id="162" dir="0" index="4" bw="16" slack="1"/>
<pin id="163" dir="0" index="5" bw="16" slack="1"/>
<pin id="164" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln712/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_17_load_1/2 r_V_17_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="1"/>
<pin id="172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_18_load_1/2 r_V_18_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_412_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_412/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="y_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="x_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_413_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_413/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln1548_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1548/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln1548_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1548/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="z_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="11" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="y_V_14_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_14/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_V_7_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="16" slack="0"/>
<pin id="234" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V_7/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln29_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln29_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln29_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln29_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="k_2_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="1"/>
<pin id="260" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln29_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln29_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln29_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln29_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln1168_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln1168_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="z_V_5_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="2"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_V_5_load/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_422_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_422/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln712_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="z_V_6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_V_6/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="z_V_7_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z_V_7/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="z_V_8_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_V_8/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln1548_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="2"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1548/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="temp_y_V_4_loc_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="3"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_y_V_4_loc_load/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="temp_x_V_4_loc_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="3"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_x_V_4_loc_load/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="x_V_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="2"/>
<pin id="341" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V_8/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="y_V_15_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="2"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_V_15/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="x_V_9_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="2"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_V_9/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="y_V_16_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="2"/>
<pin id="356" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V_16/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="x_V_10_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="0" index="2" bw="16" slack="0"/>
<pin id="362" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V_10/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="y_V_17_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="0" index="2" bw="16" slack="0"/>
<pin id="369" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_17/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln1548_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="3"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1548/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln1548_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="3"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1548/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln1168_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="25" slack="0"/>
<pin id="384" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1168/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln938_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="25" slack="0"/>
<pin id="387" dir="0" index="1" bw="25" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Result_260_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="25" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_260/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="24" slack="0"/>
<pin id="400" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_V_14_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="24" slack="0"/>
<pin id="406" dir="0" index="2" bw="24" slack="0"/>
<pin id="407" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_14/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln940_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="24" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln940/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Result_261_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="24" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="0" index="3" bw="1" slack="0"/>
<pin id="420" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_261/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="l_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sub_ln947_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="lsb_index_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_415_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="31" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="0" index="3" bw="6" slack="0"/>
<pin id="450" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_415/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln949_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="0" index="1" bw="31" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln960_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="24" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln950_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln950_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="0"/>
<pin id="472" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln950_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="lshr_ln950_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln952_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="or_ln952_4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln952_4/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln952_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln952_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln952/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_416_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_416/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="xor_ln952_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_Result_262_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="24" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_262/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln961_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="and_ln952_6_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952_6/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sub_ln962_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln962_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="shl_ln962_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln949_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln949/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln961_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="7" slack="0"/>
<pin id="570" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln961_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="lshr_ln961_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln961_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln961/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="m_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="0"/>
<pin id="594" dir="0" index="2" bw="64" slack="0"/>
<pin id="595" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln964_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="m_23_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_23/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="m_30_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="63" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="0" index="3" bw="7" slack="0"/>
<pin id="614" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_30/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln965_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="63" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_Result_s_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="64" slack="0"/>
<pin id="626" dir="0" index="2" bw="7" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln946_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="11" slack="0"/>
<pin id="634" dir="0" index="2" bw="11" slack="0"/>
<pin id="635" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="trunc_ln946_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sub_ln968_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="0"/>
<pin id="645" dir="0" index="1" bw="11" slack="0"/>
<pin id="646" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln968_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="11" slack="0"/>
<pin id="651" dir="0" index="1" bw="11" slack="0"/>
<pin id="652" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="11" slack="0"/>
<pin id="659" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_Result_263_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="0" index="1" bw="63" slack="0"/>
<pin id="666" dir="0" index="2" bw="12" slack="0"/>
<pin id="667" dir="0" index="3" bw="7" slack="0"/>
<pin id="668" dir="0" index="4" bw="7" slack="0"/>
<pin id="669" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_263/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="bitcast_ln746_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln746/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="output_o1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="0" index="2" bw="64" slack="0"/>
<pin id="683" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_o1/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="trunc_ln1168_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="25" slack="0"/>
<pin id="689" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1168_1/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln938_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="25" slack="0"/>
<pin id="692" dir="0" index="1" bw="25" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938_3/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_Result_264_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="25" slack="0"/>
<pin id="698" dir="0" index="2" bw="6" slack="0"/>
<pin id="699" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_264/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_V_12_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="24" slack="0"/>
<pin id="705" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_12/7 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_V_15_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="24" slack="0"/>
<pin id="711" dir="0" index="2" bw="24" slack="0"/>
<pin id="712" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_15/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln940_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="24" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln940_1/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_Result_265_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="24" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="0" index="3" bw="1" slack="0"/>
<pin id="725" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_265/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="l_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_3/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sub_ln947_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="7" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947_3/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="lsb_index_3_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="7" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_3/7 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_419_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="31" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="0" index="3" bw="6" slack="0"/>
<pin id="755" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_419/7 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln949_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="31" slack="0"/>
<pin id="762" dir="0" index="1" bw="31" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949_3/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln960_3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="24" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960_3/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="trunc_ln950_3_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950_3/7 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sub_ln950_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="0"/>
<pin id="776" dir="0" index="1" bw="6" slack="0"/>
<pin id="777" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950_3/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln950_3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="6" slack="0"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950_3/7 "/>
</bind>
</comp>

<comp id="784" class="1004" name="lshr_ln950_3_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="6" slack="0"/>
<pin id="787" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950_3/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="shl_ln952_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952_2/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="or_ln952_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="0" index="1" bw="32" slack="0"/>
<pin id="799" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln952/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="and_ln952_8_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952_8/7 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln952_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln952_2/7 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_420_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="0" index="2" bw="6" slack="0"/>
<pin id="818" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_420/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="xor_ln952_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952_3/7 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_Result_266_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="24" slack="0"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_266/7 "/>
</bind>
</comp>

<comp id="836" class="1004" name="icmp_ln961_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961_3/7 "/>
</bind>
</comp>

<comp id="842" class="1004" name="and_ln952_7_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952_7/7 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sub_ln962_3_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="7" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962_3/7 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln962_3_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="0"/>
<pin id="856" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962_3/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="shl_ln962_3_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962_3/7 "/>
</bind>
</comp>

<comp id="864" class="1004" name="select_ln949_2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln949_2/7 "/>
</bind>
</comp>

<comp id="872" class="1004" name="add_ln961_3_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="7" slack="0"/>
<pin id="875" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961_3/7 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln961_3_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961_3/7 "/>
</bind>
</comp>

<comp id="882" class="1004" name="lshr_ln961_3_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961_3/7 "/>
</bind>
</comp>

<comp id="888" class="1004" name="select_ln961_6_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln961_6/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="m_27_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="64" slack="0"/>
<pin id="899" dir="0" index="2" bw="64" slack="0"/>
<pin id="900" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_27/7 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln964_3_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964_3/7 "/>
</bind>
</comp>

<comp id="908" class="1004" name="m_28_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_28/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="m_31_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="63" slack="0"/>
<pin id="916" dir="0" index="1" bw="64" slack="0"/>
<pin id="917" dir="0" index="2" bw="1" slack="0"/>
<pin id="918" dir="0" index="3" bw="7" slack="0"/>
<pin id="919" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_31/7 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln965_3_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="63" slack="0"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965_3/7 "/>
</bind>
</comp>

<comp id="928" class="1004" name="p_Result_258_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="64" slack="0"/>
<pin id="931" dir="0" index="2" bw="7" slack="0"/>
<pin id="932" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_258/7 "/>
</bind>
</comp>

<comp id="936" class="1004" name="select_ln946_2_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="11" slack="0"/>
<pin id="939" dir="0" index="2" bw="11" slack="0"/>
<pin id="940" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946_2/7 "/>
</bind>
</comp>

<comp id="944" class="1004" name="trunc_ln946_3_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946_3/7 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sub_ln968_2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="0"/>
<pin id="950" dir="0" index="1" bw="11" slack="0"/>
<pin id="951" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968_2/7 "/>
</bind>
</comp>

<comp id="954" class="1004" name="add_ln968_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="0"/>
<pin id="956" dir="0" index="1" bw="11" slack="0"/>
<pin id="957" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968_3/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_s_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="12" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="0" index="2" bw="11" slack="0"/>
<pin id="964" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="968" class="1004" name="p_Result_267_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="0"/>
<pin id="970" dir="0" index="1" bw="63" slack="0"/>
<pin id="971" dir="0" index="2" bw="12" slack="0"/>
<pin id="972" dir="0" index="3" bw="7" slack="0"/>
<pin id="973" dir="0" index="4" bw="7" slack="0"/>
<pin id="974" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_267/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="bitcast_ln746_3_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="64" slack="0"/>
<pin id="982" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln746_3/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="output_o2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="64" slack="0"/>
<pin id="987" dir="0" index="2" bw="64" slack="0"/>
<pin id="988" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_o2/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="mrv_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="128" slack="0"/>
<pin id="994" dir="0" index="1" bw="64" slack="0"/>
<pin id="995" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="mrv_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="128" slack="0"/>
<pin id="1000" dir="0" index="1" bw="64" slack="0"/>
<pin id="1001" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="1004" class="1007" name="grp_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="16" slack="0"/>
<pin id="1006" dir="0" index="1" bw="8" slack="0"/>
<pin id="1007" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="1013" class="1007" name="grp_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="0"/>
<pin id="1015" dir="0" index="1" bw="8" slack="0"/>
<pin id="1016" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/2 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="r_V_17_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="0"/>
<pin id="1024" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="r_V_18_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="0"/>
<pin id="1031" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="z_V_5_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="0"/>
<pin id="1038" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="z_V_5 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="k_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="4" slack="0"/>
<pin id="1045" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1050" class="1005" name="temp_x_V_4_loc_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="16" slack="1"/>
<pin id="1052" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_V_4_loc "/>
</bind>
</comp>

<comp id="1056" class="1005" name="temp_y_V_4_loc_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="1"/>
<pin id="1058" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_y_V_4_loc "/>
</bind>
</comp>

<comp id="1062" class="1005" name="k_2_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="4" slack="1"/>
<pin id="1064" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="r_V_17_load_1_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="16" slack="1"/>
<pin id="1072" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17_load_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="r_V_18_load_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="1"/>
<pin id="1079" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18_load_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="cordic_phase_V_addr_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="4" slack="1"/>
<pin id="1086" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr "/>
</bind>
</comp>

<comp id="1089" class="1005" name="sext_ln1168_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="25" slack="1"/>
<pin id="1091" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="sext_ln1168_1_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="25" slack="1"/>
<pin id="1096" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168_1 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="tmp_422_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="1"/>
<pin id="1101" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_422 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="126" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="138" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="132" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="126" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="126" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="202" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="174" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="182" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="138" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="174" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="132" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="188" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="216" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="222" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="230" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="258" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="258" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="283"><net_src comp="268" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="166" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="170" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="16" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="151" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="292" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="292" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="303" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="295" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="307" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="335" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="332" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="335" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="338" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="348" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="343" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="353" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="358" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="382" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="390" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="382" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="415" pin="4"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="64" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="66" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="8" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="54" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="459"><net_src comp="445" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="68" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="411" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="433" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="72" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="8" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="439" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="479" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="411" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="439" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="54" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="60" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="74" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="411" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="439" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="439" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="523" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="517" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="76" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="433" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="461" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="455" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="503" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="523" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="433" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="78" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="461" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="531" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="559" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="537" pin="2"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="531" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="577" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="553" pin="2"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="583" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="591" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="615"><net_src comp="80" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="8" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="82" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="622"><net_src comp="609" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="84" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="603" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="76" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="86" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="88" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="425" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="90" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="631" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="92" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="390" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="670"><net_src comp="94" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="619" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="655" pin="3"/><net_sink comp="663" pin=2"/></net>

<net id="673"><net_src comp="96" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="674"><net_src comp="82" pin="0"/><net_sink comp="663" pin=4"/></net>

<net id="678"><net_src comp="663" pin="5"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="385" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="98" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="675" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="694"><net_src comp="44" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="46" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="48" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="706"><net_src comp="50" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="687" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="695" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="702" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="687" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="726"><net_src comp="52" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="54" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="56" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="735"><net_src comp="58" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="720" pin="4"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="60" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="62" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="730" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="64" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="756"><net_src comp="66" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="744" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="8" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="54" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="764"><net_src comp="750" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="68" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="716" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="738" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="70" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="72" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="780" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="8" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="744" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="784" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="716" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="796" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="56" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="74" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="744" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="54" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="826"><net_src comp="814" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="60" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="74" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="716" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="744" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="744" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="56" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="828" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="822" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="76" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="738" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="766" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="869"><net_src comp="760" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="808" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="828" pin="3"/><net_sink comp="864" pin=2"/></net>

<net id="876"><net_src comp="738" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="78" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="881"><net_src comp="872" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="766" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="878" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="836" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="864" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="842" pin="2"/><net_sink comp="888" pin=2"/></net>

<net id="901"><net_src comp="836" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="882" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="858" pin="2"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="888" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="896" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="904" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="920"><net_src comp="80" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="908" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="8" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="82" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="927"><net_src comp="914" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="84" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="908" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="76" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="941"><net_src comp="928" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="86" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="88" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="947"><net_src comp="730" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="90" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="944" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="948" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="936" pin="3"/><net_sink comp="954" pin=1"/></net>

<net id="965"><net_src comp="92" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="695" pin="3"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="954" pin="2"/><net_sink comp="960" pin=2"/></net>

<net id="975"><net_src comp="94" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="924" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="960" pin="3"/><net_sink comp="968" pin=2"/></net>

<net id="978"><net_src comp="96" pin="0"/><net_sink comp="968" pin=3"/></net>

<net id="979"><net_src comp="82" pin="0"/><net_sink comp="968" pin=4"/></net>

<net id="983"><net_src comp="968" pin="5"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="690" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="98" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="980" pin="1"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="100" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="679" pin="3"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="984" pin="3"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="284" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="38" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1010"><net_src comp="1004" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="1011"><net_src comp="1004" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="1012"><net_src comp="1004" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="1017"><net_src comp="288" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="38" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1019"><net_src comp="1013" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="1020"><net_src comp="1013" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="1025"><net_src comp="102" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1028"><net_src comp="1022" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1032"><net_src comp="106" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1039"><net_src comp="110" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1046"><net_src comp="114" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1049"><net_src comp="1043" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1053"><net_src comp="118" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="157" pin=5"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1059"><net_src comp="122" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1065"><net_src comp="258" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="1073"><net_src comp="166" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1076"><net_src comp="1070" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1080"><net_src comp="170" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1083"><net_src comp="1077" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1087"><net_src comp="144" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1092"><net_src comp="284" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1097"><net_src comp="288" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1102"><net_src comp="295" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="365" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cordic_phase_V | {}
 - Input state : 
	Port: CORDIC_R : x_in | {1 }
	Port: CORDIC_R : y_in | {1 }
	Port: CORDIC_R : z_in | {1 }
	Port: CORDIC_R : cordic_phase_V | {2 3 }
  - Chain level:
	State 1
		select_ln1548 : 1
		z_V : 2
		y_V_14 : 1
		x_V_7 : 1
		store_ln29 : 1
		store_ln29 : 3
		store_ln29 : 2
		store_ln29 : 2
	State 2
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		zext_ln29 : 1
		call_ln712 : 1
		cordic_phase_V_addr : 2
		cordic_phase_V_load : 3
		store_ln29 : 2
		sext_ln1168 : 1
		r_V : 2
		sext_ln1168_1 : 1
		r_V_19 : 2
	State 3
		tmp_422 : 1
		zext_ln712 : 1
		z_V_6 : 2
		z_V_7 : 2
		z_V_8 : 3
		store_ln1548 : 4
	State 4
		x_V_8 : 1
		y_V_15 : 1
		x_V_9 : 1
		y_V_16 : 1
		x_V_10 : 2
		y_V_17 : 2
		store_ln1548 : 3
		store_ln1548 : 3
	State 5
	State 6
	State 7
		trunc_ln1168 : 1
		icmp_ln938 : 1
		p_Result_260 : 1
		tmp_V : 2
		tmp_V_14 : 3
		sext_ln940 : 4
		p_Result_261 : 5
		l : 6
		sub_ln947 : 7
		lsb_index : 8
		tmp_415 : 9
		icmp_ln949 : 10
		zext_ln960 : 5
		trunc_ln950 : 8
		sub_ln950 : 9
		zext_ln950 : 10
		lshr_ln950 : 11
		shl_ln952 : 9
		or_ln952_4 : 12
		and_ln952 : 12
		icmp_ln952 : 12
		tmp_416 : 9
		xor_ln952 : 10
		p_Result_262 : 9
		icmp_ln961 : 9
		and_ln952_6 : 10
		sub_ln962 : 8
		zext_ln962 : 9
		shl_ln962 : 10
		select_ln949 : 13
		add_ln961 : 8
		zext_ln961 : 9
		lshr_ln961 : 10
		select_ln961 : 14
		m : 11
		zext_ln964 : 15
		m_23 : 16
		m_30 : 17
		zext_ln965 : 18
		p_Result_s : 17
		select_ln946 : 18
		trunc_ln946 : 7
		sub_ln968 : 8
		add_ln968 : 19
		tmp : 20
		p_Result_263 : 21
		bitcast_ln746 : 22
		output_o1 : 23
		trunc_ln1168_1 : 1
		icmp_ln938_3 : 1
		p_Result_264 : 1
		tmp_V_12 : 2
		tmp_V_15 : 3
		sext_ln940_1 : 4
		p_Result_265 : 5
		l_3 : 6
		sub_ln947_3 : 7
		lsb_index_3 : 8
		tmp_419 : 9
		icmp_ln949_3 : 10
		zext_ln960_3 : 5
		trunc_ln950_3 : 8
		sub_ln950_3 : 9
		zext_ln950_3 : 10
		lshr_ln950_3 : 11
		shl_ln952_2 : 9
		or_ln952 : 12
		and_ln952_8 : 12
		icmp_ln952_2 : 12
		tmp_420 : 9
		xor_ln952_3 : 10
		p_Result_266 : 9
		icmp_ln961_3 : 9
		and_ln952_7 : 10
		sub_ln962_3 : 8
		zext_ln962_3 : 9
		shl_ln962_3 : 10
		select_ln949_2 : 13
		add_ln961_3 : 8
		zext_ln961_3 : 9
		lshr_ln961_3 : 10
		select_ln961_6 : 14
		m_27 : 11
		zext_ln964_3 : 15
		m_28 : 16
		m_31 : 17
		zext_ln965_3 : 18
		p_Result_258 : 17
		select_ln946_2 : 18
		trunc_ln946_3 : 7
		sub_ln968_2 : 8
		add_ln968_3 : 19
		tmp_s : 20
		p_Result_267 : 21
		bitcast_ln746_3 : 22
		output_o2 : 23
		mrv : 24
		mrv_1 : 25
		ret_ln52 : 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               add_ln1548_fu_210              |    0    |    0    |    17   |
|          |                  z_V_fu_216                  |    0    |    0    |    17   |
|          |                add_ln29_fu_268               |    0    |    0    |    12   |
|          |                 z_V_6_fu_307                 |    0    |    0    |    23   |
|          |                 x_V_8_fu_338                 |    0    |    0    |    23   |
|          |                 y_V_16_fu_353                |    0    |    0    |    23   |
|    add   |               lsb_index_fu_439               |    0    |    0    |    39   |
|          |               add_ln961_fu_567               |    0    |    0    |    39   |
|          |                  m_23_fu_603                 |    0    |    0    |    71   |
|          |               add_ln968_fu_649               |    0    |    0    |    17   |
|          |              lsb_index_3_fu_744              |    0    |    0    |    39   |
|          |              add_ln961_3_fu_872              |    0    |    0    |    39   |
|          |                  m_28_fu_908                 |    0    |    0    |    71   |
|          |              add_ln968_3_fu_954              |    0    |    0    |    17   |
|----------|----------------------------------------------|---------|---------|---------|
|          |             select_ln1548_fu_202             |    0    |    0    |    16   |
|          |                 y_V_14_fu_222                |    0    |    0    |    16   |
|          |                 x_V_7_fu_230                 |    0    |    0    |    16   |
|          |                 z_V_8_fu_319                 |    0    |    0    |    16   |
|          |                 x_V_10_fu_358                |    0    |    0    |    16   |
|          |                 y_V_17_fu_365                |    0    |    0    |    16   |
|          |                tmp_V_14_fu_403               |    0    |    0    |    24   |
|          |              select_ln949_fu_559             |    0    |    0    |    2    |
|  select  |              select_ln961_fu_583             |    0    |    0    |    2    |
|          |                   m_fu_591                   |    0    |    0    |    64   |
|          |              select_ln946_fu_631             |    0    |    0    |    10   |
|          |               output_o1_fu_679               |    0    |    0    |    64   |
|          |                tmp_V_15_fu_708               |    0    |    0    |    24   |
|          |             select_ln949_2_fu_864            |    0    |    0    |    2    |
|          |             select_ln961_6_fu_888            |    0    |    0    |    2    |
|          |                  m_27_fu_896                 |    0    |    0    |    64   |
|          |             select_ln946_2_fu_936            |    0    |    0    |    10   |
|          |               output_o2_fu_984               |    0    |    0    |    64   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  y_V_fu_182                  |    0    |    0    |    23   |
|          |                  x_V_fu_188                  |    0    |    0    |    23   |
|          |                 z_V_7_fu_313                 |    0    |    0    |    23   |
|          |                 y_V_15_fu_343                |    0    |    0    |    23   |
|          |                 x_V_9_fu_348                 |    0    |    0    |    23   |
|          |                 tmp_V_fu_397                 |    0    |    0    |    31   |
|          |               sub_ln947_fu_433               |    0    |    0    |    39   |
|    sub   |               sub_ln950_fu_469               |    0    |    0    |    13   |
|          |               sub_ln962_fu_543               |    0    |    0    |    39   |
|          |               sub_ln968_fu_643               |    0    |    0    |    17   |
|          |                tmp_V_12_fu_702               |    0    |    0    |    31   |
|          |              sub_ln947_3_fu_738              |    0    |    0    |    39   |
|          |              sub_ln950_3_fu_774              |    0    |    0    |    13   |
|          |              sub_ln962_3_fu_848              |    0    |    0    |    39   |
|          |              sub_ln968_2_fu_948              |    0    |    0    |    17   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               shl_ln952_fu_485               |    0    |    0    |    96   |
|    shl   |               shl_ln962_fu_553               |    0    |    0    |    96   |
|          |              shl_ln952_2_fu_790              |    0    |    0    |    96   |
|          |              shl_ln962_3_fu_858              |    0    |    0    |    96   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               lshr_ln950_fu_479              |    0    |    0    |    13   |
|   lshr   |               lshr_ln961_fu_577              |    0    |    0    |    96   |
|          |              lshr_ln950_3_fu_784             |    0    |    0    |    13   |
|          |              lshr_ln961_3_fu_882             |    0    |    0    |    96   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               icmp_ln29_fu_262               |    0    |    0    |    9    |
|          |               icmp_ln938_fu_385              |    0    |    0    |    16   |
|          |               icmp_ln949_fu_455              |    0    |    0    |    19   |
|          |               icmp_ln952_fu_503              |    0    |    0    |    20   |
|   icmp   |               icmp_ln961_fu_531              |    0    |    0    |    20   |
|          |              icmp_ln938_3_fu_690             |    0    |    0    |    16   |
|          |              icmp_ln949_3_fu_760             |    0    |    0    |    19   |
|          |              icmp_ln952_2_fu_808             |    0    |    0    |    20   |
|          |              icmp_ln961_3_fu_836             |    0    |    0    |    20   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               and_ln952_fu_497               |    0    |    0    |    32   |
|    and   |              and_ln952_6_fu_537              |    0    |    0    |    2    |
|          |              and_ln952_8_fu_802              |    0    |    0    |    32   |
|          |              and_ln952_7_fu_842              |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|
|    or    |               or_ln952_4_fu_491              |    0    |    0    |    32   |
|          |                or_ln952_fu_796               |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|
|   call   | grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157 |    0    |    40   |    21   |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |               xor_ln952_fu_517               |    0    |    0    |    2    |
|          |              xor_ln952_3_fu_822              |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|
|    mul   |                  grp_fu_1004                 |    1    |    0    |    0    |
|          |                  grp_fu_1013                 |    1    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |             z_in_read_read_fu_126            |    0    |    0    |    0    |
|   read   |             y_in_read_read_fu_132            |    0    |    0    |    0    |
|          |             x_in_read_read_fu_138            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                tmp_412_fu_174                |    0    |    0    |    0    |
|          |                tmp_413_fu_194                |    0    |    0    |    0    |
|          |                tmp_422_fu_295                |    0    |    0    |    0    |
|          |              p_Result_260_fu_390             |    0    |    0    |    0    |
|          |                tmp_416_fu_509                |    0    |    0    |    0    |
| bitselect|              p_Result_262_fu_523             |    0    |    0    |    0    |
|          |               p_Result_s_fu_623              |    0    |    0    |    0    |
|          |              p_Result_264_fu_695             |    0    |    0    |    0    |
|          |                tmp_420_fu_814                |    0    |    0    |    0    |
|          |              p_Result_266_fu_828             |    0    |    0    |    0    |
|          |              p_Result_258_fu_928             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln29_fu_274               |    0    |    0    |    0    |
|          |               zext_ln712_fu_303              |    0    |    0    |    0    |
|          |               zext_ln960_fu_461              |    0    |    0    |    0    |
|          |               zext_ln950_fu_475              |    0    |    0    |    0    |
|          |               zext_ln962_fu_549              |    0    |    0    |    0    |
|          |               zext_ln961_fu_573              |    0    |    0    |    0    |
|   zext   |               zext_ln964_fu_599              |    0    |    0    |    0    |
|          |               zext_ln965_fu_619              |    0    |    0    |    0    |
|          |              zext_ln960_3_fu_766             |    0    |    0    |    0    |
|          |              zext_ln950_3_fu_780             |    0    |    0    |    0    |
|          |              zext_ln962_3_fu_854             |    0    |    0    |    0    |
|          |              zext_ln961_3_fu_878             |    0    |    0    |    0    |
|          |              zext_ln964_3_fu_904             |    0    |    0    |    0    |
|          |              zext_ln965_3_fu_924             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              sext_ln1168_fu_284              |    0    |    0    |    0    |
|   sext   |             sext_ln1168_1_fu_288             |    0    |    0    |    0    |
|          |               sext_ln940_fu_411              |    0    |    0    |    0    |
|          |              sext_ln940_1_fu_716             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              trunc_ln1168_fu_382             |    0    |    0    |    0    |
|          |              trunc_ln950_fu_465              |    0    |    0    |    0    |
|   trunc  |              trunc_ln946_fu_639              |    0    |    0    |    0    |
|          |             trunc_ln1168_1_fu_687            |    0    |    0    |    0    |
|          |             trunc_ln950_3_fu_770             |    0    |    0    |    0    |
|          |             trunc_ln946_3_fu_944             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              p_Result_261_fu_415             |    0    |    0    |    0    |
|          |                tmp_415_fu_445                |    0    |    0    |    0    |
|partselect|                  m_30_fu_609                 |    0    |    0    |    0    |
|          |              p_Result_265_fu_720             |    0    |    0    |    0    |
|          |                tmp_419_fu_750                |    0    |    0    |    0    |
|          |                  m_31_fu_914                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   cttz   |                   l_fu_425                   |    0    |    0    |    0    |
|          |                  l_3_fu_730                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                  tmp_fu_655                  |    0    |    0    |    0    |
|          |                 tmp_s_fu_960                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  partset |              p_Result_263_fu_663             |    0    |    0    |    0    |
|          |              p_Result_267_fu_968             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|insertvalue|                  mrv_fu_992                  |    0    |    0    |    0    |
|          |                 mrv_1_fu_998                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    2    |    40   |   2186  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|cordic_phase_V_addr_reg_1084|    4   |
|        k_2_reg_1062        |    4   |
|         k_reg_1043         |    4   |
|   r_V_17_load_1_reg_1070   |   16   |
|       r_V_17_reg_1022      |   16   |
|   r_V_18_load_1_reg_1077   |   16   |
|       r_V_18_reg_1029      |   16   |
|   sext_ln1168_1_reg_1094   |   25   |
|    sext_ln1168_reg_1089    |   25   |
|   temp_x_V_4_loc_reg_1050  |   16   |
|   temp_y_V_4_loc_reg_1056  |   16   |
|      tmp_422_reg_1099      |    1   |
|       z_V_5_reg_1036       |   16   |
+----------------------------+--------+
|            Total           |   175  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_151              |  p0  |   2  |   4  |    8   ||    9    |
| grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157 |  p1  |   2  |  16  |   32   ||    9    |
| grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157 |  p2  |   2  |  16  |   32   ||    9    |
| grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157 |  p3  |   2  |   4  |    8   ||    9    |
|                  grp_fu_1004                 |  p0  |   2  |  16  |   32   ||    9    |
|                  grp_fu_1013                 |  p0  |   2  |  16  |   32   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   144  ||  2.562  ||    54   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   40   |  2186  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   175  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   215  |  2240  |
+-----------+--------+--------+--------+--------+
