void sbox(int t, int *y, int dec_0, int dec_1, int dec_255, int dec_169, int dec_129, int dec_9, int dec_72, int dec_242, int dec_243, int dec_152, int dec_240, int dec_4, int dec_15, int dec_12, int dec_2, int dec_3, int dec_36, int dec_220, int dec_11, int dec_158, int dec_45, int dec_88, int dec_99)
{
  int dec_99_inp;
  int dec_88_inp;
  int dec_45_inp;
  int dec_158_inp;
  int dec_11_inp;
  int dec_220_inp;
  int dec_36_inp;
  int dec_3_inp;
  int dec_2_inp;
  int dec_12_inp;
  int dec_15_inp;
  int dec_4_inp;
  int dec_240_inp;
  int dec_152_inp;
  int dec_243_inp;
  int dec_242_inp;
  int dec_72_inp;
  int dec_9_inp;
  int dec_129_inp;
  int dec_169_inp;
  int dec_255_inp;
  int dec_1_inp;
  int dec_0_inp;
  dec_99_inp = dec_99;
  dec_88_inp = dec_88;
  dec_45_inp = dec_45;
  dec_158_inp = dec_158;
  dec_11_inp = dec_11;
  dec_220_inp = dec_220;
  dec_36_inp = dec_36;
  dec_3_inp = dec_3;
  dec_2_inp = dec_2;
  dec_12_inp = dec_12;
  dec_15_inp = dec_15;
  dec_4_inp = dec_4;
  dec_240_inp = dec_240;
  dec_152_inp = dec_152;
  dec_243_inp = dec_243;
  dec_242_inp = dec_242;
  dec_72_inp = dec_72;
  dec_9_inp = dec_9;
  dec_129_inp = dec_129;
  dec_169_inp = dec_169;
  dec_255_inp = dec_255;
  dec_1_inp = dec_1;
  dec_0_inp = dec_0;
  int t_inp;
  t_inp = t;
  int t2;
  int t4;
  int t6;
  int y_G256_newbasis0;
  int cond_G256_newbasis0;
  int yxorb_G256_newbasis0;
  int negCond_G256_newbasis0;
  int tempy_G256_newbasis0;
  int tempyIntoNegCond_G256_newbasis0;
  int y1_G256_newbasis0;
  int y2_G256_newbasis0;
  int y3_G256_newbasis0;
  int y4_G256_newbasis0;
  int y5_G256_newbasis0;
  int y6_G256_newbasis0;
  int y7_G256_newbasis0;
  int y8_G256_newbasis0;
  int cond1_G256_newbasis0;
  int cond2_G256_newbasis0;
  int cond3_G256_newbasis0;
  int cond4_G256_newbasis0;
  int cond5_G256_newbasis0;
  int cond6_G256_newbasis0;
  int cond7_G256_newbasis0;
  int cond8_G256_newbasis0;
  int yxorb1_G256_newbasis0;
  int yxorb2_G256_newbasis0;
  int yxorb3_G256_newbasis0;
  int yxorb4_G256_newbasis0;
  int yxorb5_G256_newbasis0;
  int yxorb6_G256_newbasis0;
  int yxorb7_G256_newbasis0;
  int yxorb8_G256_newbasis0;
  int negCond1_G256_newbasis0;
  int negCond2_G256_newbasis0;
  int negCond3_G256_newbasis0;
  int negCond4_G256_newbasis0;
  int negCond5_G256_newbasis0;
  int negCond6_G256_newbasis0;
  int negCond7_G256_newbasis0;
  int negCond8_G256_newbasis0;
  int tempy1_G256_newbasis0;
  int tempy2_G256_newbasis0;
  int tempy3_G256_newbasis0;
  int tempy4_G256_newbasis0;
  int tempy5_G256_newbasis0;
  int tempy6_G256_newbasis0;
  int tempy7_G256_newbasis0;
  int tempy8_G256_newbasis0;
  int ny1_G256_newbasis0;
  int ny2_G256_newbasis0;
  int ny3_G256_newbasis0;
  int ny4_G256_newbasis0;
  int ny5_G256_newbasis0;
  int ny6_G256_newbasis0;
  int ny7_G256_newbasis0;
  int ny8_G256_newbasis0;
  int tempyIntoNegCond1_G256_newbasis0;
  int tempyIntoNegCond2_G256_newbasis0;
  int tempyIntoNegCond3_G256_newbasis0;
  int tempyIntoNegCond4_G256_newbasis0;
  int tempyIntoNegCond5_G256_newbasis0;
  int tempyIntoNegCond6_G256_newbasis0;
  int tempyIntoNegCond7_G256_newbasis0;
  int tempyIntoNegCond8_G256_newbasis0;
  int x1_G256_newbasis0;
  int x2_G256_newbasis0;
  int x3_G256_newbasis0;
  int x4_G256_newbasis0;
  int x5_G256_newbasis0;
  int x6_G256_newbasis0;
  int x7_G256_newbasis0;
  int x8_G256_newbasis0;
  y_G256_newbasis0 = dec_0_inp;
  tempy1_G256_newbasis0 = y_G256_newbasis0;
  cond1_G256_newbasis0 = t_inp & dec_1_inp;
  negCond1_G256_newbasis0 = !cond1_G256_newbasis0;
  yxorb1_G256_newbasis0 = y_G256_newbasis0 ^ dec_255_inp;
  ny1_G256_newbasis0 = cond1_G256_newbasis0 * yxorb1_G256_newbasis0;
  tempyIntoNegCond1_G256_newbasis0 = tempy1_G256_newbasis0 * negCond1_G256_newbasis0;
  y1_G256_newbasis0 = ny1_G256_newbasis0 + tempyIntoNegCond1_G256_newbasis0;
  x1_G256_newbasis0 = t_inp >> dec_1_inp;
  tempy2_G256_newbasis0 = y1_G256_newbasis0;
  cond2_G256_newbasis0 = x1_G256_newbasis0 & dec_1_inp;
  negCond2_G256_newbasis0 = !cond2_G256_newbasis0;
  yxorb2_G256_newbasis0 = y1_G256_newbasis0 ^ dec_169_inp;
  ny2_G256_newbasis0 = cond2_G256_newbasis0 * yxorb2_G256_newbasis0;
  tempyIntoNegCond2_G256_newbasis0 = tempy2_G256_newbasis0 * negCond2_G256_newbasis0;
  y2_G256_newbasis0 = ny2_G256_newbasis0 + tempyIntoNegCond2_G256_newbasis0;
  x2_G256_newbasis0 = x1_G256_newbasis0 >> dec_1_inp;
  tempy3_G256_newbasis0 = y2_G256_newbasis0;
  cond3_G256_newbasis0 = x2_G256_newbasis0 & dec_1_inp;
  negCond3_G256_newbasis0 = !cond3_G256_newbasis0;
  yxorb3_G256_newbasis0 = y2_G256_newbasis0 ^ dec_129_inp;
  ny3_G256_newbasis0 = cond3_G256_newbasis0 * yxorb3_G256_newbasis0;
  tempyIntoNegCond3_G256_newbasis0 = tempy3_G256_newbasis0 * negCond3_G256_newbasis0;
  y3_G256_newbasis0 = ny3_G256_newbasis0 + tempyIntoNegCond3_G256_newbasis0;
  x3_G256_newbasis0 = x2_G256_newbasis0 >> dec_1_inp;
  tempy4_G256_newbasis0 = y3_G256_newbasis0;
  cond4_G256_newbasis0 = x3_G256_newbasis0 & dec_1_inp;
  negCond4_G256_newbasis0 = !cond4_G256_newbasis0;
  yxorb4_G256_newbasis0 = y3_G256_newbasis0 ^ dec_9_inp;
  ny4_G256_newbasis0 = cond4_G256_newbasis0 * yxorb4_G256_newbasis0;
  tempyIntoNegCond4_G256_newbasis0 = tempy4_G256_newbasis0 * negCond4_G256_newbasis0;
  y4_G256_newbasis0 = ny4_G256_newbasis0 + tempyIntoNegCond4_G256_newbasis0;
  x4_G256_newbasis0 = x3_G256_newbasis0 >> dec_1_inp;
  tempy5_G256_newbasis0 = y4_G256_newbasis0;
  cond5_G256_newbasis0 = x4_G256_newbasis0 & dec_1_inp;
  negCond5_G256_newbasis0 = !cond5_G256_newbasis0;
  yxorb5_G256_newbasis0 = y4_G256_newbasis0 ^ dec_72_inp;
  ny5_G256_newbasis0 = cond5_G256_newbasis0 * yxorb5_G256_newbasis0;
  tempyIntoNegCond5_G256_newbasis0 = tempy5_G256_newbasis0 * negCond5_G256_newbasis0;
  y5_G256_newbasis0 = ny5_G256_newbasis0 + tempyIntoNegCond5_G256_newbasis0;
  x5_G256_newbasis0 = x4_G256_newbasis0 >> dec_1_inp;
  tempy6_G256_newbasis0 = y5_G256_newbasis0;
  cond6_G256_newbasis0 = x5_G256_newbasis0 & dec_1_inp;
  negCond6_G256_newbasis0 = !cond6_G256_newbasis0;
  yxorb6_G256_newbasis0 = y5_G256_newbasis0 ^ dec_242_inp;
  ny6_G256_newbasis0 = cond6_G256_newbasis0 * yxorb6_G256_newbasis0;
  tempyIntoNegCond6_G256_newbasis0 = tempy6_G256_newbasis0 * negCond6_G256_newbasis0;
  y6_G256_newbasis0 = ny6_G256_newbasis0 + tempyIntoNegCond6_G256_newbasis0;
  x6_G256_newbasis0 = x5_G256_newbasis0 >> dec_1_inp;
  tempy7_G256_newbasis0 = y6_G256_newbasis0;
  cond7_G256_newbasis0 = x6_G256_newbasis0 & dec_1_inp;
  negCond7_G256_newbasis0 = !cond7_G256_newbasis0;
  yxorb7_G256_newbasis0 = y6_G256_newbasis0 ^ dec_243_inp;
  ny7_G256_newbasis0 = cond7_G256_newbasis0 * yxorb7_G256_newbasis0;
  tempyIntoNegCond7_G256_newbasis0 = tempy7_G256_newbasis0 * negCond7_G256_newbasis0;
  y7_G256_newbasis0 = ny7_G256_newbasis0 + tempyIntoNegCond7_G256_newbasis0;
  x7_G256_newbasis0 = x6_G256_newbasis0 >> dec_1_inp;
  tempy8_G256_newbasis0 = y7_G256_newbasis0;
  cond8_G256_newbasis0 = x7_G256_newbasis0 & dec_1_inp;
  negCond8_G256_newbasis0 = !cond8_G256_newbasis0;
  yxorb8_G256_newbasis0 = y7_G256_newbasis0 ^ dec_152_inp;
  ny8_G256_newbasis0 = cond8_G256_newbasis0 * yxorb8_G256_newbasis0;
  tempyIntoNegCond8_G256_newbasis0 = tempy8_G256_newbasis0 * negCond8_G256_newbasis0;
  y8_G256_newbasis0 = ny8_G256_newbasis0 + tempyIntoNegCond8_G256_newbasis0;
  x8_G256_newbasis0 = x7_G256_newbasis0 >> dec_1_inp;
  t2 = y8_G256_newbasis0;
  int a0_G256_inv0;
  int a1_G256_inv0;
  int a0_0_G256_inv0;
  int a1_0_G256_inv0;
  int b0_G256_inv0;
  int b1_G256_inv0;
  int c0_G256_inv0;
  int d0_G256_inv0;
  int e0_G256_inv0;
  int p0_G256_inv0;
  int q0_G256_inv0;
  int a0xorb0_G256_inv0;
  int c0xord0_G256_inv0;
  int a0_G16_sq_scl0_G256_inv0;
  int b0_G16_sq_scl0_G256_inv0;
  int p0_0_G16_sq_scl0_G256_inv0;
  int a0_0_G16_sq_scl0_G256_inv0;
  int q0_0_G16_sq_scl0_G256_inv0;
  int p0_G16_sq_scl0_G256_inv0;
  int q0_G16_sq_scl0_G256_inv0;
  int a0_G4_sq0_G16_sq_scl0_G256_inv0;
  int a1_G4_sq0_G16_sq_scl0_G256_inv0;
  int b0_G4_sq0_G16_sq_scl0_G256_inv0;
  int b1_G4_sq0_G16_sq_scl0_G256_inv0;
  int a0_0_G4_sq0_G16_sq_scl0_G256_inv0;
  int a1_0_G4_sq0_G16_sq_scl0_G256_inv0;
  int b0ls1_G4_sq0_G16_sq_scl0_G256_inv0;
  int a0_G4_sq1_G16_sq_scl0_G256_inv0;
  int a1_G4_sq1_G16_sq_scl0_G256_inv0;
  int b0_G4_sq1_G16_sq_scl0_G256_inv0;
  int b1_G4_sq1_G16_sq_scl0_G256_inv0;
  int a0_0_G4_sq1_G16_sq_scl0_G256_inv0;
  int a1_0_G4_sq1_G16_sq_scl0_G256_inv0;
  int b0ls1_G4_sq1_G16_sq_scl0_G256_inv0;
  int a0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int a1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int b0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int b1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p2_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int q1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int q2_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int a0_0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int a1_0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int q0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p0ls1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p0ls2_G16_sq_scl0_G256_inv0;
  int a0_G16_mul0_G256_inv0;
  int b0_G16_mul0_G256_inv0;
  int c0_G16_mul0_G256_inv0;
  int d0_G16_mul0_G256_inv0;
  int p0_G16_mul0_G256_inv0;
  int q0_G16_mul0_G256_inv0;
  int axorb_0_G16_mul0_G256_inv0;
  int cxord_0_G16_mul0_G256_inv0;
  int a0_0_G16_mul0_G256_inv0;
  int c0_0_G16_mul0_G256_inv0;
  int e0_G16_mul0_G256_inv0;
  int p0_0_G16_mul0_G256_inv0;
  int q0_0_G16_mul0_G256_inv0;
  int a0_G4_mul0_G16_mul0_G256_inv0;
  int a0_0_G4_mul0_G16_mul0_G256_inv0;
  int b0_G4_mul0_G16_mul0_G256_inv0;
  int c0_G4_mul0_G16_mul0_G256_inv0;
  int c0_0_G4_mul0_G16_mul0_G256_inv0;
  int d0_G4_mul0_G16_mul0_G256_inv0;
  int p0_G4_mul0_G16_mul0_G256_inv0;
  int q0_G4_mul0_G16_mul0_G256_inv0;
  int axorb_0_G4_mul0_G16_mul0_G256_inv0;
  int cxord_0_G4_mul0_G16_mul0_G256_inv0;
  int e0_G4_mul0_G16_mul0_G256_inv0;
  int p0_0_G4_mul0_G16_mul0_G256_inv0;
  int q0_0_G4_mul0_G16_mul0_G256_inv0;
  int p0ls1_G4_mul0_G16_mul0_G256_inv0;
  int e01_G16_mul0_G256_inv0;
  int e11_G16_mul0_G256_inv0;
  int a0_G4_scl_N0_G16_mul0_G256_inv0;
  int b0_G4_scl_N0_G16_mul0_G256_inv0;
  int p0_G4_scl_N0_G16_mul0_G256_inv0;
  int q0_G4_scl_N0_G16_mul0_G256_inv0;
  int a0_0_G4_scl_N0_G16_mul0_G256_inv0;
  int p0ls1_G4_scl_N0_G16_mul0_G256_inv0;
  int a0_G4_mul1_G16_mul0_G256_inv0;
  int a0_0_G4_mul1_G16_mul0_G256_inv0;
  int b0_G4_mul1_G16_mul0_G256_inv0;
  int c0_G4_mul1_G16_mul0_G256_inv0;
  int c0_0_G4_mul1_G16_mul0_G256_inv0;
  int d0_G4_mul1_G16_mul0_G256_inv0;
  int p0_G4_mul1_G16_mul0_G256_inv0;
  int q0_G4_mul1_G16_mul0_G256_inv0;
  int axorb_0_G4_mul1_G16_mul0_G256_inv0;
  int cxord_0_G4_mul1_G16_mul0_G256_inv0;
  int e0_G4_mul1_G16_mul0_G256_inv0;
  int p0_0_G4_mul1_G16_mul0_G256_inv0;
  int q0_0_G4_mul1_G16_mul0_G256_inv0;
  int p0ls1_G4_mul1_G16_mul0_G256_inv0;
  int a0_G4_mul2_G16_mul0_G256_inv0;
  int a0_0_G4_mul2_G16_mul0_G256_inv0;
  int b0_G4_mul2_G16_mul0_G256_inv0;
  int c0_G4_mul2_G16_mul0_G256_inv0;
  int c0_0_G4_mul2_G16_mul0_G256_inv0;
  int d0_G4_mul2_G16_mul0_G256_inv0;
  int p0_G4_mul2_G16_mul0_G256_inv0;
  int q0_G4_mul2_G16_mul0_G256_inv0;
  int axorb_0_G4_mul2_G16_mul0_G256_inv0;
  int cxord_0_G4_mul2_G16_mul0_G256_inv0;
  int e0_G4_mul2_G16_mul0_G256_inv0;
  int p0_0_G4_mul2_G16_mul0_G256_inv0;
  int q0_0_G4_mul2_G16_mul0_G256_inv0;
  int p0ls1_G4_mul2_G16_mul0_G256_inv0;
  int p0ls2_G16_mul0_G256_inv0;
  int a0_G16_inv0_G256_inv0;
  int a0_0_G16_inv0_G256_inv0;
  int b0_G16_inv0_G256_inv0;
  int c0_G16_inv0_G256_inv0;
  int c0_0_G16_inv0_G256_inv0;
  int d0_G16_inv0_G256_inv0;
  int e0_G16_inv0_G256_inv0;
  int p0_G16_inv0_G256_inv0;
  int q0_G16_inv0_G256_inv0;
  int a0xorb0_G16_inv0_G256_inv0;
  int c0xord0_G16_inv0_G256_inv0;
  int a0_G4_sq2_G16_inv0_G256_inv0;
  int a1_G4_sq2_G16_inv0_G256_inv0;
  int b0_G4_sq2_G16_inv0_G256_inv0;
  int b1_G4_sq2_G16_inv0_G256_inv0;
  int a0_0_G4_sq2_G16_inv0_G256_inv0;
  int a1_0_G4_sq2_G16_inv0_G256_inv0;
  int b0ls1_G4_sq2_G16_inv0_G256_inv0;
  int a0_G4_scl_N1_G16_inv0_G256_inv0;
  int b0_G4_scl_N1_G16_inv0_G256_inv0;
  int p0_G4_scl_N1_G16_inv0_G256_inv0;
  int q0_G4_scl_N1_G16_inv0_G256_inv0;
  int a0_0_G4_scl_N1_G16_inv0_G256_inv0;
  int p0ls1_G4_scl_N1_G16_inv0_G256_inv0;
  int a0_G4_mul3_G16_inv0_G256_inv0;
  int a0_0_G4_mul3_G16_inv0_G256_inv0;
  int b0_G4_mul3_G16_inv0_G256_inv0;
  int c0_G4_mul3_G16_inv0_G256_inv0;
  int c0_0_G4_mul3_G16_inv0_G256_inv0;
  int d0_G4_mul3_G16_inv0_G256_inv0;
  int p0_G4_mul3_G16_inv0_G256_inv0;
  int q0_G4_mul3_G16_inv0_G256_inv0;
  int axorb_0_G4_mul3_G16_inv0_G256_inv0;
  int cxord_0_G4_mul3_G16_inv0_G256_inv0;
  int e0_G4_mul3_G16_inv0_G256_inv0;
  int p0_0_G4_mul3_G16_inv0_G256_inv0;
  int q0_0_G4_mul3_G16_inv0_G256_inv0;
  int p0ls1_G4_mul3_G16_inv0_G256_inv0;
  int a0_G4_sq3_G16_inv0_G256_inv0;
  int a1_G4_sq3_G16_inv0_G256_inv0;
  int b0_G4_sq3_G16_inv0_G256_inv0;
  int b1_G4_sq3_G16_inv0_G256_inv0;
  int a0_0_G4_sq3_G16_inv0_G256_inv0;
  int a1_0_G4_sq3_G16_inv0_G256_inv0;
  int b0ls1_G4_sq3_G16_inv0_G256_inv0;
  int a0_G4_mul4_G16_inv0_G256_inv0;
  int a0_0_G4_mul4_G16_inv0_G256_inv0;
  int b0_G4_mul4_G16_inv0_G256_inv0;
  int c0_G4_mul4_G16_inv0_G256_inv0;
  int c0_0_G4_mul4_G16_inv0_G256_inv0;
  int d0_G4_mul4_G16_inv0_G256_inv0;
  int p0_G4_mul4_G16_inv0_G256_inv0;
  int q0_G4_mul4_G16_inv0_G256_inv0;
  int axorb_0_G4_mul4_G16_inv0_G256_inv0;
  int cxord_0_G4_mul4_G16_inv0_G256_inv0;
  int e0_G4_mul4_G16_inv0_G256_inv0;
  int p0_0_G4_mul4_G16_inv0_G256_inv0;
  int q0_0_G4_mul4_G16_inv0_G256_inv0;
  int p0ls1_G4_mul4_G16_inv0_G256_inv0;
  int a0_G4_mul5_G16_inv0_G256_inv0;
  int a0_0_G4_mul5_G16_inv0_G256_inv0;
  int b0_G4_mul5_G16_inv0_G256_inv0;
  int c0_G4_mul5_G16_inv0_G256_inv0;
  int c0_0_G4_mul5_G16_inv0_G256_inv0;
  int d0_G4_mul5_G16_inv0_G256_inv0;
  int p0_G4_mul5_G16_inv0_G256_inv0;
  int q0_G4_mul5_G16_inv0_G256_inv0;
  int axorb_0_G4_mul5_G16_inv0_G256_inv0;
  int cxord_0_G4_mul5_G16_inv0_G256_inv0;
  int e0_G4_mul5_G16_inv0_G256_inv0;
  int p0_0_G4_mul5_G16_inv0_G256_inv0;
  int q0_0_G4_mul5_G16_inv0_G256_inv0;
  int p0ls1_G4_mul5_G16_inv0_G256_inv0;
  int p0ls2_G16_inv0_G256_inv0;
  int a0_G16_mul1_G256_inv0;
  int b0_G16_mul1_G256_inv0;
  int c0_G16_mul1_G256_inv0;
  int d0_G16_mul1_G256_inv0;
  int p0_G16_mul1_G256_inv0;
  int q0_G16_mul1_G256_inv0;
  int axorb_0_G16_mul1_G256_inv0;
  int cxord_0_G16_mul1_G256_inv0;
  int a0_0_G16_mul1_G256_inv0;
  int c0_0_G16_mul1_G256_inv0;
  int e0_G16_mul1_G256_inv0;
  int p0_0_G16_mul1_G256_inv0;
  int q0_0_G16_mul1_G256_inv0;
  int a0_G4_mul0_G16_mul1_G256_inv0;
  int a0_0_G4_mul0_G16_mul1_G256_inv0;
  int b0_G4_mul0_G16_mul1_G256_inv0;
  int c0_G4_mul0_G16_mul1_G256_inv0;
  int c0_0_G4_mul0_G16_mul1_G256_inv0;
  int d0_G4_mul0_G16_mul1_G256_inv0;
  int p0_G4_mul0_G16_mul1_G256_inv0;
  int q0_G4_mul0_G16_mul1_G256_inv0;
  int axorb_0_G4_mul0_G16_mul1_G256_inv0;
  int cxord_0_G4_mul0_G16_mul1_G256_inv0;
  int e0_G4_mul0_G16_mul1_G256_inv0;
  int p0_0_G4_mul0_G16_mul1_G256_inv0;
  int q0_0_G4_mul0_G16_mul1_G256_inv0;
  int p0ls1_G4_mul0_G16_mul1_G256_inv0;
  int e01_G16_mul1_G256_inv0;
  int e11_G16_mul1_G256_inv0;
  int a0_G4_scl_N0_G16_mul1_G256_inv0;
  int b0_G4_scl_N0_G16_mul1_G256_inv0;
  int p0_G4_scl_N0_G16_mul1_G256_inv0;
  int q0_G4_scl_N0_G16_mul1_G256_inv0;
  int a0_0_G4_scl_N0_G16_mul1_G256_inv0;
  int p0ls1_G4_scl_N0_G16_mul1_G256_inv0;
  int a0_G4_mul1_G16_mul1_G256_inv0;
  int a0_0_G4_mul1_G16_mul1_G256_inv0;
  int b0_G4_mul1_G16_mul1_G256_inv0;
  int c0_G4_mul1_G16_mul1_G256_inv0;
  int c0_0_G4_mul1_G16_mul1_G256_inv0;
  int d0_G4_mul1_G16_mul1_G256_inv0;
  int p0_G4_mul1_G16_mul1_G256_inv0;
  int q0_G4_mul1_G16_mul1_G256_inv0;
  int axorb_0_G4_mul1_G16_mul1_G256_inv0;
  int cxord_0_G4_mul1_G16_mul1_G256_inv0;
  int e0_G4_mul1_G16_mul1_G256_inv0;
  int p0_0_G4_mul1_G16_mul1_G256_inv0;
  int q0_0_G4_mul1_G16_mul1_G256_inv0;
  int p0ls1_G4_mul1_G16_mul1_G256_inv0;
  int a0_G4_mul2_G16_mul1_G256_inv0;
  int a0_0_G4_mul2_G16_mul1_G256_inv0;
  int b0_G4_mul2_G16_mul1_G256_inv0;
  int c0_G4_mul2_G16_mul1_G256_inv0;
  int c0_0_G4_mul2_G16_mul1_G256_inv0;
  int d0_G4_mul2_G16_mul1_G256_inv0;
  int p0_G4_mul2_G16_mul1_G256_inv0;
  int q0_G4_mul2_G16_mul1_G256_inv0;
  int axorb_0_G4_mul2_G16_mul1_G256_inv0;
  int cxord_0_G4_mul2_G16_mul1_G256_inv0;
  int e0_G4_mul2_G16_mul1_G256_inv0;
  int p0_0_G4_mul2_G16_mul1_G256_inv0;
  int q0_0_G4_mul2_G16_mul1_G256_inv0;
  int p0ls1_G4_mul2_G16_mul1_G256_inv0;
  int p0ls2_G16_mul1_G256_inv0;
  int a0_G16_mul2_G256_inv0;
  int b0_G16_mul2_G256_inv0;
  int c0_G16_mul2_G256_inv0;
  int d0_G16_mul2_G256_inv0;
  int p0_G16_mul2_G256_inv0;
  int q0_G16_mul2_G256_inv0;
  int axorb_0_G16_mul2_G256_inv0;
  int cxord_0_G16_mul2_G256_inv0;
  int a0_0_G16_mul2_G256_inv0;
  int c0_0_G16_mul2_G256_inv0;
  int e0_G16_mul2_G256_inv0;
  int p0_0_G16_mul2_G256_inv0;
  int q0_0_G16_mul2_G256_inv0;
  int a0_G4_mul0_G16_mul2_G256_inv0;
  int a0_0_G4_mul0_G16_mul2_G256_inv0;
  int b0_G4_mul0_G16_mul2_G256_inv0;
  int c0_G4_mul0_G16_mul2_G256_inv0;
  int c0_0_G4_mul0_G16_mul2_G256_inv0;
  int d0_G4_mul0_G16_mul2_G256_inv0;
  int p0_G4_mul0_G16_mul2_G256_inv0;
  int q0_G4_mul0_G16_mul2_G256_inv0;
  int axorb_0_G4_mul0_G16_mul2_G256_inv0;
  int cxord_0_G4_mul0_G16_mul2_G256_inv0;
  int e0_G4_mul0_G16_mul2_G256_inv0;
  int p0_0_G4_mul0_G16_mul2_G256_inv0;
  int q0_0_G4_mul0_G16_mul2_G256_inv0;
  int p0ls1_G4_mul0_G16_mul2_G256_inv0;
  int e01_G16_mul2_G256_inv0;
  int e11_G16_mul2_G256_inv0;
  int a0_G4_scl_N0_G16_mul2_G256_inv0;
  int b0_G4_scl_N0_G16_mul2_G256_inv0;
  int p0_G4_scl_N0_G16_mul2_G256_inv0;
  int q0_G4_scl_N0_G16_mul2_G256_inv0;
  int a0_0_G4_scl_N0_G16_mul2_G256_inv0;
  int p0ls1_G4_scl_N0_G16_mul2_G256_inv0;
  int a0_G4_mul1_G16_mul2_G256_inv0;
  int a0_0_G4_mul1_G16_mul2_G256_inv0;
  int b0_G4_mul1_G16_mul2_G256_inv0;
  int c0_G4_mul1_G16_mul2_G256_inv0;
  int c0_0_G4_mul1_G16_mul2_G256_inv0;
  int d0_G4_mul1_G16_mul2_G256_inv0;
  int p0_G4_mul1_G16_mul2_G256_inv0;
  int q0_G4_mul1_G16_mul2_G256_inv0;
  int axorb_0_G4_mul1_G16_mul2_G256_inv0;
  int cxord_0_G4_mul1_G16_mul2_G256_inv0;
  int e0_G4_mul1_G16_mul2_G256_inv0;
  int p0_0_G4_mul1_G16_mul2_G256_inv0;
  int q0_0_G4_mul1_G16_mul2_G256_inv0;
  int p0ls1_G4_mul1_G16_mul2_G256_inv0;
  int a0_G4_mul2_G16_mul2_G256_inv0;
  int a0_0_G4_mul2_G16_mul2_G256_inv0;
  int b0_G4_mul2_G16_mul2_G256_inv0;
  int c0_G4_mul2_G16_mul2_G256_inv0;
  int c0_0_G4_mul2_G16_mul2_G256_inv0;
  int d0_G4_mul2_G16_mul2_G256_inv0;
  int p0_G4_mul2_G16_mul2_G256_inv0;
  int q0_G4_mul2_G16_mul2_G256_inv0;
  int axorb_0_G4_mul2_G16_mul2_G256_inv0;
  int cxord_0_G4_mul2_G16_mul2_G256_inv0;
  int e0_G4_mul2_G16_mul2_G256_inv0;
  int p0_0_G4_mul2_G16_mul2_G256_inv0;
  int q0_0_G4_mul2_G16_mul2_G256_inv0;
  int p0ls1_G4_mul2_G16_mul2_G256_inv0;
  int p0ls2_G16_mul2_G256_inv0;
  int p0ls4_G256_inv0;
  int p1ls4_G256_inv0;
  a0_0_G256_inv0 = t2 & dec_240_inp;
  a0_G256_inv0 = a0_0_G256_inv0 >> dec_4_inp;
  b0_G256_inv0 = t2 & dec_15_inp;
  a0xorb0_G256_inv0 = a0_G256_inv0 ^ b0_G256_inv0;
  a0_0_G16_sq_scl0_G256_inv0 = a0xorb0_G256_inv0 & dec_12_inp;
  a0_G16_sq_scl0_G256_inv0 = a0_0_G16_sq_scl0_G256_inv0 >> dec_2_inp;
  b0_G16_sq_scl0_G256_inv0 = a0xorb0_G256_inv0 & dec_3_inp;
  p0_0_G16_sq_scl0_G256_inv0 = a0_G16_sq_scl0_G256_inv0 ^ b0_G16_sq_scl0_G256_inv0;
  a0_0_G4_sq0_G16_sq_scl0_G256_inv0 = p0_0_G16_sq_scl0_G256_inv0 & dec_2_inp;
  a0_G4_sq0_G16_sq_scl0_G256_inv0 = a0_0_G4_sq0_G16_sq_scl0_G256_inv0 >> dec_1_inp;
  b0_G4_sq0_G16_sq_scl0_G256_inv0 = p0_0_G16_sq_scl0_G256_inv0 & dec_1_inp;
  b0ls1_G4_sq0_G16_sq_scl0_G256_inv0 = b0_G4_sq0_G16_sq_scl0_G256_inv0 << dec_1_inp;
  p0_G16_sq_scl0_G256_inv0 = b0ls1_G4_sq0_G16_sq_scl0_G256_inv0 | a0_G4_sq0_G16_sq_scl0_G256_inv0;
  a0_0_G4_sq1_G16_sq_scl0_G256_inv0 = b0_G16_sq_scl0_G256_inv0 & dec_2_inp;
  a0_G4_sq1_G16_sq_scl0_G256_inv0 = a0_0_G4_sq1_G16_sq_scl0_G256_inv0 >> dec_1_inp;
  b0_G4_sq1_G16_sq_scl0_G256_inv0 = b0_G16_sq_scl0_G256_inv0 & dec_1_inp;
  b0ls1_G4_sq1_G16_sq_scl0_G256_inv0 = b0_G4_sq1_G16_sq_scl0_G256_inv0 << dec_1_inp;
  q0_0_G16_sq_scl0_G256_inv0 = b0ls1_G4_sq1_G16_sq_scl0_G256_inv0 | a0_G4_sq1_G16_sq_scl0_G256_inv0;
  a0_0_G4_scl_N20_G16_sq_scl0_G256_inv0 = q0_0_G16_sq_scl0_G256_inv0 & dec_2_inp;
  a0_G4_scl_N20_G16_sq_scl0_G256_inv0 = a0_0_G4_scl_N20_G16_sq_scl0_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N20_G16_sq_scl0_G256_inv0 = q0_0_G16_sq_scl0_G256_inv0 & dec_1_inp;
  p0_G4_scl_N20_G16_sq_scl0_G256_inv0 = a0_G4_scl_N20_G16_sq_scl0_G256_inv0 ^ b0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  q0_G4_scl_N20_G16_sq_scl0_G256_inv0 = a0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  p0ls1_G4_scl_N20_G16_sq_scl0_G256_inv0 = p0_G4_scl_N20_G16_sq_scl0_G256_inv0 << dec_1_inp;
  q0_G16_sq_scl0_G256_inv0 = p0ls1_G4_scl_N20_G16_sq_scl0_G256_inv0 | q0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  p0ls2_G16_sq_scl0_G256_inv0 = p0_G16_sq_scl0_G256_inv0 << dec_2_inp;
  c0_G256_inv0 = p0ls2_G16_sq_scl0_G256_inv0 | q0_G16_sq_scl0_G256_inv0;
  a0_0_G16_mul0_G256_inv0 = a0_G256_inv0 & dec_12_inp;
  a0_G16_mul0_G256_inv0 = a0_0_G16_mul0_G256_inv0 >> dec_2_inp;
  b0_G16_mul0_G256_inv0 = a0_G256_inv0 & dec_3_inp;
  c0_0_G16_mul0_G256_inv0 = b0_G256_inv0 & dec_12_inp;
  c0_G16_mul0_G256_inv0 = c0_0_G16_mul0_G256_inv0 >> dec_2_inp;
  d0_G16_mul0_G256_inv0 = b0_G256_inv0 & dec_3_inp;
  axorb_0_G16_mul0_G256_inv0 = a0_G16_mul0_G256_inv0 ^ b0_G16_mul0_G256_inv0;
  cxord_0_G16_mul0_G256_inv0 = c0_G16_mul0_G256_inv0 ^ d0_G16_mul0_G256_inv0;
  a0_0_G4_mul0_G16_mul0_G256_inv0 = axorb_0_G16_mul0_G256_inv0 & dec_2_inp;
  a0_G4_mul0_G16_mul0_G256_inv0 = a0_0_G4_mul0_G16_mul0_G256_inv0 >> dec_1_inp;
  b0_G4_mul0_G16_mul0_G256_inv0 = axorb_0_G16_mul0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul0_G16_mul0_G256_inv0 = cxord_0_G16_mul0_G256_inv0 & dec_2_inp;
  c0_G4_mul0_G16_mul0_G256_inv0 = c0_0_G4_mul0_G16_mul0_G256_inv0 >> dec_1_inp;
  d0_G4_mul0_G16_mul0_G256_inv0 = cxord_0_G16_mul0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul0_G16_mul0_G256_inv0 = a0_G4_mul0_G16_mul0_G256_inv0 ^ b0_G4_mul0_G16_mul0_G256_inv0;
  cxord_0_G4_mul0_G16_mul0_G256_inv0 = c0_G4_mul0_G16_mul0_G256_inv0 ^ d0_G4_mul0_G16_mul0_G256_inv0;
  e0_G4_mul0_G16_mul0_G256_inv0 = axorb_0_G4_mul0_G16_mul0_G256_inv0 & cxord_0_G4_mul0_G16_mul0_G256_inv0;
  p0_0_G4_mul0_G16_mul0_G256_inv0 = a0_G4_mul0_G16_mul0_G256_inv0 & c0_G4_mul0_G16_mul0_G256_inv0;
  p0_G4_mul0_G16_mul0_G256_inv0 = p0_0_G4_mul0_G16_mul0_G256_inv0 ^ e0_G4_mul0_G16_mul0_G256_inv0;
  q0_0_G4_mul0_G16_mul0_G256_inv0 = b0_G4_mul0_G16_mul0_G256_inv0 & d0_G4_mul0_G16_mul0_G256_inv0;
  q0_G4_mul0_G16_mul0_G256_inv0 = q0_0_G4_mul0_G16_mul0_G256_inv0 ^ e0_G4_mul0_G16_mul0_G256_inv0;
  p0ls1_G4_mul0_G16_mul0_G256_inv0 = p0_G4_mul0_G16_mul0_G256_inv0 << dec_1_inp;
  e0_G16_mul0_G256_inv0 = p0ls1_G4_mul0_G16_mul0_G256_inv0 | q0_G4_mul0_G16_mul0_G256_inv0;
  a0_0_G4_scl_N0_G16_mul0_G256_inv0 = e0_G16_mul0_G256_inv0 & dec_2_inp;
  a0_G4_scl_N0_G16_mul0_G256_inv0 = a0_0_G4_scl_N0_G16_mul0_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N0_G16_mul0_G256_inv0 = e0_G16_mul0_G256_inv0 & dec_1_inp;
  p0_G4_scl_N0_G16_mul0_G256_inv0 = b0_G4_scl_N0_G16_mul0_G256_inv0;
  q0_G4_scl_N0_G16_mul0_G256_inv0 = a0_G4_scl_N0_G16_mul0_G256_inv0 ^ b0_G4_scl_N0_G16_mul0_G256_inv0;
  p0ls1_G4_scl_N0_G16_mul0_G256_inv0 = p0_G4_scl_N0_G16_mul0_G256_inv0 << dec_1_inp;
  e01_G16_mul0_G256_inv0 = p0ls1_G4_scl_N0_G16_mul0_G256_inv0 | q0_G4_scl_N0_G16_mul0_G256_inv0;
  a0_0_G4_mul1_G16_mul0_G256_inv0 = a0_G16_mul0_G256_inv0 & dec_2_inp;
  a0_G4_mul1_G16_mul0_G256_inv0 = a0_0_G4_mul1_G16_mul0_G256_inv0 >> dec_1_inp;
  b0_G4_mul1_G16_mul0_G256_inv0 = a0_G16_mul0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul1_G16_mul0_G256_inv0 = c0_G16_mul0_G256_inv0 & dec_2_inp;
  c0_G4_mul1_G16_mul0_G256_inv0 = c0_0_G4_mul1_G16_mul0_G256_inv0 >> dec_1_inp;
  d0_G4_mul1_G16_mul0_G256_inv0 = c0_G16_mul0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul1_G16_mul0_G256_inv0 = a0_G4_mul1_G16_mul0_G256_inv0 ^ b0_G4_mul1_G16_mul0_G256_inv0;
  cxord_0_G4_mul1_G16_mul0_G256_inv0 = c0_G4_mul1_G16_mul0_G256_inv0 ^ d0_G4_mul1_G16_mul0_G256_inv0;
  e0_G4_mul1_G16_mul0_G256_inv0 = axorb_0_G4_mul1_G16_mul0_G256_inv0 & cxord_0_G4_mul1_G16_mul0_G256_inv0;
  p0_0_G4_mul1_G16_mul0_G256_inv0 = a0_G4_mul1_G16_mul0_G256_inv0 & c0_G4_mul1_G16_mul0_G256_inv0;
  p0_G4_mul1_G16_mul0_G256_inv0 = p0_0_G4_mul1_G16_mul0_G256_inv0 ^ e0_G4_mul1_G16_mul0_G256_inv0;
  q0_0_G4_mul1_G16_mul0_G256_inv0 = b0_G4_mul1_G16_mul0_G256_inv0 & d0_G4_mul1_G16_mul0_G256_inv0;
  q0_G4_mul1_G16_mul0_G256_inv0 = q0_0_G4_mul1_G16_mul0_G256_inv0 ^ e0_G4_mul1_G16_mul0_G256_inv0;
  p0ls1_G4_mul1_G16_mul0_G256_inv0 = p0_G4_mul1_G16_mul0_G256_inv0 << dec_1_inp;
  p0_0_G16_mul0_G256_inv0 = p0ls1_G4_mul1_G16_mul0_G256_inv0 | q0_G4_mul1_G16_mul0_G256_inv0;
  p0_G16_mul0_G256_inv0 = p0_0_G16_mul0_G256_inv0 ^ e01_G16_mul0_G256_inv0;
  a0_0_G4_mul2_G16_mul0_G256_inv0 = b0_G16_mul0_G256_inv0 & dec_2_inp;
  a0_G4_mul2_G16_mul0_G256_inv0 = a0_0_G4_mul2_G16_mul0_G256_inv0 >> dec_1_inp;
  b0_G4_mul2_G16_mul0_G256_inv0 = b0_G16_mul0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul2_G16_mul0_G256_inv0 = d0_G16_mul0_G256_inv0 & dec_2_inp;
  c0_G4_mul2_G16_mul0_G256_inv0 = c0_0_G4_mul2_G16_mul0_G256_inv0 >> dec_1_inp;
  d0_G4_mul2_G16_mul0_G256_inv0 = d0_G16_mul0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul2_G16_mul0_G256_inv0 = a0_G4_mul2_G16_mul0_G256_inv0 ^ b0_G4_mul2_G16_mul0_G256_inv0;
  cxord_0_G4_mul2_G16_mul0_G256_inv0 = c0_G4_mul2_G16_mul0_G256_inv0 ^ d0_G4_mul2_G16_mul0_G256_inv0;
  e0_G4_mul2_G16_mul0_G256_inv0 = axorb_0_G4_mul2_G16_mul0_G256_inv0 & cxord_0_G4_mul2_G16_mul0_G256_inv0;
  p0_0_G4_mul2_G16_mul0_G256_inv0 = a0_G4_mul2_G16_mul0_G256_inv0 & c0_G4_mul2_G16_mul0_G256_inv0;
  p0_G4_mul2_G16_mul0_G256_inv0 = p0_0_G4_mul2_G16_mul0_G256_inv0 ^ e0_G4_mul2_G16_mul0_G256_inv0;
  q0_0_G4_mul2_G16_mul0_G256_inv0 = b0_G4_mul2_G16_mul0_G256_inv0 & d0_G4_mul2_G16_mul0_G256_inv0;
  q0_G4_mul2_G16_mul0_G256_inv0 = q0_0_G4_mul2_G16_mul0_G256_inv0 ^ e0_G4_mul2_G16_mul0_G256_inv0;
  p0ls1_G4_mul2_G16_mul0_G256_inv0 = p0_G4_mul2_G16_mul0_G256_inv0 << dec_1_inp;
  q0_0_G16_mul0_G256_inv0 = p0ls1_G4_mul2_G16_mul0_G256_inv0 | q0_G4_mul2_G16_mul0_G256_inv0;
  q0_G16_mul0_G256_inv0 = q0_0_G16_mul0_G256_inv0 ^ e01_G16_mul0_G256_inv0;
  p0ls2_G16_mul0_G256_inv0 = p0_G16_mul0_G256_inv0 << dec_2_inp;
  d0_G256_inv0 = p0ls2_G16_mul0_G256_inv0 | q0_G16_mul0_G256_inv0;
  c0xord0_G256_inv0 = c0_G256_inv0 ^ d0_G256_inv0;
  a0_0_G16_inv0_G256_inv0 = c0xord0_G256_inv0 & dec_12_inp;
  a0_G16_inv0_G256_inv0 = a0_0_G16_inv0_G256_inv0 >> dec_2_inp;
  b0_G16_inv0_G256_inv0 = c0xord0_G256_inv0 & dec_3_inp;
  a0xorb0_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 ^ b0_G16_inv0_G256_inv0;
  a0_0_G4_sq2_G16_inv0_G256_inv0 = a0xorb0_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_sq2_G16_inv0_G256_inv0 = a0_0_G4_sq2_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_sq2_G16_inv0_G256_inv0 = a0xorb0_G16_inv0_G256_inv0 & dec_1_inp;
  b0ls1_G4_sq2_G16_inv0_G256_inv0 = b0_G4_sq2_G16_inv0_G256_inv0 << dec_1_inp;
  c0_0_G16_inv0_G256_inv0 = b0ls1_G4_sq2_G16_inv0_G256_inv0 | a0_G4_sq2_G16_inv0_G256_inv0;
  a0_0_G4_scl_N1_G16_inv0_G256_inv0 = c0_0_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_scl_N1_G16_inv0_G256_inv0 = a0_0_G4_scl_N1_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N1_G16_inv0_G256_inv0 = c0_0_G16_inv0_G256_inv0 & dec_1_inp;
  p0_G4_scl_N1_G16_inv0_G256_inv0 = b0_G4_scl_N1_G16_inv0_G256_inv0;
  q0_G4_scl_N1_G16_inv0_G256_inv0 = a0_G4_scl_N1_G16_inv0_G256_inv0 ^ b0_G4_scl_N1_G16_inv0_G256_inv0;
  p0ls1_G4_scl_N1_G16_inv0_G256_inv0 = p0_G4_scl_N1_G16_inv0_G256_inv0 << dec_1_inp;
  c0_G16_inv0_G256_inv0 = p0ls1_G4_scl_N1_G16_inv0_G256_inv0 | q0_G4_scl_N1_G16_inv0_G256_inv0;
  a0_0_G4_mul3_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_mul3_G16_inv0_G256_inv0 = a0_0_G4_mul3_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_mul3_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul3_G16_inv0_G256_inv0 = b0_G16_inv0_G256_inv0 & dec_2_inp;
  c0_G4_mul3_G16_inv0_G256_inv0 = c0_0_G4_mul3_G16_inv0_G256_inv0 >> dec_1_inp;
  d0_G4_mul3_G16_inv0_G256_inv0 = b0_G16_inv0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul3_G16_inv0_G256_inv0 = a0_G4_mul3_G16_inv0_G256_inv0 ^ b0_G4_mul3_G16_inv0_G256_inv0;
  cxord_0_G4_mul3_G16_inv0_G256_inv0 = c0_G4_mul3_G16_inv0_G256_inv0 ^ d0_G4_mul3_G16_inv0_G256_inv0;
  e0_G4_mul3_G16_inv0_G256_inv0 = axorb_0_G4_mul3_G16_inv0_G256_inv0 & cxord_0_G4_mul3_G16_inv0_G256_inv0;
  p0_0_G4_mul3_G16_inv0_G256_inv0 = a0_G4_mul3_G16_inv0_G256_inv0 & c0_G4_mul3_G16_inv0_G256_inv0;
  p0_G4_mul3_G16_inv0_G256_inv0 = p0_0_G4_mul3_G16_inv0_G256_inv0 ^ e0_G4_mul3_G16_inv0_G256_inv0;
  q0_0_G4_mul3_G16_inv0_G256_inv0 = b0_G4_mul3_G16_inv0_G256_inv0 & d0_G4_mul3_G16_inv0_G256_inv0;
  q0_G4_mul3_G16_inv0_G256_inv0 = q0_0_G4_mul3_G16_inv0_G256_inv0 ^ e0_G4_mul3_G16_inv0_G256_inv0;
  p0ls1_G4_mul3_G16_inv0_G256_inv0 = p0_G4_mul3_G16_inv0_G256_inv0 << dec_1_inp;
  d0_G16_inv0_G256_inv0 = p0ls1_G4_mul3_G16_inv0_G256_inv0 | q0_G4_mul3_G16_inv0_G256_inv0;
  c0xord0_G16_inv0_G256_inv0 = c0_G16_inv0_G256_inv0 ^ d0_G16_inv0_G256_inv0;
  a0_0_G4_sq3_G16_inv0_G256_inv0 = c0xord0_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_sq3_G16_inv0_G256_inv0 = a0_0_G4_sq3_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_sq3_G16_inv0_G256_inv0 = c0xord0_G16_inv0_G256_inv0 & dec_1_inp;
  b0ls1_G4_sq3_G16_inv0_G256_inv0 = b0_G4_sq3_G16_inv0_G256_inv0 << dec_1_inp;
  e0_G16_inv0_G256_inv0 = b0ls1_G4_sq3_G16_inv0_G256_inv0 | a0_G4_sq3_G16_inv0_G256_inv0;
  a0_0_G4_mul4_G16_inv0_G256_inv0 = e0_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_mul4_G16_inv0_G256_inv0 = a0_0_G4_mul4_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_mul4_G16_inv0_G256_inv0 = e0_G16_inv0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul4_G16_inv0_G256_inv0 = b0_G16_inv0_G256_inv0 & dec_2_inp;
  c0_G4_mul4_G16_inv0_G256_inv0 = c0_0_G4_mul4_G16_inv0_G256_inv0 >> dec_1_inp;
  d0_G4_mul4_G16_inv0_G256_inv0 = b0_G16_inv0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul4_G16_inv0_G256_inv0 = a0_G4_mul4_G16_inv0_G256_inv0 ^ b0_G4_mul4_G16_inv0_G256_inv0;
  cxord_0_G4_mul4_G16_inv0_G256_inv0 = c0_G4_mul4_G16_inv0_G256_inv0 ^ d0_G4_mul4_G16_inv0_G256_inv0;
  e0_G4_mul4_G16_inv0_G256_inv0 = axorb_0_G4_mul4_G16_inv0_G256_inv0 & cxord_0_G4_mul4_G16_inv0_G256_inv0;
  p0_0_G4_mul4_G16_inv0_G256_inv0 = a0_G4_mul4_G16_inv0_G256_inv0 & c0_G4_mul4_G16_inv0_G256_inv0;
  p0_G4_mul4_G16_inv0_G256_inv0 = p0_0_G4_mul4_G16_inv0_G256_inv0 ^ e0_G4_mul4_G16_inv0_G256_inv0;
  q0_0_G4_mul4_G16_inv0_G256_inv0 = b0_G4_mul4_G16_inv0_G256_inv0 & d0_G4_mul4_G16_inv0_G256_inv0;
  q0_G4_mul4_G16_inv0_G256_inv0 = q0_0_G4_mul4_G16_inv0_G256_inv0 ^ e0_G4_mul4_G16_inv0_G256_inv0;
  p0ls1_G4_mul4_G16_inv0_G256_inv0 = p0_G4_mul4_G16_inv0_G256_inv0 << dec_1_inp;
  p0_G16_inv0_G256_inv0 = p0ls1_G4_mul4_G16_inv0_G256_inv0 | q0_G4_mul4_G16_inv0_G256_inv0;
  a0_0_G4_mul5_G16_inv0_G256_inv0 = e0_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_mul5_G16_inv0_G256_inv0 = a0_0_G4_mul5_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_mul5_G16_inv0_G256_inv0 = e0_G16_inv0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul5_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 & dec_2_inp;
  c0_G4_mul5_G16_inv0_G256_inv0 = c0_0_G4_mul5_G16_inv0_G256_inv0 >> dec_1_inp;
  d0_G4_mul5_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul5_G16_inv0_G256_inv0 = a0_G4_mul5_G16_inv0_G256_inv0 ^ b0_G4_mul5_G16_inv0_G256_inv0;
  cxord_0_G4_mul5_G16_inv0_G256_inv0 = c0_G4_mul5_G16_inv0_G256_inv0 ^ d0_G4_mul5_G16_inv0_G256_inv0;
  e0_G4_mul5_G16_inv0_G256_inv0 = axorb_0_G4_mul5_G16_inv0_G256_inv0 & cxord_0_G4_mul5_G16_inv0_G256_inv0;
  p0_0_G4_mul5_G16_inv0_G256_inv0 = a0_G4_mul5_G16_inv0_G256_inv0 & c0_G4_mul5_G16_inv0_G256_inv0;
  p0_G4_mul5_G16_inv0_G256_inv0 = p0_0_G4_mul5_G16_inv0_G256_inv0 ^ e0_G4_mul5_G16_inv0_G256_inv0;
  q0_0_G4_mul5_G16_inv0_G256_inv0 = b0_G4_mul5_G16_inv0_G256_inv0 & d0_G4_mul5_G16_inv0_G256_inv0;
  q0_G4_mul5_G16_inv0_G256_inv0 = q0_0_G4_mul5_G16_inv0_G256_inv0 ^ e0_G4_mul5_G16_inv0_G256_inv0;
  p0ls1_G4_mul5_G16_inv0_G256_inv0 = p0_G4_mul5_G16_inv0_G256_inv0 << dec_1_inp;
  q0_G16_inv0_G256_inv0 = p0ls1_G4_mul5_G16_inv0_G256_inv0 | q0_G4_mul5_G16_inv0_G256_inv0;
  p0ls2_G16_inv0_G256_inv0 = p0_G16_inv0_G256_inv0 << dec_2_inp;
  e0_G256_inv0 = p0ls2_G16_inv0_G256_inv0 | q0_G16_inv0_G256_inv0;
  a0_0_G16_mul1_G256_inv0 = e0_G256_inv0 & dec_12_inp;
  a0_G16_mul1_G256_inv0 = a0_0_G16_mul1_G256_inv0 >> dec_2_inp;
  b0_G16_mul1_G256_inv0 = e0_G256_inv0 & dec_3_inp;
  c0_0_G16_mul1_G256_inv0 = b0_G256_inv0 & dec_12_inp;
  c0_G16_mul1_G256_inv0 = c0_0_G16_mul1_G256_inv0 >> dec_2_inp;
  d0_G16_mul1_G256_inv0 = b0_G256_inv0 & dec_3_inp;
  axorb_0_G16_mul1_G256_inv0 = a0_G16_mul1_G256_inv0 ^ b0_G16_mul1_G256_inv0;
  cxord_0_G16_mul1_G256_inv0 = c0_G16_mul1_G256_inv0 ^ d0_G16_mul1_G256_inv0;
  a0_0_G4_mul0_G16_mul1_G256_inv0 = axorb_0_G16_mul1_G256_inv0 & dec_2_inp;
  a0_G4_mul0_G16_mul1_G256_inv0 = a0_0_G4_mul0_G16_mul1_G256_inv0 >> dec_1_inp;
  b0_G4_mul0_G16_mul1_G256_inv0 = axorb_0_G16_mul1_G256_inv0 & dec_1_inp;
  c0_0_G4_mul0_G16_mul1_G256_inv0 = cxord_0_G16_mul1_G256_inv0 & dec_2_inp;
  c0_G4_mul0_G16_mul1_G256_inv0 = c0_0_G4_mul0_G16_mul1_G256_inv0 >> dec_1_inp;
  d0_G4_mul0_G16_mul1_G256_inv0 = cxord_0_G16_mul1_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul0_G16_mul1_G256_inv0 = a0_G4_mul0_G16_mul1_G256_inv0 ^ b0_G4_mul0_G16_mul1_G256_inv0;
  cxord_0_G4_mul0_G16_mul1_G256_inv0 = c0_G4_mul0_G16_mul1_G256_inv0 ^ d0_G4_mul0_G16_mul1_G256_inv0;
  e0_G4_mul0_G16_mul1_G256_inv0 = axorb_0_G4_mul0_G16_mul1_G256_inv0 & cxord_0_G4_mul0_G16_mul1_G256_inv0;
  p0_0_G4_mul0_G16_mul1_G256_inv0 = a0_G4_mul0_G16_mul1_G256_inv0 & c0_G4_mul0_G16_mul1_G256_inv0;
  p0_G4_mul0_G16_mul1_G256_inv0 = p0_0_G4_mul0_G16_mul1_G256_inv0 ^ e0_G4_mul0_G16_mul1_G256_inv0;
  q0_0_G4_mul0_G16_mul1_G256_inv0 = b0_G4_mul0_G16_mul1_G256_inv0 & d0_G4_mul0_G16_mul1_G256_inv0;
  q0_G4_mul0_G16_mul1_G256_inv0 = q0_0_G4_mul0_G16_mul1_G256_inv0 ^ e0_G4_mul0_G16_mul1_G256_inv0;
  p0ls1_G4_mul0_G16_mul1_G256_inv0 = p0_G4_mul0_G16_mul1_G256_inv0 << dec_1_inp;
  e0_G16_mul1_G256_inv0 = p0ls1_G4_mul0_G16_mul1_G256_inv0 | q0_G4_mul0_G16_mul1_G256_inv0;
  a0_0_G4_scl_N0_G16_mul1_G256_inv0 = e0_G16_mul1_G256_inv0 & dec_2_inp;
  a0_G4_scl_N0_G16_mul1_G256_inv0 = a0_0_G4_scl_N0_G16_mul1_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N0_G16_mul1_G256_inv0 = e0_G16_mul1_G256_inv0 & dec_1_inp;
  p0_G4_scl_N0_G16_mul1_G256_inv0 = b0_G4_scl_N0_G16_mul1_G256_inv0;
  q0_G4_scl_N0_G16_mul1_G256_inv0 = a0_G4_scl_N0_G16_mul1_G256_inv0 ^ b0_G4_scl_N0_G16_mul1_G256_inv0;
  p0ls1_G4_scl_N0_G16_mul1_G256_inv0 = p0_G4_scl_N0_G16_mul1_G256_inv0 << dec_1_inp;
  e01_G16_mul1_G256_inv0 = p0ls1_G4_scl_N0_G16_mul1_G256_inv0 | q0_G4_scl_N0_G16_mul1_G256_inv0;
  a0_0_G4_mul1_G16_mul1_G256_inv0 = a0_G16_mul1_G256_inv0 & dec_2_inp;
  a0_G4_mul1_G16_mul1_G256_inv0 = a0_0_G4_mul1_G16_mul1_G256_inv0 >> dec_1_inp;
  b0_G4_mul1_G16_mul1_G256_inv0 = a0_G16_mul1_G256_inv0 & dec_1_inp;
  c0_0_G4_mul1_G16_mul1_G256_inv0 = c0_G16_mul1_G256_inv0 & dec_2_inp;
  c0_G4_mul1_G16_mul1_G256_inv0 = c0_0_G4_mul1_G16_mul1_G256_inv0 >> dec_1_inp;
  d0_G4_mul1_G16_mul1_G256_inv0 = c0_G16_mul1_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul1_G16_mul1_G256_inv0 = a0_G4_mul1_G16_mul1_G256_inv0 ^ b0_G4_mul1_G16_mul1_G256_inv0;
  cxord_0_G4_mul1_G16_mul1_G256_inv0 = c0_G4_mul1_G16_mul1_G256_inv0 ^ d0_G4_mul1_G16_mul1_G256_inv0;
  e0_G4_mul1_G16_mul1_G256_inv0 = axorb_0_G4_mul1_G16_mul1_G256_inv0 & cxord_0_G4_mul1_G16_mul1_G256_inv0;
  p0_0_G4_mul1_G16_mul1_G256_inv0 = a0_G4_mul1_G16_mul1_G256_inv0 & c0_G4_mul1_G16_mul1_G256_inv0;
  p0_G4_mul1_G16_mul1_G256_inv0 = p0_0_G4_mul1_G16_mul1_G256_inv0 ^ e0_G4_mul1_G16_mul1_G256_inv0;
  q0_0_G4_mul1_G16_mul1_G256_inv0 = b0_G4_mul1_G16_mul1_G256_inv0 & d0_G4_mul1_G16_mul1_G256_inv0;
  q0_G4_mul1_G16_mul1_G256_inv0 = q0_0_G4_mul1_G16_mul1_G256_inv0 ^ e0_G4_mul1_G16_mul1_G256_inv0;
  p0ls1_G4_mul1_G16_mul1_G256_inv0 = p0_G4_mul1_G16_mul1_G256_inv0 << dec_1_inp;
  p0_0_G16_mul1_G256_inv0 = p0ls1_G4_mul1_G16_mul1_G256_inv0 | q0_G4_mul1_G16_mul1_G256_inv0;
  p0_G16_mul1_G256_inv0 = p0_0_G16_mul1_G256_inv0 ^ e01_G16_mul1_G256_inv0;
  a0_0_G4_mul2_G16_mul1_G256_inv0 = b0_G16_mul1_G256_inv0 & dec_2_inp;
  a0_G4_mul2_G16_mul1_G256_inv0 = a0_0_G4_mul2_G16_mul1_G256_inv0 >> dec_1_inp;
  b0_G4_mul2_G16_mul1_G256_inv0 = b0_G16_mul1_G256_inv0 & dec_1_inp;
  c0_0_G4_mul2_G16_mul1_G256_inv0 = d0_G16_mul1_G256_inv0 & dec_2_inp;
  c0_G4_mul2_G16_mul1_G256_inv0 = c0_0_G4_mul2_G16_mul1_G256_inv0 >> dec_1_inp;
  d0_G4_mul2_G16_mul1_G256_inv0 = d0_G16_mul1_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul2_G16_mul1_G256_inv0 = a0_G4_mul2_G16_mul1_G256_inv0 ^ b0_G4_mul2_G16_mul1_G256_inv0;
  cxord_0_G4_mul2_G16_mul1_G256_inv0 = c0_G4_mul2_G16_mul1_G256_inv0 ^ d0_G4_mul2_G16_mul1_G256_inv0;
  e0_G4_mul2_G16_mul1_G256_inv0 = axorb_0_G4_mul2_G16_mul1_G256_inv0 & cxord_0_G4_mul2_G16_mul1_G256_inv0;
  p0_0_G4_mul2_G16_mul1_G256_inv0 = a0_G4_mul2_G16_mul1_G256_inv0 & c0_G4_mul2_G16_mul1_G256_inv0;
  p0_G4_mul2_G16_mul1_G256_inv0 = p0_0_G4_mul2_G16_mul1_G256_inv0 ^ e0_G4_mul2_G16_mul1_G256_inv0;
  q0_0_G4_mul2_G16_mul1_G256_inv0 = b0_G4_mul2_G16_mul1_G256_inv0 & d0_G4_mul2_G16_mul1_G256_inv0;
  q0_G4_mul2_G16_mul1_G256_inv0 = q0_0_G4_mul2_G16_mul1_G256_inv0 ^ e0_G4_mul2_G16_mul1_G256_inv0;
  p0ls1_G4_mul2_G16_mul1_G256_inv0 = p0_G4_mul2_G16_mul1_G256_inv0 << dec_1_inp;
  q0_0_G16_mul1_G256_inv0 = p0ls1_G4_mul2_G16_mul1_G256_inv0 | q0_G4_mul2_G16_mul1_G256_inv0;
  q0_G16_mul1_G256_inv0 = q0_0_G16_mul1_G256_inv0 ^ e01_G16_mul1_G256_inv0;
  p0ls2_G16_mul1_G256_inv0 = p0_G16_mul1_G256_inv0 << dec_2_inp;
  p0_G256_inv0 = p0ls2_G16_mul1_G256_inv0 | q0_G16_mul1_G256_inv0;
  a0_0_G16_mul2_G256_inv0 = e0_G256_inv0 & dec_12_inp;
  a0_G16_mul2_G256_inv0 = a0_0_G16_mul2_G256_inv0 >> dec_2_inp;
  b0_G16_mul2_G256_inv0 = e0_G256_inv0 & dec_3_inp;
  c0_0_G16_mul2_G256_inv0 = a0_G256_inv0 & dec_12_inp;
  c0_G16_mul2_G256_inv0 = c0_0_G16_mul2_G256_inv0 >> dec_2_inp;
  d0_G16_mul2_G256_inv0 = a0_G256_inv0 & dec_3_inp;
  axorb_0_G16_mul2_G256_inv0 = a0_G16_mul2_G256_inv0 ^ b0_G16_mul2_G256_inv0;
  cxord_0_G16_mul2_G256_inv0 = c0_G16_mul2_G256_inv0 ^ d0_G16_mul2_G256_inv0;
  a0_0_G4_mul0_G16_mul2_G256_inv0 = axorb_0_G16_mul2_G256_inv0 & dec_2_inp;
  a0_G4_mul0_G16_mul2_G256_inv0 = a0_0_G4_mul0_G16_mul2_G256_inv0 >> dec_1_inp;
  b0_G4_mul0_G16_mul2_G256_inv0 = axorb_0_G16_mul2_G256_inv0 & dec_1_inp;
  c0_0_G4_mul0_G16_mul2_G256_inv0 = cxord_0_G16_mul2_G256_inv0 & dec_2_inp;
  c0_G4_mul0_G16_mul2_G256_inv0 = c0_0_G4_mul0_G16_mul2_G256_inv0 >> dec_1_inp;
  d0_G4_mul0_G16_mul2_G256_inv0 = cxord_0_G16_mul2_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul0_G16_mul2_G256_inv0 = a0_G4_mul0_G16_mul2_G256_inv0 ^ b0_G4_mul0_G16_mul2_G256_inv0;
  cxord_0_G4_mul0_G16_mul2_G256_inv0 = c0_G4_mul0_G16_mul2_G256_inv0 ^ d0_G4_mul0_G16_mul2_G256_inv0;
  e0_G4_mul0_G16_mul2_G256_inv0 = axorb_0_G4_mul0_G16_mul2_G256_inv0 & cxord_0_G4_mul0_G16_mul2_G256_inv0;
  p0_0_G4_mul0_G16_mul2_G256_inv0 = a0_G4_mul0_G16_mul2_G256_inv0 & c0_G4_mul0_G16_mul2_G256_inv0;
  p0_G4_mul0_G16_mul2_G256_inv0 = p0_0_G4_mul0_G16_mul2_G256_inv0 ^ e0_G4_mul0_G16_mul2_G256_inv0;
  q0_0_G4_mul0_G16_mul2_G256_inv0 = b0_G4_mul0_G16_mul2_G256_inv0 & d0_G4_mul0_G16_mul2_G256_inv0;
  q0_G4_mul0_G16_mul2_G256_inv0 = q0_0_G4_mul0_G16_mul2_G256_inv0 ^ e0_G4_mul0_G16_mul2_G256_inv0;
  p0ls1_G4_mul0_G16_mul2_G256_inv0 = p0_G4_mul0_G16_mul2_G256_inv0 << dec_1_inp;
  e0_G16_mul2_G256_inv0 = p0ls1_G4_mul0_G16_mul2_G256_inv0 | q0_G4_mul0_G16_mul2_G256_inv0;
  a0_0_G4_scl_N0_G16_mul2_G256_inv0 = e0_G16_mul2_G256_inv0 & dec_2_inp;
  a0_G4_scl_N0_G16_mul2_G256_inv0 = a0_0_G4_scl_N0_G16_mul2_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N0_G16_mul2_G256_inv0 = e0_G16_mul2_G256_inv0 & dec_1_inp;
  p0_G4_scl_N0_G16_mul2_G256_inv0 = b0_G4_scl_N0_G16_mul2_G256_inv0;
  q0_G4_scl_N0_G16_mul2_G256_inv0 = a0_G4_scl_N0_G16_mul2_G256_inv0 ^ b0_G4_scl_N0_G16_mul2_G256_inv0;
  p0ls1_G4_scl_N0_G16_mul2_G256_inv0 = p0_G4_scl_N0_G16_mul2_G256_inv0 << dec_1_inp;
  e01_G16_mul2_G256_inv0 = p0ls1_G4_scl_N0_G16_mul2_G256_inv0 | q0_G4_scl_N0_G16_mul2_G256_inv0;
  a0_0_G4_mul1_G16_mul2_G256_inv0 = a0_G16_mul2_G256_inv0 & dec_2_inp;
  a0_G4_mul1_G16_mul2_G256_inv0 = a0_0_G4_mul1_G16_mul2_G256_inv0 >> dec_1_inp;
  b0_G4_mul1_G16_mul2_G256_inv0 = a0_G16_mul2_G256_inv0 & dec_1_inp;
  c0_0_G4_mul1_G16_mul2_G256_inv0 = c0_G16_mul2_G256_inv0 & dec_2_inp;
  c0_G4_mul1_G16_mul2_G256_inv0 = c0_0_G4_mul1_G16_mul2_G256_inv0 >> dec_1_inp;
  d0_G4_mul1_G16_mul2_G256_inv0 = c0_G16_mul2_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul1_G16_mul2_G256_inv0 = a0_G4_mul1_G16_mul2_G256_inv0 ^ b0_G4_mul1_G16_mul2_G256_inv0;
  cxord_0_G4_mul1_G16_mul2_G256_inv0 = c0_G4_mul1_G16_mul2_G256_inv0 ^ d0_G4_mul1_G16_mul2_G256_inv0;
  e0_G4_mul1_G16_mul2_G256_inv0 = axorb_0_G4_mul1_G16_mul2_G256_inv0 & cxord_0_G4_mul1_G16_mul2_G256_inv0;
  p0_0_G4_mul1_G16_mul2_G256_inv0 = a0_G4_mul1_G16_mul2_G256_inv0 & c0_G4_mul1_G16_mul2_G256_inv0;
  p0_G4_mul1_G16_mul2_G256_inv0 = p0_0_G4_mul1_G16_mul2_G256_inv0 ^ e0_G4_mul1_G16_mul2_G256_inv0;
  q0_0_G4_mul1_G16_mul2_G256_inv0 = b0_G4_mul1_G16_mul2_G256_inv0 & d0_G4_mul1_G16_mul2_G256_inv0;
  q0_G4_mul1_G16_mul2_G256_inv0 = q0_0_G4_mul1_G16_mul2_G256_inv0 ^ e0_G4_mul1_G16_mul2_G256_inv0;
  p0ls1_G4_mul1_G16_mul2_G256_inv0 = p0_G4_mul1_G16_mul2_G256_inv0 << dec_1_inp;
  p0_0_G16_mul2_G256_inv0 = p0ls1_G4_mul1_G16_mul2_G256_inv0 | q0_G4_mul1_G16_mul2_G256_inv0;
  p0_G16_mul2_G256_inv0 = p0_0_G16_mul2_G256_inv0 ^ e01_G16_mul2_G256_inv0;
  a0_0_G4_mul2_G16_mul2_G256_inv0 = b0_G16_mul2_G256_inv0 & dec_2_inp;
  a0_G4_mul2_G16_mul2_G256_inv0 = a0_0_G4_mul2_G16_mul2_G256_inv0 >> dec_1_inp;
  b0_G4_mul2_G16_mul2_G256_inv0 = b0_G16_mul2_G256_inv0 & dec_1_inp;
  c0_0_G4_mul2_G16_mul2_G256_inv0 = d0_G16_mul2_G256_inv0 & dec_2_inp;
  c0_G4_mul2_G16_mul2_G256_inv0 = c0_0_G4_mul2_G16_mul2_G256_inv0 >> dec_1_inp;
  d0_G4_mul2_G16_mul2_G256_inv0 = d0_G16_mul2_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul2_G16_mul2_G256_inv0 = a0_G4_mul2_G16_mul2_G256_inv0 ^ b0_G4_mul2_G16_mul2_G256_inv0;
  cxord_0_G4_mul2_G16_mul2_G256_inv0 = c0_G4_mul2_G16_mul2_G256_inv0 ^ d0_G4_mul2_G16_mul2_G256_inv0;
  e0_G4_mul2_G16_mul2_G256_inv0 = axorb_0_G4_mul2_G16_mul2_G256_inv0 & cxord_0_G4_mul2_G16_mul2_G256_inv0;
  p0_0_G4_mul2_G16_mul2_G256_inv0 = a0_G4_mul2_G16_mul2_G256_inv0 & c0_G4_mul2_G16_mul2_G256_inv0;
  p0_G4_mul2_G16_mul2_G256_inv0 = p0_0_G4_mul2_G16_mul2_G256_inv0 ^ e0_G4_mul2_G16_mul2_G256_inv0;
  q0_0_G4_mul2_G16_mul2_G256_inv0 = b0_G4_mul2_G16_mul2_G256_inv0 & d0_G4_mul2_G16_mul2_G256_inv0;
  q0_G4_mul2_G16_mul2_G256_inv0 = q0_0_G4_mul2_G16_mul2_G256_inv0 ^ e0_G4_mul2_G16_mul2_G256_inv0;
  p0ls1_G4_mul2_G16_mul2_G256_inv0 = p0_G4_mul2_G16_mul2_G256_inv0 << dec_1_inp;
  q0_0_G16_mul2_G256_inv0 = p0ls1_G4_mul2_G16_mul2_G256_inv0 | q0_G4_mul2_G16_mul2_G256_inv0;
  q0_G16_mul2_G256_inv0 = q0_0_G16_mul2_G256_inv0 ^ e01_G16_mul2_G256_inv0;
  p0ls2_G16_mul2_G256_inv0 = p0_G16_mul2_G256_inv0 << dec_2_inp;
  q0_G256_inv0 = p0ls2_G16_mul2_G256_inv0 | q0_G16_mul2_G256_inv0;
  p0ls4_G256_inv0 = p0_G256_inv0 << dec_4_inp;
  t4 = p0ls4_G256_inv0 | q0_G256_inv0;
  int y_G256_newbasis1;
  int cond_G256_newbasis1;
  int yxorb_G256_newbasis1;
  int negCond_G256_newbasis1;
  int tempy_G256_newbasis1;
  int tempyIntoNegCond_G256_newbasis1;
  int y1_G256_newbasis1;
  int y2_G256_newbasis1;
  int y3_G256_newbasis1;
  int y4_G256_newbasis1;
  int y5_G256_newbasis1;
  int y6_G256_newbasis1;
  int y7_G256_newbasis1;
  int y8_G256_newbasis1;
  int cond1_G256_newbasis1;
  int cond2_G256_newbasis1;
  int cond3_G256_newbasis1;
  int cond4_G256_newbasis1;
  int cond5_G256_newbasis1;
  int cond6_G256_newbasis1;
  int cond7_G256_newbasis1;
  int cond8_G256_newbasis1;
  int yxorb1_G256_newbasis1;
  int yxorb2_G256_newbasis1;
  int yxorb3_G256_newbasis1;
  int yxorb4_G256_newbasis1;
  int yxorb5_G256_newbasis1;
  int yxorb6_G256_newbasis1;
  int yxorb7_G256_newbasis1;
  int yxorb8_G256_newbasis1;
  int negCond1_G256_newbasis1;
  int negCond2_G256_newbasis1;
  int negCond3_G256_newbasis1;
  int negCond4_G256_newbasis1;
  int negCond5_G256_newbasis1;
  int negCond6_G256_newbasis1;
  int negCond7_G256_newbasis1;
  int negCond8_G256_newbasis1;
  int tempy1_G256_newbasis1;
  int tempy2_G256_newbasis1;
  int tempy3_G256_newbasis1;
  int tempy4_G256_newbasis1;
  int tempy5_G256_newbasis1;
  int tempy6_G256_newbasis1;
  int tempy7_G256_newbasis1;
  int tempy8_G256_newbasis1;
  int ny1_G256_newbasis1;
  int ny2_G256_newbasis1;
  int ny3_G256_newbasis1;
  int ny4_G256_newbasis1;
  int ny5_G256_newbasis1;
  int ny6_G256_newbasis1;
  int ny7_G256_newbasis1;
  int ny8_G256_newbasis1;
  int tempyIntoNegCond1_G256_newbasis1;
  int tempyIntoNegCond2_G256_newbasis1;
  int tempyIntoNegCond3_G256_newbasis1;
  int tempyIntoNegCond4_G256_newbasis1;
  int tempyIntoNegCond5_G256_newbasis1;
  int tempyIntoNegCond6_G256_newbasis1;
  int tempyIntoNegCond7_G256_newbasis1;
  int tempyIntoNegCond8_G256_newbasis1;
  int x1_G256_newbasis1;
  int x2_G256_newbasis1;
  int x3_G256_newbasis1;
  int x4_G256_newbasis1;
  int x5_G256_newbasis1;
  int x6_G256_newbasis1;
  int x7_G256_newbasis1;
  int x8_G256_newbasis1;
  y_G256_newbasis1 = dec_0_inp;
  tempy1_G256_newbasis1 = y_G256_newbasis1;
  cond1_G256_newbasis1 = t4 & dec_1_inp;
  negCond1_G256_newbasis1 = !cond1_G256_newbasis1;
  yxorb1_G256_newbasis1 = y_G256_newbasis1 ^ dec_36_inp;
  ny1_G256_newbasis1 = cond1_G256_newbasis1 * yxorb1_G256_newbasis1;
  tempyIntoNegCond1_G256_newbasis1 = tempy1_G256_newbasis1 * negCond1_G256_newbasis1;
  y1_G256_newbasis1 = ny1_G256_newbasis1 + tempyIntoNegCond1_G256_newbasis1;
  x1_G256_newbasis1 = t4 >> dec_1_inp;
  tempy2_G256_newbasis1 = y1_G256_newbasis1;
  cond2_G256_newbasis1 = x1_G256_newbasis1 & dec_1_inp;
  negCond2_G256_newbasis1 = !cond2_G256_newbasis1;
  yxorb2_G256_newbasis1 = y1_G256_newbasis1 ^ dec_3_inp;
  ny2_G256_newbasis1 = cond2_G256_newbasis1 * yxorb2_G256_newbasis1;
  tempyIntoNegCond2_G256_newbasis1 = tempy2_G256_newbasis1 * negCond2_G256_newbasis1;
  y2_G256_newbasis1 = ny2_G256_newbasis1 + tempyIntoNegCond2_G256_newbasis1;
  x2_G256_newbasis1 = x1_G256_newbasis1 >> dec_1_inp;
  tempy3_G256_newbasis1 = y2_G256_newbasis1;
  cond3_G256_newbasis1 = x2_G256_newbasis1 & dec_1_inp;
  negCond3_G256_newbasis1 = !cond3_G256_newbasis1;
  yxorb3_G256_newbasis1 = y2_G256_newbasis1 ^ dec_4_inp;
  ny3_G256_newbasis1 = cond3_G256_newbasis1 * yxorb3_G256_newbasis1;
  tempyIntoNegCond3_G256_newbasis1 = tempy3_G256_newbasis1 * negCond3_G256_newbasis1;
  y3_G256_newbasis1 = ny3_G256_newbasis1 + tempyIntoNegCond3_G256_newbasis1;
  x3_G256_newbasis1 = x2_G256_newbasis1 >> dec_1_inp;
  tempy4_G256_newbasis1 = y3_G256_newbasis1;
  cond4_G256_newbasis1 = x3_G256_newbasis1 & dec_1_inp;
  negCond4_G256_newbasis1 = !cond4_G256_newbasis1;
  yxorb4_G256_newbasis1 = y3_G256_newbasis1 ^ dec_220_inp;
  ny4_G256_newbasis1 = cond4_G256_newbasis1 * yxorb4_G256_newbasis1;
  tempyIntoNegCond4_G256_newbasis1 = tempy4_G256_newbasis1 * negCond4_G256_newbasis1;
  y4_G256_newbasis1 = ny4_G256_newbasis1 + tempyIntoNegCond4_G256_newbasis1;
  x4_G256_newbasis1 = x3_G256_newbasis1 >> dec_1_inp;
  tempy5_G256_newbasis1 = y4_G256_newbasis1;
  cond5_G256_newbasis1 = x4_G256_newbasis1 & dec_1_inp;
  negCond5_G256_newbasis1 = !cond5_G256_newbasis1;
  yxorb5_G256_newbasis1 = y4_G256_newbasis1 ^ dec_11_inp;
  ny5_G256_newbasis1 = cond5_G256_newbasis1 * yxorb5_G256_newbasis1;
  tempyIntoNegCond5_G256_newbasis1 = tempy5_G256_newbasis1 * negCond5_G256_newbasis1;
  y5_G256_newbasis1 = ny5_G256_newbasis1 + tempyIntoNegCond5_G256_newbasis1;
  x5_G256_newbasis1 = x4_G256_newbasis1 >> dec_1_inp;
  tempy6_G256_newbasis1 = y5_G256_newbasis1;
  cond6_G256_newbasis1 = x5_G256_newbasis1 & dec_1_inp;
  negCond6_G256_newbasis1 = !cond6_G256_newbasis1;
  yxorb6_G256_newbasis1 = y5_G256_newbasis1 ^ dec_158_inp;
  ny6_G256_newbasis1 = cond6_G256_newbasis1 * yxorb6_G256_newbasis1;
  tempyIntoNegCond6_G256_newbasis1 = tempy6_G256_newbasis1 * negCond6_G256_newbasis1;
  y6_G256_newbasis1 = ny6_G256_newbasis1 + tempyIntoNegCond6_G256_newbasis1;
  x6_G256_newbasis1 = x5_G256_newbasis1 >> dec_1_inp;
  tempy7_G256_newbasis1 = y6_G256_newbasis1;
  cond7_G256_newbasis1 = x6_G256_newbasis1 & dec_1_inp;
  negCond7_G256_newbasis1 = !cond7_G256_newbasis1;
  yxorb7_G256_newbasis1 = y6_G256_newbasis1 ^ dec_45_inp;
  ny7_G256_newbasis1 = cond7_G256_newbasis1 * yxorb7_G256_newbasis1;
  tempyIntoNegCond7_G256_newbasis1 = tempy7_G256_newbasis1 * negCond7_G256_newbasis1;
  y7_G256_newbasis1 = ny7_G256_newbasis1 + tempyIntoNegCond7_G256_newbasis1;
  x7_G256_newbasis1 = x6_G256_newbasis1 >> dec_1_inp;
  tempy8_G256_newbasis1 = y7_G256_newbasis1;
  cond8_G256_newbasis1 = x7_G256_newbasis1 & dec_1_inp;
  negCond8_G256_newbasis1 = !cond8_G256_newbasis1;
  yxorb8_G256_newbasis1 = y7_G256_newbasis1 ^ dec_88_inp;
  ny8_G256_newbasis1 = cond8_G256_newbasis1 * yxorb8_G256_newbasis1;
  tempyIntoNegCond8_G256_newbasis1 = tempy8_G256_newbasis1 * negCond8_G256_newbasis1;
  y8_G256_newbasis1 = ny8_G256_newbasis1 + tempyIntoNegCond8_G256_newbasis1;
  x8_G256_newbasis1 = x7_G256_newbasis1 >> dec_1_inp;
  t6 = y8_G256_newbasis1;
  *y = t6 ^ dec_99_inp;
}


