ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"bridgeif_fdb.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.bridgeif_fdb_age_one_second,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	bridgeif_fdb_age_one_second:
  26              	.LVL0:
  27              	.LFB157:
  28              		.file 1 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
   1:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
   2:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @file
   3:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * lwIP netif implementing an FDB for IEEE 802.1D MAC Bridge
   4:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
   5:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
   6:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /*
   7:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Copyright (c) 2017 Simon Goldschmidt.
   8:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * All rights reserved.
   9:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  10:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Redistribution and use in source and binary forms, with or without modification,
  11:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * are permitted provided that the following conditions are met:
  12:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  13:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  14:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    this list of conditions and the following disclaimer.
  15:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  16:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    this list of conditions and the following disclaimer in the documentation
  17:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    and/or other materials provided with the distribution.
  18:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * 3. The name of the author may not be used to endorse or promote products
  19:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *    derived from this software without specific prior written permission.
  20:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  21:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  22:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  23:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  24:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  25:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  26:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  29:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  30:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * OF SUCH DAMAGE.
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 2


  31:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  32:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * This file is part of the lwIP TCP/IP stack.
  33:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  34:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Author: Simon Goldschmidt <goldsimon@gmx.de>
  35:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  36:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
  37:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  38:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
  39:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @defgroup bridgeif_fdb FDB example code
  40:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif
  41:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * This file implements an example for an FDB (Forwarding DataBase)
  42:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
  43:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  44:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "netif/bridgeif.h"
  45:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "lwip/sys.h"
  46:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "lwip/mem.h"
  47:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include "lwip/timeouts.h"
  48:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #include <string.h>
  49:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  50:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #define BRIDGEIF_AGE_TIMER_MS 1000
  51:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  52:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** #define BR_FDB_TIMEOUT_SEC  (60*5) /* 5 minutes FDB timeout */
  53:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  54:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** typedef struct bridgeif_dfdb_entry_s {
  55:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u8_t used;
  56:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u8_t port;
  57:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u32_t ts;
  58:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   struct eth_addr addr;
  59:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** } bridgeif_dfdb_entry_t;
  60:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  61:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** typedef struct bridgeif_dfdb_s {
  62:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   u16_t max_fdb_entries;
  63:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_entry_t *fdb;
  64:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** } bridgeif_dfdb_t;
  65:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
  66:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
  67:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
  68:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * A real simple and slow implementation of an auto-learning forwarding database that
  69:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * remembers known src mac addresses to know which port to send frames destined for that
  70:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * mac address.
  71:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  *
  72:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * ATTENTION: This is meant as an example only, in real-world use, you should 
  73:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * provide a better implementation :-)
  74:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
  75:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** void
  76:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_update_src(void *fdb_ptr, struct eth_addr *src_addr, u8_t port_idx)
  77:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
  78:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
  79:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
  80:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
  81:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
  83:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  84:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
  85:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
  86:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: update src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
  87:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          src_addr->addr[0], src_addr->addr[1], src_addr->addr[2], s
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 3


  88:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          port_idx, i));
  89:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_PROTECT(lev);
  90:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
  91:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
  92:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
  93:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
  94:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
  95:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
  96:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
  97:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
  98:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   /* not found, allocate new entry from free */
  99:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 100:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 101:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 102:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 103:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
 104:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!e->used || !e->ts) {
 105:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 106:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          src_addr->addr[0], src_addr->addr[1], src_addr->addr[2], s
 107:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****                                          port_idx, i));
 108:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         memcpy(&e->addr, src_addr, sizeof(struct eth_addr));
 109:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
 110:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 111:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->used = 1;
 112:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 113:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 114:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
 115:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 116:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_UNPROTECT(lev);
 117:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 118:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 119:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_UNPROTECT(lev);
 120:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   /* not found, no free entry -> flood */
 121:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 122:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 123:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /** 
 124:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
 125:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Walk our list of auto-learnt fdb entries and return a port to forward or BR_FLOOD if unknown 
 126:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
 127:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_portmask_t
 128:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_get_dst_ports(void *fdb_ptr, struct eth_addr *dst_addr)
 129:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 130:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 131:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
 132:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
 133:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 135:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 137:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 138:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         bridgeif_portmask_t ret = (bridgeif_portmask_t)(1 << e->port);
 139:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 140:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return ret;
 141:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 142:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 143:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 144:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_UNPROTECT(lev);
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 4


 145:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   return BR_FLOOD;
 146:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 147:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 148:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
 149:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
 150:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Aging implementation of our simple fdb
 151:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
 152:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** static void
 153:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_age_one_second(void *fdb_ptr)
 154:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
  29              		.loc 1 154 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 155:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
  34              		.loc 1 155 3 view .LVU1
 156:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb;
  35              		.loc 1 156 3 view .LVU2
 157:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
  36              		.loc 1 157 29 view .LVU3
 158:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 159:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb = (bridgeif_dfdb_t *)fdb_ptr;
  37              		.loc 1 159 3 view .LVU4
 160:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
  38              		.loc 1 160 29 view .LVU5
 161:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 162:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
  39              		.loc 1 162 3 view .LVU6
  40              		.loc 1 162 10 is_stmt 0 view .LVU7
  41 0000 0023     		movs	r3, #0
  42              	.LVL1:
  43              		.loc 1 162 15 is_stmt 1 view .LVU8
  44              		.loc 1 162 22 is_stmt 0 view .LVU9
  45 0002 0288     		ldrh	r2, [r0]
  46              		.loc 1 162 3 view .LVU10
  47 0004 9A42     		cmp	r2, r3
  48 0006 1ADD     		ble	.L8
 154:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
  49              		.loc 1 154 1 view .LVU11
  50 0008 10B4     		push	{r4}
  51              	.LCFI0:
  52              		.cfi_def_cfa_offset 4
  53              		.cfi_offset 4, -4
  54 000a 03E0     		b	.L4
  55              	.LVL2:
  56              	.L3:
  57              	.LBB2:
 163:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 164:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 165:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 166:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
 167:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (e->used && e->ts) {
 168:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         if (--e->ts == 0) {
 169:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****           e->used = 0;
 170:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         }
 171:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 5


 172:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_UNPROTECT(lev);
  58              		.loc 1 172 36 is_stmt 1 discriminator 2 view .LVU12
  59              	.LBE2:
 162:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  60              		.loc 1 162 41 discriminator 2 view .LVU13
 162:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  61              		.loc 1 162 42 is_stmt 0 discriminator 2 view .LVU14
  62 000c 0133     		adds	r3, r3, #1
  63              	.LVL3:
 162:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  64              		.loc 1 162 15 is_stmt 1 discriminator 2 view .LVU15
 162:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  65              		.loc 1 162 22 is_stmt 0 discriminator 2 view .LVU16
  66 000e 0288     		ldrh	r2, [r0]
 162:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  67              		.loc 1 162 3 discriminator 2 view .LVU17
  68 0010 9A42     		cmp	r2, r3
  69 0012 11DD     		ble	.L9
  70              	.LVL4:
  71              	.L4:
  72              	.LBB3:
 163:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  73              		.loc 1 163 5 is_stmt 1 view .LVU18
 163:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  74              		.loc 1 163 36 is_stmt 0 view .LVU19
  75 0014 4268     		ldr	r2, [r0, #4]
 163:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  76              		.loc 1 163 41 view .LVU20
  77 0016 1901     		lsls	r1, r3, #4
 163:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
  78              		.loc 1 163 28 view .LVU21
  79 0018 02EB031C 		add	ip, r2, r3, lsl #4
  80              	.LVL5:
 164:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  81              		.loc 1 164 5 is_stmt 1 view .LVU22
 164:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  82              		.loc 1 164 10 is_stmt 0 view .LVU23
  83 001c 545C     		ldrb	r4, [r2, r1]	@ zero_extendqisi2
 164:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  84              		.loc 1 164 8 view .LVU24
  85 001e 002C     		cmp	r4, #0
  86 0020 F4D0     		beq	.L3
 164:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  87              		.loc 1 164 21 discriminator 1 view .LVU25
  88 0022 DCF80440 		ldr	r4, [ip, #4]
 164:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
  89              		.loc 1 164 17 discriminator 1 view .LVU26
  90 0026 002C     		cmp	r4, #0
  91 0028 F0D0     		beq	.L3
 165:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
  92              		.loc 1 165 34 is_stmt 1 view .LVU27
 167:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         if (--e->ts == 0) {
  93              		.loc 1 167 7 view .LVU28
 168:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****           e->used = 0;
  94              		.loc 1 168 9 view .LVU29
 168:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****           e->used = 0;
  95              		.loc 1 168 13 is_stmt 0 view .LVU30
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 6


  96 002a 013C     		subs	r4, r4, #1
 168:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****           e->used = 0;
  97              		.loc 1 168 12 view .LVU31
  98 002c CCF80440 		str	r4, [ip, #4]
  99 0030 002C     		cmp	r4, #0
 100 0032 EBD1     		bne	.L3
 169:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         }
 101              		.loc 1 169 11 is_stmt 1 view .LVU32
 169:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         }
 102              		.loc 1 169 19 is_stmt 0 view .LVU33
 103 0034 5454     		strb	r4, [r2, r1]
 104 0036 E9E7     		b	.L3
 105              	.L9:
 169:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         }
 106              		.loc 1 169 19 view .LVU34
 107              	.LBE3:
 173:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 174:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 175:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_UNPROTECT(lev);
 176:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 108              		.loc 1 176 1 view .LVU35
 109 0038 5DF8044B 		ldr	r4, [sp], #4
 110              	.LCFI1:
 111              		.cfi_restore 4
 112              		.cfi_def_cfa_offset 0
 113 003c 7047     		bx	lr
 114              	.LVL6:
 115              	.L8:
 116              		.loc 1 176 1 view .LVU36
 117 003e 7047     		bx	lr
 118              		.cfi_endproc
 119              	.LFE157:
 121              		.section	.rodata.bridgeif_age_tmr.str1.4,"aMS",%progbits,1
 122              		.align	2
 123              	.LC0:
 124 0000 2F557365 		.ascii	"/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_"
 124      72732F6E 
 124      68616E74 
 124      742F5354 
 124      4D333243 
 125 0033 56312E32 		.ascii	"V1.26.0/Middlewares/Third_Party/LwIP/src/netif/brid"
 125      362E302F 
 125      4D696464 
 125      6C657761 
 125      7265732F 
 126 0066 67656966 		.ascii	"geif_fdb.c\000"
 126      5F666462 
 126      2E6300
 127 0071 000000   		.align	2
 128              	.LC1:
 129 0074 696E7661 		.ascii	"invalid arg\000"
 129      6C696420 
 129      61726700 
 130              		.align	2
 131              	.LC2:
 132 0080 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
 132      7274696F 
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 7


 132      6E202225 
 132      73222066 
 132      61696C65 
 133              		.section	.text.bridgeif_age_tmr,"ax",%progbits
 134              		.align	1
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 138              		.fpu fpv4-sp-d16
 140              	bridgeif_age_tmr:
 141              	.LVL7:
 142              	.LFB158:
 177:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 178:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /** Timer callback for fdb aging, called once per second */
 179:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** static void
 180:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_age_tmr(void *arg)
 181:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 143              		.loc 1 181 1 is_stmt 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		.loc 1 181 1 is_stmt 0 view .LVU38
 148 0000 10B5     		push	{r4, lr}
 149              	.LCFI2:
 150              		.cfi_def_cfa_offset 8
 151              		.cfi_offset 4, -8
 152              		.cfi_offset 14, -4
 182:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)arg;
 153              		.loc 1 182 3 is_stmt 1 view .LVU39
 154              	.LVL8:
 183:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 184:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_ASSERT("invalid arg", arg != NULL);
 155              		.loc 1 184 3 view .LVU40
 156              		.loc 1 184 3 view .LVU41
 157 0002 0446     		mov	r4, r0
 158 0004 48B1     		cbz	r0, .L13
 159              	.LVL9:
 160              	.L11:
 161              		.loc 1 184 3 discriminator 3 view .LVU42
 162              		.loc 1 184 3 discriminator 3 view .LVU43
 185:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 186:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_fdb_age_one_second(fdb);
 163              		.loc 1 186 3 discriminator 3 view .LVU44
 164 0006 2046     		mov	r0, r4
 165 0008 FFF7FEFF 		bl	bridgeif_fdb_age_one_second
 166              	.LVL10:
 187:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   sys_timeout(BRIDGEIF_AGE_TIMER_MS, bridgeif_age_tmr, arg);
 167              		.loc 1 187 3 discriminator 3 view .LVU45
 168 000c 2246     		mov	r2, r4
 169 000e 0649     		ldr	r1, .L14
 170 0010 4FF47A70 		mov	r0, #1000
 171 0014 FFF7FEFF 		bl	sys_timeout
 172              	.LVL11:
 188:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 173              		.loc 1 188 1 is_stmt 0 discriminator 3 view .LVU46
 174 0018 10BD     		pop	{r4, pc}
 175              	.LVL12:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 8


 176              	.L13:
 184:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 177              		.loc 1 184 3 is_stmt 1 discriminator 1 view .LVU47
 184:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 178              		.loc 1 184 3 discriminator 1 view .LVU48
 179 001a 044B     		ldr	r3, .L14+4
 180 001c B822     		movs	r2, #184
 181 001e 0449     		ldr	r1, .L14+8
 182 0020 0448     		ldr	r0, .L14+12
 183              	.LVL13:
 184:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 184              		.loc 1 184 3 is_stmt 0 discriminator 1 view .LVU49
 185 0022 FFF7FEFF 		bl	printf
 186              	.LVL14:
 187 0026 EEE7     		b	.L11
 188              	.L15:
 189              		.align	2
 190              	.L14:
 191 0028 00000000 		.word	bridgeif_age_tmr
 192 002c 00000000 		.word	.LC0
 193 0030 74000000 		.word	.LC1
 194 0034 80000000 		.word	.LC2
 195              		.cfi_endproc
 196              	.LFE158:
 198              		.section	.text.bridgeif_fdb_update_src,"ax",%progbits
 199              		.align	1
 200              		.global	bridgeif_fdb_update_src
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 204              		.fpu fpv4-sp-d16
 206              	bridgeif_fdb_update_src:
 207              	.LVL15:
 208              	.LFB155:
  77:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 209              		.loc 1 77 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
  77:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 213              		.loc 1 77 1 is_stmt 0 view .LVU51
 214 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 215              	.LCFI3:
 216              		.cfi_def_cfa_offset 32
 217              		.cfi_offset 3, -32
 218              		.cfi_offset 4, -28
 219              		.cfi_offset 5, -24
 220              		.cfi_offset 6, -20
 221              		.cfi_offset 7, -16
 222              		.cfi_offset 8, -12
 223              		.cfi_offset 9, -8
 224              		.cfi_offset 14, -4
 225 0004 0646     		mov	r6, r0
 226 0006 0F46     		mov	r7, r1
 227 0008 9046     		mov	r8, r2
  78:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
 228              		.loc 1 78 3 is_stmt 1 view .LVU52
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 9


  79:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
 229              		.loc 1 79 3 view .LVU53
 230              	.LVL16:
  80:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
 231              		.loc 1 80 29 view .LVU54
  81:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 232              		.loc 1 81 29 view .LVU55
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 233              		.loc 1 82 3 view .LVU56
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 234              		.loc 1 82 10 is_stmt 0 view .LVU57
 235 000a 0024     		movs	r4, #0
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 236              		.loc 1 82 3 view .LVU58
 237 000c 00E0     		b	.L17
 238              	.LVL17:
 239              	.L18:
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 240              		.loc 1 82 41 is_stmt 1 discriminator 2 view .LVU59
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 241              		.loc 1 82 42 is_stmt 0 discriminator 2 view .LVU60
 242 000e 0134     		adds	r4, r4, #1
 243              	.LVL18:
 244              	.L17:
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 245              		.loc 1 82 15 is_stmt 1 discriminator 1 view .LVU61
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 246              		.loc 1 82 22 is_stmt 0 discriminator 1 view .LVU62
 247 0010 3288     		ldrh	r2, [r6]
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 248              		.loc 1 82 3 discriminator 1 view .LVU63
 249 0012 A242     		cmp	r2, r4
 250 0014 19DD     		ble	.L27
 251              	.LBB4:
  83:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 252              		.loc 1 83 5 is_stmt 1 view .LVU64
  83:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 253              		.loc 1 83 36 is_stmt 0 view .LVU65
 254 0016 7568     		ldr	r5, [r6, #4]
  83:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 255              		.loc 1 83 41 view .LVU66
 256 0018 2301     		lsls	r3, r4, #4
  83:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 257              		.loc 1 83 28 view .LVU67
 258 001a 05EB0419 		add	r9, r5, r4, lsl #4
 259              	.LVL19:
  84:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 260              		.loc 1 84 5 is_stmt 1 view .LVU68
  84:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 261              		.loc 1 84 10 is_stmt 0 view .LVU69
 262 001e EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
  84:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 263              		.loc 1 84 8 view .LVU70
 264 0020 002B     		cmp	r3, #0
 265 0022 F4D0     		beq	.L18
  84:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 266              		.loc 1 84 21 discriminator 1 view .LVU71
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 10


 267 0024 D9F80430 		ldr	r3, [r9, #4]
  84:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, src_addr, sizeof(struct eth_addr))) {
 268              		.loc 1 84 17 discriminator 1 view .LVU72
 269 0028 002B     		cmp	r3, #0
 270 002a F0D0     		beq	.L18
  85:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: update src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 271              		.loc 1 85 7 is_stmt 1 view .LVU73
  85:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: update src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 272              		.loc 1 85 12 is_stmt 0 view .LVU74
 273 002c 0622     		movs	r2, #6
 274 002e 3946     		mov	r1, r7
 275 0030 09F10800 		add	r0, r9, #8
 276 0034 FFF7FEFF 		bl	memcmp
 277              	.LVL20:
  85:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: update src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 278              		.loc 1 85 10 view .LVU75
 279 0038 0028     		cmp	r0, #0
 280 003a E8D1     		bne	.L18
  88:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_PROTECT(lev);
 281              		.loc 1 88 55 is_stmt 1 view .LVU76
  89:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
 282              		.loc 1 89 36 view .LVU77
  90:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 283              		.loc 1 90 9 view .LVU78
  90:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 284              		.loc 1 90 15 is_stmt 0 view .LVU79
 285 003c 4FF49673 		mov	r3, #300
 286 0040 C9F80430 		str	r3, [r9, #4]
  91:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 287              		.loc 1 91 9 is_stmt 1 view .LVU80
  91:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 288              		.loc 1 91 17 is_stmt 0 view .LVU81
 289 0044 89F80180 		strb	r8, [r9, #1]
  92:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 290              		.loc 1 92 38 is_stmt 1 view .LVU82
  93:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
 291              		.loc 1 93 37 view .LVU83
  94:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 292              		.loc 1 94 9 view .LVU84
 293 0048 1DE0     		b	.L16
 294              	.LVL21:
 295              	.L27:
  94:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 296              		.loc 1 94 9 is_stmt 0 view .LVU85
 297              	.LBE4:
  99:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 298              		.loc 1 99 10 view .LVU86
 299 004a 0023     		movs	r3, #0
 300 004c 03E0     		b	.L21
 301              	.LVL22:
 302              	.L22:
 303              	.LBB5:
 102:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       /* check again when protected */
 304              		.loc 1 102 34 is_stmt 1 view .LVU87
 104:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 305              		.loc 1 104 7 view .LVU88
 104:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 11


 306              		.loc 1 104 10 is_stmt 0 view .LVU89
 307 004e 79B1     		cbz	r1, .L24
 104:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 308              		.loc 1 104 25 discriminator 1 view .LVU90
 309 0050 6168     		ldr	r1, [r4, #4]
 104:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         LWIP_DEBUGF(BRIDGEIF_FDB_DEBUG, ("br: create src %02x:%02x:%02x:%02x:%02x:%02x (from %d) @ 
 310              		.loc 1 104 20 discriminator 1 view .LVU91
 311 0052 69B1     		cbz	r1, .L24
 312              	.L23:
 116:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     }
 313              		.loc 1 116 36 is_stmt 1 discriminator 2 view .LVU92
 314              	.LBE5:
  99:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 315              		.loc 1 99 41 discriminator 2 view .LVU93
  99:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 316              		.loc 1 99 42 is_stmt 0 discriminator 2 view .LVU94
 317 0054 0133     		adds	r3, r3, #1
 318              	.LVL23:
 319              	.L21:
  99:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 320              		.loc 1 99 15 is_stmt 1 discriminator 1 view .LVU95
  99:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 321              		.loc 1 99 3 is_stmt 0 discriminator 1 view .LVU96
 322 0056 9A42     		cmp	r2, r3
 323 0058 15DD     		ble	.L16
 324              	.LBB6:
 100:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 325              		.loc 1 100 5 is_stmt 1 view .LVU97
 100:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 326              		.loc 1 100 36 is_stmt 0 view .LVU98
 327 005a 7068     		ldr	r0, [r6, #4]
 100:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 328              		.loc 1 100 41 view .LVU99
 329 005c 1901     		lsls	r1, r3, #4
 100:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (!e->used || !e->ts) {
 330              		.loc 1 100 28 view .LVU100
 331 005e 00EB0314 		add	r4, r0, r3, lsl #4
 332              	.LVL24:
 101:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 333              		.loc 1 101 5 is_stmt 1 view .LVU101
 101:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 334              		.loc 1 101 11 is_stmt 0 view .LVU102
 335 0062 415C     		ldrb	r1, [r0, r1]	@ zero_extendqisi2
 101:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 336              		.loc 1 101 8 view .LVU103
 337 0064 0029     		cmp	r1, #0
 338 0066 F2D0     		beq	.L22
 101:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 339              		.loc 1 101 23 discriminator 1 view .LVU104
 340 0068 6068     		ldr	r0, [r4, #4]
 101:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       BRIDGEIF_WRITE_PROTECT(lev);
 341              		.loc 1 101 18 discriminator 1 view .LVU105
 342 006a 0028     		cmp	r0, #0
 343 006c F2D1     		bne	.L23
 344 006e EEE7     		b	.L22
 345              	.L24:
 107:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         memcpy(&e->addr, src_addr, sizeof(struct eth_addr));
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 12


 346              		.loc 1 107 55 is_stmt 1 view .LVU106
 108:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
 347              		.loc 1 108 9 view .LVU107
 348 0070 3B68     		ldr	r3, [r7]	@ unaligned
 349              	.LVL25:
 108:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->ts = BR_FDB_TIMEOUT_SEC;
 350              		.loc 1 108 9 is_stmt 0 view .LVU108
 351 0072 A360     		str	r3, [r4, #8]	@ unaligned
 352 0074 BB88     		ldrh	r3, [r7, #4]	@ unaligned
 353 0076 A381     		strh	r3, [r4, #12]	@ unaligned
 109:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 354              		.loc 1 109 9 is_stmt 1 view .LVU109
 109:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->port = port_idx;
 355              		.loc 1 109 15 is_stmt 0 view .LVU110
 356 0078 4FF49673 		mov	r3, #300
 357 007c 6360     		str	r3, [r4, #4]
 110:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->used = 1;
 358              		.loc 1 110 9 is_stmt 1 view .LVU111
 110:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         e->used = 1;
 359              		.loc 1 110 17 is_stmt 0 view .LVU112
 360 007e 84F80180 		strb	r8, [r4, #1]
 111:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 361              		.loc 1 111 9 is_stmt 1 view .LVU113
 111:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_WRITE_UNPROTECT(lev);
 362              		.loc 1 111 17 is_stmt 0 view .LVU114
 363 0082 0123     		movs	r3, #1
 364 0084 2370     		strb	r3, [r4]
 112:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 365              		.loc 1 112 38 is_stmt 1 view .LVU115
 113:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return;
 366              		.loc 1 113 37 view .LVU116
 114:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 367              		.loc 1 114 9 view .LVU117
 368              	.LVL26:
 369              	.L16:
 114:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 370              		.loc 1 114 9 is_stmt 0 view .LVU118
 371              	.LBE6:
 121:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 372              		.loc 1 121 1 view .LVU119
 373 0086 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 121:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 374              		.loc 1 121 1 view .LVU120
 375              		.cfi_endproc
 376              	.LFE155:
 378              		.section	.text.bridgeif_fdb_get_dst_ports,"ax",%progbits
 379              		.align	1
 380              		.global	bridgeif_fdb_get_dst_ports
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 384              		.fpu fpv4-sp-d16
 386              	bridgeif_fdb_get_dst_ports:
 387              	.LVL27:
 388              	.LFB156:
 129:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 389              		.loc 1 129 1 is_stmt 1 view -0
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 13


 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 129:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   int i;
 393              		.loc 1 129 1 is_stmt 0 view .LVU122
 394 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 395              	.LCFI4:
 396              		.cfi_def_cfa_offset 24
 397              		.cfi_offset 3, -24
 398              		.cfi_offset 4, -20
 399              		.cfi_offset 5, -16
 400              		.cfi_offset 6, -12
 401              		.cfi_offset 7, -8
 402              		.cfi_offset 14, -4
 403 0002 0546     		mov	r5, r0
 404 0004 0E46     		mov	r6, r1
 130:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb = (bridgeif_dfdb_t *)fdb_ptr;
 405              		.loc 1 130 3 is_stmt 1 view .LVU123
 131:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_DECL_PROTECT(lev);
 406              		.loc 1 131 3 view .LVU124
 407              	.LVL28:
 132:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   BRIDGEIF_READ_PROTECT(lev);
 408              		.loc 1 132 29 view .LVU125
 133:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   for (i = 0; i < fdb->max_fdb_entries; i++) {
 409              		.loc 1 133 29 view .LVU126
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 410              		.loc 1 134 3 view .LVU127
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 411              		.loc 1 134 10 is_stmt 0 view .LVU128
 412 0006 0024     		movs	r4, #0
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 413              		.loc 1 134 3 view .LVU129
 414 0008 00E0     		b	.L29
 415              	.LVL29:
 416              	.L30:
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 417              		.loc 1 134 41 is_stmt 1 discriminator 2 view .LVU130
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 418              		.loc 1 134 42 is_stmt 0 discriminator 2 view .LVU131
 419 000a 0134     		adds	r4, r4, #1
 420              	.LVL30:
 421              	.L29:
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 422              		.loc 1 134 15 is_stmt 1 discriminator 1 view .LVU132
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 423              		.loc 1 134 22 is_stmt 0 discriminator 1 view .LVU133
 424 000c 2B88     		ldrh	r3, [r5]
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     bridgeif_dfdb_entry_t *e = &fdb->fdb[i];
 425              		.loc 1 134 3 discriminator 1 view .LVU134
 426 000e A342     		cmp	r3, r4
 427 0010 16DD     		ble	.L34
 428              	.LBB7:
 135:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 429              		.loc 1 135 5 is_stmt 1 view .LVU135
 135:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 430              		.loc 1 135 36 is_stmt 0 view .LVU136
 431 0012 6A68     		ldr	r2, [r5, #4]
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 14


 135:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 432              		.loc 1 135 41 view .LVU137
 433 0014 2301     		lsls	r3, r4, #4
 135:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     if (e->used && e->ts) {
 434              		.loc 1 135 28 view .LVU138
 435 0016 02EB0417 		add	r7, r2, r4, lsl #4
 436              	.LVL31:
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 437              		.loc 1 136 5 is_stmt 1 view .LVU139
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 438              		.loc 1 136 10 is_stmt 0 view .LVU140
 439 001a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 440              		.loc 1 136 8 view .LVU141
 441 001c 002B     		cmp	r3, #0
 442 001e F4D0     		beq	.L30
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 443              		.loc 1 136 21 discriminator 1 view .LVU142
 444 0020 7B68     		ldr	r3, [r7, #4]
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       if (!memcmp(&e->addr, dst_addr, sizeof(struct eth_addr))) {
 445              		.loc 1 136 17 discriminator 1 view .LVU143
 446 0022 002B     		cmp	r3, #0
 447 0024 F1D0     		beq	.L30
 137:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         bridgeif_portmask_t ret = (bridgeif_portmask_t)(1 << e->port);
 448              		.loc 1 137 7 is_stmt 1 view .LVU144
 137:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         bridgeif_portmask_t ret = (bridgeif_portmask_t)(1 << e->port);
 449              		.loc 1 137 12 is_stmt 0 view .LVU145
 450 0026 0622     		movs	r2, #6
 451 0028 3146     		mov	r1, r6
 452 002a 07F10800 		add	r0, r7, #8
 453 002e FFF7FEFF 		bl	memcmp
 454              	.LVL32:
 137:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         bridgeif_portmask_t ret = (bridgeif_portmask_t)(1 << e->port);
 455              		.loc 1 137 10 view .LVU146
 456 0032 0028     		cmp	r0, #0
 457 0034 E9D1     		bne	.L30
 458              	.LBB8:
 138:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 459              		.loc 1 138 9 is_stmt 1 view .LVU147
 138:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 460              		.loc 1 138 63 is_stmt 0 view .LVU148
 461 0036 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 138:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 462              		.loc 1 138 59 view .LVU149
 463 0038 0120     		movs	r0, #1
 464 003a 9840     		lsls	r0, r0, r3
 138:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         BRIDGEIF_READ_UNPROTECT(lev);
 465              		.loc 1 138 29 view .LVU150
 466 003c C0B2     		uxtb	r0, r0
 467              	.LVL33:
 139:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****         return ret;
 468              		.loc 1 139 37 is_stmt 1 view .LVU151
 140:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 469              		.loc 1 140 9 view .LVU152
 140:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 470              		.loc 1 140 16 is_stmt 0 view .LVU153
 471 003e 00E0     		b	.L31
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 15


 472              	.LVL34:
 473              	.L34:
 140:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****       }
 474              		.loc 1 140 16 view .LVU154
 475              	.LBE8:
 476              	.LBE7:
 145:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 477              		.loc 1 145 10 view .LVU155
 478 0040 FF20     		movs	r0, #255
 479              	.L31:
 146:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 480              		.loc 1 146 1 view .LVU156
 481 0042 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 146:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 482              		.loc 1 146 1 view .LVU157
 483              		.cfi_endproc
 484              	.LFE156:
 486              		.section	.rodata.bridgeif_fdb_init.str1.4,"aMS",%progbits,1
 487              		.align	2
 488              	.LC3:
 489 0000 616C6C6F 		.ascii	"alloc_len == alloc_len_sizet\000"
 489      635F6C65 
 489      6E203D3D 
 489      20616C6C 
 489      6F635F6C 
 490              		.section	.text.bridgeif_fdb_init,"ax",%progbits
 491              		.align	1
 492              		.global	bridgeif_fdb_init
 493              		.syntax unified
 494              		.thumb
 495              		.thumb_func
 496              		.fpu fpv4-sp-d16
 498              	bridgeif_fdb_init:
 499              	.LVL35:
 500              	.LFB159:
 189:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 190:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** /**
 191:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * @ingroup bridgeif_fdb
 192:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  * Init our simple fdb list
 193:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****  */
 194:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** void *
 195:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** bridgeif_fdb_init(u16_t max_fdb_entries)
 196:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** {
 501              		.loc 1 196 1 is_stmt 1 view -0
 502              		.cfi_startproc
 503              		@ args = 0, pretend = 0, frame = 0
 504              		@ frame_needed = 0, uses_anonymous_args = 0
 505              		.loc 1 196 1 is_stmt 0 view .LVU159
 506 0000 38B5     		push	{r3, r4, r5, lr}
 507              	.LCFI5:
 508              		.cfi_def_cfa_offset 16
 509              		.cfi_offset 3, -16
 510              		.cfi_offset 4, -12
 511              		.cfi_offset 5, -8
 512              		.cfi_offset 14, -4
 513 0002 0446     		mov	r4, r0
 197:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   bridgeif_dfdb_t *fdb;
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 16


 514              		.loc 1 197 3 is_stmt 1 view .LVU160
 198:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   size_t alloc_len_sizet = sizeof(bridgeif_dfdb_t) + (max_fdb_entries * sizeof(bridgeif_dfdb_entry_
 515              		.loc 1 198 3 view .LVU161
 516              		.loc 1 198 71 is_stmt 0 view .LVU162
 517 0004 0301     		lsls	r3, r0, #4
 518              		.loc 1 198 10 view .LVU163
 519 0006 0833     		adds	r3, r3, #8
 520              	.LVL36:
 199:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   mem_size_t alloc_len = (mem_size_t)alloc_len_sizet;
 521              		.loc 1 199 3 is_stmt 1 view .LVU164
 522              		.loc 1 199 14 is_stmt 0 view .LVU165
 523 0008 9DB2     		uxth	r5, r3
 524              	.LVL37:
 200:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_ASSERT("alloc_len == alloc_len_sizet", alloc_len == alloc_len_sizet);
 525              		.loc 1 200 3 is_stmt 1 view .LVU166
 526              		.loc 1 200 3 view .LVU167
 527 000a AB42     		cmp	r3, r5
 528 000c 11D1     		bne	.L39
 529              	.LVL38:
 530              	.L36:
 531              		.loc 1 200 3 discriminator 3 view .LVU168
 532              		.loc 1 200 3 discriminator 3 view .LVU169
 201:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 533              		.loc 1 201 113 discriminator 3 view .LVU170
 202:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb = (bridgeif_dfdb_t *)mem_calloc(1, alloc_len);
 534              		.loc 1 202 3 discriminator 3 view .LVU171
 535              		.loc 1 202 28 is_stmt 0 discriminator 3 view .LVU172
 536 000e 2946     		mov	r1, r5
 537 0010 0120     		movs	r0, #1
 538 0012 FFF7FEFF 		bl	mem_calloc
 539              	.LVL39:
 203:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   if (fdb == NULL) {
 540              		.loc 1 203 3 is_stmt 1 discriminator 3 view .LVU173
 541              		.loc 1 203 6 is_stmt 0 discriminator 3 view .LVU174
 542 0016 0546     		mov	r5, r0
 543              	.LVL40:
 544              		.loc 1 203 6 discriminator 3 view .LVU175
 545 0018 48B1     		cbz	r0, .L35
 204:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****     return NULL;
 205:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   }
 206:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb->max_fdb_entries = max_fdb_entries;
 546              		.loc 1 206 3 is_stmt 1 view .LVU176
 547              		.loc 1 206 24 is_stmt 0 view .LVU177
 548 001a 0346     		mov	r3, r0
 549 001c 23F8084B 		strh	r4, [r3], #8	@ movhi
 207:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   fdb->fdb = (bridgeif_dfdb_entry_t *)(fdb + 1);
 550              		.loc 1 207 3 is_stmt 1 view .LVU178
 551              		.loc 1 207 12 is_stmt 0 view .LVU179
 552 0020 4360     		str	r3, [r0, #4]
 208:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 209:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   sys_timeout(BRIDGEIF_AGE_TIMER_MS, bridgeif_age_tmr, fdb);
 553              		.loc 1 209 3 is_stmt 1 view .LVU180
 554 0022 0246     		mov	r2, r0
 555 0024 0649     		ldr	r1, .L40
 556 0026 4FF47A70 		mov	r0, #1000
 557              	.LVL41:
 558              		.loc 1 209 3 is_stmt 0 view .LVU181
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 17


 559 002a FFF7FEFF 		bl	sys_timeout
 560              	.LVL42:
 210:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** 
 211:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   return fdb;
 561              		.loc 1 211 3 is_stmt 1 view .LVU182
 562              	.L35:
 212:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c **** }
 563              		.loc 1 212 1 is_stmt 0 view .LVU183
 564 002e 2846     		mov	r0, r5
 565 0030 38BD     		pop	{r3, r4, r5, pc}
 566              	.LVL43:
 567              	.L39:
 200:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 568              		.loc 1 200 3 is_stmt 1 discriminator 1 view .LVU184
 200:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 569              		.loc 1 200 3 discriminator 1 view .LVU185
 570 0032 044B     		ldr	r3, .L40+4
 571              	.LVL44:
 200:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 572              		.loc 1 200 3 is_stmt 0 discriminator 1 view .LVU186
 573 0034 C822     		movs	r2, #200
 574 0036 0449     		ldr	r1, .L40+8
 575 0038 0448     		ldr	r0, .L40+12
 576              	.LVL45:
 200:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/netif/bridgeif_fdb.c ****   LWIP_DEBUGF(BRIDGEIF_DEBUG, ("bridgeif_fdb_init: allocating %d bytes for private FDB data\n", (in
 577              		.loc 1 200 3 discriminator 1 view .LVU187
 578 003a FFF7FEFF 		bl	printf
 579              	.LVL46:
 580 003e E6E7     		b	.L36
 581              	.L41:
 582              		.align	2
 583              	.L40:
 584 0040 00000000 		.word	bridgeif_age_tmr
 585 0044 00000000 		.word	.LC0
 586 0048 00000000 		.word	.LC3
 587 004c 80000000 		.word	.LC2
 588              		.cfi_endproc
 589              	.LFE159:
 591              		.text
 592              	.Letext0:
 593              		.file 2 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machin
 594              		.file 3 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_s
 595              		.file 4 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1
 596              		.file 5 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 597              		.file 6 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 598              		.file 7 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 599              		.file 8 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 600              		.file 9 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 601              		.file 10 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdio
 602              		.file 11 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/strin
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bridgeif_fdb.c
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:18     .text.bridgeif_fdb_age_one_second:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:25     .text.bridgeif_fdb_age_one_second:0000000000000000 bridgeif_fdb_age_one_second
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:122    .rodata.bridgeif_age_tmr.str1.4:0000000000000000 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:134    .text.bridgeif_age_tmr:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:140    .text.bridgeif_age_tmr:0000000000000000 bridgeif_age_tmr
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:191    .text.bridgeif_age_tmr:0000000000000028 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:199    .text.bridgeif_fdb_update_src:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:206    .text.bridgeif_fdb_update_src:0000000000000000 bridgeif_fdb_update_src
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:379    .text.bridgeif_fdb_get_dst_ports:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:386    .text.bridgeif_fdb_get_dst_ports:0000000000000000 bridgeif_fdb_get_dst_ports
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:487    .rodata.bridgeif_fdb_init.str1.4:0000000000000000 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:491    .text.bridgeif_fdb_init:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:498    .text.bridgeif_fdb_init:0000000000000000 bridgeif_fdb_init
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccOErgZb.s:584    .text.bridgeif_fdb_init:0000000000000040 $d

UNDEFINED SYMBOLS
sys_timeout
printf
memcmp
mem_calloc
