module full_adder(S,Cout,A,B,Cin);
	input A,B,Cin;
	output S,Cout;
	wire t1,t2,t3;
	xor(t1,A,B);
	xor(S,t1,Cin);
	and(t2,t1,Cin);
	and(t3,A,B);
	or(Cout,t2,t3);
endmodule

module adder_4_bit(S,Cout,A,B,Cin);
input [3:0] A,B;
input Cin;
output [3:0] S;
output Cout;
wire[3:1] c;
full_adder f0(S[0],c[1],A[0],B[0],Cin);
full_adder f1(S[1],c[2],A[1],B[1],c[1]);
full_adder f2(S[2],c[3],A[2],B[2],c[2]);
full_adder f3(S[3],Cout,A[3],B[3],c[3]);
endmodule
