[2025-09-17 03:53:44] START suite=qualcomm_srv trace=srv327_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv327_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2781891 heartbeat IPC: 3.595 cumulative IPC: 3.595 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5361828 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5361828 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5361829 heartbeat IPC: 3.876 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14836228 heartbeat IPC: 1.055 cumulative IPC: 1.055 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 24323291 heartbeat IPC: 1.054 cumulative IPC: 1.055 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 33659023 heartbeat IPC: 1.071 cumulative IPC: 1.06 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 43189766 heartbeat IPC: 1.049 cumulative IPC: 1.057 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 52629158 heartbeat IPC: 1.059 cumulative IPC: 1.058 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 61987295 heartbeat IPC: 1.069 cumulative IPC: 1.06 (Simulation time: 00 hr 08 min 19 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv327_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 71209578 heartbeat IPC: 1.084 cumulative IPC: 1.063 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 80518115 heartbeat IPC: 1.074 cumulative IPC: 1.064 (Simulation time: 00 hr 10 min 39 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 89840007 heartbeat IPC: 1.073 cumulative IPC: 1.065 (Simulation time: 00 hr 11 min 52 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 93817665 cumulative IPC: 1.066 (Simulation time: 00 hr 13 min 01 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 93817665 cumulative IPC: 1.066 (Simulation time: 00 hr 13 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv327_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.066 instructions: 100000000 cycles: 93817665
CPU 0 Branch Prediction Accuracy: 92.34% MPKI: 13.78 Average ROB Occupancy at Mispredict: 29.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06854
BRANCH_INDIRECT: 0.3348
BRANCH_CONDITIONAL: 12.12
BRANCH_DIRECT_CALL: 0.4031
BRANCH_INDIRECT_CALL: 0.4795
BRANCH_RETURN: 0.3776


====Backend Stall Breakdown====
ROB_STALL: 258213
LQ_STALL: 0
SQ_STALL: 907153


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 148.96765
REPLAY_LOAD: 60.559734
NON_REPLAY_LOAD: 22.954268

== Total ==
ADDR_TRANS: 50649
REPLAY_LOAD: 27373
NON_REPLAY_LOAD: 180191

== Counts ==
ADDR_TRANS: 340
REPLAY_LOAD: 452
NON_REPLAY_LOAD: 7850

cpu0->cpu0_STLB TOTAL        ACCESS:    2085625 HIT:    2054559 MISS:      31066 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2085625 HIT:    2054559 MISS:      31066 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 145.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9538459 HIT:    8381338 MISS:    1157121 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7726081 HIT:    6749714 MISS:     976367 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     599463 HIT:     483588 MISS:     115875 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145468 HIT:    1128517 MISS:      16951 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67447 HIT:      19519 MISS:      47928 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.52 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15004182 HIT:    7509940 MISS:    7494242 MSHR_MERGE:    1819142
cpu0->cpu0_L1I LOAD         ACCESS:   15004182 HIT:    7509940 MISS:    7494242 MSHR_MERGE:    1819142
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.87 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29819430 HIT:   25359830 MISS:    4459600 MSHR_MERGE:    1741697
cpu0->cpu0_L1D LOAD         ACCESS:   16540950 HIT:   13971591 MISS:    2569359 MSHR_MERGE:     518369
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13202945 HIT:   11380294 MISS:    1822651 MSHR_MERGE:    1223185
cpu0->cpu0_L1D TRANSLATION  ACCESS:      75535 HIT:       7945 MISS:      67590 MSHR_MERGE:        143
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.09 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12341881 HIT:   10240317 MISS:    2101564 MSHR_MERGE:    1060894
cpu0->cpu0_ITLB LOAD         ACCESS:   12341881 HIT:   10240317 MISS:    2101564 MSHR_MERGE:    1060894
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.327 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28327952 HIT:   26918919 MISS:    1409033 MSHR_MERGE:     364079
cpu0->cpu0_DTLB LOAD         ACCESS:   28327952 HIT:   26918919 MISS:    1409033 MSHR_MERGE:     364079
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.936 cycles
cpu0->LLC TOTAL        ACCESS:    1339705 HIT:    1250537 MISS:      89168 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     976367 HIT:     914516 MISS:      61851 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     115875 HIT:     106040 MISS:       9835 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     199535 HIT:     199043 MISS:        492 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47928 HIT:      30938 MISS:      16990 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2387
  ROW_BUFFER_MISS:      86281
  AVG DBUS CONGESTED CYCLE: 4.459
Channel 0 WQ ROW_BUFFER_HIT:       1122
  ROW_BUFFER_MISS:       7948
  FULL:          0
Channel 0 REFRESHES ISSUED:       7818

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       496497       564258        89497         9748
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9         4881         3204         1916
  STLB miss resolved @ L2C                0         3008         8783         6539         5302
  STLB miss resolved @ LLC                0          293         7818        14933        11242
  STLB miss resolved @ MEM                0            0         2723         8515        13124

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198558        46505      1396043       132567          617
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          865         1006           60
  STLB miss resolved @ L2C                0          816         2385         1765           23
  STLB miss resolved @ LLC                0           95         2845         2998          134
  STLB miss resolved @ MEM                0            0          458          744          222
[2025-09-17 04:06:46] END   suite=qualcomm_srv trace=srv327_ap (rc=0)
