<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0
  (the "License"); you may not use this file except in compliance
  with the License.  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES
 OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO
 NON-INFRINGEMENT, MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
  <I name="ADDIW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000011011"/>
    <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="ADDIW %s, %s, %s" op1="simm12" op2="rs1" op3="rd"/>
  </I>
  <I name="ADDW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000000111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="ADDW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="AMOADD.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="000000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="AtomicRW" mem-access="ReadWrite" sorder="AtomicRW">
      <O name="rs1" type="GPR" bits="19-15" access="ReadWrite" choices="Nonzero GPRs"/>
    </O>
    <asm format="AMOADD.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="AMOAND.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="011000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="AtomicRW" mem-access="ReadWrite" sorder="AtomicRW">
      <O name="rs1" type="GPR" bits="19-15" access="ReadWrite" choices="Nonzero GPRs"/>
    </O>
    <asm format="AMOAND.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="AMOMAX.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="101000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="AtomicRW" mem-access="ReadWrite" sorder="AtomicRW">
      <O name="rs1" type="GPR" bits="19-15" access="ReadWrite" choices="Nonzero GPRs"/>
    </O>
    <asm format="AMOMAX.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="AMOMAXU.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="111000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="AtomicRW" mem-access="ReadWrite" sorder="AtomicRW">
      <O name="rs1" type="GPR" bits="19-15" access="ReadWrite" choices="Nonzero GPRs"/>
    </O>
    <asm format="AMOMAXU.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="AMOMIN.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="100000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="AtomicRW" mem-access="ReadWrite" sorder="AtomicRW">
      <O name="rs1" type="GPR" bits="19-15" access="ReadWrite" choices="Nonzero GPRs"/>
    </O>
    <asm format="AMOMIN.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="AMOMINU.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="110000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="AtomicRW" mem-access="ReadWrite" sorder="AtomicRW">
      <O name="rs1" type="GPR" bits="19-15" access="ReadWrite" choices="Nonzero GPRs"/>
    </O>
    <asm format="AMOMINU.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="AMOOR.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="010000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="AtomicRW" mem-access="ReadWrite" sorder="AtomicRW">
      <O name="rs1" type="GPR" bits="19-15" access="ReadWrite" choices="Nonzero GPRs"/>
    </O>
    <asm format="AMOOR.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="AMOSWAP.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="000010110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="AtomicRW" mem-access="ReadWrite" sorder="AtomicRW">
      <O name="rs1" type="GPR" bits="19-15" access="ReadWrite" choices="Nonzero GPRs"/>
    </O>
    <asm format="AMOSWAP.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="AMOXOR.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="001000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="AtomicRW" mem-access="ReadWrite" sorder="AtomicRW">
      <O name="rs1" type="GPR" bits="19-15" access="ReadWrite" choices="Nonzero GPRs"/>
    </O>
    <asm format="AMOXOR.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="DIVUW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011010111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="DIVUW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="DIVW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011000111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="DIVW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="FCVT.D.L" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000101010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FCVT.D.L %s, %s, %s" op1="rs1" op2="rm" op3="rd"/>
  </I>
  <I name="FCVT.D.LU" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000111010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FCVT.D.LU %s, %s, %s" op1="rs1" op2="rm" op3="rd"/>
  </I>
  <I name="FCVT.L.D" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000101010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.L.D %s, %s, %s" op1="rs1" op2="rm" op3="rd"/>
  </I>
  <I name="FCVT.L.S" isa="RISCV" group="Float" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000101010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.L.S %s, %s, %s" op1="rs1" op2="rm" op3="rd"/>
  </I>
  <I name="FCVT.LU.D" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000111010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.LU.D %s, %s, %s" op1="rs1" op2="rm" op3="rd"/>
  </I>
  <I name="FCVT.LU.S" isa="RISCV" group="Float" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000111010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.LU.S %s, %s, %s" op1="rs1" op2="rm" op3="rd"/>
  </I>
  <I name="FCVT.S.L" isa="RISCV" group="Float" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000101010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="32-bit SIMD/FP registers"/>
    <asm format="FCVT.S.L %s, %s, %s" op1="rs1" op2="rm" op3="rd"/>
  </I>
  <I name="FCVT.S.LU" isa="RISCV" group="Float" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000111010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="32-bit SIMD/FP registers"/>
    <asm format="FCVT.S.LU %s, %s, %s" op1="rs1" op2="rm" op3="rd"/>
  </I>
  <I name="FMV.D.X" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1111001000000001010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FMV.D.X %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="FMV.X.D" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110001000000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FMV.X.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  <I name="LD" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110000011"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" access="Read" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="LD %s, %s, %s" op1="simm12" op2="rs1" op3="rd"/>
  </I>
  <I name="LR.D" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,24-20,14-12,6-0" value="00010000000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" lorder="Ordered" mem-access="Read">
      <O name="rs1" type="GPR" bits="19-15" access="Read" choices="Nonzero GPRs"/>
    </O>
    <asm format="LR.D %s, %s, %s, %s" op1="aq" op2="rl" op3="rs1" op4="rd"/>
  </I>
  <I name="LWU" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1100000011"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="4" base="rs1" data-size="4" element-size="4" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" access="Read" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="LWU %s, %s, %s" op1="simm12" op2="rs1" op3="rd"/>
  </I>
  <I name="MULW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010000111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="MULW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="REMUW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011110111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="REMUW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="REMW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011100111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="REMW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="SC.D" isa="RISCV" class="UnpredictStoreInstruction" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="000110110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <O name="LoadStore-rs1" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" mem-access="Write" sorder="Ordered">
      <O name="rs1" type="GPR" bits="19-15" access="Write" choices="Nonzero GPRs"/>
    </O>
    <asm format="SC.D %s, %s, %s, %s, %s" op1="aq" op2="rl" op3="rs2" op4="rs1" op5="rd"/>
  </I>
  <I name="SD" isa="RISCV" class="LoadStoreInstruction" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110100011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" mem-access="Write" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" access="Read" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-25,11-7" class="SignedImmediateOperand"/>
    </O>
    <asm format="SD %s, %s, %s" op1="simm12" op2="rs2" op3="rs1"/>
  </I>
  <I name="SLLI" form="RV64I" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000000010010011"/>
    <O name="shamt" type="Immediate" bits="25-20"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SLLI %s, %s, %s" op1="shamt" op2="rs1" op3="rd"/>
  </I>
  <I name="SLLIW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010011011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SLLIW %s, %s, %s" op1="shamt" op2="rs1" op3="rd"/>
  </I>
  <I name="SLLW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SLLW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="SRAI" form="RV64I" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100001010010011"/>
    <O name="shamt" type="Immediate" bits="25-20"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRAI %s, %s, %s" op1="shamt" op2="rs1" op3="rd"/>
  </I>
  <I name="SRAIW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010011011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRAIW %s, %s, %s" op1="shamt" op2="rs1" op3="rd"/>
  </I>
  <I name="SRAW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRAW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="SRLI" form="RV64I" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000001010010011"/>
    <O name="shamt" type="Immediate" bits="25-20"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRLI %s, %s, %s" op1="shamt" op2="rs1" op3="rd"/>
  </I>
  <I name="SRLIW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010011011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRLIW %s, %s, %s" op1="shamt" op2="rs1" op3="rd"/>
  </I>
  <I name="SRLW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SRLW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  <I name="SUBW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000000000111011"/>
    <O name="rs2" type="GPR" bits="24-20" access="Read" choices="GPRs"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="SUBW %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
</instruction_file>
