Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/amit/vhdl_lab/d_ff_sync_reset/d_ff_isim_beh.exe -prj /home/amit/vhdl_lab/d_ff_sync_reset/d_ff_beh.prj work.d_ff 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/amit/vhdl_lab/d_ff_sync_reset/d_ff.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83316 KB
Fuse CPU Usage: 1300 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity d_ff
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /home/amit/vhdl_lab/d_ff_sync_reset/d_ff_isim_beh.exe
Fuse Memory Usage: 648992 KB
Fuse CPU Usage: 1330 ms
GCC CPU Usage: 540 ms
