m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Codes/MIPS/CPU_Single
vALU
Z0 !s110 1735908556
!i10b 1
!s100 :=ANiodZ_YR7Ekfh<[kKH3
Ijz_o^M4@TVFX6M1=V]`Q70
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Codes/VerilogCPUDesign/CPU_Multiple
w1735884778
8C:/Codes/VerilogCPUDesign/CPU_Multiple/ALU.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/ALU.v
L0 1
Z3 OP;L;10.6c;65
r1
!s85 0
31
Z4 !s108 1735908556.000000
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/ALU.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@a@l@u
vALU_Ctrl_Unit
!s110 1735883783
!i10b 1
!s100 o3OG`^ZBVEkPUlhR52G]M1
IUWUY20LzbZzM;7lB=_CCe3
R1
dC:/Codes/MIPS/CPU_Multiple
w1735881797
8C:/Codes/MIPS/CPU_Multiple/ALUCU.v
FC:/Codes/MIPS/CPU_Multiple/ALUCU.v
L0 1
R3
r1
!s85 0
31
!s108 1735883783.000000
!s107 C:/Codes/MIPS/CPU_Multiple/ALUCU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/MIPS/CPU_Multiple/ALUCU.v|
!i113 1
R5
R6
n@a@l@u_@ctrl_@unit
vALUCU
R0
!i10b 1
!s100 Wz=I1I_A2:ho@?K9oR04]2
IWblVW@Z7LT_jHf4Ki^SiT0
R1
R2
w1735885574
8C:/Codes/VerilogCPUDesign/CPU_Multiple/ALUCU.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/ALUCU.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/ALUCU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/ALUCU.v|
!i113 1
R5
R6
n@a@l@u@c@u
vCPU_Multiple
R0
!i10b 1
!s100 M8VZZiP2>L6GL?zXHYMId3
IE;DB;34S7^dO3ojkGLC=C3
R1
R2
w1735884570
8C:/Codes/VerilogCPUDesign/CPU_Multiple/CPU_Multiple.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/CPU_Multiple.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/CPU_Multiple.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/CPU_Multiple.v|
!i113 1
R5
R6
n@c@p@u_@multiple
vDF
R0
!i10b 1
!s100 Sj9Wjjo=X@mlYM_zlb@Vo2
IOM5nb8NDb?RDJET3FUAo53
R1
R2
w1735881980
8C:/Codes/VerilogCPUDesign/CPU_Multiple/DF.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/DF.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/DF.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/DF.v|
!i113 1
R5
R6
n@d@f
vIR
R0
!i10b 1
!s100 ddPiSNg1bBf=Pl?R^e<gH3
Ii>9n@Z_?Ymen_07og_YLD1
R1
R2
w1735885545
8C:/Codes/VerilogCPUDesign/CPU_Multiple/IR.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/IR.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/IR.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/IR.v|
!i113 1
R5
R6
n@i@r
vMCU
R0
!i10b 1
!s100 c7>5hZQAN??R0PZ509`Wk1
Ill[R0CS`3jTC96GRlKa]31
R1
R2
w1735881249
8C:/Codes/VerilogCPUDesign/CPU_Multiple/MCU.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/MCU.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/MCU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/MCU.v|
!i113 1
R5
R6
n@m@c@u
vMM
Z7 !s110 1735908557
!i10b 1
!s100 fIUdTRD;XS9QZbU3j6A9i0
IV:b`alL=2]^GfVZMW7P>_2
R1
R2
w1735885554
8C:/Codes/VerilogCPUDesign/CPU_Multiple/MM.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/MM.v
L0 1
R3
r1
!s85 0
31
Z8 !s108 1735908557.000000
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/MM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/MM.v|
!i113 1
R5
R6
n@m@m
vMUX32_2
R7
!i10b 1
!s100 ^6P]D=ZDgMLlzS2@G<kYK1
ID0Z6j6c7]id2YOG7QCoO?3
R1
R2
Z9 w1735885312
Z10 8C:/Codes/VerilogCPUDesign/CPU_Multiple/MUX.v
Z11 FC:/Codes/VerilogCPUDesign/CPU_Multiple/MUX.v
L0 12
R3
r1
!s85 0
31
R8
Z12 !s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/MUX.v|
Z13 !s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/MUX.v|
!i113 1
R5
R6
n@m@u@x32_2
vMUX32_4
R7
!i10b 1
!s100 O_AT4e7=oaS]GaO0^PGMn0
ISF@i7jUHXi_oU:Y0Rc^3I3
R1
R2
R9
R10
R11
L0 23
R3
r1
!s85 0
31
R8
R12
R13
!i113 1
R5
R6
n@m@u@x32_4
vMUX5_2
R7
!i10b 1
!s100 8dF[XiRjK4e3IMWFYBl3V3
IG<6^iR8miOiJ]L5N^0O<81
R1
R2
R9
R10
R11
L0 1
R3
r1
!s85 0
31
R8
R12
R13
!i113 1
R5
R6
n@m@u@x5_2
vPC
R7
!i10b 1
!s100 fF9zDjBh>Wo6j2Lj0gaga0
IB;0]4@8oXiLM0gdFSF>Hl0
R1
R2
w1735885549
8C:/Codes/VerilogCPUDesign/CPU_Multiple/PC.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/PC.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/PC.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/PC.v|
!i113 1
R5
R6
n@p@c
vRF
R7
!i10b 1
!s100 ILC1dL>H4Pfc98gmMH18n3
IX2obfEkz5M;WVlSd5`QB23
R1
R2
w1735882543
8C:/Codes/VerilogCPUDesign/CPU_Multiple/RF.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/RF.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/RF.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/RF.v|
!i113 1
R5
R6
n@r@f
vSigExt
R7
!i10b 1
!s100 AdfK:^oU[?eG8omoCd2EO3
I@`JV3lA]=z0l0ZXS<I53V2
R1
R2
w1735885696
8C:/Codes/VerilogCPUDesign/CPU_Multiple/SigExt.v
FC:/Codes/VerilogCPUDesign/CPU_Multiple/SigExt.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Codes/VerilogCPUDesign/CPU_Multiple/SigExt.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Codes/VerilogCPUDesign/CPU_Multiple/SigExt.v|
!i113 1
R5
R6
n@sig@ext
