{
  "module_name": "rt1011.h",
  "hash_id": "458af86446f37c29e2c8a7608906c470ded68c631852d1149e608c24a62ec524",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt1011.h",
  "human_readable_source": " \n \n\n#ifndef _RT1011_H_\n#define _RT1011_H_\n\n#define RT1011_DEVICE_ID_NUM 0x1011\n\n#define RT1011_RESET\t\t\t\t0x0000\n#define RT1011_CLK_1\t\t\t\t0x0002\n#define RT1011_CLK_2\t\t\t\t0x0004\n#define RT1011_CLK_3\t\t\t\t0x0006\n#define RT1011_CLK_4\t\t\t\t0x0008\n#define RT1011_PLL_1\t\t\t\t0x000a\n#define RT1011_PLL_2\t\t\t\t0x000c\n#define RT1011_SRC_1\t\t\t\t0x000e\n#define RT1011_SRC_2\t\t\t\t0x0010\n#define RT1011_SRC_3\t\t\t\t0x0012\n#define RT1011_CLK_DET\t\t\t\t0x0020\n#define RT1011_SIL_DET\t\t\t\t0x0022\n#define RT1011_PRIV_INDEX\t\t\t0x006a\n#define RT1011_PRIV_DATA\t\t\t0x006c\n#define RT1011_CUSTOMER_ID\t\t\t0x0076\n#define RT1011_FM_VER\t\t\t\t0x0078\n#define RT1011_VERSION_ID\t\t\t0x007a\n#define RT1011_VENDOR_ID\t\t\t0x007c\n#define RT1011_DEVICE_ID\t\t\t0x007d\n#define RT1011_DUM_RW_0\t\t\t\t0x00f0\n#define RT1011_DUM_YUN\t\t\t\t0x00f2\n#define RT1011_DUM_RW_1\t\t\t\t0x00f3\n#define RT1011_DUM_RO\t\t\t\t0x00f4\n#define RT1011_MAN_I2C_DEV\t\t\t0x0100\n#define RT1011_DAC_SET_1\t\t\t0x0102\n#define RT1011_DAC_SET_2\t\t\t0x0104\n#define RT1011_DAC_SET_3\t\t\t0x0106\n#define RT1011_ADC_SET\t\t\t\t0x0107\n#define RT1011_ADC_SET_1\t\t\t0x0108\n#define RT1011_ADC_SET_2\t\t\t0x010a\n#define RT1011_ADC_SET_3\t\t\t0x010c\n#define RT1011_ADC_SET_4\t\t\t0x010e\n#define RT1011_ADC_SET_5\t\t\t0x0110\n#define RT1011_TDM_TOTAL_SET\t\t0x0111\n#define RT1011_TDM1_SET_TCON\t\t0x0112\n#define RT1011_TDM1_SET_1\t\t\t0x0114\n#define RT1011_TDM1_SET_2\t\t\t0x0116\n#define RT1011_TDM1_SET_3\t\t\t0x0118\n#define RT1011_TDM1_SET_4\t\t\t0x011a\n#define RT1011_TDM1_SET_5\t\t\t0x011c\n#define RT1011_TDM2_SET_1\t\t\t0x011e\n#define RT1011_TDM2_SET_2\t\t\t0x0120\n#define RT1011_TDM2_SET_3\t\t\t0x0122\n#define RT1011_TDM2_SET_4\t\t\t0x0124\n#define RT1011_TDM2_SET_5\t\t\t0x0126\n#define RT1011_PWM_CAL\t\t\t\t0x0200\n#define RT1011_MIXER_1\t\t\t\t0x0300\n#define RT1011_MIXER_2\t\t\t\t0x0302\n#define RT1011_ADRC_LIMIT\t\t\t0x0310\n#define RT1011_A_PRO\t\t\t\t0x0311\n#define RT1011_A_TIMING_1\t\t\t0x0313\n#define RT1011_A_TIMING_2\t\t\t0x0314\n#define RT1011_A_TEMP_SEN\t\t\t0x0316\n#define RT1011_SPK_VOL_DET_1\t\t0x0319\n#define RT1011_SPK_VOL_DET_2\t\t0x031a\n#define RT1011_SPK_VOL_TEST_OUT\t\t0x031b\n#define RT1011_VBAT_VOL_DET_1\t\t0x031c\n#define RT1011_VBAT_VOL_DET_2\t\t0x031d\n#define RT1011_VBAT_TEST_OUT_1\t\t0x031e\n#define RT1011_VBAT_TEST_OUT_2\t\t0x031f\n#define RT1011_VBAT_PROTECTION\t\t\t0x0320\n#define RT1011_VBAT_DET\t\t\t\t0x0321\n#define RT1011_POWER_1\t\t\t\t0x0322\n#define RT1011_POWER_2\t\t\t\t0x0324\n#define RT1011_POWER_3\t\t\t\t0x0326\n#define RT1011_POWER_4\t\t\t\t0x0328\n#define RT1011_POWER_5\t\t\t\t0x0329\n#define RT1011_POWER_6\t\t\t\t0x032a\n#define RT1011_POWER_7\t\t\t\t0x032b\n#define RT1011_POWER_8\t\t\t\t0x032c\n#define RT1011_POWER_9\t\t\t\t0x032d\n#define RT1011_CLASS_D_POS\t\t\t0x032e\n#define RT1011_BOOST_CON_1\t\t\t0x0330\n#define RT1011_BOOST_CON_2\t\t\t0x0332\n#define RT1011_ANALOG_CTRL\t\t\t0x0334\n#define RT1011_POWER_SEQ\t\t\t0x0340\n#define RT1011_SHORT_CIRCUIT_DET_1\t0x0508\n#define RT1011_SHORT_CIRCUIT_DET_2\t0x050a\n#define RT1011_SPK_TEMP_PROTECT_0\t\t0x050c\n#define RT1011_SPK_TEMP_PROTECT_1\t\t0x050d\n#define RT1011_SPK_TEMP_PROTECT_2\t\t0x050e\n#define RT1011_SPK_TEMP_PROTECT_3\t\t0x050f\n#define RT1011_SPK_TEMP_PROTECT_4\t\t0x0510\n#define RT1011_SPK_TEMP_PROTECT_5\t\t0x0511\n#define RT1011_SPK_TEMP_PROTECT_6\t\t0x0512\n#define RT1011_SPK_TEMP_PROTECT_7\t\t0x0516\n#define RT1011_SPK_TEMP_PROTECT_8\t\t0x0517\n#define RT1011_SPK_TEMP_PROTECT_9\t\t0x0518\n#define RT1011_SPK_PRO_DC_DET_1\t\t0x0519\n#define RT1011_SPK_PRO_DC_DET_2\t\t0x051a\n#define RT1011_SPK_PRO_DC_DET_3\t\t0x051b\n#define RT1011_SPK_PRO_DC_DET_4\t\t0x051c\n#define RT1011_SPK_PRO_DC_DET_5\t\t0x051d\n#define RT1011_SPK_PRO_DC_DET_6\t\t0x051e\n#define RT1011_SPK_PRO_DC_DET_7\t\t0x051f\n#define RT1011_SPK_PRO_DC_DET_8\t\t0x0520\n#define RT1011_SPL_1\t\t\t\t0x0521\n#define RT1011_SPL_2\t\t\t\t0x0522\n#define RT1011_SPL_3\t\t\t\t0x0524\n#define RT1011_SPL_4\t\t\t\t0x0526\n#define RT1011_THER_FOLD_BACK_1\t\t0x0528\n#define RT1011_THER_FOLD_BACK_2\t\t0x052a\n#define RT1011_EXCUR_PROTECT_1\t\t\t0x0530\n#define RT1011_EXCUR_PROTECT_2\t\t\t0x0532\n#define RT1011_EXCUR_PROTECT_3\t\t\t0x0534\n#define RT1011_EXCUR_PROTECT_4\t\t\t0x0535\n#define RT1011_BAT_GAIN_1\t\t\t0x0536\n#define RT1011_BAT_GAIN_2\t\t\t0x0538\n#define RT1011_BAT_GAIN_3\t\t\t0x053a\n#define RT1011_BAT_GAIN_4\t\t\t0x053c\n#define RT1011_BAT_GAIN_5\t\t\t0x053d\n#define RT1011_BAT_GAIN_6\t\t\t0x053e\n#define RT1011_BAT_GAIN_7\t\t\t0x053f\n#define RT1011_BAT_GAIN_8\t\t\t0x0540\n#define RT1011_BAT_GAIN_9\t\t\t0x0541\n#define RT1011_BAT_GAIN_10\t\t\t0x0542\n#define RT1011_BAT_GAIN_11\t\t\t0x0543\n#define RT1011_BAT_RT_THMAX_1\t\t0x0544\n#define RT1011_BAT_RT_THMAX_2\t\t0x0545\n#define RT1011_BAT_RT_THMAX_3\t\t0x0546\n#define RT1011_BAT_RT_THMAX_4\t\t0x0547\n#define RT1011_BAT_RT_THMAX_5\t\t0x0548\n#define RT1011_BAT_RT_THMAX_6\t\t0x0549\n#define RT1011_BAT_RT_THMAX_7\t\t0x054a\n#define RT1011_BAT_RT_THMAX_8\t\t0x054b\n#define RT1011_BAT_RT_THMAX_9\t\t0x054c\n#define RT1011_BAT_RT_THMAX_10\t\t0x054d\n#define RT1011_BAT_RT_THMAX_11\t\t0x054e\n#define RT1011_BAT_RT_THMAX_12\t\t0x054f\n#define RT1011_SPREAD_SPECTURM\t\t0x0568\n#define RT1011_PRO_GAIN_MODE\t\t0x056a\n#define RT1011_RT_DRC_CROSS\t\t\t0x0600\n#define RT1011_RT_DRC_HB_1\t\t\t0x0611\n#define RT1011_RT_DRC_HB_2\t\t\t0x0612\n#define RT1011_RT_DRC_HB_3\t\t\t0x0613\n#define RT1011_RT_DRC_HB_4\t\t\t0x0614\n#define RT1011_RT_DRC_HB_5\t\t\t0x0615\n#define RT1011_RT_DRC_HB_6\t\t\t0x0616\n#define RT1011_RT_DRC_HB_7\t\t\t0x0617\n#define RT1011_RT_DRC_HB_8\t\t\t0x0618\n#define RT1011_RT_DRC_BB_1\t\t\t0x0621\n#define RT1011_RT_DRC_BB_2\t\t\t0x0622\n#define RT1011_RT_DRC_BB_3\t\t\t0x0623\n#define RT1011_RT_DRC_BB_4\t\t\t0x0624\n#define RT1011_RT_DRC_BB_5\t\t\t0x0625\n#define RT1011_RT_DRC_BB_6\t\t\t0x0626\n#define RT1011_RT_DRC_BB_7\t\t\t0x0627\n#define RT1011_RT_DRC_BB_8\t\t\t0x0628\n#define RT1011_RT_DRC_POS_1\t\t\t0x0631\n#define RT1011_RT_DRC_POS_2\t\t\t0x0632\n#define RT1011_RT_DRC_POS_3\t\t\t0x0633\n#define RT1011_RT_DRC_POS_4\t\t\t0x0634\n#define RT1011_RT_DRC_POS_5\t\t\t0x0635\n#define RT1011_RT_DRC_POS_6\t\t\t0x0636\n#define RT1011_RT_DRC_POS_7\t\t\t0x0637\n#define RT1011_RT_DRC_POS_8\t\t\t0x0638\n#define RT1011_CROSS_BQ_SET_1\t\t0x0702\n#define RT1011_CROSS_BQ_SET_2\t\t0x0704\n#define RT1011_BQ_SET_0\t\t\t\t0x0706\n#define RT1011_BQ_SET_1\t\t\t\t0x0708\n#define RT1011_BQ_SET_2\t\t\t\t0x070a\n#define RT1011_BQ_PRE_GAIN_28_16\t0x0710\n#define RT1011_BQ_PRE_GAIN_15_0\t\t0x0711\n#define RT1011_BQ_POST_GAIN_28_16\t0x0712\n#define RT1011_BQ_POST_GAIN_15_0\t0x0713\n\n#define RT1011_BQ_H0_28_16\t\t\t\t\t0x0720\n#define RT1011_BQ_A2_15_0\t\t\t\t\t\t0x0729\n#define RT1011_BQ_1_H0_28_16\t\t\t\t\t0x0730\n#define RT1011_BQ_1_A2_15_0\t\t\t\t\t0x0739\n#define RT1011_BQ_2_H0_28_16\t\t\t\t\t0x0740\n#define RT1011_BQ_2_A2_15_0\t\t\t\t\t0x0749\n#define RT1011_BQ_3_H0_28_16\t\t\t\t\t0x0750\n#define RT1011_BQ_3_A2_15_0\t\t\t\t\t0x0759\n#define RT1011_BQ_4_H0_28_16\t\t\t\t\t0x0760\n#define RT1011_BQ_4_A2_15_0\t\t\t\t\t0x0769\n#define RT1011_BQ_5_H0_28_16\t\t\t\t\t0x0770\n#define RT1011_BQ_5_A2_15_0\t\t\t\t\t0x0779\n#define RT1011_BQ_6_H0_28_16\t\t\t\t\t0x0780\n#define RT1011_BQ_6_A2_15_0\t\t\t\t\t0x0789\n#define RT1011_BQ_7_H0_28_16\t\t\t\t\t0x0790\n#define RT1011_BQ_7_A2_15_0\t\t\t\t\t0x0799\n#define RT1011_BQ_8_H0_28_16\t\t\t\t\t0x07a0\n#define RT1011_BQ_8_A2_15_0\t\t\t\t\t0x07a9\n#define RT1011_BQ_9_H0_28_16\t\t\t\t\t0x07b0\n#define RT1011_BQ_9_A2_15_0\t\t\t\t\t0x07b9\n#define RT1011_BQ_10_H0_28_16\t\t\t\t0x07c0\n#define RT1011_BQ_10_A2_15_0\t\t\t\t\t0x07c9\n#define RT1011_TEST_PAD_STATUS\t\t\t\t0x1000\n#define RT1011_SYSTEM_RESET_1\t\t\t\t0x1007\n#define RT1011_SYSTEM_RESET_2\t\t\t\t0x1008\n#define RT1011_SYSTEM_RESET_3\t\t\t\t0x1009\n#define RT1011_ADCDAT_OUT_SOURCE\t\t\t0x100D\n#define RT1011_PLL_INTERNAL_SET\t\t\t\t0x1010\n#define RT1011_TEST_OUT_1\t\t\t\t\t\t0x1020\n#define RT1011_TEST_OUT_3\t\t\t\t\t\t0x1024\n#define RT1011_DC_CALIB_CLASSD_1\t\t\t0x1200\n#define RT1011_DC_CALIB_CLASSD_2\t\t\t0x1202\n#define RT1011_DC_CALIB_CLASSD_3\t\t\t0x1204\n#define RT1011_DC_CALIB_CLASSD_5\t\t\t0x1208\n#define RT1011_DC_CALIB_CLASSD_6\t\t\t0x120a\n#define RT1011_DC_CALIB_CLASSD_7\t\t\t0x120c\n#define RT1011_DC_CALIB_CLASSD_8\t\t\t0x120e\n#define RT1011_DC_CALIB_CLASSD_10\t\t\t0x1212\n#define RT1011_CLASSD_INTERNAL_SET_1\t\t0x1300\n#define RT1011_CLASSD_INTERNAL_SET_3\t\t0x1304\n#define RT1011_CLASSD_INTERNAL_SET_8\t\t0x130c\n#define RT1011_VREF_LV_1\t\t\t\t\t\t0x131a\n#define RT1011_SMART_BOOST_TIMING_1\t\t0x1322\n#define RT1011_SMART_BOOST_TIMING_36\t\t0x1349\n#define RT1011_SINE_GEN_REG_1\t\t\t\t0x1500\n#define RT1011_SINE_GEN_REG_2\t\t\t\t0x1502\n#define RT1011_SINE_GEN_REG_3\t\t\t\t0x1504\n#define RT1011_STP_INITIAL_RS_TEMP\t\t\t0x1510\n#define RT1011_STP_CALIB_RS_TEMP\t\t\t0x152a\n#define RT1011_INIT_RECIPROCAL_REG_24_16\t\t\t\t0x1538\n#define RT1011_INIT_RECIPROCAL_REG_15_0\t\t\t\t0x1539\n#define RT1011_STP_INITIAL_RESISTANCE_TEMP\t\t\t\t0x153c\n#define RT1011_STP_ALPHA_RECIPROCAL_MSB\t\t\t\t0x153e\n#define RT1011_SPK_RESISTANCE_1\t\t\t\t0x1544\n#define RT1011_SPK_RESISTANCE_2\t\t\t\t0x1546\n#define RT1011_SPK_THERMAL\t\t\t\t\t0x1548\n#define RT1011_STP_OTP_TH\t\t\t\t\t\t0x1552\n#define RT1011_ALC_BK_GAIN_O\t\t\t\t\t0x1554\n#define RT1011_ALC_BK_GAIN_O_PRE\t\t\t0x1556\n#define RT1011_SPK_DC_O_23_16\t\t\t\t0x155a\n#define RT1011_SPK_DC_O_15_0\t\t\t\t\t0x155c\n#define RT1011_INIT_RECIPROCAL_SYN_24_16\t0x1560\n#define RT1011_INIT_RECIPROCAL_SYN_15_0\t0x1562\n#define RT1011_STP_BQ_1_A1_L_28_16\t\t\t0x1570\n#define RT1011_STP_BQ_1_H0_R_15_0\t\t\t0x1583\n#define RT1011_STP_BQ_2_A1_L_28_16\t\t\t0x1590\n#define RT1011_SPK_EXCURSION_23_16\t\t\t0x15be\n#define RT1011_SPK_EXCURSION_15_0\t\t\t0x15bf\n#define RT1011_SEP_MAIN_OUT_23_16\t\t\t0x15c0\n#define RT1011_SEP_MAIN_OUT_15_0\t\t\t0x15c1\n#define RT1011_SEP_RE_REG_15_0\t\t\t\t0x15f9\n#define RT1011_DRC_CF_PARAMS_1\t\t\t\t0x1600\n#define RT1011_DRC_CF_PARAMS_12\t\t\t\t0x160b\n#define RT1011_ALC_DRC_HB_INTERNAL_1\t\t0x1611\n#define RT1011_ALC_DRC_HB_INTERNAL_5\t\t0x1615\n#define RT1011_ALC_DRC_HB_INTERNAL_6\t\t0x1616\n#define RT1011_ALC_DRC_HB_INTERNAL_7\t\t0x1617\n#define RT1011_ALC_DRC_BB_INTERNAL_1\t\t0x1621\n#define RT1011_ALC_DRC_BB_INTERNAL_5\t\t0x1625\n#define RT1011_ALC_DRC_BB_INTERNAL_6\t\t0x1626\n#define RT1011_ALC_DRC_BB_INTERNAL_7\t\t0x1627\n#define RT1011_ALC_DRC_POS_INTERNAL_1\t\t0x1631\n#define RT1011_ALC_DRC_POS_INTERNAL_5\t\t0x1635\n#define RT1011_ALC_DRC_POS_INTERNAL_6\t\t0x1636\n#define RT1011_ALC_DRC_POS_INTERNAL_7\t\t0x1637\n#define RT1011_ALC_DRC_POS_INTERNAL_8\t\t0x1638\n#define RT1011_ALC_DRC_POS_INTERNAL_9\t\t0x163a\n#define RT1011_ALC_DRC_POS_INTERNAL_10\t0x163c\n#define RT1011_ALC_DRC_POS_INTERNAL_11\t0x163e\n#define RT1011_BQ_1_PARAMS_CHECK_5\t\t\t0x1648\n#define RT1011_BQ_2_PARAMS_CHECK_1\t\t\t0x1650\n#define RT1011_BQ_2_PARAMS_CHECK_5\t\t\t0x1658\n#define RT1011_BQ_3_PARAMS_CHECK_1\t\t\t0x1660\n#define RT1011_BQ_3_PARAMS_CHECK_5\t\t\t0x1668\n#define RT1011_BQ_4_PARAMS_CHECK_1\t\t\t0x1670\n#define RT1011_BQ_4_PARAMS_CHECK_5\t\t\t0x1678\n#define RT1011_BQ_5_PARAMS_CHECK_1\t\t\t0x1680\n#define RT1011_BQ_5_PARAMS_CHECK_5\t\t\t0x1688\n#define RT1011_BQ_6_PARAMS_CHECK_1\t\t\t0x1690\n#define RT1011_BQ_6_PARAMS_CHECK_5\t\t\t0x1698\n#define RT1011_BQ_7_PARAMS_CHECK_1\t\t\t0x1700\n#define RT1011_BQ_7_PARAMS_CHECK_5\t\t\t0x1708\n#define RT1011_BQ_8_PARAMS_CHECK_1\t\t\t0x1710\n#define RT1011_BQ_8_PARAMS_CHECK_5\t\t\t0x1718\n#define RT1011_BQ_9_PARAMS_CHECK_1\t\t\t0x1720\n#define RT1011_BQ_9_PARAMS_CHECK_5\t\t\t0x1728\n#define RT1011_BQ_10_PARAMS_CHECK_1\t\t0x1730\n#define RT1011_BQ_10_PARAMS_CHECK_5\t\t0x1738\n#define RT1011_IRQ_1\t\t\t\t\t\t\t0x173a\n#define RT1011_PART_NUMBER_EFUSE\t\t\t0x173e\n#define RT1011_EFUSE_CONTROL_1\t\t\t\t0x17bb\n#define RT1011_EFUSE_CONTROL_2\t\t\t\t0x17bd\n#define RT1011_EFUSE_MATCH_DONE\t\t\t\t0x17cb\n#define RT1011_EFUSE_ADC_OFFSET_18_16\t\t\t\t0x17e5\n#define RT1011_EFUSE_ADC_OFFSET_15_0\t\t\t\t0x17e7\n#define RT1011_EFUSE_DAC_OFFSET_G0_20_16\t\t\t\t0x17e9\n#define RT1011_EFUSE_DAC_OFFSET_G0_15_0\t\t\t\t0x17eb\n#define RT1011_EFUSE_DAC_OFFSET_G1_20_16\t\t\t\t0x17ed\n#define RT1011_EFUSE_DAC_OFFSET_G1_15_0\t\t\t\t0x17ef\n#define RT1011_EFUSE_READ_R0_3_15_0\t\t0x1803\n#define RT1011_MAX_REG\t\t\t\t0x1803\n#define RT1011_REG_DISP_LEN 23\n\n\n \n#define RT1011_FS_SYS_PRE_MASK\t\t\t(0x3 << 14)\n#define RT1011_FS_SYS_PRE_SFT\t\t\t14\n#define RT1011_FS_SYS_PRE_MCLK\t\t\t(0x0 << 14)\n#define RT1011_FS_SYS_PRE_BCLK\t\t\t(0x1 << 14)\n#define RT1011_FS_SYS_PRE_PLL1\t\t\t(0x2 << 14)\n#define RT1011_FS_SYS_PRE_RCCLK\t\t\t(0x3 << 14)\n#define RT1011_PLL1_SRC_MASK\t\t\t(0x1 << 13)\n#define RT1011_PLL1_SRC_SFT\t\t\t13\n#define RT1011_PLL1_SRC_PLL2\t\t\t(0x0 << 13)\n#define RT1011_PLL1_SRC_BCLK\t\t\t(0x1 << 13)\n#define RT1011_PLL2_SRC_MASK\t\t\t(0x1 << 12)\n#define RT1011_PLL2_SRC_SFT\t\t\t12\n#define RT1011_PLL2_SRC_MCLK\t\t\t(0x0 << 12)\n#define RT1011_PLL2_SRC_RCCLK\t\t\t(0x1 << 12)\n#define RT1011_PLL2_SRC_DIV_MASK\t\t\t(0x3 << 10)\n#define RT1011_PLL2_SRC_DIV_SFT\t\t\t10\n#define RT1011_SRCIN_DIV_MASK\t\t\t(0x3 << 8)\n#define RT1011_SRCIN_DIV_SFT\t\t\t8\n#define RT1011_FS_SYS_DIV_MASK\t\t\t(0x7 << 4)\n#define RT1011_FS_SYS_DIV_SFT\t\t\t4\n\n \n#define RT1011_PLL1_QM_MASK\t\t\t(0xf << 12)\n#define RT1011_PLL1_QM_SFT\t\t\t12\n#define RT1011_PLL1_BPM_MASK\t\t\t(0x1 << 11)\n#define RT1011_PLL1_BPM_SFT\t\t\t11\n#define RT1011_PLL1_BPM\t\t\t(0x1 << 11)\n#define RT1011_PLL1_QN_MASK\t\t\t(0x1ff << 0)\n#define RT1011_PLL1_QN_SFT\t\t\t0\n\n \n#define RT1011_PLL2_BPK_MASK\t\t\t(0x1 << 5)\n#define RT1011_PLL2_BPK_SFT\t\t\t5\n#define RT1011_PLL2_BPK\t\t\t(0x1 << 5)\n#define RT1011_PLL2_QK_MASK\t\t\t(0x1f << 0)\n#define RT1011_PLL2_QK_SFT\t\t\t0\n\n \n#define RT1011_EN_MCLK_DET_MASK\t\t\t(0x1 << 15)\n#define RT1011_EN_MCLK_DET_SFT\t\t\t15\n#define RT1011_EN_MCLK_DET\t\t\t(0x1 << 15)\n\n \n#define RT1011_EN_CKGEN_DAC_MASK\t\t\t(0x1 << 13)\n#define RT1011_EN_CKGEN_DAC_SFT\t\t\t13\n#define RT1011_EN_CKGEN_DAC\t\t\t(0x1 << 13)\n\n \n#define RT1011_DA_MUTE_EN_MASK\t\t\t(0x1 << 15)\n#define RT1011_DA_MUTE_EN_SFT\t\t\t15\n\n \n#define RT1011_AD_EN_CKGEN_ADC_MASK\t\t\t(0x1 << 9)\n#define RT1011_AD_EN_CKGEN_ADC_SFT\t\t\t9\n#define RT1011_AD_EN_CKGEN_ADC\t\t\t(0x1 << 9)\n\n \n#define RT1011_I2S_TDM_MS_MASK\t\t\t(0x1 << 14)\n#define RT1011_I2S_TDM_MS_SFT\t\t\t14\n#define RT1011_I2S_TDM_MS_S\t\t\t(0x0 << 14)\n#define RT1011_I2S_TDM_MS_M\t\t\t(0x1 << 14)\n#define RT1011_I2S_TX_DL_MASK\t\t\t(0x7 << 8)\n#define RT1011_I2S_TX_DL_SFT\t\t\t8\n#define RT1011_I2S_TX_DL_16B\t\t\t(0x0 << 8)\n#define RT1011_I2S_TX_DL_20B\t\t\t(0x1 << 8)\n#define RT1011_I2S_TX_DL_24B\t\t\t(0x2 << 8)\n#define RT1011_I2S_TX_DL_32B\t\t\t(0x3 << 8)\n#define RT1011_I2S_TX_DL_8B\t\t\t(0x4 << 8)\n#define RT1011_I2S_RX_DL_MASK\t\t\t(0x7 << 5)\n#define RT1011_I2S_RX_DL_SFT\t\t\t5\n#define RT1011_I2S_RX_DL_16B\t\t\t(0x0 << 5)\n#define RT1011_I2S_RX_DL_20B\t\t\t(0x1 << 5)\n#define RT1011_I2S_RX_DL_24B\t\t\t(0x2 << 5)\n#define RT1011_I2S_RX_DL_32B\t\t\t(0x3 << 5)\n#define RT1011_I2S_RX_DL_8B\t\t\t(0x4 << 5)\n#define RT1011_ADCDAT1_PIN_CONFIG\t\t\t(0x1 << 4)\n#define RT1011_ADCDAT1_OUTPUT\t\t\t(0x0 << 4)\n#define RT1011_ADCDAT1_INPUT\t\t\t(0x1 << 4)\n#define RT1011_ADCDAT2_PIN_CONFIG\t\t\t(0x1 << 3)\n#define RT1011_ADCDAT2_OUTPUT\t\t\t(0x0 << 3)\n#define RT1011_ADCDAT2_INPUT\t\t\t(0x1 << 3)\n#define RT1011_I2S_TDM_DF_MASK\t\t\t(0x7 << 0)\n#define RT1011_I2S_TDM_DF_SFT\t\t\t0\n#define RT1011_I2S_TDM_DF_I2S\t\t\t(0x0)\n#define RT1011_I2S_TDM_DF_LEFT\t\t\t(0x1)\n#define RT1011_I2S_TDM_DF_PCM_A\t\t\t(0x2)\n#define RT1011_I2S_TDM_DF_PCM_B\t\t\t(0x3)\n#define RT1011_I2S_TDM_DF_PCM_A_N\t\t\t(0x6)\n#define RT1011_I2S_TDM_DF_PCM_B_N\t\t\t(0x7)\n\n \n#define RT1011_TCON_DF_MASK\t\t\t(0x7 << 13)\n#define RT1011_TCON_DF_SFT\t\t\t13\n#define RT1011_TCON_DF_I2S\t\t\t(0x0 << 13)\n#define RT1011_TCON_DF_LEFT\t\t\t(0x1 << 13)\n#define RT1011_TCON_DF_PCM_A\t\t\t(0x2 << 13)\n#define RT1011_TCON_DF_PCM_B\t\t\t(0x3 << 13)\n#define RT1011_TCON_DF_PCM_A_N\t\t\t(0x6 << 13)\n#define RT1011_TCON_DF_PCM_B_N\t\t\t(0x7 << 13)\n#define RT1011_TCON_BCLK_SEL_MASK\t\t\t(0x3 << 10)\n#define RT1011_TCON_BCLK_SEL_SFT\t\t\t10\n#define RT1011_TCON_BCLK_SEL_32FS\t\t\t(0x0 << 10)\n#define RT1011_TCON_BCLK_SEL_64FS\t\t\t(0x1 << 10)\n#define RT1011_TCON_BCLK_SEL_128FS\t\t\t(0x2 << 10)\n#define RT1011_TCON_BCLK_SEL_256FS\t\t\t(0x3 << 10)\n#define RT1011_TCON_CH_LEN_MASK\t\t\t(0x3 << 5)\n#define RT1011_TCON_CH_LEN_SFT\t\t\t5\n#define RT1011_TCON_CH_LEN_16B\t\t\t(0x0 << 5)\n#define RT1011_TCON_CH_LEN_20B\t\t\t(0x1 << 5)\n#define RT1011_TCON_CH_LEN_24B\t\t\t(0x2 << 5)\n#define RT1011_TCON_CH_LEN_32B\t\t\t(0x3 << 5)\n#define RT1011_TCON_BCLK_MST_MASK\t\t\t(0x1 << 4)\n#define RT1011_TCON_BCLK_MST_SFT\t\t\t4\n#define RT1011_TCON_BCLK_MST_INV\t\t(0x1 << 4)\n\n \n#define RT1011_TDM_INV_BCLK_MASK\t\t\t(0x1 << 15)\n#define RT1011_TDM_INV_BCLK_SFT\t\t\t15\n#define RT1011_TDM_INV_BCLK\t\t(0x1 << 15)\n#define RT1011_I2S_CH_TX_MASK\t\t\t(0x3 << 10)\n#define RT1011_I2S_CH_TX_SFT\t\t\t10\n#define RT1011_I2S_TX_2CH\t\t\t(0x0 << 10)\n#define RT1011_I2S_TX_4CH\t\t\t(0x1 << 10)\n#define RT1011_I2S_TX_6CH\t\t\t(0x2 << 10)\n#define RT1011_I2S_TX_8CH\t\t\t(0x3 << 10)\n#define RT1011_I2S_CH_RX_MASK\t\t\t(0x3 << 8)\n#define RT1011_I2S_CH_RX_SFT\t\t\t8\n#define RT1011_I2S_RX_2CH\t\t\t(0x0 << 8)\n#define RT1011_I2S_RX_4CH\t\t\t(0x1 << 8)\n#define RT1011_I2S_RX_6CH\t\t\t(0x2 << 8)\n#define RT1011_I2S_RX_8CH\t\t\t(0x3 << 8)\n#define RT1011_I2S_LR_CH_SEL_MASK\t\t\t(0x1 << 7)\n#define RT1011_I2S_LR_CH_SEL_SFT\t\t\t7\n#define RT1011_I2S_LEFT_CH_SEL\t\t\t(0x0 << 7)\n#define RT1011_I2S_RIGHT_CH_SEL\t\t\t(0x1 << 7)\n#define RT1011_I2S_CH_TX_LEN_MASK\t\t\t(0x7 << 4)\n#define RT1011_I2S_CH_TX_LEN_SFT\t\t\t4\n#define RT1011_I2S_CH_TX_LEN_16B\t\t\t(0x0 << 4)\n#define RT1011_I2S_CH_TX_LEN_20B\t\t\t(0x1 << 4)\n#define RT1011_I2S_CH_TX_LEN_24B\t\t\t(0x2 << 4)\n#define RT1011_I2S_CH_TX_LEN_32B\t\t\t(0x3 << 4)\n#define RT1011_I2S_CH_TX_LEN_8B\t\t\t(0x4 << 4)\n#define RT1011_I2S_CH_RX_LEN_MASK\t\t\t(0x7 << 0)\n#define RT1011_I2S_CH_RX_LEN_SFT\t\t\t0\n#define RT1011_I2S_CH_RX_LEN_16B\t\t\t(0x0 << 0)\n#define RT1011_I2S_CH_RX_LEN_20B\t\t\t(0x1 << 0)\n#define RT1011_I2S_CH_RX_LEN_24B\t\t\t(0x2 << 0)\n#define RT1011_I2S_CH_RX_LEN_32B\t\t\t(0x3 << 0)\n#define RT1011_I2S_CH_RX_LEN_8B\t\t\t(0x4 << 0)\n\n \n#define RT1011_TDM_I2S_DOCK_ADCDAT_LEN_1_MASK\t\t\t(0x7 << 13)\n#define RT1011_TDM_I2S_DOCK_ADCDAT_2CH\t\t\t(0x1 << 13)\n#define RT1011_TDM_I2S_DOCK_ADCDAT_4CH\t\t\t(0x3 << 13)\n#define RT1011_TDM_I2S_DOCK_ADCDAT_6CH\t\t\t(0x5 << 13)\n#define RT1011_TDM_I2S_DOCK_ADCDAT_8CH\t\t\t(0x7 << 13)\n#define RT1011_TDM_I2S_DOCK_EN_1_MASK\t\t\t(0x1 << 3)\n#define RT1011_TDM_I2S_DOCK_EN_1_SFT\t\t\t3\n#define RT1011_TDM_I2S_DOCK_EN_1\t\t(0x1 << 3)\n#define RT1011_TDM_ADCDAT1_DATA_LOCATION\t\t\t(0x7 << 0)\n\n \n#define RT1011_TDM_I2S_RX_ADC1_1_MASK\t\t\t(0x3 << 6)\n#define RT1011_TDM_I2S_RX_ADC2_1_MASK\t\t\t(0x3 << 4)\n#define RT1011_TDM_I2S_RX_ADC3_1_MASK\t\t\t(0x3 << 2)\n#define RT1011_TDM_I2S_RX_ADC4_1_MASK\t\t\t(0x3 << 0)\n#define RT1011_TDM_I2S_RX_ADC1_1_LL\t\t\t(0x2 << 6)\n#define RT1011_TDM_I2S_RX_ADC2_1_LL\t\t\t(0x2 << 4)\n#define RT1011_TDM_I2S_RX_ADC3_1_LL\t\t\t(0x2 << 2)\n#define RT1011_TDM_I2S_RX_ADC4_1_LL\t\t\t(0x2 << 0)\n\n \n#define RT1011_TDM_I2S_TX_L_DAC1_1_MASK\t\t\t(0x7 << 12)\n#define RT1011_TDM_I2S_TX_R_DAC1_1_MASK\t\t\t(0x7 << 8)\n#define RT1011_TDM_I2S_TX_L_DAC1_1_SFT 12\n#define RT1011_TDM_I2S_TX_R_DAC1_1_SFT 8\n\n \n#define RT1011_TDM_I2S_DOCK_ADCDAT_LEN_2_MASK\t\t\t(0x7 << 13)\n#define RT1011_TDM_I2S_DOCK_EN_2_MASK\t\t\t(0x1 << 3)\n#define RT1011_TDM_I2S_DOCK_EN_2_SFT\t\t\t3\n#define RT1011_TDM_I2S_DOCK_EN_2\t\t(0x1 << 3)\n\n \n#define RT1011_MIXER_MUTE_MIX_I_MASK\t\t\t(0x1 << 15)\n#define RT1011_MIXER_MUTE_MIX_I_SFT\t\t\t15\n#define RT1011_MIXER_MUTE_MIX_I\t\t(0x1 << 15)\n#define RT1011_MIXER_MUTE_SUM_I_MASK\t\t\t(0x1 << 14)\n#define RT1011_MIXER_MUTE_SUM_I_SFT\t\t\t14\n#define RT1011_MIXER_MUTE_SUM_I\t\t(0x1 << 14)\n#define RT1011_MIXER_MUTE_MIX_V_MASK\t\t\t(0x1 << 7)\n#define RT1011_MIXER_MUTE_MIX_V_SFT\t\t\t7\n#define RT1011_MIXER_MUTE_MIX_V\t\t(0x1 << 7)\n#define RT1011_MIXER_MUTE_SUM_V_MASK\t\t\t(0x1 << 6)\n#define RT1011_MIXER_MUTE_SUM_V_SFT\t\t\t6\n#define RT1011_MIXER_MUTE_SUM_V\t\t(0x1 << 6)\n\n \n#define RT1011_POW_TEMP_REG\t\t\t\t(0x1 << 2)\n#define RT1011_POW_TEMP_REG_BIT\t\t\t2\n\n \n#define RT1011_POW_LDO2\t\t\t\t(0x1 << 15)\n#define RT1011_POW_LDO2_BIT\t\t\t15\n#define RT1011_POW_DAC\t\t\t\t(0x1 << 14)\n#define RT1011_POW_DAC_BIT\t\t\t14\n#define RT1011_POW_CLK12M\t\t\t\t(0x1 << 13)\n#define RT1011_POW_CLK12M_BIT\t\t13\n#define RT1011_POW_TEMP\t\t\t\t(0x1 << 12)\n#define RT1011_POW_TEMP_BIT\t\t\t12\n#define RT1011_POW_ISENSE_SPK\t\t\t\t(0x1 << 7)\n#define RT1011_POW_ISENSE_SPK_BIT\t\t\t7\n#define RT1011_POW_LPF_SPK\t\t\t\t(0x1 << 6)\n#define RT1011_POW_LPF_SPK_BIT\t\t\t6\n#define RT1011_POW_VSENSE_SPK\t\t\t\t(0x1 << 5)\n#define RT1011_POW_VSENSE_SPK_BIT\t\t\t5\n#define RT1011_POW_TWO_BATTERY_SPK\t\t\t\t(0x1 << 4)\n#define RT1011_POW_TWO_BATTERY_SPK_BIT\t\t\t4\n\n \n#define RT1011_PLLEN\t\t\t\t(0x1 << 2)\n#define RT1011_PLLEN_BIT\t\t\t2\n#define RT1011_POW_BG\t\t\t\t(0x1 << 1)\n#define RT1011_POW_BG_BIT\t\t\t1\n#define RT1011_POW_BG_MBIAS_LV\t\t\t\t(0x1 << 0)\n#define RT1011_POW_BG_MBIAS_LV_BIT\t\t0\n\n \n#define RT1011_POW_DET_SPKVDD\t\t\t(0x1 << 15)\n#define RT1011_POW_DET_SPKVDD_BIT\t\t15\n#define RT1011_POW_DET_VBAT\t\t\t\t(0x1 << 14)\n#define RT1011_POW_DET_VBAT_BIT\t\t\t14\n#define RT1011_POW_FC\t\t\t\t\t\t(0x1 << 13)\n#define RT1011_POW_FC_BIT\t\t\t\t\t13\n#define RT1011_POW_MBIAS_LV\t\t\t\t(0x1 << 12)\n#define RT1011_POW_MBIAS_LV_BIT\t\t\t12\n#define RT1011_POW_ADC_I\t\t\t\t\t(0x1 << 11)\n#define RT1011_POW_ADC_I_BIT\t\t\t\t11\n#define RT1011_POW_ADC_V\t\t\t\t\t(0x1 << 10)\n#define RT1011_POW_ADC_V_BIT\t\t\t\t10\n#define RT1011_POW_ADC_T\t\t\t\t\t(0x1 << 9)\n#define RT1011_POW_ADC_T_BIT\t\t\t\t9\n#define RT1011_POWD_ADC_T\t\t\t\t\t(0x1 << 8)\n#define RT1011_POWD_ADC_T_BIT\t\t\t8\n#define RT1011_POW_MIX_I\t\t\t\t\t(0x1 << 7)\n#define RT1011_POW_MIX_I_BIT\t\t\t\t7\n#define RT1011_POW_MIX_V\t\t\t\t\t(0x1 << 6)\n#define RT1011_POW_MIX_V_BIT\t\t\t\t6\n#define RT1011_POW_SUM_I\t\t\t\t\t(0x1 << 5)\n#define RT1011_POW_SUM_I_BIT\t\t\t\t5\n#define RT1011_POW_SUM_V\t\t\t\t\t(0x1 << 4)\n#define RT1011_POW_SUM_V_BIT\t\t\t\t4\n#define RT1011_POW_MIX_T\t\t\t\t\t(0x1 << 2)\n#define RT1011_POW_MIX_T_BIT\t\t\t\t2\n#define RT1011_BYPASS_MIX_T\t\t\t\t(0x1 << 1)\n#define RT1011_BYPASS_MIX_T_BIT\t\t\t1\n#define RT1011_POW_VREF_LV\t\t\t\t(0x1 << 0)\n#define RT1011_POW_VREF_LV_BIT\t\t\t0\n\n \n#define RT1011_POW_EN_SWR\t\t\t(0x1 << 12)\n#define RT1011_POW_EN_SWR_BIT\t\t12\n#define RT1011_POW_EN_PASS_BGOK_SWR\t\t\t(0x1 << 10)\n#define RT1011_POW_EN_PASS_BGOK_SWR_BIT\t\t10\n#define RT1011_POW_EN_PASS_VPOK_SWR\t\t\t(0x1 << 9)\n#define RT1011_POW_EN_PASS_VPOK_SWR_BIT\t\t9\n\n \n#define RT1011_POW_SDB_REG_MASK\t\t\t(0x1 << 9)\n#define RT1011_POW_SDB_REG_BIT\t\t9\n#define RT1011_POW_SDB_REG\t\t(0x1 << 9)\n#define RT1011_POW_SEL_SDB_MODE_MASK\t\t\t(0x1 << 6)\n#define RT1011_POW_SEL_SDB_MODE_BIT\t\t6\n#define RT1011_POW_SEL_SDB_MODE\t\t(0x1 << 6)\n#define RT1011_POW_MNL_SDB_MASK\t\t\t(0x1 << 5)\n#define RT1011_POW_MNL_SDB_BIT\t\t5\n#define RT1011_POW_MNL_SDB\t\t(0x1 << 5)\n\n \n#define RT1011_STP_EN_MASK\t\t\t(0x1 << 15)\n#define RT1011_STP_EN_BIT\t\t15\n#define RT1011_STP_EN\t\t(0x1 << 15)\n#define RT1011_STP_RS_CLB_EN_MASK\t\t\t(0x1 << 14)\n#define RT1011_STP_RS_CLB_EN_BIT\t\t14\n#define RT1011_STP_RS_CLB_EN\t\t(0x1 << 14)\n\n \n#define RT1011_STP_R0_SELECT_MASK\t\t\t(0x3 << 6)\n#define RT1011_STP_R0_SELECT_EFUSE\t\t\t(0x0 << 6)\n#define RT1011_STP_R0_SELECT_START_VAL\t(0x1 << 6)\n#define RT1011_STP_R0_SELECT_REG\t\t\t(0x2 << 6)\n#define RT1011_STP_R0_SELECT_FORCE_ZERO\t(0x3 << 6)\n\n \n#define RT1011_STP_R0_EN_MASK\t\t\t(0x1 << 7)\n#define RT1011_STP_R0_EN_BIT\t\t7\n#define RT1011_STP_R0_EN\t\t(0x1 << 7)\n#define RT1011_STP_T0_EN_MASK\t\t\t(0x1 << 6)\n#define RT1011_STP_T0_EN_BIT\t\t6\n#define RT1011_STP_T0_EN\t\t(0x1 << 6)\n\n \n#define RT1011_MONO_LR_SEL_MASK\t\t\t(0x3 << 5)\n#define RT1011_MONO_L_CHANNEL\t\t\t(0x0 << 5)\n#define RT1011_MONO_R_CHANNEL\t\t\t(0x1 << 5)\n#define RT1011_MONO_LR_MIX_CHANNEL\t\t\t(0x2 << 5)\n\n \n#define RT1011_DRIVER_READY_SPK\t\t\t(0x1 << 12)\n#define RT1011_DRIVER_READY_SPK_BIT\t\t12\n#define RT1011_RECV_MODE_SPK_MASK\t\t\t(0x1 << 5)\n#define RT1011_SPK_MODE\t\t\t(0x0 << 5)\n#define RT1011_RECV_MODE\t\t\t(0x1 << 5)\n#define RT1011_RECV_MODE_SPK_BIT\t\t5\n\n \n#define RT1011_REG_GAIN_CLASSD_RI_SPK_MASK\t\t\t(0x7 << 12)\n#define RT1011_REG_GAIN_CLASSD_RI_410K (0x0 << 12)\n#define RT1011_REG_GAIN_CLASSD_RI_95K (0x1 << 12)\n#define RT1011_REG_GAIN_CLASSD_RI_82P5K (0x2 << 12)\n#define RT1011_REG_GAIN_CLASSD_RI_72P5K (0x3 << 12)\n#define RT1011_REG_GAIN_CLASSD_RI_62P5K (0x4 << 12)\n\n \n#define RT1011_TM_PORPVDD_SPK\t\t(0x1 << 1)\n#define RT1011_TM_PORPVDD_SPK_BIT\t\t1\n\n \n#define RT1011_STP_SIN_GEN_EN_MASK (0x1 << 13)\n#define RT1011_STP_SIN_GEN_EN\t\t(0x1 << 13)\n#define RT1011_STP_SIN_GEN_EN_BIT\t\t13\n\n\n \nenum {\n\tRT1011_FS_SYS_PRE_S_MCLK,\n\tRT1011_FS_SYS_PRE_S_BCLK,\n\tRT1011_FS_SYS_PRE_S_PLL1,\n\tRT1011_FS_SYS_PRE_S_RCCLK,\t \n};\n\n \nenum {\n\tRT1011_PLL1_S_BCLK,\n\tRT1011_PLL2_S_MCLK,\n\tRT1011_PLL2_S_RCCLK,\t \n};\n\nenum {\n\tRT1011_AIF1,\n\tRT1011_AIFS\n};\n\nenum {\n\tRT1011_I2S_REF_NONE,\n\tRT1011_I2S_REF_LEFT_CH,\n\tRT1011_I2S_REF_RIGHT_CH,\n};\n\n \n#define RT1011_BQ_DRC_NUM 128\nstruct rt1011_bq_drc_params {\n\tunsigned short val;\n\tunsigned short reg;\n#ifdef CONFIG_64BIT\n\tunsigned int reserved;\n#endif\n};\nenum {\n\tRT1011_ADVMODE_INITIAL_SET,\n\tRT1011_ADVMODE_SEP_BQ_COEFF,\n\tRT1011_ADVMODE_EQ_BQ_COEFF,\n\tRT1011_ADVMODE_BQ_UI_COEFF,\n\tRT1011_ADVMODE_SMARTBOOST_COEFF,\n\tRT1011_ADVMODE_NUM,\n};\n\nstruct rt1011_priv {\n\tstruct snd_soc_component *component;\n\tstruct regmap *regmap;\n\tstruct work_struct cali_work;\n\tstruct rt1011_bq_drc_params **bq_drc_params;\n\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck;\n\tint bclk;\n\tint id;\n\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n\n\tint bq_drc_set;\n\tunsigned int r0_reg, cali_done;\n\tunsigned int r0_calib, temperature_calib;\n\tint recv_spk_mode;\n\tint i2s_ref;\n};\n\n#endif\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}