<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>GCNDPPCombine.cpp source code [llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='GCNDPPCombine.cpp.html'>GCNDPPCombine.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=======- GCNDPPCombine.cpp - optimization for DPP instructions ---==========//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>// The pass combines V_MOV_B32_dpp instruction with its VALU uses as a DPP src0</i></td></tr>
<tr><th id="9">9</th><td><i>// operand. If any of the use instruction cannot be combined with the mov the</i></td></tr>
<tr><th id="10">10</th><td><i>// whole sequence is reverted.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// $old = ...</i></td></tr>
<tr><th id="13">13</th><td><i>// $dpp_value = V_MOV_B32_dpp $old, $vgpr_to_be_read_from_other_lane,</i></td></tr>
<tr><th id="14">14</th><td><i>//                            dpp_controls..., $row_mask, $bank_mask, $bound_ctrl</i></td></tr>
<tr><th id="15">15</th><td><i>// $res = VALU $dpp_value [, src1]</i></td></tr>
<tr><th id="16">16</th><td><i>//</i></td></tr>
<tr><th id="17">17</th><td><i>// to</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// $res = VALU_DPP $combined_old, $vgpr_to_be_read_from_other_lane, [src1,]</i></td></tr>
<tr><th id="20">20</th><td><i>//                 dpp_controls..., $row_mask, $bank_mask, $combined_bound_ctrl</i></td></tr>
<tr><th id="21">21</th><td><i>//</i></td></tr>
<tr><th id="22">22</th><td><i>// Combining rules :</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>// if $row_mask and $bank_mask are fully enabled (0xF) and</i></td></tr>
<tr><th id="25">25</th><td><i>//    $bound_ctrl==DPP_BOUND_ZERO or $old==0</i></td></tr>
<tr><th id="26">26</th><td><i>// -&gt; $combined_old = undef,</i></td></tr>
<tr><th id="27">27</th><td><i>//    $combined_bound_ctrl = DPP_BOUND_ZERO</i></td></tr>
<tr><th id="28">28</th><td><i>//</i></td></tr>
<tr><th id="29">29</th><td><i>// if the VALU op is binary and</i></td></tr>
<tr><th id="30">30</th><td><i>//    $bound_ctrl==DPP_BOUND_OFF and</i></td></tr>
<tr><th id="31">31</th><td><i>//    $old==identity value (immediate) for the VALU op</i></td></tr>
<tr><th id="32">32</th><td><i>// -&gt; $combined_old = src1,</i></td></tr>
<tr><th id="33">33</th><td><i>//    $combined_bound_ctrl = DPP_BOUND_OFF</i></td></tr>
<tr><th id="34">34</th><td><i>//</i></td></tr>
<tr><th id="35">35</th><td><i>// Otherwise cancel.</i></td></tr>
<tr><th id="36">36</th><td><i>//</i></td></tr>
<tr><th id="37">37</th><td><i>// The mov_dpp instruction should reside in the same BB as all its uses</i></td></tr>
<tr><th id="38">38</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"gcn-dpp-combine"</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumDPPMovsCombined = {&quot;gcn-dpp-combine&quot;, &quot;NumDPPMovsCombined&quot;, &quot;Number of DPP moves combined.&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumDPPMovsCombined" title='NumDPPMovsCombined' data-ref="NumDPPMovsCombined" data-ref-filename="NumDPPMovsCombined">NumDPPMovsCombined</dfn>, <q>"Number of DPP moves combined."</q>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>namespace</b> {</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</dfn>;</td></tr>
<tr><th id="56">56</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</dfn>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" title='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..RegSubRegPair">RegSubRegPair</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair">RegSubRegPair</a>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE" title='(anonymous namespace)::GCNDPPCombine::getOldOpndValue' data-type='llvm::MachineOperand * (anonymous namespace)::GCNDPPCombine::getOldOpndValue(llvm::MachineOperand &amp; OldOpnd) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE">getOldOpndValue</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1OldOpnd" title='OldOpnd' data-type='llvm::MachineOperand &amp;' data-ref="1OldOpnd" data-ref-filename="1OldOpnd">OldOpnd</dfn>) <em>const</em>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb" title='(anonymous namespace)::GCNDPPCombine::createDPPInst' data-type='llvm::MachineInstr * (anonymous namespace)::GCNDPPCombine::createDPPInst(llvm::MachineInstr &amp; OrigMI, llvm::MachineInstr &amp; MovMI, (anonymous namespace)::GCNDPPCombine::RegSubRegPair CombOldVGPR, llvm::MachineOperand * OldOpnd, bool CombBCZ) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb">createDPPInst</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2OrigMI" title='OrigMI' data-type='llvm::MachineInstr &amp;' data-ref="2OrigMI" data-ref-filename="2OrigMI">OrigMI</dfn>,</td></tr>
<tr><th id="63">63</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MovMI" title='MovMI' data-type='llvm::MachineInstr &amp;' data-ref="3MovMI" data-ref-filename="3MovMI">MovMI</dfn>,</td></tr>
<tr><th id="64">64</th><td>                              <a class="tu typedef" href="#(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" title='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..RegSubRegPair">RegSubRegPair</a> <dfn class="local col4 decl" id="4CombOldVGPR" title='CombOldVGPR' data-type='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-ref="4CombOldVGPR" data-ref-filename="4CombOldVGPR">CombOldVGPR</dfn>,</td></tr>
<tr><th id="65">65</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="5OldOpnd" title='OldOpnd' data-type='llvm::MachineOperand *' data-ref="5OldOpnd" data-ref-filename="5OldOpnd">OldOpnd</dfn>,</td></tr>
<tr><th id="66">66</th><td>                              <em>bool</em> <dfn class="local col6 decl" id="6CombBCZ" title='CombBCZ' data-type='bool' data-ref="6CombBCZ" data-ref-filename="6CombBCZ">CombBCZ</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb" title='(anonymous namespace)::GCNDPPCombine::createDPPInst' data-type='llvm::MachineInstr * (anonymous namespace)::GCNDPPCombine::createDPPInst(llvm::MachineInstr &amp; OrigMI, llvm::MachineInstr &amp; MovMI, (anonymous namespace)::GCNDPPCombine::RegSubRegPair CombOldVGPR, bool CombBCZ) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb">createDPPInst</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7OrigMI" title='OrigMI' data-type='llvm::MachineInstr &amp;' data-ref="7OrigMI" data-ref-filename="7OrigMI">OrigMI</dfn>,</td></tr>
<tr><th id="69">69</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8MovMI" title='MovMI' data-type='llvm::MachineInstr &amp;' data-ref="8MovMI" data-ref-filename="8MovMI">MovMI</dfn>,</td></tr>
<tr><th id="70">70</th><td>                              <a class="tu typedef" href="#(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" title='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..RegSubRegPair">RegSubRegPair</a> <dfn class="local col9 decl" id="9CombOldVGPR" title='CombOldVGPR' data-type='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-ref="9CombOldVGPR" data-ref-filename="9CombOldVGPR">CombOldVGPR</dfn>,</td></tr>
<tr><th id="71">71</th><td>                              <em>bool</em> <dfn class="local col0 decl" id="10CombBCZ" title='CombBCZ' data-type='bool' data-ref="10CombBCZ" data-ref-filename="10CombBCZ">CombBCZ</dfn>) <em>const</em>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" title='(anonymous namespace)::GCNDPPCombine::hasNoImmOrEqual' data-type='bool (anonymous namespace)::GCNDPPCombine::hasNoImmOrEqual(llvm::MachineInstr &amp; MI, unsigned int OpndName, int64_t Value, int64_t Mask = -1) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll">hasNoImmOrEqual</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI" data-ref-filename="11MI">MI</dfn>,</td></tr>
<tr><th id="74">74</th><td>                       <em>unsigned</em> <dfn class="local col2 decl" id="12OpndName" title='OpndName' data-type='unsigned int' data-ref="12OpndName" data-ref-filename="12OpndName">OpndName</dfn>,</td></tr>
<tr><th id="75">75</th><td>                       <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="13Value" title='Value' data-type='int64_t' data-ref="13Value" data-ref-filename="13Value">Value</dfn>,</td></tr>
<tr><th id="76">76</th><td>                       <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="14Mask" title='Mask' data-type='int64_t' data-ref="14Mask" data-ref-filename="14Mask">Mask</dfn> = -<var>1</var>) <em>const</em>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE" title='(anonymous namespace)::GCNDPPCombine::combineDPPMov' data-type='bool (anonymous namespace)::GCNDPPCombine::combineDPPMov(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE">combineDPPMov</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="15MI" data-ref-filename="15MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><b>public</b>:</td></tr>
<tr><th id="81">81</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::GCNDPPCombine::ID" title='(anonymous namespace)::GCNDPPCombine::ID' data-type='char' data-ref="(anonymousnamespace)::GCNDPPCombine::ID" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..ID">ID</dfn>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113GCNDPPCombineC1Ev" title='(anonymous namespace)::GCNDPPCombine::GCNDPPCombine' data-type='void (anonymous namespace)::GCNDPPCombine::GCNDPPCombine()' data-ref="_ZN12_GLOBAL__N_113GCNDPPCombineC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113GCNDPPCombineC1Ev">GCNDPPCombine</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::GCNDPPCombine::ID" title='(anonymous namespace)::GCNDPPCombine::ID' data-use='a' data-ref="(anonymousnamespace)::GCNDPPCombine::ID" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..ID">ID</a>) {</td></tr>
<tr><th id="84">84</th><td>    <a class="ref fn" href="#107" title='llvm::initializeGCNDPPCombinePass' data-ref="_ZN4llvm27initializeGCNDPPCombinePassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm27initializeGCNDPPCombinePassERNS_12PassRegistryE">initializeGCNDPPCombinePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_113GCNDPPCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::GCNDPPCombine::runOnMachineFunction' data-type='bool (anonymous namespace)::GCNDPPCombine::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113GCNDPPCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113GCNDPPCombine20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="16MF" data-ref-filename="16MF">MF</dfn>) override;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_113GCNDPPCombine11getPassNameEv" title='(anonymous namespace)::GCNDPPCombine::getPassName' data-type='llvm::StringRef (anonymous namespace)::GCNDPPCombine::getPassName() const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"GCN DPP Combine"</q>; }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_113GCNDPPCombine16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::GCNDPPCombine::getAnalysisUsage' data-type='void (anonymous namespace)::GCNDPPCombine::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col7 decl" id="17AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="17AU" data-ref-filename="17AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="92">92</th><td>    <a class="local col7 ref" href="#17AU" title='AU' data-ref="17AU" data-ref-filename="17AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="93">93</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col7 ref" href="#17AU" title='AU' data-ref="17AU" data-ref-filename="17AU">AU</a></span>);</td></tr>
<tr><th id="94">94</th><td>  }</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_113GCNDPPCombine21getRequiredPropertiesEv" title='(anonymous namespace)::GCNDPPCombine::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::GCNDPPCombine::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="97">97</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>)</td></tr>
<tr><th id="98">98</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::IsSSA" title='llvm::MachineFunctionProperties::Property::IsSSA' data-ref="llvm::MachineFunctionProperties::Property::IsSSA" data-ref-filename="llvm..MachineFunctionProperties..Property..IsSSA">IsSSA</a>);</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><b>private</b>:</td></tr>
<tr><th id="102">102</th><td>  <em>int</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj" title='(anonymous namespace)::GCNDPPCombine::getDPPOp' data-type='int (anonymous namespace)::GCNDPPCombine::getDPPOp(unsigned int Op) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj">getDPPOp</a>(<em>unsigned</em> <dfn class="local col8 decl" id="18Op" title='Op' data-type='unsigned int' data-ref="18Op" data-ref-filename="18Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="103">103</th><td>};</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeGCNDPPCombinePassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;GCN DPP Combine&quot;, &quot;gcn-dpp-combine&quot;, &amp;GCNDPPCombine::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;GCNDPPCombine&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeGCNDPPCombinePassFlag; void llvm::initializeGCNDPPCombinePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeGCNDPPCombinePassFlag, initializeGCNDPPCombinePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>, <a class="macro" href="#48" title="&quot;gcn-dpp-combine&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"GCN DPP Combine"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>::<dfn class="tu decl def" id="(anonymousnamespace)::GCNDPPCombine::ID" title='(anonymous namespace)::GCNDPPCombine::ID' data-type='char' data-ref="(anonymousnamespace)::GCNDPPCombine::ID" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::GCNDPPCombineID" title='llvm::GCNDPPCombineID' data-ref="llvm::GCNDPPCombineID" data-ref-filename="llvm..GCNDPPCombineID">GCNDPPCombineID</dfn> = <a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>::<a class="tu ref" href="#(anonymousnamespace)::GCNDPPCombine::ID" title='(anonymous namespace)::GCNDPPCombine::ID' data-ref="(anonymousnamespace)::GCNDPPCombine::ID" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..ID">ID</a>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm23createGCNDPPCombinePassEv" title='llvm::createGCNDPPCombinePass' data-ref="_ZN4llvm23createGCNDPPCombinePassEv" data-ref-filename="_ZN4llvm23createGCNDPPCombinePassEv">createGCNDPPCombinePass</dfn>() {</td></tr>
<tr><th id="114">114</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_113GCNDPPCombineC1Ev" title='(anonymous namespace)::GCNDPPCombine::GCNDPPCombine' data-use='c' data-ref="_ZN12_GLOBAL__N_113GCNDPPCombineC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113GCNDPPCombineC1Ev">(</a>);</td></tr>
<tr><th id="115">115</th><td>}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj" title='(anonymous namespace)::GCNDPPCombine::getDPPOp' data-type='int (anonymous namespace)::GCNDPPCombine::getDPPOp(unsigned int Op) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj">getDPPOp</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="19Op" title='Op' data-type='unsigned int' data-ref="19Op" data-ref-filename="19Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="118">118</th><td>  <em>auto</em> <dfn class="local col0 decl" id="20DPP32" title='DPP32' data-type='int' data-ref="20DPP32" data-ref-filename="20DPP32">DPP32</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU10getDPPOp32Et" title='llvm::AMDGPU::getDPPOp32' data-ref="_ZN4llvm6AMDGPU10getDPPOp32Et" data-ref-filename="_ZN4llvm6AMDGPU10getDPPOp32Et">getDPPOp32</a>(<a class="local col9 ref" href="#19Op" title='Op' data-ref="19Op" data-ref-filename="19Op">Op</a>);</td></tr>
<tr><th id="119">119</th><td>  <b>if</b> (<a class="local col0 ref" href="#20DPP32" title='DPP32' data-ref="20DPP32" data-ref-filename="20DPP32">DPP32</a> == -<var>1</var>) {</td></tr>
<tr><th id="120">120</th><td>    <em>auto</em> <dfn class="local col1 decl" id="21E32" title='E32' data-type='int' data-ref="21E32" data-ref-filename="21E32">E32</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et" data-ref-filename="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col9 ref" href="#19Op" title='Op' data-ref="19Op" data-ref-filename="19Op">Op</a>);</td></tr>
<tr><th id="121">121</th><td>    <a class="local col0 ref" href="#20DPP32" title='DPP32' data-ref="20DPP32" data-ref-filename="20DPP32">DPP32</a> = (<a class="local col1 ref" href="#21E32" title='E32' data-ref="21E32" data-ref-filename="21E32">E32</a> == -<var>1</var>)? -<var>1</var> : <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU10getDPPOp32Et" title='llvm::AMDGPU::getDPPOp32' data-ref="_ZN4llvm6AMDGPU10getDPPOp32Et" data-ref-filename="_ZN4llvm6AMDGPU10getDPPOp32Et">getDPPOp32</a>(<a class="local col1 ref" href="#21E32" title='E32' data-ref="21E32" data-ref-filename="21E32">E32</a>);</td></tr>
<tr><th id="122">122</th><td>  }</td></tr>
<tr><th id="123">123</th><td>  <b>return</b> (<a class="local col0 ref" href="#20DPP32" title='DPP32' data-ref="20DPP32" data-ref-filename="20DPP32">DPP32</a> == -<var>1</var> || <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" title='llvm::SIInstrInfo::pseudoToMCOpcode' data-ref="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi" data-ref-filename="_ZNK4llvm11SIInstrInfo16pseudoToMCOpcodeEi">pseudoToMCOpcode</a>(<a class="local col0 ref" href="#20DPP32" title='DPP32' data-ref="20DPP32" data-ref-filename="20DPP32">DPP32</a>) == -<var>1</var>) ? -<var>1</var> : <a class="local col0 ref" href="#20DPP32" title='DPP32' data-ref="20DPP32" data-ref-filename="20DPP32">DPP32</a>;</td></tr>
<tr><th id="124">124</th><td>}</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i  data-doc="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE">// tracks the register operand definition and returns:</i></td></tr>
<tr><th id="127">127</th><td><i  data-doc="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE">//   1. immediate operand used to initialize the register if found</i></td></tr>
<tr><th id="128">128</th><td><i  data-doc="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE">//   2. nullptr if the register operand is undef</i></td></tr>
<tr><th id="129">129</th><td><i  data-doc="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE">//   3. the operand itself otherwise</i></td></tr>
<tr><th id="130">130</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE" title='(anonymous namespace)::GCNDPPCombine::getOldOpndValue' data-type='llvm::MachineOperand * (anonymous namespace)::GCNDPPCombine::getOldOpndValue(llvm::MachineOperand &amp; OldOpnd) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE">getOldOpndValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22OldOpnd" title='OldOpnd' data-type='llvm::MachineOperand &amp;' data-ref="22OldOpnd" data-ref-filename="22OldOpnd">OldOpnd</dfn>) <em>const</em> {</td></tr>
<tr><th id="131">131</th><td>  <em>auto</em> *<dfn class="local col3 decl" id="23Def" title='Def' data-type='llvm::MachineInstr *' data-ref="23Def" data-ref-filename="23Def">Def</dfn> = <a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" title='llvm::getVRegSubRegDef' data-ref="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE">getVRegSubRegDef</a>(<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" title='llvm::getRegSubRegPair' data-ref="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE">getRegSubRegPair</a>(<a class="local col2 ref" href="#22OldOpnd" title='OldOpnd' data-ref="22OldOpnd" data-ref-filename="22OldOpnd">OldOpnd</a>), <span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a></span>);</td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (!<a class="local col3 ref" href="#23Def" title='Def' data-ref="23Def" data-ref-filename="23Def">Def</a>)</td></tr>
<tr><th id="133">133</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <b>switch</b>(<a class="local col3 ref" href="#23Def" title='Def' data-ref="23Def" data-ref-filename="23Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="136">136</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="137">137</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a>:</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="139">139</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>:</td></tr>
<tr><th id="140">140</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_e32" title='llvm::AMDGPU::V_MOV_B32_e32' data-ref="llvm::AMDGPU::V_MOV_B32_e32" data-ref-filename="llvm..AMDGPU..V_MOV_B32_e32">V_MOV_B32_e32</a>: {</td></tr>
<tr><th id="141">141</th><td>    <em>auto</em> &amp;<dfn class="local col4 decl" id="24Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="24Op1" data-ref-filename="24Op1">Op1</dfn> = <a class="local col3 ref" href="#23Def" title='Def' data-ref="23Def" data-ref-filename="23Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="142">142</th><td>    <b>if</b> (<a class="local col4 ref" href="#24Op1" title='Op1' data-ref="24Op1" data-ref-filename="24Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="143">143</th><td>      <b>return</b> &amp;<a class="local col4 ref" href="#24Op1" title='Op1' data-ref="24Op1" data-ref-filename="24Op1">Op1</a>;</td></tr>
<tr><th id="144">144</th><td>    <b>break</b>;</td></tr>
<tr><th id="145">145</th><td>  }</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td>  <b>return</b> &amp;<a class="local col2 ref" href="#22OldOpnd" title='OldOpnd' data-ref="22OldOpnd" data-ref-filename="22OldOpnd">OldOpnd</a>;</td></tr>
<tr><th id="148">148</th><td>}</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb" title='(anonymous namespace)::GCNDPPCombine::createDPPInst' data-type='llvm::MachineInstr * (anonymous namespace)::GCNDPPCombine::createDPPInst(llvm::MachineInstr &amp; OrigMI, llvm::MachineInstr &amp; MovMI, (anonymous namespace)::GCNDPPCombine::RegSubRegPair CombOldVGPR, bool CombBCZ) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb">createDPPInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25OrigMI" title='OrigMI' data-type='llvm::MachineInstr &amp;' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</dfn>,</td></tr>
<tr><th id="151">151</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MovMI" title='MovMI' data-type='llvm::MachineInstr &amp;' data-ref="26MovMI" data-ref-filename="26MovMI">MovMI</dfn>,</td></tr>
<tr><th id="152">152</th><td>                                           <a class="tu typedef" href="#(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" title='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..RegSubRegPair">RegSubRegPair</a> <dfn class="local col7 decl" id="27CombOldVGPR" title='CombOldVGPR' data-type='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-ref="27CombOldVGPR" data-ref-filename="27CombOldVGPR">CombOldVGPR</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                           <em>bool</em> <dfn class="local col8 decl" id="28CombBCZ" title='CombBCZ' data-type='bool' data-ref="28CombBCZ" data-ref-filename="28CombBCZ">CombBCZ</dfn>) <em>const</em> {</td></tr>
<tr><th id="154">154</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MovMI.getOpcode() == AMDGPU::V_MOV_B32_dpp);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>auto</em> <dfn class="local col9 decl" id="29OrigOp" title='OrigOp' data-type='unsigned int' data-ref="29OrigOp" data-ref-filename="29OrigOp">OrigOp</dfn> = <a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="157">157</th><td>  <em>auto</em> <dfn class="local col0 decl" id="30DPPOp" title='DPPOp' data-type='int' data-ref="30DPPOp" data-ref-filename="30DPPOp">DPPOp</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj" title='(anonymous namespace)::GCNDPPCombine::getDPPOp' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj">getDPPOp</a>(<a class="local col9 ref" href="#29OrigOp" title='OrigOp' data-ref="29OrigOp" data-ref-filename="29OrigOp">OrigOp</a>);</td></tr>
<tr><th id="158">158</th><td>  <b>if</b> (<a class="local col0 ref" href="#30DPPOp" title='DPPOp' data-ref="30DPPOp" data-ref-filename="30DPPOp">DPPOp</a> == -<var>1</var>) {</td></tr>
<tr><th id="159">159</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: no DPP opcode\n"</q>);</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="161">161</th><td>  }</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <em>auto</em> <dfn class="local col1 decl" id="31DPPInst" title='DPPInst' data-type='llvm::MachineInstrBuilder' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a></span>,</td></tr>
<tr><th id="164">164</th><td>                         <a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#30DPPOp" title='DPPOp' data-ref="30DPPOp" data-ref-filename="30DPPOp">DPPOp</a>))</td></tr>
<tr><th id="165">165</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <dfn class="local col2 decl" id="32Fail" title='Fail' data-type='bool' data-ref="32Fail" data-ref-filename="32Fail">Fail</dfn> = <b>false</b>;</td></tr>
<tr><th id="168">168</th><td>  <b>do</b> {</td></tr>
<tr><th id="169">169</th><td>    <em>auto</em> *<dfn class="local col3 decl" id="33Dst" title='Dst' data-type='llvm::MachineOperand *' data-ref="33Dst" data-ref-filename="33Dst">Dst</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="170">170</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Dst);</td></tr>
<tr><th id="171">171</th><td>    <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col3 ref" href="#33Dst" title='Dst' data-ref="33Dst" data-ref-filename="33Dst">Dst</a>);</td></tr>
<tr><th id="172">172</th><td>    <em>int</em> <dfn class="local col4 decl" id="34NumOperands" title='NumOperands' data-type='int' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</dfn> = <var>1</var>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <em>const</em> <em>int</em> <dfn class="local col5 decl" id="35OldIdx" title='OldIdx' data-type='const int' data-ref="35OldIdx" data-ref-filename="35OldIdx">OldIdx</dfn> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col0 ref" href="#30DPPOp" title='DPPOp' data-ref="30DPPOp" data-ref-filename="30DPPOp">DPPOp</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::old" title='llvm::AMDGPU::OpName::old' data-ref="llvm::AMDGPU::OpName::old" data-ref-filename="llvm..AMDGPU..OpName..old">old</a>);</td></tr>
<tr><th id="175">175</th><td>    <b>if</b> (<a class="local col5 ref" href="#35OldIdx" title='OldIdx' data-ref="35OldIdx" data-ref-filename="35OldIdx">OldIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="176">176</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OldIdx == NumOperands);</td></tr>
<tr><th id="177">177</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isOfRegClass(CombOldVGPR, AMDGPU::VGPR_32RegClass, *MRI));</td></tr>
<tr><th id="178">178</th><td>      <em>auto</em> *<dfn class="local col6 decl" id="36Def" title='Def' data-type='llvm::MachineInstr *' data-ref="36Def" data-ref-filename="36Def">Def</dfn> = <a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" title='llvm::getVRegSubRegDef' data-ref="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16getVRegSubRegDefERKNS_15TargetInstrInfo13RegSubRegPairERNS_19MachineRegisterInfoE">getVRegSubRegDef</a>(<a class="local col7 ref" href="#27CombOldVGPR" title='CombOldVGPR' data-ref="27CombOldVGPR" data-ref-filename="27CombOldVGPR">CombOldVGPR</a>, <span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a></span>);</td></tr>
<tr><th id="179">179</th><td>      <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#27CombOldVGPR" title='CombOldVGPR' data-ref="27CombOldVGPR" data-ref-filename="27CombOldVGPR">CombOldVGPR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a>, <a class="local col6 ref" href="#36Def" title='Def' data-ref="36Def" data-ref-filename="36Def">Def</a> ? <var>0</var> : <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>,</td></tr>
<tr><th id="180">180</th><td>                     <a class="local col7 ref" href="#27CombOldVGPR" title='CombOldVGPR' data-ref="27CombOldVGPR" data-ref-filename="27CombOldVGPR">CombOldVGPR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..SubReg">SubReg</a>);</td></tr>
<tr><th id="181">181</th><td>      ++<a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>;</td></tr>
<tr><th id="182">182</th><td>    } <b>else</b> {</td></tr>
<tr><th id="183">183</th><td>      <i>// TODO: this discards MAC/FMA instructions for now, let's add it later</i></td></tr>
<tr><th id="184">184</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: no old operand in DPP instruction,"</q></td></tr>
<tr><th id="185">185</th><td>                           <q>" TBD\n"</q>);</td></tr>
<tr><th id="186">186</th><td>      <a class="local col2 ref" href="#32Fail" title='Fail' data-ref="32Fail" data-ref-filename="32Fail">Fail</a> = <b>true</b>;</td></tr>
<tr><th id="187">187</th><td>      <b>break</b>;</td></tr>
<tr><th id="188">188</th><td>    }</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col7 decl" id="37Mod0" title='Mod0' data-type='llvm::MachineOperand *' data-ref="37Mod0" data-ref-filename="37Mod0"><a class="local col7 ref" href="#37Mod0" title='Mod0' data-ref="37Mod0" data-ref-filename="37Mod0">Mod0</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a></span>,</td></tr>
<tr><th id="191">191</th><td>                                          <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>)) {</td></tr>
<tr><th id="192">192</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumOperands == AMDGPU::getNamedOperandIdx(DPPOp,</td></tr>
<tr><th id="193">193</th><td>                                          AMDGPU::OpName::src0_modifiers));</td></tr>
<tr><th id="194">194</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(<var>0LL</var> == (Mod0-&gt;getImm() &amp; ~(SISrcMods::ABS | SISrcMods::NEG)));</td></tr>
<tr><th id="195">195</th><td>      <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#37Mod0" title='Mod0' data-ref="37Mod0" data-ref-filename="37Mod0">Mod0</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="196">196</th><td>      ++<a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>;</td></tr>
<tr><th id="197">197</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col0 ref" href="#30DPPOp" title='DPPOp' data-ref="30DPPOp" data-ref-filename="30DPPOp">DPPOp</a>,</td></tr>
<tr><th id="198">198</th><td>                   <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>) != -<var>1</var>) {</td></tr>
<tr><th id="199">199</th><td>      <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="200">200</th><td>      ++<a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>;</td></tr>
<tr><th id="201">201</th><td>    }</td></tr>
<tr><th id="202">202</th><td>    <em>auto</em> *<dfn class="local col8 decl" id="38Src0" title='Src0' data-type='llvm::MachineOperand *' data-ref="38Src0" data-ref-filename="38Src0">Src0</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col6 ref" href="#26MovMI" title='MovMI' data-ref="26MovMI" data-ref-filename="26MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="203">203</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Src0);</td></tr>
<tr><th id="204">204</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(*<a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>(), <a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>, <a class="local col8 ref" href="#38Src0" title='Src0' data-ref="38Src0" data-ref-filename="38Src0">Src0</a>)) {</td></tr>
<tr><th id="205">205</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: src0 is illegal\n"</q>);</td></tr>
<tr><th id="206">206</th><td>      <a class="local col2 ref" href="#32Fail" title='Fail' data-ref="32Fail" data-ref-filename="32Fail">Fail</a> = <b>true</b>;</td></tr>
<tr><th id="207">207</th><td>      <b>break</b>;</td></tr>
<tr><th id="208">208</th><td>    }</td></tr>
<tr><th id="209">209</th><td>    <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col8 ref" href="#38Src0" title='Src0' data-ref="38Src0" data-ref-filename="38Src0">Src0</a>);</td></tr>
<tr><th id="210">210</th><td>    <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="211">211</th><td>    ++<a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col9 decl" id="39Mod1" title='Mod1' data-type='llvm::MachineOperand *' data-ref="39Mod1" data-ref-filename="39Mod1"><a class="local col9 ref" href="#39Mod1" title='Mod1' data-ref="39Mod1" data-ref-filename="39Mod1">Mod1</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a></span>,</td></tr>
<tr><th id="214">214</th><td>                                          <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>)) {</td></tr>
<tr><th id="215">215</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NumOperands == AMDGPU::getNamedOperandIdx(DPPOp,</td></tr>
<tr><th id="216">216</th><td>                                          AMDGPU::OpName::src1_modifiers));</td></tr>
<tr><th id="217">217</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(<var>0LL</var> == (Mod1-&gt;getImm() &amp; ~(SISrcMods::ABS | SISrcMods::NEG)));</td></tr>
<tr><th id="218">218</th><td>      <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#39Mod1" title='Mod1' data-ref="39Mod1" data-ref-filename="39Mod1">Mod1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="219">219</th><td>      ++<a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>;</td></tr>
<tr><th id="220">220</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col0 ref" href="#30DPPOp" title='DPPOp' data-ref="30DPPOp" data-ref-filename="30DPPOp">DPPOp</a>,</td></tr>
<tr><th id="221">221</th><td>                   <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>) != -<var>1</var>) {</td></tr>
<tr><th id="222">222</th><td>      <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="223">223</th><td>      ++<a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>;</td></tr>
<tr><th id="224">224</th><td>    }</td></tr>
<tr><th id="225">225</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col0 decl" id="40Src1" title='Src1' data-type='llvm::MachineOperand *' data-ref="40Src1" data-ref-filename="40Src1"><a class="local col0 ref" href="#40Src1" title='Src1' data-ref="40Src1" data-ref-filename="40Src1">Src1</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>)) {</td></tr>
<tr><th id="226">226</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(*<a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>(), <a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>, <a class="local col0 ref" href="#40Src1" title='Src1' data-ref="40Src1" data-ref-filename="40Src1">Src1</a>)) {</td></tr>
<tr><th id="227">227</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: src1 is illegal\n"</q>);</td></tr>
<tr><th id="228">228</th><td>        <a class="local col2 ref" href="#32Fail" title='Fail' data-ref="32Fail" data-ref-filename="32Fail">Fail</a> = <b>true</b>;</td></tr>
<tr><th id="229">229</th><td>        <b>break</b>;</td></tr>
<tr><th id="230">230</th><td>      }</td></tr>
<tr><th id="231">231</th><td>      <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col0 ref" href="#40Src1" title='Src1' data-ref="40Src1" data-ref-filename="40Src1">Src1</a>);</td></tr>
<tr><th id="232">232</th><td>      ++<a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>;</td></tr>
<tr><th id="233">233</th><td>    }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col1 decl" id="41Src2" title='Src2' data-type='llvm::MachineOperand *' data-ref="41Src2" data-ref-filename="41Src2"><a class="local col1 ref" href="#41Src2" title='Src2' data-ref="41Src2" data-ref-filename="41Src2">Src2</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#25OrigMI" title='OrigMI' data-ref="25OrigMI" data-ref-filename="25OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>)) {</td></tr>
<tr><th id="236">236</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'>*<a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>()</span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>) ||</td></tr>
<tr><th id="237">237</th><td>          !<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(*<a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>(), <a class="local col4 ref" href="#34NumOperands" title='NumOperands' data-ref="34NumOperands" data-ref-filename="34NumOperands">NumOperands</a>, <a class="local col1 ref" href="#41Src2" title='Src2' data-ref="41Src2" data-ref-filename="41Src2">Src2</a>)) {</td></tr>
<tr><th id="238">238</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: src2 is illegal\n"</q>);</td></tr>
<tr><th id="239">239</th><td>        <a class="local col2 ref" href="#32Fail" title='Fail' data-ref="32Fail" data-ref-filename="32Fail">Fail</a> = <b>true</b>;</td></tr>
<tr><th id="240">240</th><td>        <b>break</b>;</td></tr>
<tr><th id="241">241</th><td>      }</td></tr>
<tr><th id="242">242</th><td>      <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col1 ref" href="#41Src2" title='Src2' data-ref="41Src2" data-ref-filename="41Src2">Src2</a>);</td></tr>
<tr><th id="243">243</th><td>    }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>    <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col6 ref" href="#26MovMI" title='MovMI' data-ref="26MovMI" data-ref-filename="26MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::dpp_ctrl" title='llvm::AMDGPU::OpName::dpp_ctrl' data-ref="llvm::AMDGPU::OpName::dpp_ctrl" data-ref-filename="llvm..AMDGPU..OpName..dpp_ctrl">dpp_ctrl</a>));</td></tr>
<tr><th id="246">246</th><td>    <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col6 ref" href="#26MovMI" title='MovMI' data-ref="26MovMI" data-ref-filename="26MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::row_mask" title='llvm::AMDGPU::OpName::row_mask' data-ref="llvm::AMDGPU::OpName::row_mask" data-ref-filename="llvm..AMDGPU..OpName..row_mask">row_mask</a>));</td></tr>
<tr><th id="247">247</th><td>    <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col6 ref" href="#26MovMI" title='MovMI' data-ref="26MovMI" data-ref-filename="26MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::bank_mask" title='llvm::AMDGPU::OpName::bank_mask' data-ref="llvm::AMDGPU::OpName::bank_mask" data-ref-filename="llvm..AMDGPU..OpName..bank_mask">bank_mask</a>));</td></tr>
<tr><th id="248">248</th><td>    <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#28CombBCZ" title='CombBCZ' data-ref="28CombBCZ" data-ref-filename="28CombBCZ">CombBCZ</a> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="249">249</th><td>  } <b>while</b> (<b>false</b>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="local col2 ref" href="#32Fail" title='Fail' data-ref="32Fail" data-ref-filename="32Fail">Fail</a>) {</td></tr>
<tr><th id="252">252</th><td>    <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="253">253</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="254">254</th><td>  }</td></tr>
<tr><th id="255">255</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  combined:  "</q> &lt;&lt; *DPPInst.getInstr());</td></tr>
<tr><th id="256">256</th><td>  <b>return</b> <a class="local col1 ref" href="#31DPPInst" title='DPPInst' data-ref="31DPPInst" data-ref-filename="31DPPInst">DPPInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15isIdentityValuejPN4llvm14MachineOperandE" title='isIdentityValue' data-type='bool isIdentityValue(unsigned int OrigMIOp, llvm::MachineOperand * OldOpnd)' data-ref="_ZL15isIdentityValuejPN4llvm14MachineOperandE" data-ref-filename="_ZL15isIdentityValuejPN4llvm14MachineOperandE">isIdentityValue</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42OrigMIOp" title='OrigMIOp' data-type='unsigned int' data-ref="42OrigMIOp" data-ref-filename="42OrigMIOp">OrigMIOp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="43OldOpnd" title='OldOpnd' data-type='llvm::MachineOperand *' data-ref="43OldOpnd" data-ref-filename="43OldOpnd">OldOpnd</dfn>) {</td></tr>
<tr><th id="260">260</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OldOpnd-&gt;isImm());</td></tr>
<tr><th id="261">261</th><td>  <b>switch</b> (<a class="local col2 ref" href="#42OrigMIOp" title='OrigMIOp' data-ref="42OrigMIOp" data-ref-filename="42OrigMIOp">OrigMIOp</a>) {</td></tr>
<tr><th id="262">262</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="263">263</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_U32_e32" title='llvm::AMDGPU::V_ADD_U32_e32' data-ref="llvm::AMDGPU::V_ADD_U32_e32" data-ref-filename="llvm..AMDGPU..V_ADD_U32_e32">V_ADD_U32_e32</a>:</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_U32_e64" title='llvm::AMDGPU::V_ADD_U32_e64' data-ref="llvm::AMDGPU::V_ADD_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_U32_e64">V_ADD_U32_e64</a>:</td></tr>
<tr><th id="265">265</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e32" title='llvm::AMDGPU::V_ADD_CO_U32_e32' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e32" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e32">V_ADD_CO_U32_e32</a>:</td></tr>
<tr><th id="266">266</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_ADD_CO_U32_e64" title='llvm::AMDGPU::V_ADD_CO_U32_e64' data-ref="llvm::AMDGPU::V_ADD_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_ADD_CO_U32_e64">V_ADD_CO_U32_e64</a>:</td></tr>
<tr><th id="267">267</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_OR_B32_e32" title='llvm::AMDGPU::V_OR_B32_e32' data-ref="llvm::AMDGPU::V_OR_B32_e32" data-ref-filename="llvm..AMDGPU..V_OR_B32_e32">V_OR_B32_e32</a>:</td></tr>
<tr><th id="268">268</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_OR_B32_e64" title='llvm::AMDGPU::V_OR_B32_e64' data-ref="llvm::AMDGPU::V_OR_B32_e64" data-ref-filename="llvm..AMDGPU..V_OR_B32_e64">V_OR_B32_e64</a>:</td></tr>
<tr><th id="269">269</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBREV_U32_e32" title='llvm::AMDGPU::V_SUBREV_U32_e32' data-ref="llvm::AMDGPU::V_SUBREV_U32_e32" data-ref-filename="llvm..AMDGPU..V_SUBREV_U32_e32">V_SUBREV_U32_e32</a>:</td></tr>
<tr><th id="270">270</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBREV_U32_e64" title='llvm::AMDGPU::V_SUBREV_U32_e64' data-ref="llvm::AMDGPU::V_SUBREV_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUBREV_U32_e64">V_SUBREV_U32_e64</a>:</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBREV_CO_U32_e32" title='llvm::AMDGPU::V_SUBREV_CO_U32_e32' data-ref="llvm::AMDGPU::V_SUBREV_CO_U32_e32" data-ref-filename="llvm..AMDGPU..V_SUBREV_CO_U32_e32">V_SUBREV_CO_U32_e32</a>:</td></tr>
<tr><th id="272">272</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_SUBREV_CO_U32_e64" title='llvm::AMDGPU::V_SUBREV_CO_U32_e64' data-ref="llvm::AMDGPU::V_SUBREV_CO_U32_e64" data-ref-filename="llvm..AMDGPU..V_SUBREV_CO_U32_e64">V_SUBREV_CO_U32_e64</a>:</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAX_U32_e32" title='llvm::AMDGPU::V_MAX_U32_e32' data-ref="llvm::AMDGPU::V_MAX_U32_e32" data-ref-filename="llvm..AMDGPU..V_MAX_U32_e32">V_MAX_U32_e32</a>:</td></tr>
<tr><th id="274">274</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAX_U32_e64" title='llvm::AMDGPU::V_MAX_U32_e64' data-ref="llvm::AMDGPU::V_MAX_U32_e64" data-ref-filename="llvm..AMDGPU..V_MAX_U32_e64">V_MAX_U32_e64</a>:</td></tr>
<tr><th id="275">275</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_XOR_B32_e32" title='llvm::AMDGPU::V_XOR_B32_e32' data-ref="llvm::AMDGPU::V_XOR_B32_e32" data-ref-filename="llvm..AMDGPU..V_XOR_B32_e32">V_XOR_B32_e32</a>:</td></tr>
<tr><th id="276">276</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_XOR_B32_e64" title='llvm::AMDGPU::V_XOR_B32_e64' data-ref="llvm::AMDGPU::V_XOR_B32_e64" data-ref-filename="llvm..AMDGPU..V_XOR_B32_e64">V_XOR_B32_e64</a>:</td></tr>
<tr><th id="277">277</th><td>    <b>if</b> (<a class="local col3 ref" href="#43OldOpnd" title='OldOpnd' data-ref="43OldOpnd" data-ref-filename="43OldOpnd">OldOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>)</td></tr>
<tr><th id="278">278</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="279">279</th><td>    <b>break</b>;</td></tr>
<tr><th id="280">280</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_AND_B32_e32" title='llvm::AMDGPU::V_AND_B32_e32' data-ref="llvm::AMDGPU::V_AND_B32_e32" data-ref-filename="llvm..AMDGPU..V_AND_B32_e32">V_AND_B32_e32</a>:</td></tr>
<tr><th id="281">281</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_AND_B32_e64" title='llvm::AMDGPU::V_AND_B32_e64' data-ref="llvm::AMDGPU::V_AND_B32_e64" data-ref-filename="llvm..AMDGPU..V_AND_B32_e64">V_AND_B32_e64</a>:</td></tr>
<tr><th id="282">282</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MIN_U32_e32" title='llvm::AMDGPU::V_MIN_U32_e32' data-ref="llvm::AMDGPU::V_MIN_U32_e32" data-ref-filename="llvm..AMDGPU..V_MIN_U32_e32">V_MIN_U32_e32</a>:</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MIN_U32_e64" title='llvm::AMDGPU::V_MIN_U32_e64' data-ref="llvm::AMDGPU::V_MIN_U32_e64" data-ref-filename="llvm..AMDGPU..V_MIN_U32_e64">V_MIN_U32_e64</a>:</td></tr>
<tr><th id="284">284</th><td>    <b>if</b> (<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col3 ref" href="#43OldOpnd" title='OldOpnd' data-ref="43OldOpnd" data-ref-filename="43OldOpnd">OldOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) ==</td></tr>
<tr><th id="285">285</th><td>        <span class="namespace">std::</span><span class='type' title='std::numeric_limits' data-ref="std::numeric_limits" data-ref-filename="std..numeric_limits">numeric_limits</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;::<span class='ref fn' title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv" data-ref-filename="_ZNSt14numeric_limitsIjE3maxEv">max</span>())</td></tr>
<tr><th id="286">286</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="287">287</th><td>    <b>break</b>;</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MIN_I32_e32" title='llvm::AMDGPU::V_MIN_I32_e32' data-ref="llvm::AMDGPU::V_MIN_I32_e32" data-ref-filename="llvm..AMDGPU..V_MIN_I32_e32">V_MIN_I32_e32</a>:</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MIN_I32_e64" title='llvm::AMDGPU::V_MIN_I32_e64' data-ref="llvm::AMDGPU::V_MIN_I32_e64" data-ref-filename="llvm..AMDGPU..V_MIN_I32_e64">V_MIN_I32_e64</a>:</td></tr>
<tr><th id="290">290</th><td>    <b>if</b> (<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>&gt;(<a class="local col3 ref" href="#43OldOpnd" title='OldOpnd' data-ref="43OldOpnd" data-ref-filename="43OldOpnd">OldOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) ==</td></tr>
<tr><th id="291">291</th><td>        <span class="namespace">std::</span><span class='type' title='std::numeric_limits' data-ref="std::numeric_limits" data-ref-filename="std..numeric_limits">numeric_limits</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>&gt;::<span class='ref fn' title='std::numeric_limits&lt;int&gt;::max' data-ref="_ZNSt14numeric_limitsIiE3maxEv" data-ref-filename="_ZNSt14numeric_limitsIiE3maxEv">max</span>())</td></tr>
<tr><th id="292">292</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="293">293</th><td>    <b>break</b>;</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAX_I32_e32" title='llvm::AMDGPU::V_MAX_I32_e32' data-ref="llvm::AMDGPU::V_MAX_I32_e32" data-ref-filename="llvm..AMDGPU..V_MAX_I32_e32">V_MAX_I32_e32</a>:</td></tr>
<tr><th id="295">295</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MAX_I32_e64" title='llvm::AMDGPU::V_MAX_I32_e64' data-ref="llvm::AMDGPU::V_MAX_I32_e64" data-ref-filename="llvm..AMDGPU..V_MAX_I32_e64">V_MAX_I32_e64</a>:</td></tr>
<tr><th id="296">296</th><td>    <b>if</b> (<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>&gt;(<a class="local col3 ref" href="#43OldOpnd" title='OldOpnd' data-ref="43OldOpnd" data-ref-filename="43OldOpnd">OldOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) ==</td></tr>
<tr><th id="297">297</th><td>        <span class="namespace">std::</span><span class='type' title='std::numeric_limits' data-ref="std::numeric_limits" data-ref-filename="std..numeric_limits">numeric_limits</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>&gt;::<span class='ref fn' title='std::numeric_limits&lt;int&gt;::min' data-ref="_ZNSt14numeric_limitsIiE3minEv" data-ref-filename="_ZNSt14numeric_limitsIiE3minEv">min</span>())</td></tr>
<tr><th id="298">298</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="299">299</th><td>    <b>break</b>;</td></tr>
<tr><th id="300">300</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MUL_I32_I24_e32" title='llvm::AMDGPU::V_MUL_I32_I24_e32' data-ref="llvm::AMDGPU::V_MUL_I32_I24_e32" data-ref-filename="llvm..AMDGPU..V_MUL_I32_I24_e32">V_MUL_I32_I24_e32</a>:</td></tr>
<tr><th id="301">301</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MUL_I32_I24_e64" title='llvm::AMDGPU::V_MUL_I32_I24_e64' data-ref="llvm::AMDGPU::V_MUL_I32_I24_e64" data-ref-filename="llvm..AMDGPU..V_MUL_I32_I24_e64">V_MUL_I32_I24_e64</a>:</td></tr>
<tr><th id="302">302</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MUL_U32_U24_e32" title='llvm::AMDGPU::V_MUL_U32_U24_e32' data-ref="llvm::AMDGPU::V_MUL_U32_U24_e32" data-ref-filename="llvm..AMDGPU..V_MUL_U32_U24_e32">V_MUL_U32_U24_e32</a>:</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MUL_U32_U24_e64" title='llvm::AMDGPU::V_MUL_U32_U24_e64' data-ref="llvm::AMDGPU::V_MUL_U32_U24_e64" data-ref-filename="llvm..AMDGPU..V_MUL_U32_U24_e64">V_MUL_U32_U24_e64</a>:</td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (<a class="local col3 ref" href="#43OldOpnd" title='OldOpnd' data-ref="43OldOpnd" data-ref-filename="43OldOpnd">OldOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>1</var>)</td></tr>
<tr><th id="305">305</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="306">306</th><td>    <b>break</b>;</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb" title='(anonymous namespace)::GCNDPPCombine::createDPPInst' data-type='llvm::MachineInstr * (anonymous namespace)::GCNDPPCombine::createDPPInst(llvm::MachineInstr &amp; OrigMI, llvm::MachineInstr &amp; MovMI, (anonymous namespace)::GCNDPPCombine::RegSubRegPair CombOldVGPR, llvm::MachineOperand * OldOpndValue, bool CombBCZ) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb">createDPPInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44OrigMI" title='OrigMI' data-type='llvm::MachineInstr &amp;' data-ref="44OrigMI" data-ref-filename="44OrigMI">OrigMI</dfn>,</td></tr>
<tr><th id="312">312</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45MovMI" title='MovMI' data-type='llvm::MachineInstr &amp;' data-ref="45MovMI" data-ref-filename="45MovMI">MovMI</dfn>,</td></tr>
<tr><th id="313">313</th><td>                                           <a class="tu typedef" href="#(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" title='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..RegSubRegPair">RegSubRegPair</a> <dfn class="local col6 decl" id="46CombOldVGPR" title='CombOldVGPR' data-type='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-ref="46CombOldVGPR" data-ref-filename="46CombOldVGPR">CombOldVGPR</dfn>,</td></tr>
<tr><th id="314">314</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="47OldOpndValue" title='OldOpndValue' data-type='llvm::MachineOperand *' data-ref="47OldOpndValue" data-ref-filename="47OldOpndValue">OldOpndValue</dfn>,</td></tr>
<tr><th id="315">315</th><td>                                           <em>bool</em> <dfn class="local col8 decl" id="48CombBCZ" title='CombBCZ' data-type='bool' data-ref="48CombBCZ" data-ref-filename="48CombBCZ">CombBCZ</dfn>) <em>const</em> {</td></tr>
<tr><th id="316">316</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CombOldVGPR.Reg);</td></tr>
<tr><th id="317">317</th><td>  <b>if</b> (!<a class="local col8 ref" href="#48CombBCZ" title='CombBCZ' data-ref="48CombBCZ" data-ref-filename="48CombBCZ">CombBCZ</a> &amp;&amp; <a class="local col7 ref" href="#47OldOpndValue" title='OldOpndValue' data-ref="47OldOpndValue" data-ref-filename="47OldOpndValue">OldOpndValue</a> &amp;&amp; <a class="local col7 ref" href="#47OldOpndValue" title='OldOpndValue' data-ref="47OldOpndValue" data-ref-filename="47OldOpndValue">OldOpndValue</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="318">318</th><td>    <em>auto</em> *<dfn class="local col9 decl" id="49Src1" title='Src1' data-type='llvm::MachineOperand *' data-ref="49Src1" data-ref-filename="49Src1">Src1</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col4 ref" href="#44OrigMI" title='OrigMI' data-ref="44OrigMI" data-ref-filename="44OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (!<a class="local col9 ref" href="#49Src1" title='Src1' data-ref="49Src1" data-ref-filename="49Src1">Src1</a> || !<a class="local col9 ref" href="#49Src1" title='Src1' data-ref="49Src1" data-ref-filename="49Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="320">320</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: no src1 or it isn't a register\n"</q>);</td></tr>
<tr><th id="321">321</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="322">322</th><td>    }</td></tr>
<tr><th id="323">323</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL15isIdentityValuejPN4llvm14MachineOperandE" title='isIdentityValue' data-use='c' data-ref="_ZL15isIdentityValuejPN4llvm14MachineOperandE" data-ref-filename="_ZL15isIdentityValuejPN4llvm14MachineOperandE">isIdentityValue</a>(<a class="local col4 ref" href="#44OrigMI" title='OrigMI' data-ref="44OrigMI" data-ref-filename="44OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col7 ref" href="#47OldOpndValue" title='OldOpndValue' data-ref="47OldOpndValue" data-ref-filename="47OldOpndValue">OldOpndValue</a>)) {</td></tr>
<tr><th id="324">324</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: old immediate isn't an identity\n"</q>);</td></tr>
<tr><th id="325">325</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="326">326</th><td>    }</td></tr>
<tr><th id="327">327</th><td>    <a class="local col6 ref" href="#46CombOldVGPR" title='CombOldVGPR' data-ref="46CombOldVGPR" data-ref-filename="46CombOldVGPR">CombOldVGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#464" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" title='llvm::getRegSubRegPair' data-ref="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE">getRegSubRegPair</a>(*<a class="local col9 ref" href="#49Src1" title='Src1' data-ref="49Src1" data-ref-filename="49Src1">Src1</a>);</td></tr>
<tr><th id="328">328</th><td>    <b>if</b> (!<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::isOfRegClass' data-ref="_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12isOfRegClassERKNS_15TargetInstrInfo13RegSubRegPairERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">isOfRegClass</a>(<a class="local col6 ref" href="#46CombOldVGPR" title='CombOldVGPR' data-ref="46CombOldVGPR" data-ref-filename="46CombOldVGPR">CombOldVGPR</a>, <span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>, <span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a></span>)) {</td></tr>
<tr><th id="329">329</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: src1 isn't a VGPR32 register\n"</q>);</td></tr>
<tr><th id="330">330</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="331">331</th><td>    }</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td>  <b>return</b> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb" title='(anonymous namespace)::GCNDPPCombine::createDPPInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb">createDPPInst</a>(<span class='refarg'><a class="local col4 ref" href="#44OrigMI" title='OrigMI' data-ref="44OrigMI" data-ref-filename="44OrigMI">OrigMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#45MovMI" title='MovMI' data-ref="45MovMI" data-ref-filename="45MovMI">MovMI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#464" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col6 ref" href="#46CombOldVGPR" title='CombOldVGPR' data-ref="46CombOldVGPR" data-ref-filename="46CombOldVGPR">CombOldVGPR</a>, <a class="local col8 ref" href="#48CombBCZ" title='CombBCZ' data-ref="48CombBCZ" data-ref-filename="48CombBCZ">CombBCZ</a>);</td></tr>
<tr><th id="334">334</th><td>}</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><i  data-doc="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll">// returns true if MI doesn't have OpndName immediate operand or the</i></td></tr>
<tr><th id="337">337</th><td><i  data-doc="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll">// operand has Value</i></td></tr>
<tr><th id="338">338</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" title='(anonymous namespace)::GCNDPPCombine::hasNoImmOrEqual' data-type='bool (anonymous namespace)::GCNDPPCombine::hasNoImmOrEqual(llvm::MachineInstr &amp; MI, unsigned int OpndName, int64_t Value, int64_t Mask = -1) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll">hasNoImmOrEqual</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="50MI" data-ref-filename="50MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51OpndName" title='OpndName' data-type='unsigned int' data-ref="51OpndName" data-ref-filename="51OpndName">OpndName</dfn>,</td></tr>
<tr><th id="339">339</th><td>                                    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="52Value" title='Value' data-type='int64_t' data-ref="52Value" data-ref-filename="52Value">Value</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="53Mask" title='Mask' data-type='int64_t' data-ref="53Mask" data-ref-filename="53Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>  <em>auto</em> *<dfn class="local col4 decl" id="54Imm" title='Imm' data-type='llvm::MachineOperand *' data-ref="54Imm" data-ref-filename="54Imm">Imm</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a></span>, <a class="local col1 ref" href="#51OpndName" title='OpndName' data-ref="51OpndName" data-ref-filename="51OpndName">OpndName</a>);</td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (!<a class="local col4 ref" href="#54Imm" title='Imm' data-ref="54Imm" data-ref-filename="54Imm">Imm</a>)</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Imm-&gt;isImm());</td></tr>
<tr><th id="345">345</th><td>  <b>return</b> (<a class="local col4 ref" href="#54Imm" title='Imm' data-ref="54Imm" data-ref-filename="54Imm">Imm</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <a class="local col3 ref" href="#53Mask" title='Mask' data-ref="53Mask" data-ref-filename="53Mask">Mask</a>) == <a class="local col2 ref" href="#52Value" title='Value' data-ref="52Value" data-ref-filename="52Value">Value</a>;</td></tr>
<tr><th id="346">346</th><td>}</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE" title='(anonymous namespace)::GCNDPPCombine::combineDPPMov' data-type='bool (anonymous namespace)::GCNDPPCombine::combineDPPMov(llvm::MachineInstr &amp; MovMI) const' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE">combineDPPMov</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MovMI" title='MovMI' data-type='llvm::MachineInstr &amp;' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="349">349</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MovMI.getOpcode() == AMDGPU::V_MOV_B32_dpp);</td></tr>
<tr><th id="350">350</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\nDPP combine: "</q> &lt;&lt; MovMI);</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <em>auto</em> *<dfn class="local col6 decl" id="56DstOpnd" title='DstOpnd' data-type='llvm::MachineOperand *' data-ref="56DstOpnd" data-ref-filename="56DstOpnd">DstOpnd</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::vdst" title='llvm::AMDGPU::OpName::vdst' data-ref="llvm::AMDGPU::OpName::vdst" data-ref-filename="llvm..AMDGPU..OpName..vdst">vdst</a>);</td></tr>
<tr><th id="353">353</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstOpnd &amp;&amp; DstOpnd-&gt;isReg());</td></tr>
<tr><th id="354">354</th><td>  <em>auto</em> <dfn class="local col7 decl" id="57DPPMovReg" title='DPPMovReg' data-type='llvm::Register' data-ref="57DPPMovReg" data-ref-filename="57DPPMovReg">DPPMovReg</dfn> = <a class="local col6 ref" href="#56DstOpnd" title='DstOpnd' data-ref="56DstOpnd" data-ref-filename="56DstOpnd">DstOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (<a class="local col7 ref" href="#57DPPMovReg" title='DPPMovReg' data-ref="57DPPMovReg" data-ref-filename="57DPPMovReg">DPPMovReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()) {</td></tr>
<tr><th id="356">356</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: dpp move writes physreg\n"</q>);</td></tr>
<tr><th id="357">357</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="358">358</th><td>  }</td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE" title='llvm::execMayBeModifiedBeforeAnyUse' data-ref="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE">execMayBeModifiedBeforeAnyUse</a>(*<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57DPPMovReg" title='DPPMovReg' data-ref="57DPPMovReg" data-ref-filename="57DPPMovReg">DPPMovReg</a>, <a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a>)) {</td></tr>
<tr><th id="360">360</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: EXEC mask should remain the same"</q></td></tr>
<tr><th id="361">361</th><td>                         <q>" for all uses\n"</q>);</td></tr>
<tr><th id="362">362</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="363">363</th><td>  }</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="58RowMaskOpnd" title='RowMaskOpnd' data-type='llvm::MachineOperand *' data-ref="58RowMaskOpnd" data-ref-filename="58RowMaskOpnd">RowMaskOpnd</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::row_mask" title='llvm::AMDGPU::OpName::row_mask' data-ref="llvm::AMDGPU::OpName::row_mask" data-ref-filename="llvm..AMDGPU..OpName..row_mask">row_mask</a>);</td></tr>
<tr><th id="366">366</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RowMaskOpnd &amp;&amp; RowMaskOpnd-&gt;isImm());</td></tr>
<tr><th id="367">367</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="59BankMaskOpnd" title='BankMaskOpnd' data-type='llvm::MachineOperand *' data-ref="59BankMaskOpnd" data-ref-filename="59BankMaskOpnd">BankMaskOpnd</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::bank_mask" title='llvm::AMDGPU::OpName::bank_mask' data-ref="llvm::AMDGPU::OpName::bank_mask" data-ref-filename="llvm..AMDGPU..OpName..bank_mask">bank_mask</a>);</td></tr>
<tr><th id="368">368</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BankMaskOpnd &amp;&amp; BankMaskOpnd-&gt;isImm());</td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <em>bool</em> <dfn class="local col0 decl" id="60MaskAllLanes" title='MaskAllLanes' data-type='const bool' data-ref="60MaskAllLanes" data-ref-filename="60MaskAllLanes">MaskAllLanes</dfn> = <a class="local col8 ref" href="#58RowMaskOpnd" title='RowMaskOpnd' data-ref="58RowMaskOpnd" data-ref-filename="58RowMaskOpnd">RowMaskOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0xF</var> &amp;&amp;</td></tr>
<tr><th id="370">370</th><td>                            <a class="local col9 ref" href="#59BankMaskOpnd" title='BankMaskOpnd' data-ref="59BankMaskOpnd" data-ref-filename="59BankMaskOpnd">BankMaskOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0xF</var>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="61BCZOpnd" title='BCZOpnd' data-type='llvm::MachineOperand *' data-ref="61BCZOpnd" data-ref-filename="61BCZOpnd">BCZOpnd</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::bound_ctrl" title='llvm::AMDGPU::OpName::bound_ctrl' data-ref="llvm::AMDGPU::OpName::bound_ctrl" data-ref-filename="llvm..AMDGPU..OpName..bound_ctrl">bound_ctrl</a>);</td></tr>
<tr><th id="373">373</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BCZOpnd &amp;&amp; BCZOpnd-&gt;isImm());</td></tr>
<tr><th id="374">374</th><td>  <em>bool</em> <dfn class="local col2 decl" id="62BoundCtrlZero" title='BoundCtrlZero' data-type='bool' data-ref="62BoundCtrlZero" data-ref-filename="62BoundCtrlZero">BoundCtrlZero</dfn> = <a class="local col1 ref" href="#61BCZOpnd" title='BCZOpnd' data-ref="61BCZOpnd" data-ref-filename="61BCZOpnd">BCZOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <em>auto</em> *<dfn class="local col3 decl" id="63OldOpnd" title='OldOpnd' data-type='llvm::MachineOperand *' data-ref="63OldOpnd" data-ref-filename="63OldOpnd">OldOpnd</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::old" title='llvm::AMDGPU::OpName::old' data-ref="llvm::AMDGPU::OpName::old" data-ref-filename="llvm..AMDGPU..OpName..old">old</a>);</td></tr>
<tr><th id="377">377</th><td>  <em>auto</em> *<dfn class="local col4 decl" id="64SrcOpnd" title='SrcOpnd' data-type='llvm::MachineOperand *' data-ref="64SrcOpnd" data-ref-filename="64SrcOpnd">SrcOpnd</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="378">378</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OldOpnd &amp;&amp; OldOpnd-&gt;isReg());</td></tr>
<tr><th id="379">379</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcOpnd &amp;&amp; SrcOpnd-&gt;isReg());</td></tr>
<tr><th id="380">380</th><td>  <b>if</b> (<a class="local col3 ref" href="#63OldOpnd" title='OldOpnd' data-ref="63OldOpnd" data-ref-filename="63OldOpnd">OldOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() || <a class="local col4 ref" href="#64SrcOpnd" title='SrcOpnd' data-ref="64SrcOpnd" data-ref-filename="64SrcOpnd">SrcOpnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()) {</td></tr>
<tr><th id="381">381</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: dpp move reads physreg\n"</q>);</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <em>auto</em> * <em>const</em> <dfn class="local col5 decl" id="65OldOpndValue" title='OldOpndValue' data-type='llvm::MachineOperand *const' data-ref="65OldOpndValue" data-ref-filename="65OldOpndValue">OldOpndValue</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE" title='(anonymous namespace)::GCNDPPCombine::getOldOpndValue' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE">getOldOpndValue</a>(<span class='refarg'>*<a class="local col3 ref" href="#63OldOpnd" title='OldOpnd' data-ref="63OldOpnd" data-ref-filename="63OldOpnd">OldOpnd</a></span>);</td></tr>
<tr><th id="386">386</th><td>  <i>// OldOpndValue is either undef (IMPLICIT_DEF) or immediate or something else</i></td></tr>
<tr><th id="387">387</th><td><i>  // We could use: assert(!OldOpndValue || OldOpndValue-&gt;isImm())</i></td></tr>
<tr><th id="388">388</th><td><i>  // but the third option is used to distinguish undef from non-immediate</i></td></tr>
<tr><th id="389">389</th><td><i>  // to reuse IMPLICIT_DEF instruction later</i></td></tr>
<tr><th id="390">390</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!OldOpndValue || OldOpndValue-&gt;isImm() || OldOpndValue == OldOpnd);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <em>bool</em> <dfn class="local col6 decl" id="66CombBCZ" title='CombBCZ' data-type='bool' data-ref="66CombBCZ" data-ref-filename="66CombBCZ">CombBCZ</dfn> = <b>false</b>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <b>if</b> (<a class="local col0 ref" href="#60MaskAllLanes" title='MaskAllLanes' data-ref="60MaskAllLanes" data-ref-filename="60MaskAllLanes">MaskAllLanes</a> &amp;&amp; <a class="local col2 ref" href="#62BoundCtrlZero" title='BoundCtrlZero' data-ref="62BoundCtrlZero" data-ref-filename="62BoundCtrlZero">BoundCtrlZero</a>) { <i>// [1]</i></td></tr>
<tr><th id="395">395</th><td>    <a class="local col6 ref" href="#66CombBCZ" title='CombBCZ' data-ref="66CombBCZ" data-ref-filename="66CombBCZ">CombBCZ</a> = <b>true</b>;</td></tr>
<tr><th id="396">396</th><td>  } <b>else</b> {</td></tr>
<tr><th id="397">397</th><td>    <b>if</b> (!<a class="local col5 ref" href="#65OldOpndValue" title='OldOpndValue' data-ref="65OldOpndValue" data-ref-filename="65OldOpndValue">OldOpndValue</a> || !<a class="local col5 ref" href="#65OldOpndValue" title='OldOpndValue' data-ref="65OldOpndValue" data-ref-filename="65OldOpndValue">OldOpndValue</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="398">398</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: the DPP mov isn't combinable\n"</q>);</td></tr>
<tr><th id="399">399</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="400">400</th><td>    }</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>    <b>if</b> (<a class="local col5 ref" href="#65OldOpndValue" title='OldOpndValue' data-ref="65OldOpndValue" data-ref-filename="65OldOpndValue">OldOpndValue</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="403">403</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt;</td></tr>
<tr><th id="404">404</th><td>        <q>"  failed: old reg def and mov should be in the same BB\n"</q>);</td></tr>
<tr><th id="405">405</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="406">406</th><td>    }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>    <b>if</b> (<a class="local col5 ref" href="#65OldOpndValue" title='OldOpndValue' data-ref="65OldOpndValue" data-ref-filename="65OldOpndValue">OldOpndValue</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="409">409</th><td>      <b>if</b> (<a class="local col0 ref" href="#60MaskAllLanes" title='MaskAllLanes' data-ref="60MaskAllLanes" data-ref-filename="60MaskAllLanes">MaskAllLanes</a>) {</td></tr>
<tr><th id="410">410</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BoundCtrlZero); <i>// by check [1]</i></td></tr>
<tr><th id="411">411</th><td>        <a class="local col6 ref" href="#66CombBCZ" title='CombBCZ' data-ref="66CombBCZ" data-ref-filename="66CombBCZ">CombBCZ</a> = <b>true</b>;</td></tr>
<tr><th id="412">412</th><td>      }</td></tr>
<tr><th id="413">413</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#62BoundCtrlZero" title='BoundCtrlZero' data-ref="62BoundCtrlZero" data-ref-filename="62BoundCtrlZero">BoundCtrlZero</a>) {</td></tr>
<tr><th id="414">414</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MaskAllLanes); <i>// by check [1]</i></td></tr>
<tr><th id="415">415</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt;</td></tr>
<tr><th id="416">416</th><td>        <q>"  failed: old!=0 and bctrl:0 and not all lanes isn't combinable\n"</q>);</td></tr>
<tr><th id="417">417</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="418">418</th><td>    }</td></tr>
<tr><th id="419">419</th><td>  }</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  old="</q>;</td></tr>
<tr><th id="422">422</th><td>    <b>if</b> (!OldOpndValue)</td></tr>
<tr><th id="423">423</th><td>      dbgs() &lt;&lt; <q>"undef"</q>;</td></tr>
<tr><th id="424">424</th><td>    <b>else</b></td></tr>
<tr><th id="425">425</th><td>      dbgs() &lt;&lt; *OldOpndValue;</td></tr>
<tr><th id="426">426</th><td>    dbgs() &lt;&lt; <q>", bound_ctrl="</q> &lt;&lt; CombBCZ &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="67OrigMIs" title='OrigMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="67OrigMIs" data-ref-filename="67OrigMIs">OrigMIs</dfn>, <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="68DPPMIs" title='DPPMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="68DPPMIs" data-ref-filename="68DPPMIs">DPPMIs</dfn>;</td></tr>
<tr><th id="429">429</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt;&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej" data-ref-filename="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col9 decl" id="69RegSeqWithOpNos" title='RegSeqWithOpNos' data-type='DenseMap&lt;llvm::MachineInstr *, SmallVector&lt;unsigned int, 4&gt; &gt;' data-ref="69RegSeqWithOpNos" data-ref-filename="69RegSeqWithOpNos">RegSeqWithOpNos</dfn>;</td></tr>
<tr><th id="430">430</th><td>  <em>auto</em> <dfn class="local col0 decl" id="70CombOldVGPR" title='CombOldVGPR' data-type='llvm::TargetInstrInfo::RegSubRegPair' data-ref="70CombOldVGPR" data-ref-filename="70CombOldVGPR">CombOldVGPR</dfn> = <a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" title='llvm::getRegSubRegPair' data-ref="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm16getRegSubRegPairERKNS_14MachineOperandE">getRegSubRegPair</a>(*<a class="local col3 ref" href="#63OldOpnd" title='OldOpnd' data-ref="63OldOpnd" data-ref-filename="63OldOpnd">OldOpnd</a>);</td></tr>
<tr><th id="431">431</th><td>  <i>// try to reuse previous old reg if its undefined (IMPLICIT_DEF)</i></td></tr>
<tr><th id="432">432</th><td>  <b>if</b> (<a class="local col6 ref" href="#66CombBCZ" title='CombBCZ' data-ref="66CombBCZ" data-ref-filename="66CombBCZ">CombBCZ</a> &amp;&amp; <a class="local col5 ref" href="#65OldOpndValue" title='OldOpndValue' data-ref="65OldOpndValue" data-ref-filename="65OldOpndValue">OldOpndValue</a>) { <i>// CombOldVGPR should be undef</i></td></tr>
<tr><th id="433">433</th><td>    <a class="local col0 ref" href="#70CombOldVGPR" title='CombOldVGPR' data-ref="70CombOldVGPR" data-ref-filename="70CombOldVGPR">CombOldVGPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#464" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="tu typedef" href="#(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" title='(anonymous namespace)::GCNDPPCombine::RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="(anonymousnamespace)::GCNDPPCombine::RegSubRegPair" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..RegSubRegPair">RegSubRegPair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ENS_8RegisterEj">(</a></td></tr>
<tr><th id="434">434</th><td>      <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR_32RegClass" title='llvm::AMDGPU::VGPR_32RegClass' data-ref="llvm::AMDGPU::VGPR_32RegClass" data-ref-filename="llvm..AMDGPU..VGPR_32RegClass">VGPR_32RegClass</a>));</td></tr>
<tr><th id="435">435</th><td>    <em>auto</em> <dfn class="local col1 decl" id="71UndefInst" title='UndefInst' data-type='llvm::MachineInstrBuilder' data-ref="71UndefInst" data-ref-filename="71UndefInst">UndefInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a></span>, <a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="436">436</th><td>                             <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#70CombOldVGPR" title='CombOldVGPR' data-ref="70CombOldVGPR" data-ref-filename="70CombOldVGPR">CombOldVGPR</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg" data-ref-filename="llvm..TargetInstrInfo..RegSubRegPair..Reg">Reg</a>);</td></tr>
<tr><th id="437">437</th><td>    <a class="local col8 ref" href="#68DPPMIs" title='DPPMIs' data-ref="68DPPMIs" data-ref-filename="68DPPMIs">DPPMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col1 ref" href="#71UndefInst" title='UndefInst' data-ref="71UndefInst" data-ref-filename="71UndefInst">UndefInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <a class="local col7 ref" href="#67OrigMIs" title='OrigMIs' data-ref="67OrigMIs" data-ref-filename="67OrigMIs">OrigMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a>);</td></tr>
<tr><th id="441">441</th><td>  <em>bool</em> <dfn class="local col2 decl" id="72Rollback" title='Rollback' data-type='bool' data-ref="72Rollback" data-ref-filename="72Rollback">Rollback</dfn> = <b>true</b>;</td></tr>
<tr><th id="442">442</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>*, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="73Uses" title='Uses' data-type='SmallVector&lt;llvm::MachineOperand *, 16&gt;' data-ref="73Uses" data-ref-filename="73Uses">Uses</dfn>;</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="74Use" title='Use' data-type='llvm::MachineOperand &amp;' data-ref="74Use" data-ref-filename="74Use">Use</dfn> : <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE">use_nodbg_operands</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57DPPMovReg" title='DPPMovReg' data-ref="57DPPMovReg" data-ref-filename="57DPPMovReg">DPPMovReg</a>)) {</td></tr>
<tr><th id="445">445</th><td>    <a class="local col3 ref" href="#73Uses" title='Uses' data-ref="73Uses" data-ref-filename="73Uses">Uses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col4 ref" href="#74Use" title='Use' data-ref="74Use" data-ref-filename="74Use">Use</a>);</td></tr>
<tr><th id="446">446</th><td>  }</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <b>while</b> (!<a class="local col3 ref" href="#73Uses" title='Uses' data-ref="73Uses" data-ref-filename="73Uses">Uses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="449">449</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="75Use" title='Use' data-type='llvm::MachineOperand *' data-ref="75Use" data-ref-filename="75Use">Use</dfn> = <a class="local col3 ref" href="#73Uses" title='Uses' data-ref="73Uses" data-ref-filename="73Uses">Uses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="450">450</th><td>    <a class="local col2 ref" href="#72Rollback" title='Rollback' data-ref="72Rollback" data-ref-filename="72Rollback">Rollback</a> = <b>true</b>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>    <em>auto</em> &amp;<dfn class="local col6 decl" id="76OrigMI" title='OrigMI' data-type='llvm::MachineInstr &amp;' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</dfn> = *<a class="local col5 ref" href="#75Use" title='Use' data-ref="75Use" data-ref-filename="75Use">Use</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="453">453</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  try: "</q> &lt;&lt; OrigMI);</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>    <em>auto</em> <dfn class="local col7 decl" id="77OrigOp" title='OrigOp' data-type='unsigned int' data-ref="77OrigOp" data-ref-filename="77OrigOp">OrigOp</dfn> = <a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="456">456</th><td>    <b>if</b> (<a class="local col7 ref" href="#77OrigOp" title='OrigOp' data-ref="77OrigOp" data-ref-filename="77OrigOp">OrigOp</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::REG_SEQUENCE" title='llvm::AMDGPU::REG_SEQUENCE' data-ref="llvm::AMDGPU::REG_SEQUENCE" data-ref-filename="llvm..AMDGPU..REG_SEQUENCE">REG_SEQUENCE</a>) {</td></tr>
<tr><th id="457">457</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="78FwdReg" title='FwdReg' data-type='llvm::Register' data-ref="78FwdReg" data-ref-filename="78FwdReg">FwdReg</dfn> = <a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="458">458</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="79FwdSubReg" title='FwdSubReg' data-type='unsigned int' data-ref="79FwdSubReg" data-ref-filename="79FwdSubReg">FwdSubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>      <b>if</b> (<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE" title='llvm::execMayBeModifiedBeforeAnyUse' data-ref="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm29execMayBeModifiedBeforeAnyUseERKNS_19MachineRegisterInfoENS_8RegisterERKNS_12MachineInstrE">execMayBeModifiedBeforeAnyUse</a>(*<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78FwdReg" title='FwdReg' data-ref="78FwdReg" data-ref-filename="78FwdReg">FwdReg</a>, <a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>)) {</td></tr>
<tr><th id="461">461</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: EXEC mask should remain the same"</q></td></tr>
<tr><th id="462">462</th><td>                             <q>" for all uses\n"</q>);</td></tr>
<tr><th id="463">463</th><td>        <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>      }</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="80OpNo" title='OpNo' data-type='unsigned int' data-ref="80OpNo" data-ref-filename="80OpNo">OpNo</dfn>, <dfn class="local col1 decl" id="81E" title='E' data-type='unsigned int' data-ref="81E" data-ref-filename="81E">E</dfn> = <a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="467">467</th><td>      <b>for</b> (<a class="local col0 ref" href="#80OpNo" title='OpNo' data-ref="80OpNo" data-ref-filename="80OpNo">OpNo</a> = <var>1</var>; <a class="local col0 ref" href="#80OpNo" title='OpNo' data-ref="80OpNo" data-ref-filename="80OpNo">OpNo</a> &lt; <a class="local col1 ref" href="#81E" title='E' data-ref="81E" data-ref-filename="81E">E</a>; <a class="local col0 ref" href="#80OpNo" title='OpNo' data-ref="80OpNo" data-ref-filename="80OpNo">OpNo</a> += <var>2</var>) {</td></tr>
<tr><th id="468">468</th><td>        <b>if</b> (<a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#80OpNo" title='OpNo' data-ref="80OpNo" data-ref-filename="80OpNo">OpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#57DPPMovReg" title='DPPMovReg' data-ref="57DPPMovReg" data-ref-filename="57DPPMovReg">DPPMovReg</a>) {</td></tr>
<tr><th id="469">469</th><td>          <a class="local col9 ref" href="#79FwdSubReg" title='FwdSubReg' data-ref="79FwdSubReg" data-ref-filename="79FwdSubReg">FwdSubReg</a> = <a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#80OpNo" title='OpNo' data-ref="80OpNo" data-ref-filename="80OpNo">OpNo</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="470">470</th><td>          <b>break</b>;</td></tr>
<tr><th id="471">471</th><td>        }</td></tr>
<tr><th id="472">472</th><td>      }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>      <b>if</b> (!<a class="local col9 ref" href="#79FwdSubReg" title='FwdSubReg' data-ref="79FwdSubReg" data-ref-filename="79FwdSubReg">FwdSubReg</a>)</td></tr>
<tr><th id="475">475</th><td>        <b>break</b>;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="82Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="82Op" data-ref-filename="82Op">Op</dfn> : <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE">use_nodbg_operands</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78FwdReg" title='FwdReg' data-ref="78FwdReg" data-ref-filename="78FwdReg">FwdReg</a>)) {</td></tr>
<tr><th id="478">478</th><td>        <b>if</b> (<a class="local col2 ref" href="#82Op" title='Op' data-ref="82Op" data-ref-filename="82Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <a class="local col9 ref" href="#79FwdSubReg" title='FwdSubReg' data-ref="79FwdSubReg" data-ref-filename="79FwdSubReg">FwdSubReg</a>)</td></tr>
<tr><th id="479">479</th><td>          <a class="local col3 ref" href="#73Uses" title='Uses' data-ref="73Uses" data-ref-filename="73Uses">Uses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col2 ref" href="#82Op" title='Op' data-ref="82Op" data-ref-filename="82Op">Op</a>);</td></tr>
<tr><th id="480">480</th><td>      }</td></tr>
<tr><th id="481">481</th><td>      <a class="local col9 ref" href="#69RegSeqWithOpNos" title='RegSeqWithOpNos' data-ref="69RegSeqWithOpNos" data-ref-filename="69RegSeqWithOpNos">RegSeqWithOpNos</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>]</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col0 ref" href="#80OpNo" title='OpNo' data-ref="80OpNo" data-ref-filename="80OpNo">OpNo</a>);</td></tr>
<tr><th id="482">482</th><td>      <b>continue</b>;</td></tr>
<tr><th id="483">483</th><td>    }</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isVOP3Et" title='llvm::SIInstrInfo::isVOP3' data-ref="_ZNK4llvm11SIInstrInfo6isVOP3Et" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVOP3Et">isVOP3</a>(<a class="local col7 ref" href="#77OrigOp" title='OrigOp' data-ref="77OrigOp" data-ref-filename="77OrigOp">OrigOp</a>)) {</td></tr>
<tr><th id="486">486</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" title='llvm::SIInstrInfo::hasVALU32BitEncoding' data-ref="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" data-ref-filename="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj">hasVALU32BitEncoding</a>(<a class="local col7 ref" href="#77OrigOp" title='OrigOp' data-ref="77OrigOp" data-ref-filename="77OrigOp">OrigOp</a>)) {</td></tr>
<tr><th id="487">487</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: VOP3 hasn't e32 equivalent\n"</q>);</td></tr>
<tr><th id="488">488</th><td>        <b>break</b>;</td></tr>
<tr><th id="489">489</th><td>      }</td></tr>
<tr><th id="490">490</th><td>      <i>// check if other than abs|neg modifiers are set (opsel for example)</i></td></tr>
<tr><th id="491">491</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="83Mask" title='Mask' data-type='const int64_t' data-ref="83Mask" data-ref-filename="83Mask">Mask</dfn> = ~(<span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::ABS" title='llvm::SISrcMods::ABS' data-ref="llvm::SISrcMods::ABS" data-ref-filename="llvm..SISrcMods..ABS">ABS</a> | <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::NEG" title='llvm::SISrcMods::NEG' data-ref="llvm::SISrcMods::NEG" data-ref-filename="llvm..SISrcMods..NEG">NEG</a>);</td></tr>
<tr><th id="492">492</th><td>      <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" title='(anonymous namespace)::GCNDPPCombine::hasNoImmOrEqual' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll">hasNoImmOrEqual</a>(<span class='refarg'><a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>, <var>0</var>, <a class="local col3 ref" href="#83Mask" title='Mask' data-ref="83Mask" data-ref-filename="83Mask">Mask</a>) ||</td></tr>
<tr><th id="493">493</th><td>          !<a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" title='(anonymous namespace)::GCNDPPCombine::hasNoImmOrEqual' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll">hasNoImmOrEqual</a>(<span class='refarg'><a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>, <var>0</var>, <a class="local col3 ref" href="#83Mask" title='Mask' data-ref="83Mask" data-ref-filename="83Mask">Mask</a>) ||</td></tr>
<tr><th id="494">494</th><td>          !<a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" title='(anonymous namespace)::GCNDPPCombine::hasNoImmOrEqual' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll">hasNoImmOrEqual</a>(<span class='refarg'><a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::clamp" title='llvm::AMDGPU::OpName::clamp' data-ref="llvm::AMDGPU::OpName::clamp" data-ref-filename="llvm..AMDGPU..OpName..clamp">clamp</a>, <var>0</var>) ||</td></tr>
<tr><th id="495">495</th><td>          !<a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" title='(anonymous namespace)::GCNDPPCombine::hasNoImmOrEqual' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine15hasNoImmOrEqualERN4llvm12MachineInstrEjll">hasNoImmOrEqual</a>(<span class='refarg'><a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::omod" title='llvm::AMDGPU::OpName::omod' data-ref="llvm::AMDGPU::OpName::omod" data-ref-filename="llvm..AMDGPU..OpName..omod">omod</a>, <var>0</var>)) {</td></tr>
<tr><th id="496">496</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: VOP3 has non-default modifiers\n"</q>);</td></tr>
<tr><th id="497">497</th><td>        <b>break</b>;</td></tr>
<tr><th id="498">498</th><td>      }</td></tr>
<tr><th id="499">499</th><td>    } <b>else</b> <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isVOP1Et" title='llvm::SIInstrInfo::isVOP1' data-ref="_ZNK4llvm11SIInstrInfo6isVOP1Et" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVOP1Et">isVOP1</a>(<a class="local col7 ref" href="#77OrigOp" title='OrigOp' data-ref="77OrigOp" data-ref-filename="77OrigOp">OrigOp</a>) &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isVOP2Et" title='llvm::SIInstrInfo::isVOP2' data-ref="_ZNK4llvm11SIInstrInfo6isVOP2Et" data-ref-filename="_ZNK4llvm11SIInstrInfo6isVOP2Et">isVOP2</a>(<a class="local col7 ref" href="#77OrigOp" title='OrigOp' data-ref="77OrigOp" data-ref-filename="77OrigOp">OrigOp</a>)) {</td></tr>
<tr><th id="500">500</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: not VOP1/2/3\n"</q>);</td></tr>
<tr><th id="501">501</th><td>      <b>break</b>;</td></tr>
<tr><th id="502">502</th><td>    }</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>    <em>auto</em> *<dfn class="local col4 decl" id="84Src0" title='Src0' data-type='llvm::MachineOperand *' data-ref="84Src0" data-ref-filename="84Src0">Src0</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="505">505</th><td>    <em>auto</em> *<dfn class="local col5 decl" id="85Src1" title='Src1' data-type='llvm::MachineOperand *' data-ref="85Src1" data-ref-filename="85Src1">Src1</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (<a class="local col5 ref" href="#75Use" title='Use' data-ref="75Use" data-ref-filename="75Use">Use</a> != <a class="local col4 ref" href="#84Src0" title='Src0' data-ref="84Src0" data-ref-filename="84Src0">Src0</a> &amp;&amp; !(<a class="local col5 ref" href="#75Use" title='Use' data-ref="75Use" data-ref-filename="75Use">Use</a> == <a class="local col5 ref" href="#85Src1" title='Src1' data-ref="85Src1" data-ref-filename="85Src1">Src1</a> &amp;&amp; <a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>())) { <i>// [1]</i></td></tr>
<tr><th id="507">507</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: no suitable operands\n"</q>);</td></tr>
<tr><th id="508">508</th><td>      <b>break</b>;</td></tr>
<tr><th id="509">509</th><td>    }</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Src0 &amp;&amp; <q>"Src1 without Src0?"</q>);</td></tr>
<tr><th id="512">512</th><td>    <b>if</b> (<a class="local col5 ref" href="#85Src1" title='Src1' data-ref="85Src1" data-ref-filename="85Src1">Src1</a> &amp;&amp; <a class="local col5 ref" href="#85Src1" title='Src1' data-ref="85Src1" data-ref-filename="85Src1">Src1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col4 ref" href="#84Src0" title='Src0' data-ref="84Src0" data-ref-filename="84Src0">Src0</a>)) {</td></tr>
<tr><th id="513">513</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Src1-&gt;isReg());</td></tr>
<tr><th id="514">514</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="515">515</th><td>          dbgs()</td></tr>
<tr><th id="516">516</th><td>          &lt;&lt; <q>"  "</q> &lt;&lt; OrigMI</td></tr>
<tr><th id="517">517</th><td>          &lt;&lt; <q>"  failed: DPP register is used more than once per instruction\n"</q>);</td></tr>
<tr><th id="518">518</th><td>      <b>break</b>;</td></tr>
<tr><th id="519">519</th><td>    }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  combining: "</q> &lt;&lt; OrigMI);</td></tr>
<tr><th id="522">522</th><td>    <b>if</b> (<a class="local col5 ref" href="#75Use" title='Use' data-ref="75Use" data-ref-filename="75Use">Use</a> == <a class="local col4 ref" href="#84Src0" title='Src0' data-ref="84Src0" data-ref-filename="84Src0">Src0</a>) {</td></tr>
<tr><th id="523">523</th><td>      <b>if</b> (<em>auto</em> *<dfn class="local col6 decl" id="86DPPInst" title='DPPInst' data-type='llvm::MachineInstr *' data-ref="86DPPInst" data-ref-filename="86DPPInst"><a class="local col6 ref" href="#86DPPInst" title='DPPInst' data-ref="86DPPInst" data-ref-filename="86DPPInst">DPPInst</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb" title='(anonymous namespace)::GCNDPPCombine::createDPPInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb">createDPPInst</a>(<span class='refarg'><a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#464" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col0 ref" href="#70CombOldVGPR" title='CombOldVGPR' data-ref="70CombOldVGPR" data-ref-filename="70CombOldVGPR">CombOldVGPR</a>,</td></tr>
<tr><th id="524">524</th><td>                                        <a class="local col5 ref" href="#65OldOpndValue" title='OldOpndValue' data-ref="65OldOpndValue" data-ref-filename="65OldOpndValue">OldOpndValue</a>, <a class="local col6 ref" href="#66CombBCZ" title='CombBCZ' data-ref="66CombBCZ" data-ref-filename="66CombBCZ">CombBCZ</a>)) {</td></tr>
<tr><th id="525">525</th><td>        <a class="local col8 ref" href="#68DPPMIs" title='DPPMIs' data-ref="68DPPMIs" data-ref-filename="68DPPMIs">DPPMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#86DPPInst" title='DPPInst' data-ref="86DPPInst" data-ref-filename="86DPPInst">DPPInst</a>);</td></tr>
<tr><th id="526">526</th><td>        <a class="local col2 ref" href="#72Rollback" title='Rollback' data-ref="72Rollback" data-ref-filename="72Rollback">Rollback</a> = <b>false</b>;</td></tr>
<tr><th id="527">527</th><td>      }</td></tr>
<tr><th id="528">528</th><td>    } <b>else</b> {</td></tr>
<tr><th id="529">529</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Use == Src1 &amp;&amp; OrigMI.isCommutable()); <i>// by check [1]</i></td></tr>
<tr><th id="530">530</th><td>      <em>auto</em> *<dfn class="local col7 decl" id="87BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="87BB" data-ref-filename="87BB">BB</dfn> = <a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="531">531</th><td>      <em>auto</em> *<dfn class="local col8 decl" id="88NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="88NewMI" data-ref-filename="88NewMI">NewMI</dfn> = <a class="local col7 ref" href="#87BB" title='BB' data-ref="87BB" data-ref-filename="87BB">BB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>);</td></tr>
<tr><th id="532">532</th><td>      <a class="local col7 ref" href="#87BB" title='BB' data-ref="87BB" data-ref-filename="87BB">BB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>, <a class="local col8 ref" href="#88NewMI" title='NewMI' data-ref="88NewMI" data-ref-filename="88NewMI">NewMI</a>);</td></tr>
<tr><th id="533">533</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'>*<a class="local col8 ref" href="#88NewMI" title='NewMI' data-ref="88NewMI" data-ref-filename="88NewMI">NewMI</a></span>)) {</td></tr>
<tr><th id="534">534</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  commuted:  "</q> &lt;&lt; *NewMI);</td></tr>
<tr><th id="535">535</th><td>        <b>if</b> (<em>auto</em> *<dfn class="local col9 decl" id="89DPPInst" title='DPPInst' data-type='llvm::MachineInstr *' data-ref="89DPPInst" data-ref-filename="89DPPInst"><a class="local col9 ref" href="#89DPPInst" title='DPPInst' data-ref="89DPPInst" data-ref-filename="89DPPInst">DPPInst</a></dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb" title='(anonymous namespace)::GCNDPPCombine::createDPPInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEPNS1_14MachineOperandEb">createDPPInst</a>(<span class='refarg'>*<a class="local col8 ref" href="#88NewMI" title='NewMI' data-ref="88NewMI" data-ref-filename="88NewMI">NewMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#55MovMI" title='MovMI' data-ref="55MovMI" data-ref-filename="55MovMI">MovMI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#464" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_" data-ref-filename="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col0 ref" href="#70CombOldVGPR" title='CombOldVGPR' data-ref="70CombOldVGPR" data-ref-filename="70CombOldVGPR">CombOldVGPR</a>,</td></tr>
<tr><th id="536">536</th><td>                                          <a class="local col5 ref" href="#65OldOpndValue" title='OldOpndValue' data-ref="65OldOpndValue" data-ref-filename="65OldOpndValue">OldOpndValue</a>, <a class="local col6 ref" href="#66CombBCZ" title='CombBCZ' data-ref="66CombBCZ" data-ref-filename="66CombBCZ">CombBCZ</a>)) {</td></tr>
<tr><th id="537">537</th><td>          <a class="local col8 ref" href="#68DPPMIs" title='DPPMIs' data-ref="68DPPMIs" data-ref-filename="68DPPMIs">DPPMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col9 ref" href="#89DPPInst" title='DPPInst' data-ref="89DPPInst" data-ref-filename="89DPPInst">DPPInst</a>);</td></tr>
<tr><th id="538">538</th><td>          <a class="local col2 ref" href="#72Rollback" title='Rollback' data-ref="72Rollback" data-ref-filename="72Rollback">Rollback</a> = <b>false</b>;</td></tr>
<tr><th id="539">539</th><td>        }</td></tr>
<tr><th id="540">540</th><td>      } <b>else</b></td></tr>
<tr><th id="541">541</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  failed: cannot be commuted\n"</q>);</td></tr>
<tr><th id="542">542</th><td>      <a class="local col8 ref" href="#88NewMI" title='NewMI' data-ref="88NewMI" data-ref-filename="88NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="543">543</th><td>    }</td></tr>
<tr><th id="544">544</th><td>    <b>if</b> (<a class="local col2 ref" href="#72Rollback" title='Rollback' data-ref="72Rollback" data-ref-filename="72Rollback">Rollback</a>)</td></tr>
<tr><th id="545">545</th><td>      <b>break</b>;</td></tr>
<tr><th id="546">546</th><td>    <a class="local col7 ref" href="#67OrigMIs" title='OrigMIs' data-ref="67OrigMIs" data-ref-filename="67OrigMIs">OrigMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col6 ref" href="#76OrigMI" title='OrigMI' data-ref="76OrigMI" data-ref-filename="76OrigMI">OrigMI</a>);</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <a class="local col2 ref" href="#72Rollback" title='Rollback' data-ref="72Rollback" data-ref-filename="72Rollback">Rollback</a> |= !<a class="local col3 ref" href="#73Uses" title='Uses' data-ref="73Uses" data-ref-filename="73Uses">Uses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col0 decl" id="90MI" title='MI' data-type='llvm::MachineInstr *' data-ref="90MI" data-ref-filename="90MI">MI</dfn> : *(<a class="local col2 ref" href="#72Rollback" title='Rollback' data-ref="72Rollback" data-ref-filename="72Rollback">Rollback</a>? &amp;<a class="local col8 ref" href="#68DPPMIs" title='DPPMIs' data-ref="68DPPMIs" data-ref-filename="68DPPMIs">DPPMIs</a> : &amp;<a class="local col7 ref" href="#67OrigMIs" title='OrigMIs' data-ref="67OrigMIs" data-ref-filename="67OrigMIs">OrigMIs</a>))</td></tr>
<tr><th id="552">552</th><td>    <a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI" data-ref-filename="90MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (!<a class="local col2 ref" href="#72Rollback" title='Rollback' data-ref="72Rollback" data-ref-filename="72Rollback">Rollback</a>) {</td></tr>
<tr><th id="555">555</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="91S" title='S' data-type='llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt; &amp;' data-ref="91S" data-ref-filename="91S">S</dfn> : <a class="local col9 ref" href="#69RegSeqWithOpNos" title='RegSeqWithOpNos' data-ref="69RegSeqWithOpNos" data-ref-filename="69RegSeqWithOpNos">RegSeqWithOpNos</a>) {</td></tr>
<tr><th id="556">556</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="local col1 ref" href="#91S" title='S' data-ref="91S" data-ref-filename="91S">S</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="557">557</th><td>        <a class="local col1 ref" href="#91S" title='S' data-ref="91S" data-ref-filename="91S">S</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="558">558</th><td>        <b>continue</b>;</td></tr>
<tr><th id="559">559</th><td>      }</td></tr>
<tr><th id="560">560</th><td>      <b>while</b> (!<a class="local col1 ref" href="#91S" title='S' data-ref="91S" data-ref-filename="91S">S</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="561">561</th><td>        <a class="local col1 ref" href="#91S" title='S' data-ref="91S" data-ref-filename="91S">S</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#91S" title='S' data-ref="91S" data-ref-filename="91S">S</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>true</b>);</td></tr>
<tr><th id="562">562</th><td>    }</td></tr>
<tr><th id="563">563</th><td>  }</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <b>return</b> !<a class="local col2 ref" href="#72Rollback" title='Rollback' data-ref="72Rollback" data-ref-filename="72Rollback">Rollback</a>;</td></tr>
<tr><th id="566">566</th><td>}</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::GCNDPPCombine" title='(anonymous namespace)::GCNDPPCombine' data-ref="(anonymousnamespace)::GCNDPPCombine" data-ref-filename="(anonymousnamespace)..GCNDPPCombine">GCNDPPCombine</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_113GCNDPPCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::GCNDPPCombine::runOnMachineFunction' data-type='bool (anonymous namespace)::GCNDPPCombine::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113GCNDPPCombine20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113GCNDPPCombine20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="92MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="92MF" data-ref-filename="92MF">MF</dfn>) {</td></tr>
<tr><th id="569">569</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="93ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="93ST" data-ref-filename="93ST">ST</dfn> = <a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF" data-ref-filename="92MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="570">570</th><td>  <b>if</b> (!<a class="local col3 ref" href="#93ST" title='ST' data-ref="93ST" data-ref-filename="93ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget6hasDPPEv" title='llvm::GCNSubtarget::hasDPP' data-ref="_ZNK4llvm12GCNSubtarget6hasDPPEv" data-ref-filename="_ZNK4llvm12GCNSubtarget6hasDPPEv">hasDPP</a>() || <a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF" data-ref-filename="92MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="571">571</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::MRI" title='(anonymous namespace)::GCNDPPCombine::MRI' data-use='w' data-ref="(anonymousnamespace)::GCNDPPCombine::MRI" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..MRI">MRI</a> = &amp;<a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF" data-ref-filename="92MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="574">574</th><td>  <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='w' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a> = <a class="local col3 ref" href="#93ST" title='ST' data-ref="93ST" data-ref-filename="93ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <em>bool</em> <dfn class="local col4 decl" id="94Changed" title='Changed' data-type='bool' data-ref="94Changed" data-ref-filename="94Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="577">577</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="95MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="95MBB" data-ref-filename="95MBB">MBB</dfn> : <a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF" data-ref-filename="92MF">MF</a>) {</td></tr>
<tr><th id="578">578</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="96I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="96I" data-ref-filename="96I">I</dfn> = <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB" data-ref-filename="95MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col7 decl" id="97E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="97E" data-ref-filename="97E">E</dfn> = <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB" data-ref-filename="95MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col6 ref" href="#96I" title='I' data-ref="96I" data-ref-filename="96I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#97E" title='E' data-ref="97E" data-ref-filename="97E">E</a>;) {</td></tr>
<tr><th id="579">579</th><td>      <em>auto</em> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="98MI" data-ref-filename="98MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96I" title='I' data-ref="96I" data-ref-filename="96I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="580">580</th><td>      <b>if</b> (<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B32_dpp" title='llvm::AMDGPU::V_MOV_B32_dpp' data-ref="llvm::AMDGPU::V_MOV_B32_dpp" data-ref-filename="llvm..AMDGPU..V_MOV_B32_dpp">V_MOV_B32_dpp</a> &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE" title='(anonymous namespace)::GCNDPPCombine::combineDPPMov' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE">combineDPPMov</a>(<span class='refarg'><a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a></span>)) {</td></tr>
<tr><th id="581">581</th><td>        <a class="local col4 ref" href="#94Changed" title='Changed' data-ref="94Changed" data-ref-filename="94Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="582">582</th><td>        <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#50" title='NumDPPMovsCombined' data-ref="NumDPPMovsCombined" data-ref-filename="NumDPPMovsCombined">NumDPPMovsCombined</a>;</td></tr>
<tr><th id="583">583</th><td>      } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_MOV_B64_DPP_PSEUDO" title='llvm::AMDGPU::V_MOV_B64_DPP_PSEUDO' data-ref="llvm::AMDGPU::V_MOV_B64_DPP_PSEUDO" data-ref-filename="llvm..AMDGPU..V_MOV_B64_DPP_PSEUDO">V_MOV_B64_DPP_PSEUDO</a>) {</td></tr>
<tr><th id="584">584</th><td>        <em>auto</em> <dfn class="local col9 decl" id="99Split" title='Split' data-type='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;' data-ref="99Split" data-ref-filename="99Split">Split</dfn> = <a class="tu member field" href="#(anonymousnamespace)::GCNDPPCombine::TII" title='(anonymous namespace)::GCNDPPCombine::TII' data-use='r' data-ref="(anonymousnamespace)::GCNDPPCombine::TII" data-ref-filename="(anonymousnamespace)..GCNDPPCombine..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE" title='llvm::SIInstrInfo::expandMovDPP64' data-ref="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo14expandMovDPP64ERNS_12MachineInstrE">expandMovDPP64</a>(<span class='refarg'><a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a></span>);</td></tr>
<tr><th id="585">585</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="100M" title='M' data-type='llvm::MachineInstr *' data-ref="100M" data-ref-filename="100M">M</dfn> : { <a class="local col9 ref" href="#99Split" title='Split' data-ref="99Split" data-ref-filename="99Split">Split</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, <a class="local col9 ref" href="#99Split" title='Split' data-ref="99Split" data-ref-filename="99Split">Split</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> }) {</td></tr>
<tr><th id="586">586</th><td>          <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE" title='(anonymous namespace)::GCNDPPCombine::combineDPPMov' data-use='c' data-ref="_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_113GCNDPPCombine13combineDPPMovERN4llvm12MachineInstrE">combineDPPMov</a>(<span class='refarg'>*<a class="local col0 ref" href="#100M" title='M' data-ref="100M" data-ref-filename="100M">M</a></span>))</td></tr>
<tr><th id="587">587</th><td>            <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#50" title='NumDPPMovsCombined' data-ref="NumDPPMovsCombined" data-ref-filename="NumDPPMovsCombined">NumDPPMovsCombined</a>;</td></tr>
<tr><th id="588">588</th><td>        }</td></tr>
<tr><th id="589">589</th><td>        <a class="local col4 ref" href="#94Changed" title='Changed' data-ref="94Changed" data-ref-filename="94Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="590">590</th><td>      }</td></tr>
<tr><th id="591">591</th><td>    }</td></tr>
<tr><th id="592">592</th><td>  }</td></tr>
<tr><th id="593">593</th><td>  <b>return</b> <a class="local col4 ref" href="#94Changed" title='Changed' data-ref="94Changed" data-ref-filename="94Changed">Changed</a>;</td></tr>
<tr><th id="594">594</th><td>}</td></tr>
<tr><th id="595">595</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>