# Reading C:/modeltech_6.6b/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.6b May 21 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile {Z:/EE367/Homework/Homework 8/test_top.vhd} 
# Loading project homework8
# Compile of sequence.vhd was successful.
# Compile of test_top.vhd was successful.
# 2 compiles, 0 failed with no errors. 
vsim work.test_top
# vsim work.test_top 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test_top(test_top_arch)#1
add wave sim:/test_top/*
run
# ** Note: EE 367 - Logic Design,  Serial Sequence Testbench
#    Time: 0 ns  Iteration: 0  Instance: /test_top
# ** Note: PASS: Sequence Found
#    Time: 110 ns  Iteration: 0  Instance: /test_top
# ** Note: PASS: Sequence Found
#    Time: 200 ns  Iteration: 0  Instance: /test_top
# ** Note: PASS: Did Not False Detect
#    Time: 290 ns  Iteration: 0  Instance: /test_top
