$date
	Sun Oct 23 01:13:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#192975
b1111 !
1"
#192978
b1111 &
b1111 %
1$
#192979
0"
#192982
b101110 &
b101110 %
#192986
b10111 &
b10111 %
#192990
b1000110 &
b1000110 %
#192994
b100011 &
b100011 %
#192998
b1101010 &
b1101010 %
#193002
b110101 &
b110101 %
#193006
b10100000 &
b10100000 %
#193010
b1010000 &
b1010000 %
#193014
b101000 &
b101000 %
#193018
b10100 &
b10100 %
#193022
b1010 &
b1010 %
#193026
b101 &
b101 %
#193030
b10000 &
b10000 %
#193034
b1000 &
b1000 %
#193038
b100 &
b100 %
#193042
b10 &
b10 %
#193046
b1 &
1#
b1 %
#193050
b0 &
b0 %
0#
0$
#1156100
b100 !
1"
#1156102
b100 &
b100 %
1$
#1156103
0"
#1156106
b10 &
b10 %
#1156110
b1 &
1#
b1 %
#1156114
b0 &
b0 %
0#
0$
#2215403
b11010 !
1"
#2215406
b11010 &
b11010 %
1$
#2215407
0"
#2215410
b1101 &
b1101 %
#2215414
b101000 &
b101000 %
#2215418
b10100 &
b10100 %
#2215422
b1010 &
b1010 %
#2215426
b101 &
b101 %
#2215430
b10000 &
b10000 %
#2215434
b1000 &
b1000 %
#2215438
b100 &
b100 %
#2215442
b10 &
b10 %
#2215446
b1 &
1#
b1 %
#2215450
b0 &
b0 %
0#
0$
#4500012
