// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.716000,HLS_SYN_LAT=29898479,HLS_SYN_TPT=none,HLS_SYN_MEM=205,HLS_SYN_DSP=24,HLS_SYN_FF=4449,HLS_SYN_LUT=8788,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst_n,
        cnn_input_Addr_A,
        cnn_input_EN_A,
        cnn_input_WEN_A,
        cnn_input_Din_A,
        cnn_input_Dout_A,
        cnn_input_Clk_A,
        cnn_input_Rst_A,
        prediction_Addr_A,
        prediction_EN_A,
        prediction_WEN_A,
        prediction_Din_A,
        prediction_Dout_A,
        prediction_Clk_A,
        prediction_Rst_A,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] cnn_input_Addr_A;
output   cnn_input_EN_A;
output  [3:0] cnn_input_WEN_A;
output  [31:0] cnn_input_Din_A;
input  [31:0] cnn_input_Dout_A;
output   cnn_input_Clk_A;
output   cnn_input_Rst_A;
output  [31:0] prediction_Addr_A;
output   prediction_EN_A;
output  [3:0] prediction_WEN_A;
output  [31:0] prediction_Din_A;
input  [31:0] prediction_Dout_A;
output   prediction_Clk_A;
output   prediction_Rst_A;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1:0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;
output   interrupt;

reg cnn_input_EN_A;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [10:0] flat_array_address0;
reg    flat_array_ce0;
reg    flat_array_we0;
wire   [31:0] flat_array_q0;
wire   [4:0] i_fu_217_p2;
reg   [4:0] i_reg_298;
wire    ap_CS_fsm_state2;
wire   [9:0] ix_in_fu_223_p2;
reg   [9:0] ix_in_reg_303;
wire   [0:0] icmp_ln18_fu_211_p2;
wire   [10:0] sub_ln24_fu_253_p2;
reg   [10:0] sub_ln24_reg_308;
wire   [4:0] j_fu_265_p2;
reg   [4:0] j_reg_316;
wire    ap_CS_fsm_state3;
wire   [9:0] add_ln25_fu_271_p2;
reg   [9:0] add_ln25_reg_321;
wire   [0:0] icmp_ln20_fu_259_p2;
wire   [10:0] add_ln24_fu_281_p2;
reg   [10:0] add_ln24_reg_326;
reg   [9:0] conv_1_input_0_address0;
reg    conv_1_input_0_ce0;
reg    conv_1_input_0_we0;
wire   [31:0] conv_1_input_0_q0;
reg   [14:0] conv_1_out_address0;
reg    conv_1_out_ce0;
reg    conv_1_out_we0;
wire   [31:0] conv_1_out_q0;
reg   [12:0] max_pool_1_out_address0;
reg    max_pool_1_out_ce0;
reg    max_pool_1_out_we0;
wire   [31:0] max_pool_1_out_q0;
reg   [12:0] conv_2_out_address0;
reg    conv_2_out_ce0;
reg    conv_2_out_we0;
wire   [31:0] conv_2_out_q0;
reg   [10:0] max_pool_2_out_address0;
reg    max_pool_2_out_ce0;
reg    max_pool_2_out_we0;
wire   [31:0] max_pool_2_out_q0;
wire    grp_dense_fu_162_ap_start;
wire    grp_dense_fu_162_ap_done;
wire    grp_dense_fu_162_ap_idle;
wire    grp_dense_fu_162_ap_ready;
wire   [31:0] grp_dense_fu_162_prediction_Addr_A;
wire    grp_dense_fu_162_prediction_EN_A;
wire   [3:0] grp_dense_fu_162_prediction_WEN_A;
wire   [31:0] grp_dense_fu_162_prediction_Din_A;
wire   [10:0] grp_dense_fu_162_flat_array_address0;
wire    grp_dense_fu_162_flat_array_ce0;
wire    grp_conv_2_fu_172_ap_start;
wire    grp_conv_2_fu_172_ap_done;
wire    grp_conv_2_fu_172_ap_idle;
wire    grp_conv_2_fu_172_ap_ready;
wire   [12:0] grp_conv_2_fu_172_input_r_address0;
wire    grp_conv_2_fu_172_input_r_ce0;
wire   [12:0] grp_conv_2_fu_172_conv_out_address0;
wire    grp_conv_2_fu_172_conv_out_ce0;
wire    grp_conv_2_fu_172_conv_out_we0;
wire   [31:0] grp_conv_2_fu_172_conv_out_d0;
wire    grp_conv_1_fu_182_ap_start;
wire    grp_conv_1_fu_182_ap_done;
wire    grp_conv_1_fu_182_ap_idle;
wire    grp_conv_1_fu_182_ap_ready;
wire   [9:0] grp_conv_1_fu_182_input_0_address0;
wire    grp_conv_1_fu_182_input_0_ce0;
wire   [14:0] grp_conv_1_fu_182_conv_out_address0;
wire    grp_conv_1_fu_182_conv_out_ce0;
wire    grp_conv_1_fu_182_conv_out_we0;
wire   [31:0] grp_conv_1_fu_182_conv_out_d0;
wire    grp_max_pool_1_fu_192_ap_start;
wire    grp_max_pool_1_fu_192_ap_done;
wire    grp_max_pool_1_fu_192_ap_idle;
wire    grp_max_pool_1_fu_192_ap_ready;
wire   [14:0] grp_max_pool_1_fu_192_conv_out_address0;
wire    grp_max_pool_1_fu_192_conv_out_ce0;
wire   [12:0] grp_max_pool_1_fu_192_max_pool_out_address0;
wire    grp_max_pool_1_fu_192_max_pool_out_ce0;
wire    grp_max_pool_1_fu_192_max_pool_out_we0;
wire   [31:0] grp_max_pool_1_fu_192_max_pool_out_d0;
wire    grp_max_pool_2_fu_198_ap_start;
wire    grp_max_pool_2_fu_198_ap_done;
wire    grp_max_pool_2_fu_198_ap_idle;
wire    grp_max_pool_2_fu_198_ap_ready;
wire   [12:0] grp_max_pool_2_fu_198_conv_out_address0;
wire    grp_max_pool_2_fu_198_conv_out_ce0;
wire   [10:0] grp_max_pool_2_fu_198_max_pool_out_address0;
wire    grp_max_pool_2_fu_198_max_pool_out_ce0;
wire    grp_max_pool_2_fu_198_max_pool_out_we0;
wire   [31:0] grp_max_pool_2_fu_198_max_pool_out_d0;
wire    grp_flat_fu_204_ap_start;
wire    grp_flat_fu_204_ap_done;
wire    grp_flat_fu_204_ap_idle;
wire    grp_flat_fu_204_ap_ready;
wire   [10:0] grp_flat_fu_204_max_pool_out_address0;
wire    grp_flat_fu_204_max_pool_out_ce0;
wire   [10:0] grp_flat_fu_204_flat_array_address0;
wire    grp_flat_fu_204_flat_array_ce0;
wire    grp_flat_fu_204_flat_array_we0;
wire   [31:0] grp_flat_fu_204_flat_array_d0;
reg   [4:0] i_0_reg_118;
reg   [9:0] ix_in_0_reg_129;
reg   [9:0] ix_in_1_reg_141;
wire    ap_CS_fsm_state4;
reg   [4:0] j_0_reg_151;
reg    grp_dense_fu_162_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_conv_2_fu_172_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_conv_1_fu_182_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_max_pool_1_fu_192_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_max_pool_2_fu_198_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_flat_fu_204_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln24_2_fu_286_p1;
wire  signed [63:0] sext_ln24_fu_291_p1;
wire   [31:0] cnn_input_Addr_A_orig;
wire   [9:0] tmp_fu_229_p3;
wire   [6:0] tmp_s_fu_241_p3;
wire   [10:0] zext_ln24_fu_237_p1;
wire   [10:0] zext_ln24_1_fu_249_p1;
wire   [10:0] zext_ln24_3_fu_277_p1;
reg   [14:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_dense_fu_162_ap_start_reg = 1'b0;
#0 grp_conv_2_fu_172_ap_start_reg = 1'b0;
#0 grp_conv_1_fu_182_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_192_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_198_ap_start_reg = 1'b0;
#0 grp_flat_fu_204_ap_start_reg = 1'b0;
end

cnn_flat_array #(
    .DataWidth( 32 ),
    .AddressRange( 1600 ),
    .AddressWidth( 11 ))
flat_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_address0),
    .ce0(flat_array_ce0),
    .we0(flat_array_we0),
    .d0(grp_flat_fu_204_flat_array_d0),
    .q0(flat_array_q0)
);

cnn_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
cnn_CRTL_BUS_s_axi_U(
    .AWVALID(s_axi_CRTL_BUS_AWVALID),
    .AWREADY(s_axi_CRTL_BUS_AWREADY),
    .AWADDR(s_axi_CRTL_BUS_AWADDR),
    .WVALID(s_axi_CRTL_BUS_WVALID),
    .WREADY(s_axi_CRTL_BUS_WREADY),
    .WDATA(s_axi_CRTL_BUS_WDATA),
    .WSTRB(s_axi_CRTL_BUS_WSTRB),
    .ARVALID(s_axi_CRTL_BUS_ARVALID),
    .ARREADY(s_axi_CRTL_BUS_ARREADY),
    .ARADDR(s_axi_CRTL_BUS_ARADDR),
    .RVALID(s_axi_CRTL_BUS_RVALID),
    .RREADY(s_axi_CRTL_BUS_RREADY),
    .RDATA(s_axi_CRTL_BUS_RDATA),
    .RRESP(s_axi_CRTL_BUS_RRESP),
    .BVALID(s_axi_CRTL_BUS_BVALID),
    .BREADY(s_axi_CRTL_BUS_BREADY),
    .BRESP(s_axi_CRTL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_conv_1_input_0 #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
conv_1_input_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_0_address0),
    .ce0(conv_1_input_0_ce0),
    .we0(conv_1_input_0_we0),
    .d0(cnn_input_Dout_A),
    .q0(conv_1_input_0_q0)
);

cnn_conv_1_out #(
    .DataWidth( 32 ),
    .AddressRange( 21632 ),
    .AddressWidth( 15 ))
conv_1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_out_address0),
    .ce0(conv_1_out_ce0),
    .we0(conv_1_out_we0),
    .d0(grp_conv_1_fu_182_conv_out_d0),
    .q0(conv_1_out_q0)
);

cnn_max_pool_1_out #(
    .DataWidth( 32 ),
    .AddressRange( 5408 ),
    .AddressWidth( 13 ))
max_pool_1_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_address0),
    .ce0(max_pool_1_out_ce0),
    .we0(max_pool_1_out_we0),
    .d0(grp_max_pool_1_fu_192_max_pool_out_d0),
    .q0(max_pool_1_out_q0)
);

cnn_conv_2_out #(
    .DataWidth( 32 ),
    .AddressRange( 7744 ),
    .AddressWidth( 13 ))
conv_2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_2_out_address0),
    .ce0(conv_2_out_ce0),
    .we0(conv_2_out_we0),
    .d0(grp_conv_2_fu_172_conv_out_d0),
    .q0(conv_2_out_q0)
);

cnn_max_pool_2_out #(
    .DataWidth( 32 ),
    .AddressRange( 1600 ),
    .AddressWidth( 11 ))
max_pool_2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_2_out_address0),
    .ce0(max_pool_2_out_ce0),
    .we0(max_pool_2_out_we0),
    .d0(grp_max_pool_2_fu_198_max_pool_out_d0),
    .q0(max_pool_2_out_q0)
);

dense grp_dense_fu_162(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dense_fu_162_ap_start),
    .ap_done(grp_dense_fu_162_ap_done),
    .ap_idle(grp_dense_fu_162_ap_idle),
    .ap_ready(grp_dense_fu_162_ap_ready),
    .prediction_Addr_A(grp_dense_fu_162_prediction_Addr_A),
    .prediction_EN_A(grp_dense_fu_162_prediction_EN_A),
    .prediction_WEN_A(grp_dense_fu_162_prediction_WEN_A),
    .prediction_Din_A(grp_dense_fu_162_prediction_Din_A),
    .prediction_Dout_A(32'd0),
    .flat_array_address0(grp_dense_fu_162_flat_array_address0),
    .flat_array_ce0(grp_dense_fu_162_flat_array_ce0),
    .flat_array_q0(flat_array_q0)
);

conv_2 grp_conv_2_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_2_fu_172_ap_start),
    .ap_done(grp_conv_2_fu_172_ap_done),
    .ap_idle(grp_conv_2_fu_172_ap_idle),
    .ap_ready(grp_conv_2_fu_172_ap_ready),
    .input_r_address0(grp_conv_2_fu_172_input_r_address0),
    .input_r_ce0(grp_conv_2_fu_172_input_r_ce0),
    .input_r_q0(max_pool_1_out_q0),
    .conv_out_address0(grp_conv_2_fu_172_conv_out_address0),
    .conv_out_ce0(grp_conv_2_fu_172_conv_out_ce0),
    .conv_out_we0(grp_conv_2_fu_172_conv_out_we0),
    .conv_out_d0(grp_conv_2_fu_172_conv_out_d0)
);

conv_1 grp_conv_1_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_1_fu_182_ap_start),
    .ap_done(grp_conv_1_fu_182_ap_done),
    .ap_idle(grp_conv_1_fu_182_ap_idle),
    .ap_ready(grp_conv_1_fu_182_ap_ready),
    .input_0_address0(grp_conv_1_fu_182_input_0_address0),
    .input_0_ce0(grp_conv_1_fu_182_input_0_ce0),
    .input_0_q0(conv_1_input_0_q0),
    .conv_out_address0(grp_conv_1_fu_182_conv_out_address0),
    .conv_out_ce0(grp_conv_1_fu_182_conv_out_ce0),
    .conv_out_we0(grp_conv_1_fu_182_conv_out_we0),
    .conv_out_d0(grp_conv_1_fu_182_conv_out_d0)
);

max_pool_1 grp_max_pool_1_fu_192(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_1_fu_192_ap_start),
    .ap_done(grp_max_pool_1_fu_192_ap_done),
    .ap_idle(grp_max_pool_1_fu_192_ap_idle),
    .ap_ready(grp_max_pool_1_fu_192_ap_ready),
    .conv_out_address0(grp_max_pool_1_fu_192_conv_out_address0),
    .conv_out_ce0(grp_max_pool_1_fu_192_conv_out_ce0),
    .conv_out_q0(conv_1_out_q0),
    .max_pool_out_address0(grp_max_pool_1_fu_192_max_pool_out_address0),
    .max_pool_out_ce0(grp_max_pool_1_fu_192_max_pool_out_ce0),
    .max_pool_out_we0(grp_max_pool_1_fu_192_max_pool_out_we0),
    .max_pool_out_d0(grp_max_pool_1_fu_192_max_pool_out_d0)
);

max_pool_2 grp_max_pool_2_fu_198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_2_fu_198_ap_start),
    .ap_done(grp_max_pool_2_fu_198_ap_done),
    .ap_idle(grp_max_pool_2_fu_198_ap_idle),
    .ap_ready(grp_max_pool_2_fu_198_ap_ready),
    .conv_out_address0(grp_max_pool_2_fu_198_conv_out_address0),
    .conv_out_ce0(grp_max_pool_2_fu_198_conv_out_ce0),
    .conv_out_q0(conv_2_out_q0),
    .max_pool_out_address0(grp_max_pool_2_fu_198_max_pool_out_address0),
    .max_pool_out_ce0(grp_max_pool_2_fu_198_max_pool_out_ce0),
    .max_pool_out_we0(grp_max_pool_2_fu_198_max_pool_out_we0),
    .max_pool_out_d0(grp_max_pool_2_fu_198_max_pool_out_d0)
);

flat grp_flat_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_flat_fu_204_ap_start),
    .ap_done(grp_flat_fu_204_ap_done),
    .ap_idle(grp_flat_fu_204_ap_idle),
    .ap_ready(grp_flat_fu_204_ap_ready),
    .max_pool_out_address0(grp_flat_fu_204_max_pool_out_address0),
    .max_pool_out_ce0(grp_flat_fu_204_max_pool_out_ce0),
    .max_pool_out_q0(max_pool_2_out_q0),
    .flat_array_address0(grp_flat_fu_204_flat_array_address0),
    .flat_array_ce0(grp_flat_fu_204_flat_array_ce0),
    .flat_array_we0(grp_flat_fu_204_flat_array_we0),
    .flat_array_d0(grp_flat_fu_204_flat_array_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_1_fu_182_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln18_fu_211_p2 == 1'd1))) begin
            grp_conv_1_fu_182_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_182_ap_ready == 1'b1)) begin
            grp_conv_1_fu_182_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_2_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_conv_2_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_172_ap_ready == 1'b1)) begin
            grp_conv_2_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dense_fu_162_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_dense_fu_162_ap_start_reg <= 1'b1;
        end else if ((grp_dense_fu_162_ap_ready == 1'b1)) begin
            grp_dense_fu_162_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_flat_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_flat_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_204_ap_ready == 1'b1)) begin
            grp_flat_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_1_fu_192_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_max_pool_1_fu_192_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_192_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_192_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_2_fu_198_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_max_pool_2_fu_198_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_198_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln20_fu_259_p2 == 1'd1))) begin
        i_0_reg_118 <= i_reg_298;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_118 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln20_fu_259_p2 == 1'd1))) begin
        ix_in_0_reg_129 <= ix_in_reg_303;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_129 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ix_in_1_reg_141 <= add_ln25_reg_321;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln18_fu_211_p2 == 1'd0))) begin
        ix_in_1_reg_141 <= ix_in_0_reg_129;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_0_reg_151 <= j_reg_316;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln18_fu_211_p2 == 1'd0))) begin
        j_0_reg_151 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln20_fu_259_p2 == 1'd0))) begin
        add_ln24_reg_326 <= add_ln24_fu_281_p2;
        add_ln25_reg_321 <= add_ln25_fu_271_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_298 <= i_fu_217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln18_fu_211_p2 == 1'd0))) begin
        ix_in_reg_303 <= ix_in_fu_223_p2;
        sub_ln24_reg_308[10 : 2] <= sub_ln24_fu_253_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_316 <= j_fu_265_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_fu_162_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_fu_162_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cnn_input_EN_A = 1'b1;
    end else begin
        cnn_input_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_0_address0 = sext_ln24_fu_291_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_input_0_address0 = grp_conv_1_fu_182_input_0_address0;
    end else begin
        conv_1_input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_input_0_ce0 = grp_conv_1_fu_182_input_0_ce0;
    end else begin
        conv_1_input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_1_input_0_we0 = 1'b1;
    end else begin
        conv_1_input_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_1_out_address0 = grp_max_pool_1_fu_192_conv_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_out_address0 = grp_conv_1_fu_182_conv_out_address0;
    end else begin
        conv_1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_1_out_ce0 = grp_max_pool_1_fu_192_conv_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_out_ce0 = grp_conv_1_fu_182_conv_out_ce0;
    end else begin
        conv_1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_out_we0 = grp_conv_1_fu_182_conv_out_we0;
    end else begin
        conv_1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_2_out_address0 = grp_max_pool_2_fu_198_conv_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_2_out_address0 = grp_conv_2_fu_172_conv_out_address0;
    end else begin
        conv_2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_2_out_ce0 = grp_max_pool_2_fu_198_conv_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_2_out_ce0 = grp_conv_2_fu_172_conv_out_ce0;
    end else begin
        conv_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_2_out_we0 = grp_conv_2_fu_172_conv_out_we0;
    end else begin
        conv_2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_address0 = grp_flat_fu_204_flat_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_address0 = grp_dense_fu_162_flat_array_address0;
    end else begin
        flat_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_ce0 = grp_flat_fu_204_flat_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        flat_array_ce0 = grp_dense_fu_162_flat_array_ce0;
    end else begin
        flat_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        flat_array_we0 = grp_flat_fu_204_flat_array_we0;
    end else begin
        flat_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_address0 = grp_max_pool_1_fu_192_max_pool_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_address0 = grp_conv_2_fu_172_input_r_address0;
    end else begin
        max_pool_1_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_ce0 = grp_max_pool_1_fu_192_max_pool_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        max_pool_1_out_ce0 = grp_conv_2_fu_172_input_r_ce0;
    end else begin
        max_pool_1_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        max_pool_1_out_we0 = grp_max_pool_1_fu_192_max_pool_out_we0;
    end else begin
        max_pool_1_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_2_out_address0 = grp_flat_fu_204_max_pool_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_address0 = grp_max_pool_2_fu_198_max_pool_out_address0;
    end else begin
        max_pool_2_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_pool_2_out_ce0 = grp_flat_fu_204_max_pool_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_ce0 = grp_max_pool_2_fu_198_max_pool_out_ce0;
    end else begin
        max_pool_2_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        max_pool_2_out_we0 = grp_max_pool_2_fu_198_max_pool_out_we0;
    end else begin
        max_pool_2_out_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln18_fu_211_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln20_fu_259_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_conv_1_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_max_pool_1_fu_192_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_conv_2_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_max_pool_2_fu_198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_flat_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_dense_fu_162_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_fu_281_p2 = (sub_ln24_reg_308 + zext_ln24_3_fu_277_p1);

assign add_ln25_fu_271_p2 = (ix_in_1_reg_141 + 10'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cnn_input_Addr_A = cnn_input_Addr_A_orig << 32'd2;

assign cnn_input_Addr_A_orig = zext_ln24_2_fu_286_p1;

assign cnn_input_Clk_A = ap_clk;

assign cnn_input_Din_A = 32'd0;

assign cnn_input_Rst_A = ap_rst_n_inv;

assign cnn_input_WEN_A = 4'd0;

assign grp_conv_1_fu_182_ap_start = grp_conv_1_fu_182_ap_start_reg;

assign grp_conv_2_fu_172_ap_start = grp_conv_2_fu_172_ap_start_reg;

assign grp_dense_fu_162_ap_start = grp_dense_fu_162_ap_start_reg;

assign grp_flat_fu_204_ap_start = grp_flat_fu_204_ap_start_reg;

assign grp_max_pool_1_fu_192_ap_start = grp_max_pool_1_fu_192_ap_start_reg;

assign grp_max_pool_2_fu_198_ap_start = grp_max_pool_2_fu_198_ap_start_reg;

assign i_fu_217_p2 = (i_0_reg_118 + 5'd1);

assign icmp_ln18_fu_211_p2 = ((i_0_reg_118 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_259_p2 = ((j_0_reg_151 == 5'd28) ? 1'b1 : 1'b0);

assign ix_in_fu_223_p2 = (ix_in_0_reg_129 + 10'd28);

assign j_fu_265_p2 = (j_0_reg_151 + 5'd1);

assign prediction_Addr_A = grp_dense_fu_162_prediction_Addr_A;

assign prediction_Clk_A = ap_clk;

assign prediction_Din_A = grp_dense_fu_162_prediction_Din_A;

assign prediction_EN_A = grp_dense_fu_162_prediction_EN_A;

assign prediction_Rst_A = ap_rst_n_inv;

assign prediction_WEN_A = grp_dense_fu_162_prediction_WEN_A;

assign sext_ln24_fu_291_p1 = $signed(add_ln24_reg_326);

assign sub_ln24_fu_253_p2 = (zext_ln24_fu_237_p1 - zext_ln24_1_fu_249_p1);

assign tmp_fu_229_p3 = {{i_0_reg_118}, {5'd0}};

assign tmp_s_fu_241_p3 = {{i_0_reg_118}, {2'd0}};

assign zext_ln24_1_fu_249_p1 = tmp_s_fu_241_p3;

assign zext_ln24_2_fu_286_p1 = ix_in_1_reg_141;

assign zext_ln24_3_fu_277_p1 = j_0_reg_151;

assign zext_ln24_fu_237_p1 = tmp_fu_229_p3;

always @ (posedge ap_clk) begin
    sub_ln24_reg_308[1:0] <= 2'b00;
end

endmodule //cnn
