<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>inf.ed.ac.uk</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>rv32im_alu</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>rv32im_alu</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3d6c71a6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>exe_sel_pc_r</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>alu_result</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>exe_alu_opc_r</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>exe_pc_r</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>exe_reg1_r</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>exe_src2_r</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rv32im_alu.edn</spirit:name>
        <spirit:userFileType>edn</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/rv32im_alu_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>rv32im_alu_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rv32im_alu_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>rv32im_alu_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>The University of Edinburgh</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.inf.ed.ac.uk</xilinx:vendorURL>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:rv32im_alu:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-07-19T16:52:09Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8ae2f1_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7454e3_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20249baa_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f46e44_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e2436a_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fe7a31_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8f3ad3_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb060de_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156930c0_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714894f6_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee76abe_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0eb04c_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2c8ba1_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ce1ff_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52682dd5_ARCHIVE_LOCATION">c:/Users/nigel/Documents/svn_roots/computerdesign/CARD_Practicals_2019/rv32im_alu_ip/proj</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e617d2ec"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1a082628"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5e7a8286"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
