
---------- Begin Simulation Statistics ----------
host_inst_rate                                 414305                       # Simulator instruction rate (inst/s)
host_mem_usage                                 399552                       # Number of bytes of host memory used
host_seconds                                    48.27                       # Real time elapsed on the host
host_tick_rate                              373915787                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018050                       # Number of seconds simulated
sim_ticks                                 18050350500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31386.347100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 25325.830152                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4233891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      733342000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005488                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                23365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              9482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    351598500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13883                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 66890.708990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 76338.600472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3461192846                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51744                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2005491373                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26271                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 19059.774124                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 45644.935228                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.268823                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4197                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8445                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     79993872                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    385471478                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108866                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 55845.968472                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 58701.247024                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7033757                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4194534846                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010566                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 75109                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              34955                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2357089873                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965681                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.857772                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108866                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 55845.968472                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 58701.247024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7033757                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4194534846                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010566                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                75109                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             34955                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2357089873                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40154                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28103                       # number of replacements
system.cpu.dcache.sampled_refs                  29127                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.857772                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7056564                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505723392500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25303                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11174682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14259.410911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11384.406533                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11099583                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070867500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006720                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75099                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2355                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828124500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72742                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        54000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.584172                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       108000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11174682                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14259.410911                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11384.406533                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11099583                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070867500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006720                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75099                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2355                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828124500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006510                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72742                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809502                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.465115                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11174682                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14259.410911                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11384.406533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11099583                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070867500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006720                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75099                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2355                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828124500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006510                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72742                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72303                       # number of replacements
system.cpu.icache.sampled_refs                  72744                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.465115                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11099583                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 82649.724647                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       878566573                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 10630                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     119016.797907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 106171.593268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         4828                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1239678967                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.683285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      10416                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     375                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1066068968                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.658685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 10041                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       74595.021802                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  60775.768184                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          83875                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              205285500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.031768                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         2752                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       179                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         156254500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.029679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    2571                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11027                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60259.878571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44376.957831                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           664485681                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11027                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      489344714                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11027                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25303                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25303                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs          16500                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.051623                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         3                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs              49500                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        109733.024529                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   96917.496670                       # average overall mshr miss latency
system.l2.demand_hits                           88703                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1444964467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.129262                       # miss rate for demand accesses
system.l2.demand_misses                         13168                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        554                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1222323468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.123804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    12612                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.063274                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.243763                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1036.676258                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3993.808835                       # Average occupied blocks per context
system.l2.overall_accesses                     101871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       109733.024529                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  90391.964590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          88703                       # number of overall hits
system.l2.overall_miss_latency             1444964467                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.129262                       # miss rate for overall accesses
system.l2.overall_misses                        13168                       # number of overall misses
system.l2.overall_mshr_hits                       554                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2100890041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.228151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   23242                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.409219                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4350                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         1608                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        14161                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            10630                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1923                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9666                       # number of replacements
system.l2.sampled_refs                          17434                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5030.485093                       # Cycle average of tags in use
system.l2.total_refs                            88070                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8415                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29690365                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         256335                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       413936                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40281                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       475712                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         491191                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5793                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371633                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6022658                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.687881                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.407115                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3071429     51.00%     51.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904942     15.03%     66.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416291      6.91%     72.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402242      6.68%     79.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404207      6.71%     86.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192465      3.20%     89.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147078      2.44%     91.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112371      1.87%     93.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371633      6.17%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6022658                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40252                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1059472                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.641033                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.641033                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       992267                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9654                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12675884                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3209787                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1808317                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       202314                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12286                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3950046                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3948613                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1433                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2400575                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2400336                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              239                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1549471                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1548277                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1194                       # DTB write misses
system.switch_cpus_1.fetch.Branches            491191                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1174585                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3020076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12845727                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        133674                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076625                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1174585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       262128                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.003909                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6224972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.063580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.352645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4379501     70.35%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          33952      0.55%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74719      1.20%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          53142      0.85%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         165515      2.66%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          53014      0.85%     76.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          52047      0.84%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          41157      0.66%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1371925     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6224972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                185363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         376460                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179154                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.667716                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4167175                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1597731                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7537043                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10446802                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752974                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5675199                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.629681                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10451853                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42283                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         67284                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2641178                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       340348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1749677                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11227317                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2569444                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       114382                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10690620                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       202314                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4640                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       231873                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36790                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3133                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       328125                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       279781                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3133                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.559982                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.559982                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3995685     36.98%     36.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389092      3.60%     40.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331115     12.32%     52.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18055      0.17%     53.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851031      7.88%     60.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2600065     24.06%     85.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1613796     14.94%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10805003                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       374304                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034642                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51571     13.78%     13.78% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52741     14.09%     27.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.40%     32.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96822     25.87%     58.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     58.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       111734     29.85%     87.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        44963     12.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6224972                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.735751                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.014638                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2636523     42.35%     42.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       988723     15.88%     58.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       651662     10.47%     68.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       591622      9.50%     78.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       616061      9.90%     88.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       350841      5.64%     93.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       246076      3.95%     97.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104527      1.68%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        38937      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6224972                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.685560                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11048163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10805003                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1047975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36138                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       711799                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1174607                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1174585                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       606521                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       443261                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2641178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1749677                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6410335                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       497364                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58224                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3316553                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       433319                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          655                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18723289                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12358612                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9485872                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1709889                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       202314                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       498851                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1473335                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       957670                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28932                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
