OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUFx8_ASAP7_75t_R.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0038] Number of created patterns = 350000.
[INFO CTS-0038] Number of created patterns = 400000.
[INFO CTS-0038] Number of created patterns = 450000.
[INFO CTS-0038] Number of created patterns = 500000.
[INFO CTS-0038] Number of created patterns = 550000.
[INFO CTS-0038] Number of created patterns = 600000.
[INFO CTS-0039] Number of created patterns = 621720.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           34          
[WARNING CTS-0043] 7920 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 621720.
[INFO CTS-0047]     Number of keys in characterization LUT: 1775.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0010]  Clock net "clk_i" has 696 sinks.
[WARNING CTS-0041] Net "net913" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net912" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net911" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net910" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net909" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net908" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net907" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net906" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net905" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net904" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net903" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net902" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net901" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net900" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net899" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net898" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net897" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net896" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net895" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net894" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net893" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net892" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net891" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net890" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net889" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net888" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net887" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net886" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net885" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net884" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net883" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net882" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net881" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net880" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net879" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net878" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net877" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net876" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net875" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net874" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net873" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net872" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net871" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net870" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net869" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net868" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net867" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net866" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net865" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net864" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net863" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net862" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net861" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net860" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net859" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net858" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net857" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net856" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net855" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net854" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net853" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net852" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net851" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net850" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/cg_we_global.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.cg_we_global.clk_o" has 32 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0008] TritonCTS found 530 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 696.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0019]  Total number of sinks after clustering: 24.
[INFO CTS-0024]  Normalized sink region: [(14.6358, 16.812), (95.1277, 89.532)].
[INFO CTS-0025]     Width:  80.4919.
[INFO CTS-0026]     Height: 72.7200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 40.2460 X 72.7200
[INFO CTS-0034]     Segment length (rounded): 20.
    Key: 3240 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 3240 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 545 outSlew: 3 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 24.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47455, 13364), (53071, 20384)].
[INFO CTS-0024]  Normalized sink region: [(47.455, 13.364), (53.071, 20.384)].
[INFO CTS-0025]     Width:  5.6160.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6160 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46753, 2564), (51397, 12014)].
[INFO CTS-0024]  Normalized sink region: [(46.753, 2.564), (51.397, 12.014)].
[INFO CTS-0025]     Width:  4.6440.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41569, 25244), (55501, 29024)].
[INFO CTS-0024]  Normalized sink region: [(41.569, 25.244), (55.501, 29.024)].
[INFO CTS-0025]     Width:  13.9320.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.9660 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41083, 15794), (47185, 21734)].
[INFO CTS-0024]  Normalized sink region: [(41.083, 15.794), (47.185, 21.734)].
[INFO CTS-0025]     Width:  6.1020.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.0510 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54097, 32804), (55717, 41174)].
[INFO CTS-0024]  Normalized sink region: [(54.097, 32.804), (55.717, 41.174)].
[INFO CTS-0025]     Width:  1.6200.
[INFO CTS-0026]     Height: 8.3700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6200 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(48265, 4454), (52369, 10934)].
[INFO CTS-0024]  Normalized sink region: [(48.265, 4.454), (52.369, 10.934)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47239, 4184), (51721, 10394)].
[INFO CTS-0024]  Normalized sink region: [(47.239, 4.184), (51.721, 10.394)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43135, 22274), (52693, 25514)].
[INFO CTS-0024]  Normalized sink region: [(43.135, 22.274), (52.693, 25.514)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42217, 3104), (45457, 12824)].
[INFO CTS-0024]  Normalized sink region: [(42.217, 3.104), (45.457, 12.824)].
[INFO CTS-0025]     Width:  3.2400.
[INFO CTS-0026]     Height: 9.7200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2400 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53665, 32264), (55663, 40364)].
[INFO CTS-0024]  Normalized sink region: [(53.665, 32.264), (55.663, 40.364)].
[INFO CTS-0025]     Width:  1.9980.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9980 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40813, 13634), (45673, 20384)].
[INFO CTS-0024]  Normalized sink region: [(40.813, 13.634), (45.673, 20.384)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40759, 13904), (45673, 20654)].
[INFO CTS-0024]  Normalized sink region: [(40.759, 13.904), (45.673, 20.654)].
[INFO CTS-0025]     Width:  4.9140.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(45133, 31994), (48211, 40094)].
[INFO CTS-0024]  Normalized sink region: [(45.133, 31.994), (48.211, 40.094)].
[INFO CTS-0025]     Width:  3.0780.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0780 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47131, 2834), (52477, 12014)].
[INFO CTS-0024]  Normalized sink region: [(47.131, 2.834), (52.477, 12.014)].
[INFO CTS-0025]     Width:  5.3460.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.3460 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50263, 32264), (52423, 41174)].
[INFO CTS-0024]  Normalized sink region: [(50.263, 32.264), (52.423, 41.174)].
[INFO CTS-0025]     Width:  2.1600.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1600 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44161, 33344), (49507, 41174)].
[INFO CTS-0024]  Normalized sink region: [(44.161, 33.344), (49.507, 41.174)].
[INFO CTS-0025]     Width:  5.3460.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.3460 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41245, 22814), (54799, 26054)].
[INFO CTS-0024]  Normalized sink region: [(41.245, 22.814), (54.799, 26.054)].
[INFO CTS-0025]     Width:  13.5540.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.7770 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(48535, 12554), (53449, 19844)].
[INFO CTS-0024]  Normalized sink region: [(48.535, 12.554), (53.449, 19.844)].
[INFO CTS-0025]     Width:  4.9140.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41839, 4184), (46321, 11204)].
[INFO CTS-0024]  Normalized sink region: [(41.839, 4.184), (46.321, 11.204)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41839, 4454), (46645, 13094)].
[INFO CTS-0024]  Normalized sink region: [(41.839, 4.454), (46.645, 13.094)].
[INFO CTS-0025]     Width:  4.8060.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8060 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69865, 69254), (73861, 77354)].
[INFO CTS-0024]  Normalized sink region: [(69.865, 69.254), (73.861, 77.354)].
[INFO CTS-0025]     Width:  3.9960.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89056, 85454), (95947, 93554)].
[INFO CTS-0024]  Normalized sink region: [(89.056, 85.454), (95.947, 93.554)].
[INFO CTS-0025]     Width:  6.8910.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.8910 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62089, 59264), (65761, 66824)].
[INFO CTS-0024]  Normalized sink region: [(62.089, 59.264), (65.761, 66.824)].
[INFO CTS-0025]     Width:  3.6720.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6720 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61765, 60344), (65923, 67094)].
[INFO CTS-0024]  Normalized sink region: [(61.765, 60.344), (65.923, 67.094)].
[INFO CTS-0025]     Width:  4.1580.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85687, 87074), (91411, 100034)].
[INFO CTS-0024]  Normalized sink region: [(85.687, 87.074), (91.411, 100.034)].
[INFO CTS-0025]     Width:  5.7240.
[INFO CTS-0026]     Height: 12.9600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70189, 70874), (74239, 78974)].
[INFO CTS-0024]  Normalized sink region: [(70.189, 70.874), (74.239, 78.974)].
[INFO CTS-0025]     Width:  4.0500.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63331, 67904), (68785, 79244)].
[INFO CTS-0024]  Normalized sink region: [(63.331, 67.904), (68.785, 79.244)].
[INFO CTS-0025]     Width:  5.4540.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40975, 16064), (46105, 22274)].
[INFO CTS-0024]  Normalized sink region: [(40.975, 16.064), (46.105, 22.274)].
[INFO CTS-0025]     Width:  5.1300.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1300 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50371, 33344), (53287, 40904)].
[INFO CTS-0024]  Normalized sink region: [(50.371, 33.344), (53.287, 40.904)].
[INFO CTS-0025]     Width:  2.9160.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9160 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44269, 22814), (52747, 25784)].
[INFO CTS-0024]  Normalized sink region: [(44.269, 22.814), (52.747, 25.784)].
[INFO CTS-0025]     Width:  8.4780.
[INFO CTS-0026]     Height: 2.9700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2390 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62143, 59534), (67219, 67094)].
[INFO CTS-0024]  Normalized sink region: [(62.143, 59.534), (67.219, 67.094)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(80287, 90044), (84553, 100034)].
[INFO CTS-0024]  Normalized sink region: [(80.287, 90.044), (84.553, 100.034)].
[INFO CTS-0025]     Width:  4.2660.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63331, 71144), (68569, 78434)].
[INFO CTS-0024]  Normalized sink region: [(63.331, 71.144), (68.569, 78.434)].
[INFO CTS-0025]     Width:  5.2380.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88225, 85184), (97513, 95714)].
[INFO CTS-0024]  Normalized sink region: [(88.225, 85.184), (97.513, 95.714)].
[INFO CTS-0025]     Width:  9.2880.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.2880 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88657, 84914), (97513, 96254)].
[INFO CTS-0024]  Normalized sink region: [(88.657, 84.914), (97.513, 96.254)].
[INFO CTS-0025]     Width:  8.8560.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.8560 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68569, 60884), (73645, 67094)].
[INFO CTS-0024]  Normalized sink region: [(68.569, 60.884), (73.645, 67.094)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88819, 85994), (95785, 93824)].
[INFO CTS-0024]  Normalized sink region: [(88.819, 85.994), (95.785, 93.824)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9660 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63223, 70874), (68245, 78704)].
[INFO CTS-0024]  Normalized sink region: [(63.223, 70.874), (68.245, 78.704)].
[INFO CTS-0025]     Width:  5.0220.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0220 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67057, 60074), (72457, 67904)].
[INFO CTS-0024]  Normalized sink region: [(67.057, 60.074), (72.457, 67.904)].
[INFO CTS-0025]     Width:  5.4000.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.4000 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85309, 88154), (91141, 99764)].
[INFO CTS-0024]  Normalized sink region: [(85.309, 88.154), (91.141, 99.764)].
[INFO CTS-0025]     Width:  5.8320.
[INFO CTS-0026]     Height: 11.6100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 5.8050
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70027, 69254), (74779, 77354)].
[INFO CTS-0024]  Normalized sink region: [(70.027, 69.254), (74.779, 77.354)].
[INFO CTS-0025]     Width:  4.7520.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88549, 83564), (97513, 95444)].
[INFO CTS-0024]  Normalized sink region: [(88.549, 83.564), (97.513, 95.444)].
[INFO CTS-0025]     Width:  8.9640.
[INFO CTS-0026]     Height: 11.8800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.9640 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62521, 68984), (66301, 76814)].
[INFO CTS-0024]  Normalized sink region: [(62.521, 68.984), (66.301, 76.814)].
[INFO CTS-0025]     Width:  3.7800.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70675, 70334), (75967, 80324)].
[INFO CTS-0024]  Normalized sink region: [(70.675, 70.334), (75.967, 80.324)].
[INFO CTS-0025]     Width:  5.2920.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2920 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67381, 60344), (72943, 68174)].
[INFO CTS-0024]  Normalized sink region: [(67.381, 60.344), (72.943, 68.174)].
[INFO CTS-0025]     Width:  5.5620.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86281, 90044), (90439, 98144)].
[INFO CTS-0024]  Normalized sink region: [(86.281, 90.044), (90.439, 98.144)].
[INFO CTS-0025]     Width:  4.1580.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87577, 83024), (95677, 91934)].
[INFO CTS-0024]  Normalized sink region: [(87.577, 83.024), (95.677, 91.934)].
[INFO CTS-0025]     Width:  8.1000.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.1000 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87274, 83024), (96217, 91664)].
[INFO CTS-0024]  Normalized sink region: [(87.274, 83.024), (96.217, 91.664)].
[INFO CTS-0025]     Width:  8.9430.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4715 X 8.6400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85633, 88694), (89899, 97874)].
[INFO CTS-0024]  Normalized sink region: [(85.633, 88.694), (89.899, 97.874)].
[INFO CTS-0025]     Width:  4.2660.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87631, 83564), (97837, 94904)].
[INFO CTS-0024]  Normalized sink region: [(87.631, 83.564), (97.837, 94.904)].
[INFO CTS-0025]     Width:  10.2060.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 10.2060 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7063, 60074), (18025, 64394)].
[INFO CTS-0024]  Normalized sink region: [(7.063, 60.074), (18.025, 64.394)].
[INFO CTS-0025]     Width:  10.9620.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4810 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5767, 60344), (16675, 64934)].
[INFO CTS-0024]  Normalized sink region: [(5.767, 60.344), (16.675, 64.934)].
[INFO CTS-0025]     Width:  10.9080.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18403, 68714), (22291, 76274)].
[INFO CTS-0024]  Normalized sink region: [(18.403, 68.714), (22.291, 76.274)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5389, 67904), (16837, 73574)].
[INFO CTS-0024]  Normalized sink region: [(5.389, 67.904), (16.837, 73.574)].
[INFO CTS-0025]     Width:  11.4480.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20077, 64124), (29041, 66554)].
[INFO CTS-0024]  Normalized sink region: [(20.077, 64.124), (29.041, 66.554)].
[INFO CTS-0025]     Width:  8.9640.
[INFO CTS-0026]     Height: 2.4300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 2.4300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(79909, 89774), (83581, 99764)].
[INFO CTS-0024]  Normalized sink region: [(79.909, 89.774), (83.581, 99.764)].
[INFO CTS-0025]     Width:  3.6720.
[INFO CTS-0026]     Height: 9.9900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6720 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62899, 68714), (67543, 76814)].
[INFO CTS-0024]  Normalized sink region: [(62.899, 68.714), (67.543, 76.814)].
[INFO CTS-0025]     Width:  4.6440.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68839, 61154), (74833, 66554)].
[INFO CTS-0024]  Normalized sink region: [(68.839, 61.154), (74.833, 66.554)].
[INFO CTS-0025]     Width:  5.9940.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9970 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(80665, 90854), (84661, 98144)].
[INFO CTS-0024]  Normalized sink region: [(80.665, 90.854), (84.661, 98.144)].
[INFO CTS-0025]     Width:  3.9960.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(80773, 90314), (84715, 98414)].
[INFO CTS-0024]  Normalized sink region: [(80.773, 90.314), (84.715, 98.414)].
[INFO CTS-0025]     Width:  3.9420.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2419, 66284), (14515, 71414)].
[INFO CTS-0024]  Normalized sink region: [(2.419, 66.284), (14.515, 71.414)].
[INFO CTS-0025]     Width:  12.0960.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.0480 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20023, 58994), (28987, 63314)].
[INFO CTS-0024]  Normalized sink region: [(20.023, 58.994), (28.987, 63.314)].
[INFO CTS-0025]     Width:  8.9640.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20185, 58994), (28501, 63584)].
[INFO CTS-0024]  Normalized sink region: [(20.185, 58.994), (28.501, 63.584)].
[INFO CTS-0025]     Width:  8.3160.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2635, 58454), (17701, 64124)].
[INFO CTS-0024]  Normalized sink region: [(2.635, 58.454), (17.701, 64.124)].
[INFO CTS-0025]     Width:  15.0660.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.5330 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32335, 58724), (36979, 66824)].
[INFO CTS-0024]  Normalized sink region: [(32.335, 58.724), (36.979, 66.824)].
[INFO CTS-0025]     Width:  4.6440.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2527, 66554), (14731, 71684)].
[INFO CTS-0024]  Normalized sink region: [(2.527, 66.554), (14.731, 71.684)].
[INFO CTS-0025]     Width:  12.2040.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.1020 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4309, 58454), (15757, 63854)].
[INFO CTS-0024]  Normalized sink region: [(4.309, 58.454), (15.757, 63.854)].
[INFO CTS-0025]     Width:  11.4480.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18133, 68444), (22237, 76544)].
[INFO CTS-0024]  Normalized sink region: [(18.133, 68.444), (22.237, 76.544)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6577, 67364), (16297, 72764)].
[INFO CTS-0024]  Normalized sink region: [(6.577, 67.364), (16.297, 72.764)].
[INFO CTS-0025]     Width:  9.7200.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32119, 58994), (37573, 66554)].
[INFO CTS-0024]  Normalized sink region: [(32.119, 58.994), (37.573, 66.554)].
[INFO CTS-0025]     Width:  5.4540.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4093, 65204), (15487, 71684)].
[INFO CTS-0024]  Normalized sink region: [(4.093, 65.204), (15.487, 71.684)].
[INFO CTS-0025]     Width:  11.3940.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6970 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5389, 67904), (17485, 73844)].
[INFO CTS-0024]  Normalized sink region: [(5.389, 67.904), (17.485, 73.844)].
[INFO CTS-0025]     Width:  12.0960.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.0480 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4471, 58724), (15649, 64394)].
[INFO CTS-0024]  Normalized sink region: [(4.471, 58.724), (15.649, 64.394)].
[INFO CTS-0025]     Width:  11.1780.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5890 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19537, 66554), (23533, 74654)].
[INFO CTS-0024]  Normalized sink region: [(19.537, 66.554), (23.533, 74.654)].
[INFO CTS-0025]     Width:  3.9960.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31093, 60344), (35683, 64934)].
[INFO CTS-0024]  Normalized sink region: [(31.093, 60.344), (35.683, 64.934)].
[INFO CTS-0025]     Width:  4.5900.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2950 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31471, 60344), (35953, 65204)].
[INFO CTS-0024]  Normalized sink region: [(31.471, 60.344), (35.953, 65.204)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 4.8600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 2.4300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18403, 67634), (23263, 74384)].
[INFO CTS-0024]  Normalized sink region: [(18.403, 67.634), (23.263, 74.384)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21697, 59534), (29851, 64394)].
[INFO CTS-0024]  Normalized sink region: [(21.697, 59.534), (29.851, 64.394)].
[INFO CTS-0025]     Width:  8.1540.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.0770 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7333, 60074), (18889, 65204)].
[INFO CTS-0024]  Normalized sink region: [(7.333, 60.074), (18.889, 65.204)].
[INFO CTS-0025]     Width:  11.5560.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7780 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(24721, 66284), (29689, 73574)].
[INFO CTS-0024]  Normalized sink region: [(24.721, 66.284), (29.689, 73.574)].
[INFO CTS-0025]     Width:  4.9680.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32551, 49004), (37033, 56024)].
[INFO CTS-0024]  Normalized sink region: [(32.551, 49.004), (37.033, 56.024)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6847, 51974), (16459, 57374)].
[INFO CTS-0024]  Normalized sink region: [(6.847, 51.974), (16.459, 57.374)].
[INFO CTS-0025]     Width:  9.6120.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8060 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19591, 50624), (30985, 56834)].
[INFO CTS-0024]  Normalized sink region: [(19.591, 50.624), (30.985, 56.834)].
[INFO CTS-0025]     Width:  11.3940.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6970 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(24559, 66824), (29764, 73304)].
[INFO CTS-0024]  Normalized sink region: [(24.559, 66.824), (29.764, 73.304)].
[INFO CTS-0025]     Width:  5.2050.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2050 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4093, 64934), (14839, 71414)].
[INFO CTS-0024]  Normalized sink region: [(4.093, 64.934), (14.839, 71.414)].
[INFO CTS-0025]     Width:  10.7460.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.3730 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2743, 58454), (17917, 64394)].
[INFO CTS-0024]  Normalized sink region: [(2.743, 58.454), (17.917, 64.394)].
[INFO CTS-0025]     Width:  15.1740.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.5870 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(25747, 67634), (31741, 74384)].
[INFO CTS-0024]  Normalized sink region: [(25.747, 67.634), (31.741, 74.384)].
[INFO CTS-0025]     Width:  5.9940.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.9940 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(26125, 68174), (32119, 74384)].
[INFO CTS-0024]  Normalized sink region: [(26.125, 68.174), (32.119, 74.384)].
[INFO CTS-0025]     Width:  5.9940.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.9940 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7117, 67634), (16999, 72494)].
[INFO CTS-0024]  Normalized sink region: [(7.117, 67.634), (16.999, 72.494)].
[INFO CTS-0025]     Width:  9.8820.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9410 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21913, 59804), (30013, 64394)].
[INFO CTS-0024]  Normalized sink region: [(21.913, 59.804), (30.013, 64.394)].
[INFO CTS-0025]     Width:  8.1000.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18997, 44954), (30499, 54404)].
[INFO CTS-0024]  Normalized sink region: [(18.997, 44.954), (30.499, 54.404)].
[INFO CTS-0025]     Width:  11.5020.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7510 X 9.4500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5605, 39824), (15001, 47654)].
[INFO CTS-0024]  Normalized sink region: [(5.605, 39.824), (15.001, 47.654)].
[INFO CTS-0025]     Width:  9.3960.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18295, 44414), (25585, 49004)].
[INFO CTS-0024]  Normalized sink region: [(18.295, 44.414), (25.585, 49.004)].
[INFO CTS-0025]     Width:  7.2900.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6450 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3877, 50354), (14137, 57374)].
[INFO CTS-0024]  Normalized sink region: [(3.877, 50.354), (14.137, 57.374)].
[INFO CTS-0025]     Width:  10.2600.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1300 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4201, 40904), (12625, 47924)].
[INFO CTS-0024]  Normalized sink region: [(4.201, 40.904), (12.625, 47.924)].
[INFO CTS-0025]     Width:  8.4240.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32227, 50084), (36709, 55754)].
[INFO CTS-0024]  Normalized sink region: [(32.227, 50.084), (36.709, 55.754)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 2.8350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5605, 50624), (15163, 57374)].
[INFO CTS-0024]  Normalized sink region: [(5.605, 50.624), (15.163, 57.374)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18889, 44954), (25855, 49544)].
[INFO CTS-0024]  Normalized sink region: [(18.889, 44.954), (25.855, 49.544)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4830 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2905, 44414), (14623, 48464)].
[INFO CTS-0024]  Normalized sink region: [(2.905, 44.414), (14.623, 48.464)].
[INFO CTS-0025]     Width:  11.7180.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8590 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3769, 43874), (13165, 49004)].
[INFO CTS-0024]  Normalized sink region: [(3.769, 43.874), (13.165, 49.004)].
[INFO CTS-0025]     Width:  9.3960.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4309, 41174), (14083, 47654)].
[INFO CTS-0024]  Normalized sink region: [(4.309, 41.174), (14.083, 47.654)].
[INFO CTS-0025]     Width:  9.7740.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8870 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32173, 51164), (38005, 58184)].
[INFO CTS-0024]  Normalized sink region: [(32.173, 51.164), (38.005, 58.184)].
[INFO CTS-0025]     Width:  5.8320.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(16297, 44954), (23857, 49274)].
[INFO CTS-0024]  Normalized sink region: [(16.297, 44.954), (23.857, 49.274)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 4.3200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(16459, 45224), (24613, 48464)].
[INFO CTS-0024]  Normalized sink region: [(16.459, 45.224), (24.613, 48.464)].
[INFO CTS-0025]     Width:  8.1540.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.0770 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32335, 51434), (37087, 57914)].
[INFO CTS-0024]  Normalized sink region: [(32.335, 51.434), (37.087, 57.914)].
[INFO CTS-0025]     Width:  4.7520.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17161, 46574), (29851, 55214)].
[INFO CTS-0024]  Normalized sink region: [(17.161, 46.574), (29.851, 55.214)].
[INFO CTS-0025]     Width:  12.6900.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3450 X 8.6400
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3175, 44684), (15217, 49004)].
[INFO CTS-0024]  Normalized sink region: [(3.175, 44.684), (15.217, 49.004)].
[INFO CTS-0025]     Width:  12.0420.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.0210 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20779, 51164), (29311, 58184)].
[INFO CTS-0024]  Normalized sink region: [(20.779, 51.164), (29.311, 58.184)].
[INFO CTS-0025]     Width:  8.5320.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2581, 50084), (14299, 57374)].
[INFO CTS-0024]  Normalized sink region: [(2.581, 50.084), (14.299, 57.374)].
[INFO CTS-0025]     Width:  11.7180.
[INFO CTS-0026]     Height: 7.2900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8590 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19429, 44954), (31849, 55484)].
[INFO CTS-0024]  Normalized sink region: [(19.429, 44.954), (31.849, 55.484)].
[INFO CTS-0025]     Width:  12.4200.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2100 X 10.5300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55015, 69254), (61765, 78164)].
[INFO CTS-0024]  Normalized sink region: [(55.015, 69.254), (61.765, 78.164)].
[INFO CTS-0025]     Width:  6.7500.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.7500 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20455, 51704), (29095, 58454)].
[INFO CTS-0024]  Normalized sink region: [(20.455, 51.704), (29.095, 58.454)].
[INFO CTS-0025]     Width:  8.6400.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3200 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2365, 49004), (12841, 56024)].
[INFO CTS-0024]  Normalized sink region: [(2.365, 49.004), (12.841, 56.024)].
[INFO CTS-0025]     Width:  10.4760.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5821, 39824), (14677, 48194)].
[INFO CTS-0024]  Normalized sink region: [(5.821, 39.824), (14.677, 48.194)].
[INFO CTS-0025]     Width:  8.8560.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 8.3700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23641, 52514), (29905, 57644)].
[INFO CTS-0024]  Normalized sink region: [(23.641, 52.514), (29.905, 57.644)].
[INFO CTS-0025]     Width:  6.2640.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.1320 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23749, 52244), (30391, 58454)].
[INFO CTS-0024]  Normalized sink region: [(23.749, 52.244), (30.391, 58.454)].
[INFO CTS-0025]     Width:  6.6420.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.3210 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6307, 50624), (15703, 57374)].
[INFO CTS-0024]  Normalized sink region: [(6.307, 50.624), (15.703, 57.374)].
[INFO CTS-0025]     Width:  9.3960.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17809, 46574), (30445, 55754)].
[INFO CTS-0024]  Normalized sink region: [(17.809, 46.574), (30.445, 55.754)].
[INFO CTS-0025]     Width:  12.6360.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3180 X 9.1800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2419, 49544), (13111, 56294)].
[INFO CTS-0024]  Normalized sink region: [(2.419, 49.544), (13.111, 56.294)].
[INFO CTS-0025]     Width:  10.6920.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.3460 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5173, 52244), (18349, 57374)].
[INFO CTS-0024]  Normalized sink region: [(5.173, 52.244), (18.349, 57.374)].
[INFO CTS-0025]     Width:  13.1760.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.5880 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73807, 86264), (83365, 88154)].
[INFO CTS-0024]  Normalized sink region: [(73.807, 86.264), (83.365, 88.154)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 1.8900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 1.8900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42001, 66554), (49993, 70334)].
[INFO CTS-0024]  Normalized sink region: [(42.001, 66.554), (49.993, 70.334)].
[INFO CTS-0025]     Width:  7.9920.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52315, 66014), (60469, 75194)].
[INFO CTS-0024]  Normalized sink region: [(52.315, 66.014), (60.469, 75.194)].
[INFO CTS-0025]     Width:  8.1540.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.1540 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59119, 85184), (69001, 88964)].
[INFO CTS-0024]  Normalized sink region: [(59.119, 85.184), (69.001, 88.964)].
[INFO CTS-0025]     Width:  9.8820.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9410 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43837, 72764), (49885, 77624)].
[INFO CTS-0024]  Normalized sink region: [(43.837, 72.764), (49.885, 77.624)].
[INFO CTS-0025]     Width:  6.0480.
[INFO CTS-0026]     Height: 4.8600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.0240 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73753, 85994), (83527, 88424)].
[INFO CTS-0024]  Normalized sink region: [(73.753, 85.994), (83.527, 88.424)].
[INFO CTS-0025]     Width:  9.7740.
[INFO CTS-0026]     Height: 2.4300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8870 X 2.4300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52477, 71414), (59281, 79514)].
[INFO CTS-0024]  Normalized sink region: [(52.477, 71.414), (59.281, 79.514)].
[INFO CTS-0025]     Width:  6.8040.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.8040 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(51829, 70334), (59335, 78704)].
[INFO CTS-0024]  Normalized sink region: [(51.829, 70.334), (59.335, 78.704)].
[INFO CTS-0025]     Width:  7.5060.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5060 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59767, 84914), (69163, 88964)].
[INFO CTS-0024]  Normalized sink region: [(59.767, 84.914), (69.163, 88.964)].
[INFO CTS-0025]     Width:  9.3960.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42649, 72224), (49993, 78974)].
[INFO CTS-0024]  Normalized sink region: [(42.649, 72.224), (49.993, 78.974)].
[INFO CTS-0025]     Width:  7.3440.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6720 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73213, 83564), (81961, 90044)].
[INFO CTS-0024]  Normalized sink region: [(73.213, 83.564), (81.961, 90.044)].
[INFO CTS-0025]     Width:  8.7480.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3740 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72511, 83294), (82177, 89774)].
[INFO CTS-0024]  Normalized sink region: [(72.511, 83.294), (82.177, 89.774)].
[INFO CTS-0025]     Width:  9.6660.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8330 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(58957, 84374), (70459, 88154)].
[INFO CTS-0024]  Normalized sink region: [(58.957, 84.374), (70.459, 88.154)].
[INFO CTS-0025]     Width:  11.5020.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.7510 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73591, 80324), (84715, 84104)].
[INFO CTS-0024]  Normalized sink region: [(73.591, 80.324), (84.715, 84.104)].
[INFO CTS-0025]     Width:  11.1240.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53449, 71144), (59605, 80594)].
[INFO CTS-0024]  Normalized sink region: [(53.449, 71.144), (59.605, 80.594)].
[INFO CTS-0025]     Width:  6.1560.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.1560 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59497, 80864), (68839, 84374)].
[INFO CTS-0024]  Normalized sink region: [(59.497, 80.864), (68.839, 84.374)].
[INFO CTS-0025]     Width:  9.3420.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6710 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41785, 66554), (50587, 70604)].
[INFO CTS-0024]  Normalized sink region: [(41.785, 66.554), (50.587, 70.604)].
[INFO CTS-0025]     Width:  8.8020.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4010 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73915, 81134), (86065, 85724)].
[INFO CTS-0024]  Normalized sink region: [(73.915, 81.134), (86.065, 85.724)].
[INFO CTS-0025]     Width:  12.1500.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.0750 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73483, 81134), (86065, 85454)].
[INFO CTS-0024]  Normalized sink region: [(73.483, 81.134), (86.065, 85.454)].
[INFO CTS-0025]     Width:  12.5820.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2910 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53935, 67634), (60199, 76544)].
[INFO CTS-0024]  Normalized sink region: [(53.935, 67.634), (60.199, 76.544)].
[INFO CTS-0025]     Width:  6.2640.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42217, 65474), (50749, 71954)].
[INFO CTS-0024]  Normalized sink region: [(42.217, 65.474), (50.749, 71.954)].
[INFO CTS-0025]     Width:  8.5320.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53557, 67634), (61063, 77084)].
[INFO CTS-0024]  Normalized sink region: [(53.557, 67.634), (61.063, 77.084)].
[INFO CTS-0025]     Width:  7.5060.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5060 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61657, 80054), (71701, 83834)].
[INFO CTS-0024]  Normalized sink region: [(61.657, 80.054), (71.701, 83.834)].
[INFO CTS-0025]     Width:  10.0440.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0220 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62035, 79784), (71161, 84104)].
[INFO CTS-0024]  Normalized sink region: [(62.035, 79.784), (71.161, 84.104)].
[INFO CTS-0025]     Width:  9.1260.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5630 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44053, 73034), (50587, 77894)].
[INFO CTS-0024]  Normalized sink region: [(44.053, 73.034), (50.587, 77.894)].
[INFO CTS-0025]     Width:  6.5340.
[INFO CTS-0026]     Height: 4.8600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2670 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72835, 81134), (84607, 84374)].
[INFO CTS-0024]  Normalized sink region: [(72.835, 81.134), (84.607, 84.374)].
[INFO CTS-0025]     Width:  11.7720.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8860 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42541, 65744), (50101, 72224)].
[INFO CTS-0024]  Normalized sink region: [(42.541, 65.744), (50.101, 72.224)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42757, 72224), (50587, 79514)].
[INFO CTS-0024]  Normalized sink region: [(42.757, 72.224), (50.587, 79.514)].
[INFO CTS-0025]     Width:  7.8300.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9150 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52066, 66284), (60199, 75734)].
[INFO CTS-0024]  Normalized sink region: [(52.066, 66.284), (60.199, 75.734)].
[INFO CTS-0025]     Width:  8.1330.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.1330 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(60145, 85454), (71917, 88154)].
[INFO CTS-0024]  Normalized sink region: [(60.145, 85.454), (71.917, 88.154)].
[INFO CTS-0025]     Width:  11.7720.
[INFO CTS-0026]     Height: 2.7000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8860 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36115, 67904), (41461, 78974)].
[INFO CTS-0024]  Normalized sink region: [(36.115, 67.904), (41.461, 78.974)].
[INFO CTS-0025]     Width:  5.3460.
[INFO CTS-0026]     Height: 11.0700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.3460 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(35899, 82754), (42541, 90854)].
[INFO CTS-0024]  Normalized sink region: [(35.899, 82.754), (42.541, 90.854)].
[INFO CTS-0025]     Width:  6.6420.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.6420 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(26017, 77084), (32335, 85184)].
[INFO CTS-0024]  Normalized sink region: [(26.017, 77.084), (32.335, 85.184)].
[INFO CTS-0025]     Width:  6.3180.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3180 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36385, 93554), (43351, 100034)].
[INFO CTS-0024]  Normalized sink region: [(36.385, 93.554), (43.351, 100.034)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4830 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32983, 65744), (39409, 74654)].
[INFO CTS-0024]  Normalized sink region: [(32.983, 65.744), (39.409, 74.654)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.4260 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32929, 67094), (40057, 75194)].
[INFO CTS-0024]  Normalized sink region: [(32.929, 67.094), (40.057, 75.194)].
[INFO CTS-0025]     Width:  7.1280.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.1280 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36007, 83024), (43351, 90854)].
[INFO CTS-0024]  Normalized sink region: [(36.007, 83.024), (43.351, 90.854)].
[INFO CTS-0025]     Width:  7.3440.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.3440 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(25315, 78434), (31957, 83564)].
[INFO CTS-0024]  Normalized sink region: [(25.315, 78.434), (31.957, 83.564)].
[INFO CTS-0025]     Width:  6.6420.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.3210 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(34927, 77084), (40273, 81674)].
[INFO CTS-0024]  Normalized sink region: [(34.927, 77.084), (40.273, 81.674)].
[INFO CTS-0025]     Width:  5.3460.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6730 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59389, 80594), (68677, 84104)].
[INFO CTS-0024]  Normalized sink region: [(59.389, 80.594), (68.677, 84.104)].
[INFO CTS-0025]     Width:  9.2880.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(34819, 83294), (42703, 92204)].
[INFO CTS-0024]  Normalized sink region: [(34.819, 83.294), (42.703, 92.204)].
[INFO CTS-0025]     Width:  7.8840.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.8840 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28339, 93284), (34927, 98144)].
[INFO CTS-0024]  Normalized sink region: [(28.339, 93.284), (34.927, 98.144)].
[INFO CTS-0025]     Width:  6.5880.
[INFO CTS-0026]     Height: 4.8600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33199, 66014), (40489, 75464)].
[INFO CTS-0024]  Normalized sink region: [(33.199, 66.014), (40.489, 75.464)].
[INFO CTS-0025]     Width:  7.2900.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.2900 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30715, 83564), (40705, 91664)].
[INFO CTS-0024]  Normalized sink region: [(30.715, 83.564), (40.705, 91.664)].
[INFO CTS-0025]     Width:  9.9900.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9950 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22129, 76274), (34657, 83024)].
[INFO CTS-0024]  Normalized sink region: [(22.129, 76.274), (34.657, 83.024)].
[INFO CTS-0025]     Width:  12.5280.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2640 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(29257, 93014), (33847, 100034)].
[INFO CTS-0024]  Normalized sink region: [(29.257, 93.014), (33.847, 100.034)].
[INFO CTS-0025]     Width:  4.5900.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5900 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(29095, 92474), (34117, 99764)].
[INFO CTS-0024]  Normalized sink region: [(29.095, 92.474), (34.117, 99.764)].
[INFO CTS-0025]     Width:  5.0220.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0220 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(37141, 69254), (40759, 79784)].
[INFO CTS-0024]  Normalized sink region: [(37.141, 69.254), (40.759, 79.784)].
[INFO CTS-0025]     Width:  3.6180.
[INFO CTS-0026]     Height: 10.5300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6180 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36439, 93014), (42757, 100034)].
[INFO CTS-0024]  Normalized sink region: [(36.439, 93.014), (42.757, 100.034)].
[INFO CTS-0025]     Width:  6.3180.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3180 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22237, 76004), (33469, 83564)].
[INFO CTS-0024]  Normalized sink region: [(22.237, 76.004), (33.469, 83.564)].
[INFO CTS-0025]     Width:  11.2320.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6160 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30769, 84644), (40057, 90044)].
[INFO CTS-0024]  Normalized sink region: [(30.769, 84.644), (40.057, 90.044)].
[INFO CTS-0025]     Width:  9.2880.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31093, 85184), (40651, 90314)].
[INFO CTS-0024]  Normalized sink region: [(31.093, 85.184), (40.651, 90.314)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(26125, 77624), (32065, 84644)].
[INFO CTS-0024]  Normalized sink region: [(26.125, 77.624), (32.065, 84.644)].
[INFO CTS-0025]     Width:  5.9400.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.9400 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(28717, 93554), (35305, 98414)].
[INFO CTS-0024]  Normalized sink region: [(28.717, 93.554), (35.305, 98.414)].
[INFO CTS-0025]     Width:  6.5880.
[INFO CTS-0026]     Height: 4.8600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23587, 74654), (32983, 82214)].
[INFO CTS-0024]  Normalized sink region: [(23.587, 74.654), (32.983, 82.214)].
[INFO CTS-0025]     Width:  9.3960.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(24991, 78704), (32821, 84104)].
[INFO CTS-0024]  Normalized sink region: [(24.991, 78.704), (32.821, 84.104)].
[INFO CTS-0025]     Width:  7.8300.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9150 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36277, 67904), (41461, 78434)].
[INFO CTS-0024]  Normalized sink region: [(36.277, 67.904), (41.461, 78.434)].
[INFO CTS-0025]     Width:  5.1840.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1840 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(34387, 84914), (43189, 92474)].
[INFO CTS-0024]  Normalized sink region: [(34.387, 84.914), (43.189, 92.474)].
[INFO CTS-0025]     Width:  8.8020.
[INFO CTS-0026]     Height: 7.5600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4010 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(37897, 92474), (41299, 99224)].
[INFO CTS-0024]  Normalized sink region: [(37.897, 92.474), (41.299, 99.224)].
[INFO CTS-0025]     Width:  3.4020.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4020 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(37681, 92744), (41407, 100034)].
[INFO CTS-0024]  Normalized sink region: [(37.681, 92.744), (41.407, 100.034)].
[INFO CTS-0025]     Width:  3.7260.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7260 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5659, 85454), (15325, 89234)].
[INFO CTS-0024]  Normalized sink region: [(5.659, 85.454), (15.325, 89.234)].
[INFO CTS-0025]     Width:  9.6660.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8330 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(16027, 91394), (19915, 98144)].
[INFO CTS-0024]  Normalized sink region: [(16.027, 91.394), (19.915, 98.144)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7819, 75194), (16135, 81134)].
[INFO CTS-0024]  Normalized sink region: [(7.819, 75.194), (16.135, 81.134)].
[INFO CTS-0025]     Width:  8.3160.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6199, 76274), (16567, 80324)].
[INFO CTS-0024]  Normalized sink region: [(6.199, 76.274), (16.567, 80.324)].
[INFO CTS-0025]     Width:  10.3680.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1840 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20725, 84644), (27421, 89774)].
[INFO CTS-0024]  Normalized sink region: [(20.725, 84.644), (27.421, 89.774)].
[INFO CTS-0025]     Width:  6.6960.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.3480 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4309, 86534), (16675, 90044)].
[INFO CTS-0024]  Normalized sink region: [(4.309, 86.534), (16.675, 90.044)].
[INFO CTS-0025]     Width:  12.3660.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.1830 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18997, 77354), (21049, 83294)].
[INFO CTS-0024]  Normalized sink region: [(18.997, 77.354), (21.049, 83.294)].
[INFO CTS-0025]     Width:  2.0520.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0520 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30715, 83564), (40057, 91664)].
[INFO CTS-0024]  Normalized sink region: [(30.715, 83.564), (40.057, 91.664)].
[INFO CTS-0025]     Width:  9.3420.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6710 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23695, 74924), (34549, 81134)].
[INFO CTS-0024]  Normalized sink region: [(23.695, 74.924), (34.549, 81.134)].
[INFO CTS-0025]     Width:  10.8540.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4270 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(37519, 69524), (41677, 80594)].
[INFO CTS-0024]  Normalized sink region: [(37.519, 69.524), (41.677, 80.594)].
[INFO CTS-0025]     Width:  4.1580.
[INFO CTS-0026]     Height: 11.0700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(7873, 75464), (17431, 81404)].
[INFO CTS-0024]  Normalized sink region: [(7.873, 75.464), (17.431, 81.404)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21535, 90854), (26449, 96524)].
[INFO CTS-0024]  Normalized sink region: [(21.535, 90.854), (26.449, 96.524)].
[INFO CTS-0025]     Width:  4.9140.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 2.8350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2365, 81944), (16675, 85724)].
[INFO CTS-0024]  Normalized sink region: [(2.365, 81.944), (16.675, 85.724)].
[INFO CTS-0025]     Width:  14.3100.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.1550 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(9385, 91124), (13867, 99764)].
[INFO CTS-0024]  Normalized sink region: [(9.385, 91.124), (13.867, 99.764)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(9223, 91394), (13705, 99494)].
[INFO CTS-0024]  Normalized sink region: [(9.223, 91.394), (13.705, 99.494)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3013, 73844), (18079, 80864)].
[INFO CTS-0024]  Normalized sink region: [(3.013, 73.844), (18.079, 80.864)].
[INFO CTS-0025]     Width:  15.0660.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.5330 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(15109, 90854), (18943, 98414)].
[INFO CTS-0024]  Normalized sink region: [(15.109, 90.854), (18.943, 98.414)].
[INFO CTS-0025]     Width:  3.8340.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8340 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(2365, 82214), (16621, 85454)].
[INFO CTS-0024]  Normalized sink region: [(2.365, 82.214), (16.621, 85.454)].
[INFO CTS-0025]     Width:  14.2560.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.1280 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4903, 74114), (15325, 79784)].
[INFO CTS-0024]  Normalized sink region: [(4.903, 74.114), (15.325, 79.784)].
[INFO CTS-0025]     Width:  10.4220.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2110 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20401, 84914), (26989, 90044)].
[INFO CTS-0024]  Normalized sink region: [(20.401, 84.914), (26.989, 90.044)].
[INFO CTS-0025]     Width:  6.5880.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6685, 85184), (16729, 89234)].
[INFO CTS-0024]  Normalized sink region: [(6.685, 85.184), (16.729, 89.234)].
[INFO CTS-0025]     Width:  10.0440.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0220 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(10897, 90584), (14839, 98414)].
[INFO CTS-0024]  Normalized sink region: [(10.897, 90.584), (14.839, 98.414)].
[INFO CTS-0025]     Width:  3.9420.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4903, 81404), (15433, 84644)].
[INFO CTS-0024]  Normalized sink region: [(4.903, 81.404), (15.433, 84.644)].
[INFO CTS-0025]     Width:  10.5300.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2650 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4093, 85994), (17701, 89774)].
[INFO CTS-0024]  Normalized sink region: [(4.093, 85.994), (17.701, 89.774)].
[INFO CTS-0025]     Width:  13.6080.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.8040 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4903, 74654), (15163, 80054)].
[INFO CTS-0024]  Normalized sink region: [(4.903, 74.654), (15.163, 80.054)].
[INFO CTS-0025]     Width:  10.2600.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1300 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19375, 86264), (28879, 91124)].
[INFO CTS-0024]  Normalized sink region: [(19.375, 86.264), (28.879, 91.124)].
[INFO CTS-0025]     Width:  9.5040.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(14623, 89234), (18619, 100034)].
[INFO CTS-0024]  Normalized sink region: [(14.623, 89.234), (18.619, 100.034)].
[INFO CTS-0025]     Width:  3.9960.
[INFO CTS-0026]     Height: 10.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(14893, 88964), (18835, 99764)].
[INFO CTS-0024]  Normalized sink region: [(14.893, 88.964), (18.835, 99.764)].
[INFO CTS-0025]     Width:  3.9420.
[INFO CTS-0026]     Height: 10.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18997, 86264), (28555, 90584)].
[INFO CTS-0024]  Normalized sink region: [(18.997, 86.264), (28.555, 90.584)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(10843, 89504), (14245, 97874)].
[INFO CTS-0024]  Normalized sink region: [(10.843, 89.504), (14.245, 97.874)].
[INFO CTS-0025]     Width:  3.4020.
[INFO CTS-0026]     Height: 8.3700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4020 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43945, 80054), (48481, 85994)].
[INFO CTS-0024]  Normalized sink region: [(43.945, 80.054), (48.481, 85.994)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44107, 80324), (48805, 87344)].
[INFO CTS-0024]  Normalized sink region: [(44.107, 80.324), (48.805, 87.344)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(74887, 90044), (79369, 99494)].
[INFO CTS-0024]  Normalized sink region: [(74.887, 90.044), (79.369, 99.494)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49237, 90314), (56527, 97874)].
[INFO CTS-0024]  Normalized sink region: [(49.237, 90.314), (56.527, 97.874)].
[INFO CTS-0025]     Width:  7.2900.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.2900 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52261, 82754), (57985, 94904)].
[INFO CTS-0024]  Normalized sink region: [(52.261, 82.754), (57.985, 94.904)].
[INFO CTS-0025]     Width:  5.7240.
[INFO CTS-0026]     Height: 12.1500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 6.0750
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21319, 90584), (26179, 97064)].
[INFO CTS-0024]  Normalized sink region: [(21.319, 90.584), (26.179, 97.064)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5281, 80864), (15271, 84914)].
[INFO CTS-0024]  Normalized sink region: [(5.281, 80.864), (15.271, 84.914)].
[INFO CTS-0025]     Width:  9.9900.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9950 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3283, 74114), (18727, 80594)].
[INFO CTS-0024]  Normalized sink region: [(3.283, 74.114), (18.727, 80.594)].
[INFO CTS-0025]     Width:  15.4440.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.7220 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21049, 92204), (28393, 98144)].
[INFO CTS-0024]  Normalized sink region: [(21.049, 92.204), (28.393, 98.144)].
[INFO CTS-0025]     Width:  7.3440.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6720 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21049, 91934), (28015, 98414)].
[INFO CTS-0024]  Normalized sink region: [(21.049, 91.934), (28.015, 98.414)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4830 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44377, 89234), (48805, 97064)].
[INFO CTS-0024]  Normalized sink region: [(44.377, 89.234), (48.805, 97.064)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63709, 91664), (67813, 99494)].
[INFO CTS-0024]  Normalized sink region: [(63.709, 91.664), (67.813, 99.494)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63439, 91934), (67705, 100034)].
[INFO CTS-0024]  Normalized sink region: [(63.439, 91.934), (67.705, 100.034)].
[INFO CTS-0025]     Width:  4.2660.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49723, 80324), (56743, 86534)].
[INFO CTS-0024]  Normalized sink region: [(49.723, 80.324), (56.743, 86.534)].
[INFO CTS-0025]     Width:  7.0200.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5100 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57391, 91934), (62089, 100034)].
[INFO CTS-0024]  Normalized sink region: [(57.391, 91.934), (62.089, 100.034)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43189, 88964), (47725, 96524)].
[INFO CTS-0024]  Normalized sink region: [(43.189, 88.964), (47.725, 96.524)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50641, 80054), (54799, 87884)].
[INFO CTS-0024]  Normalized sink region: [(50.641, 80.054), (54.799, 87.884)].
[INFO CTS-0025]     Width:  4.1580.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(74455, 90584), (78451, 100034)].
[INFO CTS-0024]  Normalized sink region: [(74.455, 90.584), (78.451, 100.034)].
[INFO CTS-0025]     Width:  3.9960.
[INFO CTS-0026]     Height: 9.4500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(48103, 89234), (54421, 99764)].
[INFO CTS-0024]  Normalized sink region: [(48.103, 89.234), (54.421, 99.764)].
[INFO CTS-0025]     Width:  6.3180.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3180 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(58309, 91664), (61873, 99764)].
[INFO CTS-0024]  Normalized sink region: [(58.309, 91.664), (61.873, 99.764)].
[INFO CTS-0025]     Width:  3.5640.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43189, 81404), (47617, 98684)].
[INFO CTS-0024]  Normalized sink region: [(43.189, 81.404), (47.617, 98.684)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 17.2800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 8.6400
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49345, 90044), (56797, 98144)].
[INFO CTS-0024]  Normalized sink region: [(49.345, 90.044), (56.797, 98.144)].
[INFO CTS-0025]     Width:  7.4520.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.4520 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50533, 79784), (55177, 87884)].
[INFO CTS-0024]  Normalized sink region: [(50.533, 79.784), (55.177, 87.884)].
[INFO CTS-0025]     Width:  4.6440.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(74617, 91664), (79423, 98144)].
[INFO CTS-0024]  Normalized sink region: [(74.617, 91.664), (79.423, 98.144)].
[INFO CTS-0025]     Width:  4.8060.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8060 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56743, 90314), (60037, 98954)].
[INFO CTS-0024]  Normalized sink region: [(56.743, 90.314), (60.037, 98.954)].
[INFO CTS-0025]     Width:  3.2940.
[INFO CTS-0026]     Height: 8.6400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56635, 89504), (60847, 99224)].
[INFO CTS-0024]  Normalized sink region: [(56.635, 89.504), (60.847, 99.224)].
[INFO CTS-0025]     Width:  4.2120.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73720, 90044), (79369, 97604)].
[INFO CTS-0024]  Normalized sink region: [(73.72, 90.044), (79.369, 97.604)].
[INFO CTS-0025]     Width:  5.6490.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6490 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62143, 89774), (67057, 98144)].
[INFO CTS-0024]  Normalized sink region: [(62.143, 89.774), (67.057, 98.144)].
[INFO CTS-0025]     Width:  4.9140.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44701, 80324), (49345, 87344)].
[INFO CTS-0024]  Normalized sink region: [(44.701, 80.324), (49.345, 87.344)].
[INFO CTS-0025]     Width:  4.6440.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67996, 89774), (73591, 99764)].
[INFO CTS-0024]  Normalized sink region: [(67.996, 89.774), (73.591, 99.764)].
[INFO CTS-0025]     Width:  5.5950.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5950 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57715, 41444), (64735, 54944)].
[INFO CTS-0024]  Normalized sink region: [(57.715, 41.444), (64.735, 54.944)].
[INFO CTS-0025]     Width:  7.0200.
[INFO CTS-0026]     Height: 13.5000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.0200 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53449, 56564), (60631, 63584)].
[INFO CTS-0024]  Normalized sink region: [(53.449, 56.564), (60.631, 63.584)].
[INFO CTS-0025]     Width:  7.1820.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5910 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52423, 54674), (57607, 61694)].
[INFO CTS-0024]  Normalized sink region: [(52.423, 54.674), (57.607, 61.694)].
[INFO CTS-0025]     Width:  5.1840.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1840 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68515, 90044), (72727, 100034)].
[INFO CTS-0024]  Normalized sink region: [(68.515, 90.044), (72.727, 100.034)].
[INFO CTS-0025]     Width:  4.2120.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43783, 88424), (48211, 99224)].
[INFO CTS-0024]  Normalized sink region: [(43.783, 88.424), (48.211, 99.224)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50533, 80054), (56905, 86534)].
[INFO CTS-0024]  Normalized sink region: [(50.533, 80.054), (56.905, 86.534)].
[INFO CTS-0025]     Width:  6.3720.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3720 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69325, 91394), (73537, 98144)].
[INFO CTS-0024]  Normalized sink region: [(69.325, 91.394), (73.537, 98.144)].
[INFO CTS-0025]     Width:  4.2120.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69217, 91394), (73915, 97874)].
[INFO CTS-0024]  Normalized sink region: [(69.217, 91.394), (73.915, 97.874)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49399, 88424), (56311, 99764)].
[INFO CTS-0024]  Normalized sink region: [(49.399, 88.424), (56.311, 99.764)].
[INFO CTS-0025]     Width:  6.9120.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9120 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62953, 90584), (67651, 97874)].
[INFO CTS-0024]  Normalized sink region: [(62.953, 90.584), (67.651, 97.874)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50263, 42254), (54151, 52244)].
[INFO CTS-0024]  Normalized sink region: [(50.263, 42.254), (54.151, 52.244)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 9.9900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(38815, 51164), (44809, 54404)].
[INFO CTS-0024]  Normalized sink region: [(38.815, 51.164), (44.809, 54.404)].
[INFO CTS-0025]     Width:  5.9940.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9970 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(45835, 42254), (49129, 51164)].
[INFO CTS-0024]  Normalized sink region: [(45.835, 42.254), (49.129, 51.164)].
[INFO CTS-0025]     Width:  3.2940.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47455, 54674), (50587, 64664)].
[INFO CTS-0024]  Normalized sink region: [(47.455, 54.674), (50.587, 64.664)].
[INFO CTS-0025]     Width:  3.1320.
[INFO CTS-0026]     Height: 9.9900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1320 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(38221, 55214), (45457, 58724)].
[INFO CTS-0024]  Normalized sink region: [(38.221, 55.214), (45.457, 58.724)].
[INFO CTS-0025]     Width:  7.2360.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6180 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56635, 41444), (64357, 54404)].
[INFO CTS-0024]  Normalized sink region: [(56.635, 41.444), (64.357, 54.404)].
[INFO CTS-0025]     Width:  7.7220.
[INFO CTS-0026]     Height: 12.9600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.7220 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53989, 55484), (59713, 62234)].
[INFO CTS-0024]  Normalized sink region: [(53.989, 55.484), (59.713, 62.234)].
[INFO CTS-0025]     Width:  5.7240.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.7240 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46159, 42524), (49183, 50894)].
[INFO CTS-0024]  Normalized sink region: [(46.159, 42.524), (49.183, 50.894)].
[INFO CTS-0025]     Width:  3.0240.
[INFO CTS-0026]     Height: 8.3700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0240 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(38491, 60074), (44917, 64124)].
[INFO CTS-0024]  Normalized sink region: [(38.491, 60.074), (44.917, 64.124)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 4.0500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2130 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(38113, 59264), (44971, 64934)].
[INFO CTS-0024]  Normalized sink region: [(38.113, 59.264), (44.971, 64.934)].
[INFO CTS-0025]     Width:  6.8580.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4290 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(38383, 55214), (45727, 58724)].
[INFO CTS-0024]  Normalized sink region: [(38.383, 55.214), (45.727, 58.724)].
[INFO CTS-0025]     Width:  7.3440.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6720 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56203, 40094), (62899, 52784)].
[INFO CTS-0024]  Normalized sink region: [(56.203, 40.094), (62.899, 52.784)].
[INFO CTS-0025]     Width:  6.6960.
[INFO CTS-0026]     Height: 12.6900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.6960 X 6.3450
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44593, 43604), (48373, 53594)].
[INFO CTS-0024]  Normalized sink region: [(44.593, 43.604), (48.373, 53.594)].
[INFO CTS-0025]     Width:  3.7800.
[INFO CTS-0026]     Height: 9.9900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(44917, 43874), (48211, 53324)].
[INFO CTS-0024]  Normalized sink region: [(44.917, 43.874), (48.211, 53.324)].
[INFO CTS-0025]     Width:  3.2940.
[INFO CTS-0026]     Height: 9.4500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57175, 39824), (62683, 53054)].
[INFO CTS-0024]  Normalized sink region: [(57.175, 39.824), (62.683, 53.054)].
[INFO CTS-0025]     Width:  5.5080.
[INFO CTS-0026]     Height: 13.2300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 6.6150
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(49507, 43874), (53449, 53324)].
[INFO CTS-0024]  Normalized sink region: [(49.507, 43.874), (53.449, 53.324)].
[INFO CTS-0025]     Width:  3.9420.
[INFO CTS-0026]     Height: 9.4500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(38923, 59534), (45025, 64394)].
[INFO CTS-0024]  Normalized sink region: [(38.923, 59.534), (45.025, 64.394)].
[INFO CTS-0025]     Width:  6.1020.
[INFO CTS-0026]     Height: 4.8600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.0510 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56257, 44414), (60523, 53054)].
[INFO CTS-0024]  Normalized sink region: [(56.257, 44.414), (60.523, 53.054)].
[INFO CTS-0025]     Width:  4.2660.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47347, 54404), (51613, 64934)].
[INFO CTS-0024]  Normalized sink region: [(47.347, 54.404), (51.613, 64.934)].
[INFO CTS-0025]     Width:  4.2660.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50047, 42524), (54583, 51974)].
[INFO CTS-0024]  Normalized sink region: [(50.047, 42.524), (54.583, 51.974)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(76129, 67634), (84337, 70064)].
[INFO CTS-0024]  Normalized sink region: [(76.129, 67.634), (84.337, 70.064)].
[INFO CTS-0025]     Width:  8.2080.
[INFO CTS-0026]     Height: 2.4300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 2.4300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54961, 44414), (59983, 52514)].
[INFO CTS-0024]  Normalized sink region: [(54.961, 44.414), (59.983, 52.514)].
[INFO CTS-0025]     Width:  5.0220.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0220 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46537, 56024), (51181, 62774)].
[INFO CTS-0024]  Normalized sink region: [(46.537, 56.024), (51.181, 62.774)].
[INFO CTS-0025]     Width:  4.6440.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(38923, 51434), (44863, 54674)].
[INFO CTS-0024]  Normalized sink region: [(38.923, 51.434), (44.863, 54.674)].
[INFO CTS-0025]     Width:  5.9400.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9700 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55825, 43064), (61063, 50894)].
[INFO CTS-0024]  Normalized sink region: [(55.825, 43.064), (61.063, 50.894)].
[INFO CTS-0025]     Width:  5.2380.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56257, 43604), (61549, 50624)].
[INFO CTS-0024]  Normalized sink region: [(56.257, 43.604), (61.549, 50.624)].
[INFO CTS-0025]     Width:  5.2920.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2920 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55339, 55484), (60199, 61964)].
[INFO CTS-0024]  Normalized sink region: [(55.339, 55.484), (60.199, 61.964)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(50263, 43874), (54367, 53594)].
[INFO CTS-0024]  Normalized sink region: [(50.263, 43.874), (54.367, 53.594)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46537, 56564), (51397, 63044)].
[INFO CTS-0024]  Normalized sink region: [(46.537, 56.564), (51.397, 63.044)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53665, 56024), (61171, 63854)].
[INFO CTS-0024]  Normalized sink region: [(53.665, 56.024), (61.171, 63.854)].
[INFO CTS-0025]     Width:  7.5060.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5060 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89197, 78974), (99079, 82754)].
[INFO CTS-0024]  Normalized sink region: [(89.197, 78.974), (99.079, 82.754)].
[INFO CTS-0025]     Width:  9.8820.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9410 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(76129, 73034), (83095, 79784)].
[INFO CTS-0024]  Normalized sink region: [(76.129, 73.034), (83.095, 79.784)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4830 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(74941, 60884), (81151, 67904)].
[INFO CTS-0024]  Normalized sink region: [(74.941, 60.884), (81.151, 67.904)].
[INFO CTS-0025]     Width:  6.2100.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.2100 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88387, 64124), (98917, 67364)].
[INFO CTS-0024]  Normalized sink region: [(88.387, 64.124), (98.917, 67.364)].
[INFO CTS-0025]     Width:  10.5300.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2650 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(76291, 71144), (84985, 78164)].
[INFO CTS-0024]  Normalized sink region: [(76.291, 71.144), (84.985, 78.164)].
[INFO CTS-0025]     Width:  8.6940.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3470 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89305, 78704), (99025, 83024)].
[INFO CTS-0024]  Normalized sink region: [(89.305, 78.704), (99.025, 83.024)].
[INFO CTS-0025]     Width:  9.7200.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(78829, 61154), (87037, 67904)].
[INFO CTS-0024]  Normalized sink region: [(78.829, 61.154), (87.037, 67.904)].
[INFO CTS-0025]     Width:  8.2080.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(78289, 60344), (85093, 67634)].
[INFO CTS-0024]  Normalized sink region: [(78.289, 60.344), (85.093, 67.634)].
[INFO CTS-0025]     Width:  6.8040.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.8040 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88387, 63584), (99403, 67904)].
[INFO CTS-0024]  Normalized sink region: [(88.387, 63.584), (99.403, 67.904)].
[INFO CTS-0025]     Width:  11.0160.
[INFO CTS-0026]     Height: 4.3200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(75697, 70604), (86821, 79514)].
[INFO CTS-0024]  Normalized sink region: [(75.697, 70.604), (86.821, 79.514)].
[INFO CTS-0025]     Width:  11.1240.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 8.9100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87847, 79514), (97405, 82484)].
[INFO CTS-0024]  Normalized sink region: [(87.847, 79.514), (97.405, 82.484)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 2.9700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87274, 79244), (97513, 82214)].
[INFO CTS-0024]  Normalized sink region: [(87.274, 79.244), (97.513, 82.214)].
[INFO CTS-0025]     Width:  10.2390.
[INFO CTS-0026]     Height: 2.9700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1195 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88603, 63854), (97459, 67904)].
[INFO CTS-0024]  Normalized sink region: [(88.603, 63.854), (97.459, 67.904)].
[INFO CTS-0025]     Width:  8.8560.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88117, 74654), (97351, 78164)].
[INFO CTS-0024]  Normalized sink region: [(88.117, 74.654), (97.351, 78.164)].
[INFO CTS-0025]     Width:  9.2340.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6170 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(80125, 61694), (87253, 68444)].
[INFO CTS-0024]  Normalized sink region: [(80.125, 61.694), (87.253, 68.444)].
[INFO CTS-0025]     Width:  7.1280.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88927, 68444), (97297, 71684)].
[INFO CTS-0024]  Normalized sink region: [(88.927, 68.444), (97.297, 71.684)].
[INFO CTS-0025]     Width:  8.3700.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1850 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(75751, 72764), (83257, 80054)].
[INFO CTS-0024]  Normalized sink region: [(75.751, 72.764), (83.257, 80.054)].
[INFO CTS-0025]     Width:  7.5060.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7530 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88981, 73574), (99403, 77624)].
[INFO CTS-0024]  Normalized sink region: [(88.981, 73.574), (99.403, 77.624)].
[INFO CTS-0025]     Width:  10.4220.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2110 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88819, 73844), (99079, 77084)].
[INFO CTS-0024]  Normalized sink region: [(88.819, 73.844), (99.079, 77.084)].
[INFO CTS-0025]     Width:  10.2600.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1300 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(76021, 59534), (82555, 68444)].
[INFO CTS-0024]  Normalized sink region: [(76.021, 59.534), (82.555, 68.444)].
[INFO CTS-0025]     Width:  6.5340.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.5340 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(77371, 72764), (80395, 80054)].
[INFO CTS-0024]  Normalized sink region: [(77.371, 72.764), (80.395, 80.054)].
[INFO CTS-0025]     Width:  3.0240.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0240 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(76453, 59534), (83365, 67094)].
[INFO CTS-0024]  Normalized sink region: [(76.453, 59.534), (83.365, 67.094)].
[INFO CTS-0025]     Width:  6.9120.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9120 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88765, 69794), (98971, 73034)].
[INFO CTS-0024]  Normalized sink region: [(88.765, 69.794), (98.971, 73.034)].
[INFO CTS-0025]     Width:  10.2060.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1030 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89575, 69524), (99403, 73034)].
[INFO CTS-0024]  Normalized sink region: [(89.575, 69.524), (99.403, 73.034)].
[INFO CTS-0025]     Width:  9.8280.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9140 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(77263, 71414), (85795, 78434)].
[INFO CTS-0024]  Normalized sink region: [(77.263, 71.414), (85.795, 78.434)].
[INFO CTS-0025]     Width:  8.5320.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89845, 73574), (97783, 77894)].
[INFO CTS-0024]  Normalized sink region: [(89.845, 73.574), (97.783, 77.894)].
[INFO CTS-0025]     Width:  7.9380.
[INFO CTS-0026]     Height: 4.3200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9690 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(77263, 71954), (79963, 80324)].
[INFO CTS-0024]  Normalized sink region: [(77.263, 71.954), (79.963, 80.324)].
[INFO CTS-0025]     Width:  2.7000.
[INFO CTS-0026]     Height: 8.3700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7000 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(76021, 70064), (87199, 80054)].
[INFO CTS-0024]  Normalized sink region: [(76.021, 70.064), (87.199, 80.054)].
[INFO CTS-0025]     Width:  11.1780.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5890 X 9.9900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(74941, 61154), (82177, 68714)].
[INFO CTS-0024]  Normalized sink region: [(74.941, 61.154), (82.177, 68.714)].
[INFO CTS-0025]     Width:  7.2360.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.2360 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(90007, 63584), (97567, 67634)].
[INFO CTS-0024]  Normalized sink region: [(90.007, 63.584), (97.567, 67.634)].
[INFO CTS-0025]     Width:  7.5600.
[INFO CTS-0026]     Height: 4.0500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72349, 43874), (77695, 50894)].
[INFO CTS-0024]  Normalized sink region: [(72.349, 43.874), (77.695, 50.894)].
[INFO CTS-0025]     Width:  5.3460.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.3460 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88441, 59264), (99295, 63044)].
[INFO CTS-0024]  Normalized sink region: [(88.441, 59.264), (99.295, 63.044)].
[INFO CTS-0025]     Width:  10.8540.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4270 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70351, 52784), (77371, 58724)].
[INFO CTS-0024]  Normalized sink region: [(70.351, 52.784), (77.371, 58.724)].
[INFO CTS-0025]     Width:  7.0200.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5100 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(81691, 48734), (85579, 58994)].
[INFO CTS-0024]  Normalized sink region: [(81.691, 48.734), (85.579, 58.994)].
[INFO CTS-0025]     Width:  3.8880.
[INFO CTS-0026]     Height: 10.2600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(65977, 44144), (70675, 50354)].
[INFO CTS-0024]  Normalized sink region: [(65.977, 44.144), (70.675, 50.354)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 3.1050
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(65545, 43604), (70891, 50624)].
[INFO CTS-0024]  Normalized sink region: [(65.545, 43.604), (70.891, 50.624)].
[INFO CTS-0025]     Width:  5.3460.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.3460 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88441, 59534), (99349, 63314)].
[INFO CTS-0024]  Normalized sink region: [(88.441, 59.534), (99.349, 63.314)].
[INFO CTS-0025]     Width:  10.9080.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71161, 54404), (78019, 59534)].
[INFO CTS-0024]  Normalized sink region: [(71.161, 54.404), (78.019, 59.534)].
[INFO CTS-0025]     Width:  6.8580.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4290 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69109, 50624), (79639, 57104)].
[INFO CTS-0024]  Normalized sink region: [(69.109, 50.624), (79.639, 57.104)].
[INFO CTS-0025]     Width:  10.5300.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2650 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88570, 68444), (97027, 72224)].
[INFO CTS-0024]  Normalized sink region: [(88.57, 68.444), (97.027, 72.224)].
[INFO CTS-0025]     Width:  8.4570.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2285 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87976, 58994), (97405, 62774)].
[INFO CTS-0024]  Normalized sink region: [(87.976, 58.994), (97.405, 62.774)].
[INFO CTS-0025]     Width:  9.4290.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7145 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85687, 47654), (90277, 56024)].
[INFO CTS-0024]  Normalized sink region: [(85.687, 47.654), (90.277, 56.024)].
[INFO CTS-0025]     Width:  4.5900.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5900 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(66625, 44414), (72133, 51974)].
[INFO CTS-0024]  Normalized sink region: [(66.625, 44.414), (72.133, 51.974)].
[INFO CTS-0025]     Width:  5.5080.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87058, 53054), (97459, 59264)].
[INFO CTS-0024]  Normalized sink region: [(87.058, 53.054), (97.459, 59.264)].
[INFO CTS-0025]     Width:  10.4010.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2005 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64573, 52784), (69379, 58184)].
[INFO CTS-0024]  Normalized sink region: [(64.573, 52.784), (69.379, 58.184)].
[INFO CTS-0025]     Width:  4.8060.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8060 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87415, 49544), (91681, 54944)].
[INFO CTS-0024]  Normalized sink region: [(87.415, 49.544), (91.681, 54.944)].
[INFO CTS-0025]     Width:  4.2660.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2660 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86929, 49544), (91627, 55214)].
[INFO CTS-0024]  Normalized sink region: [(86.929, 49.544), (91.627, 55.214)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 2.8350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73591, 44684), (79585, 50624)].
[INFO CTS-0024]  Normalized sink region: [(73.591, 44.684), (79.585, 50.624)].
[INFO CTS-0025]     Width:  5.9940.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9970 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(81313, 48464), (84877, 58994)].
[INFO CTS-0024]  Normalized sink region: [(81.313, 48.464), (84.877, 58.994)].
[INFO CTS-0025]     Width:  3.5640.
[INFO CTS-0026]     Height: 10.5300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64303, 52244), (68893, 58184)].
[INFO CTS-0024]  Normalized sink region: [(64.303, 52.244), (68.893, 58.184)].
[INFO CTS-0025]     Width:  4.5900.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5900 X 2.9700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88981, 54134), (99295, 58724)].
[INFO CTS-0024]  Normalized sink region: [(88.981, 54.134), (99.295, 58.724)].
[INFO CTS-0025]     Width:  10.3140.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1570 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89791, 53864), (99295, 57914)].
[INFO CTS-0024]  Normalized sink region: [(89.791, 53.864), (99.295, 57.914)].
[INFO CTS-0025]     Width:  9.5040.
[INFO CTS-0026]     Height: 4.0500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70567, 52514), (77533, 58184)].
[INFO CTS-0024]  Normalized sink region: [(70.567, 52.514), (77.533, 58.184)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4830 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85903, 47654), (90601, 56564)].
[INFO CTS-0024]  Normalized sink region: [(85.903, 47.654), (90.601, 56.564)].
[INFO CTS-0025]     Width:  4.6980.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62467, 49814), (67597, 58454)].
[INFO CTS-0024]  Normalized sink region: [(62.467, 49.814), (67.597, 58.454)].
[INFO CTS-0025]     Width:  5.1300.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1300 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(71269, 54134), (78721, 59534)].
[INFO CTS-0024]  Normalized sink region: [(71.269, 54.134), (78.721, 59.534)].
[INFO CTS-0025]     Width:  7.4520.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7260 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(72619, 43874), (77911, 51974)].
[INFO CTS-0024]  Normalized sink region: [(72.619, 43.874), (77.911, 51.974)].
[INFO CTS-0025]     Width:  5.2920.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2920 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89359, 59264), (97405, 62774)].
[INFO CTS-0024]  Normalized sink region: [(89.359, 59.264), (97.405, 62.774)].
[INFO CTS-0025]     Width:  8.0460.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.0230 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(80773, 47384), (84067, 57104)].
[INFO CTS-0024]  Normalized sink region: [(80.773, 47.384), (84.067, 57.104)].
[INFO CTS-0025]     Width:  3.2940.
[INFO CTS-0026]     Height: 9.7200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(80881, 47114), (84985, 56834)].
[INFO CTS-0024]  Normalized sink region: [(80.881, 47.114), (84.985, 56.834)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23695, 11474), (28285, 19034)].
[INFO CTS-0024]  Normalized sink region: [(23.695, 11.474), (28.285, 19.034)].
[INFO CTS-0025]     Width:  4.5900.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5900 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31093, 2834), (35089, 11744)].
[INFO CTS-0024]  Normalized sink region: [(31.093, 2.834), (35.089, 11.744)].
[INFO CTS-0025]     Width:  3.9960.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19753, 2564), (24289, 14714)].
[INFO CTS-0024]  Normalized sink region: [(19.753, 2.564), (24.289, 14.714)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 12.1500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 6.0750
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19699, 4454), (24181, 14174)].
[INFO CTS-0024]  Normalized sink region: [(19.699, 4.454), (24.181, 14.174)].
[INFO CTS-0025]     Width:  4.4820.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31741, 14984), (38761, 19574)].
[INFO CTS-0024]  Normalized sink region: [(31.741, 14.984), (38.761, 19.574)].
[INFO CTS-0025]     Width:  7.0200.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5100 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23317, 9854), (28663, 20114)].
[INFO CTS-0024]  Normalized sink region: [(23.317, 9.854), (28.663, 20.114)].
[INFO CTS-0025]     Width:  5.3460.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.3460 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(29905, 12554), (38005, 20384)].
[INFO CTS-0024]  Normalized sink region: [(29.905, 12.554), (38.005, 20.384)].
[INFO CTS-0025]     Width:  8.1000.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88030, 53324), (97243, 58184)].
[INFO CTS-0024]  Normalized sink region: [(88.03, 53.324), (97.243, 58.184)].
[INFO CTS-0025]     Width:  9.2130.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6065 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(62737, 49814), (68947, 58724)].
[INFO CTS-0024]  Normalized sink region: [(62.737, 49.814), (68.947, 58.724)].
[INFO CTS-0025]     Width:  6.2100.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.2100 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73807, 44414), (79639, 51704)].
[INFO CTS-0024]  Normalized sink region: [(73.807, 44.414), (79.639, 51.704)].
[INFO CTS-0025]     Width:  5.8320.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(19645, 3374), (25099, 14714)].
[INFO CTS-0024]  Normalized sink region: [(19.645, 3.374), (25.099, 14.714)].
[INFO CTS-0025]     Width:  5.4540.
[INFO CTS-0026]     Height: 11.3400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31147, 20654), (38545, 26864)].
[INFO CTS-0024]  Normalized sink region: [(31.147, 20.654), (38.545, 26.864)].
[INFO CTS-0025]     Width:  7.3980.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6990 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23695, 22544), (30067, 27674)].
[INFO CTS-0024]  Normalized sink region: [(23.695, 22.544), (30.067, 27.674)].
[INFO CTS-0025]     Width:  6.3720.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.1860 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39247, 2834), (41137, 11744)].
[INFO CTS-0024]  Normalized sink region: [(39.247, 2.834), (41.137, 11.744)].
[INFO CTS-0025]     Width:  1.8900.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8900 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(39031, 2564), (40813, 12014)].
[INFO CTS-0024]  Normalized sink region: [(39.031, 2.564), (40.813, 12.014)].
[INFO CTS-0025]     Width:  1.7820.
[INFO CTS-0026]     Height: 9.4500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7820 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22561, 2564), (28015, 17144)].
[INFO CTS-0024]  Normalized sink region: [(22.561, 2.564), (28.015, 17.144)].
[INFO CTS-0025]     Width:  5.4540.
[INFO CTS-0026]     Height: 14.5800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30391, 2564), (34819, 11474)].
[INFO CTS-0024]  Normalized sink region: [(30.391, 2.564), (34.819, 11.474)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23641, 22274), (29797, 27674)].
[INFO CTS-0024]  Normalized sink region: [(23.641, 22.274), (29.797, 27.674)].
[INFO CTS-0025]     Width:  6.1560.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.0780 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21373, 4454), (27961, 13364)].
[INFO CTS-0024]  Normalized sink region: [(21.373, 4.454), (27.961, 13.364)].
[INFO CTS-0025]     Width:  6.5880.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.5880 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31417, 14444), (38383, 19844)].
[INFO CTS-0024]  Normalized sink region: [(31.417, 14.444), (38.383, 19.844)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4830 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23749, 11744), (28609, 19304)].
[INFO CTS-0024]  Normalized sink region: [(23.749, 11.744), (28.609, 19.304)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36385, 3104), (38653, 12014)].
[INFO CTS-0024]  Normalized sink region: [(36.385, 3.104), (38.653, 12.014)].
[INFO CTS-0025]     Width:  2.2680.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2680 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22453, 21194), (28825, 26324)].
[INFO CTS-0024]  Normalized sink region: [(22.453, 21.194), (28.825, 26.324)].
[INFO CTS-0025]     Width:  6.3720.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.1860 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(24289, 10124), (28933, 20384)].
[INFO CTS-0024]  Normalized sink region: [(24.289, 10.124), (28.933, 20.384)].
[INFO CTS-0025]     Width:  4.6440.
[INFO CTS-0026]     Height: 10.2600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.6440 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21589, 4724), (28177, 12554)].
[INFO CTS-0024]  Normalized sink region: [(21.589, 4.724), (28.177, 12.554)].
[INFO CTS-0025]     Width:  6.5880.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.5880 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33469, 13364), (39733, 19304)].
[INFO CTS-0024]  Normalized sink region: [(33.469, 13.364), (39.733, 19.304)].
[INFO CTS-0025]     Width:  6.2640.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.1320 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(29851, 3914), (34387, 10664)].
[INFO CTS-0024]  Normalized sink region: [(29.851, 3.914), (34.387, 10.664)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(29959, 4454), (34495, 10934)].
[INFO CTS-0024]  Normalized sink region: [(29.959, 4.454), (34.495, 10.934)].
[INFO CTS-0025]     Width:  4.5360.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.5360 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32032, 13364), (39463, 19574)].
[INFO CTS-0024]  Normalized sink region: [(32.032, 13.364), (39.463, 19.574)].
[INFO CTS-0025]     Width:  7.4310.
[INFO CTS-0026]     Height: 6.2100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7155 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(35845, 2834), (38221, 10934)].
[INFO CTS-0024]  Normalized sink region: [(35.845, 2.834), (38.221, 10.934)].
[INFO CTS-0025]     Width:  2.3760.
[INFO CTS-0026]     Height: 8.1000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3760 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3283, 16604), (11113, 21194)].
[INFO CTS-0024]  Normalized sink region: [(3.283, 16.604), (11.113, 21.194)].
[INFO CTS-0025]     Width:  7.8300.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9150 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3499, 17684), (11113, 22274)].
[INFO CTS-0024]  Normalized sink region: [(3.499, 17.684), (11.113, 22.274)].
[INFO CTS-0025]     Width:  7.6140.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8070 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18511, 17414), (21805, 29294)].
[INFO CTS-0024]  Normalized sink region: [(18.511, 17.414), (21.805, 29.294)].
[INFO CTS-0025]     Width:  3.2940.
[INFO CTS-0026]     Height: 11.8800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2940 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4633, 30104), (14947, 35504)].
[INFO CTS-0024]  Normalized sink region: [(4.633, 30.104), (14.947, 35.504)].
[INFO CTS-0025]     Width:  10.3140.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1570 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(15055, 20654), (17539, 30374)].
[INFO CTS-0024]  Normalized sink region: [(15.055, 20.654), (17.539, 30.374)].
[INFO CTS-0025]     Width:  2.4840.
[INFO CTS-0026]     Height: 9.7200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4840 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(30121, 20924), (38491, 26324)].
[INFO CTS-0024]  Normalized sink region: [(30.121, 20.924), (38.491, 26.324)].
[INFO CTS-0025]     Width:  8.3700.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1850 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22345, 20924), (28771, 26324)].
[INFO CTS-0024]  Normalized sink region: [(22.345, 20.924), (28.771, 26.324)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2130 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22723, 2564), (29095, 15524)].
[INFO CTS-0024]  Normalized sink region: [(22.723, 2.564), (29.095, 15.524)].
[INFO CTS-0025]     Width:  6.3720.
[INFO CTS-0026]     Height: 12.9600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.3720 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32389, 22004), (39301, 26054)].
[INFO CTS-0024]  Normalized sink region: [(32.389, 22.004), (39.301, 26.054)].
[INFO CTS-0025]     Width:  6.9120.
[INFO CTS-0026]     Height: 4.0500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4560 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33037, 22274), (39463, 26864)].
[INFO CTS-0024]  Normalized sink region: [(33.037, 22.274), (39.463, 26.864)].
[INFO CTS-0025]     Width:  6.4260.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2130 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3013, 31724), (13867, 37934)].
[INFO CTS-0024]  Normalized sink region: [(3.013, 31.724), (13.867, 37.934)].
[INFO CTS-0025]     Width:  10.8540.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4270 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(14947, 3914), (18727, 12824)].
[INFO CTS-0024]  Normalized sink region: [(14.947, 3.914), (18.727, 12.824)].
[INFO CTS-0025]     Width:  3.7800.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(14893, 3914), (18457, 12824)].
[INFO CTS-0024]  Normalized sink region: [(14.893, 3.914), (18.457, 12.824)].
[INFO CTS-0025]     Width:  3.5640.
[INFO CTS-0026]     Height: 8.9100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3013, 23354), (11437, 28484)].
[INFO CTS-0024]  Normalized sink region: [(3.013, 23.354), (11.437, 28.484)].
[INFO CTS-0025]     Width:  8.4240.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(10195, 3644), (13057, 13904)].
[INFO CTS-0024]  Normalized sink region: [(10.195, 3.644), (13.057, 13.904)].
[INFO CTS-0025]     Width:  2.8620.
[INFO CTS-0026]     Height: 10.2600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8620 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3337, 31454), (13435, 37934)].
[INFO CTS-0024]  Normalized sink region: [(3.337, 31.454), (13.435, 37.934)].
[INFO CTS-0025]     Width:  10.0980.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0490 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4309, 22544), (11167, 28484)].
[INFO CTS-0024]  Normalized sink region: [(4.309, 22.544), (11.167, 28.484)].
[INFO CTS-0025]     Width:  6.8580.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4290 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18295, 17144), (21481, 29024)].
[INFO CTS-0024]  Normalized sink region: [(18.295, 17.144), (21.481, 29.024)].
[INFO CTS-0025]     Width:  3.1860.
[INFO CTS-0026]     Height: 11.8800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1860 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(5821, 29564), (14191, 36044)].
[INFO CTS-0024]  Normalized sink region: [(5.821, 29.564), (14.191, 36.044)].
[INFO CTS-0025]     Width:  8.3700.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1850 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(10519, 4184), (13543, 13634)].
[INFO CTS-0024]  Normalized sink region: [(10.519, 4.184), (13.543, 13.634)].
[INFO CTS-0025]     Width:  3.0240.
[INFO CTS-0026]     Height: 9.4500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0240 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3229, 30104), (12787, 39014)].
[INFO CTS-0024]  Normalized sink region: [(3.229, 30.104), (12.787, 39.014)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7790 X 8.9100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4417, 30914), (16675, 35504)].
[INFO CTS-0024]  Normalized sink region: [(4.417, 30.914), (16.675, 35.504)].
[INFO CTS-0025]     Width:  12.2580.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.1290 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4309, 22814), (11221, 28754)].
[INFO CTS-0024]  Normalized sink region: [(4.309, 22.814), (11.221, 28.754)].
[INFO CTS-0025]     Width:  6.9120.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4560 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18295, 14984), (20779, 27404)].
[INFO CTS-0024]  Normalized sink region: [(18.295, 14.984), (20.779, 27.404)].
[INFO CTS-0025]     Width:  2.4840.
[INFO CTS-0026]     Height: 12.4200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4840 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(8791, 4724), (11923, 14444)].
[INFO CTS-0024]  Normalized sink region: [(8.791, 4.724), (11.923, 14.444)].
[INFO CTS-0025]     Width:  3.1320.
[INFO CTS-0026]     Height: 9.7200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1320 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(8953, 5264), (11437, 15524)].
[INFO CTS-0024]  Normalized sink region: [(8.953, 5.264), (11.437, 15.524)].
[INFO CTS-0025]     Width:  2.4840.
[INFO CTS-0026]     Height: 10.2600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4840 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(17809, 15794), (20563, 27134)].
[INFO CTS-0024]  Normalized sink region: [(17.809, 15.794), (20.563, 27.134)].
[INFO CTS-0025]     Width:  2.7540.
[INFO CTS-0026]     Height: 11.3400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7540 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(13294, 5534), (18511, 14174)].
[INFO CTS-0024]  Normalized sink region: [(13.294, 5.534), (18.511, 14.174)].
[INFO CTS-0025]     Width:  5.2170.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2170 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(4525, 16874), (11977, 20924)].
[INFO CTS-0024]  Normalized sink region: [(4.525, 16.874), (11.977, 20.924)].
[INFO CTS-0025]     Width:  7.4520.
[INFO CTS-0026]     Height: 4.0500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7260 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(12301, 16604), (13975, 26864)].
[INFO CTS-0024]  Normalized sink region: [(12.301, 16.604), (13.975, 26.864)].
[INFO CTS-0025]     Width:  1.6740.
[INFO CTS-0026]     Height: 10.2600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6740 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64141, 20654), (69595, 27404)].
[INFO CTS-0024]  Normalized sink region: [(64.141, 20.654), (69.595, 27.404)].
[INFO CTS-0025]     Width:  5.4540.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.4540 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57985, 27674), (67543, 38474)].
[INFO CTS-0024]  Normalized sink region: [(57.985, 27.674), (67.543, 38.474)].
[INFO CTS-0025]     Width:  9.5580.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.5580 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61333, 12284), (63601, 23624)].
[INFO CTS-0024]  Normalized sink region: [(61.333, 12.284), (63.601, 23.624)].
[INFO CTS-0025]     Width:  2.2680.
[INFO CTS-0026]     Height: 11.3400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2680 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(12193, 15524), (13597, 28214)].
[INFO CTS-0024]  Normalized sink region: [(12.193, 15.524), (13.597, 28.214)].
[INFO CTS-0025]     Width:  1.4040.
[INFO CTS-0026]     Height: 12.6900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4040 X 6.3450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3337, 30644), (12787, 39014)].
[INFO CTS-0024]  Normalized sink region: [(3.337, 30.644), (12.787, 39.014)].
[INFO CTS-0025]     Width:  9.4500.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7250 X 8.3700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(3175, 23894), (13543, 29024)].
[INFO CTS-0024]  Normalized sink region: [(3.175, 23.894), (13.543, 29.024)].
[INFO CTS-0025]     Width:  10.3680.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1840 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(13921, 14984), (16513, 26324)].
[INFO CTS-0024]  Normalized sink region: [(13.921, 14.984), (16.513, 26.324)].
[INFO CTS-0025]     Width:  2.5920.
[INFO CTS-0026]     Height: 11.3400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5920 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(14083, 15254), (16837, 26594)].
[INFO CTS-0024]  Normalized sink region: [(14.083, 15.254), (16.837, 26.594)].
[INFO CTS-0025]     Width:  2.7540.
[INFO CTS-0026]     Height: 11.3400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7540 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(6199, 29564), (14515, 36314)].
[INFO CTS-0024]  Normalized sink region: [(6.199, 29.564), (14.515, 36.314)].
[INFO CTS-0025]     Width:  8.3160.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(13813, 5534), (18565, 13904)].
[INFO CTS-0024]  Normalized sink region: [(13.813, 5.534), (18.565, 13.904)].
[INFO CTS-0025]     Width:  4.7520.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59173, 2834), (66355, 10124)].
[INFO CTS-0024]  Normalized sink region: [(59.173, 2.834), (66.355, 10.124)].
[INFO CTS-0025]     Width:  7.1820.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.1820 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54583, 10124), (59713, 18224)].
[INFO CTS-0024]  Normalized sink region: [(54.583, 10.124), (59.713, 18.224)].
[INFO CTS-0025]     Width:  5.1300.
[INFO CTS-0026]     Height: 8.1000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1300 X 4.0500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53287, 3374), (61711, 9854)].
[INFO CTS-0024]  Normalized sink region: [(53.287, 3.374), (61.711, 9.854)].
[INFO CTS-0025]     Width:  8.4240.
[INFO CTS-0026]     Height: 6.4800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(58309, 28754), (65005, 33344)].
[INFO CTS-0024]  Normalized sink region: [(58.309, 28.754), (65.005, 33.344)].
[INFO CTS-0025]     Width:  6.6960.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.3480 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54637, 10934), (58849, 20924)].
[INFO CTS-0024]  Normalized sink region: [(54.637, 10.934), (58.849, 20.924)].
[INFO CTS-0025]     Width:  4.2120.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.2120 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63979, 20384), (68299, 27404)].
[INFO CTS-0024]  Normalized sink region: [(63.979, 20.384), (68.299, 27.404)].
[INFO CTS-0025]     Width:  4.3200.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.3200 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56743, 27134), (66787, 36854)].
[INFO CTS-0024]  Normalized sink region: [(56.743, 27.134), (66.787, 36.854)].
[INFO CTS-0025]     Width:  10.0440.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0220 X 9.7200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54367, 3914), (62035, 9584)].
[INFO CTS-0024]  Normalized sink region: [(54.367, 3.914), (62.035, 9.584)].
[INFO CTS-0025]     Width:  7.6680.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8340 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55555, 17414), (60631, 25784)].
[INFO CTS-0024]  Normalized sink region: [(55.555, 17.414), (60.631, 25.784)].
[INFO CTS-0025]     Width:  5.0760.
[INFO CTS-0026]     Height: 8.3700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(55555, 14984), (60523, 25784)].
[INFO CTS-0024]  Normalized sink region: [(55.555, 14.984), (60.523, 25.784)].
[INFO CTS-0025]     Width:  4.9680.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54691, 11204), (59929, 21734)].
[INFO CTS-0024]  Normalized sink region: [(54.691, 11.204), (59.929, 21.734)].
[INFO CTS-0025]     Width:  5.2380.
[INFO CTS-0026]     Height: 10.5300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2380 X 5.2650
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64465, 18764), (70027, 25514)].
[INFO CTS-0024]  Normalized sink region: [(64.465, 18.764), (70.027, 25.514)].
[INFO CTS-0025]     Width:  5.5620.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.5620 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(53125, 2834), (61603, 9584)].
[INFO CTS-0024]  Normalized sink region: [(53.125, 2.834), (61.603, 9.584)].
[INFO CTS-0025]     Width:  8.4780.
[INFO CTS-0026]     Height: 6.7500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2390 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(52801, 2564), (61387, 9854)].
[INFO CTS-0024]  Normalized sink region: [(52.801, 2.564), (61.387, 9.854)].
[INFO CTS-0025]     Width:  8.5860.
[INFO CTS-0026]     Height: 7.2900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2930 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63331, 19304), (69217, 25784)].
[INFO CTS-0024]  Normalized sink region: [(63.331, 19.304), (69.217, 25.784)].
[INFO CTS-0025]     Width:  5.8860.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.8860 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57337, 2564), (65059, 10124)].
[INFO CTS-0024]  Normalized sink region: [(57.337, 2.564), (65.059, 10.124)].
[INFO CTS-0025]     Width:  7.7220.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8610 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56203, 17144), (61873, 23894)].
[INFO CTS-0024]  Normalized sink region: [(56.203, 17.144), (61.873, 23.894)].
[INFO CTS-0025]     Width:  5.6700.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64033, 13364), (70513, 19304)].
[INFO CTS-0024]  Normalized sink region: [(64.033, 13.364), (70.513, 19.304)].
[INFO CTS-0025]     Width:  6.4800.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2400 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(58903, 28484), (65923, 33074)].
[INFO CTS-0024]  Normalized sink region: [(58.903, 28.484), (65.923, 33.074)].
[INFO CTS-0025]     Width:  7.0200.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5100 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59497, 3104), (67003, 9854)].
[INFO CTS-0024]  Normalized sink region: [(59.497, 3.104), (67.003, 9.854)].
[INFO CTS-0025]     Width:  7.5060.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7530 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(75103, 12284), (78883, 19574)].
[INFO CTS-0024]  Normalized sink region: [(75.103, 12.284), (78.883, 19.574)].
[INFO CTS-0025]     Width:  3.7800.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 3.6450
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(63331, 13634), (70351, 20114)].
[INFO CTS-0024]  Normalized sink region: [(63.331, 13.634), (70.351, 20.114)].
[INFO CTS-0025]     Width:  7.0200.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5100 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56797, 27944), (65005, 33884)].
[INFO CTS-0024]  Normalized sink region: [(56.797, 27.944), (65.005, 33.884)].
[INFO CTS-0025]     Width:  8.2080.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54205, 10664), (60955, 19574)].
[INFO CTS-0024]  Normalized sink region: [(54.205, 10.664), (60.955, 19.574)].
[INFO CTS-0025]     Width:  6.7500.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.7500 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64465, 11204), (71107, 18224)].
[INFO CTS-0024]  Normalized sink region: [(64.465, 11.204), (71.107, 18.224)].
[INFO CTS-0025]     Width:  6.6420.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.6420 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64573, 11744), (71323, 17414)].
[INFO CTS-0024]  Normalized sink region: [(64.573, 11.744), (71.323, 17.414)].
[INFO CTS-0025]     Width:  6.7500.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.3750 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56851, 26324), (66895, 37394)].
[INFO CTS-0024]  Normalized sink region: [(56.851, 26.324), (66.895, 37.394)].
[INFO CTS-0025]     Width:  10.0440.
[INFO CTS-0026]     Height: 11.0700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 10.0440 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(57337, 3104), (65329, 10664)].
[INFO CTS-0024]  Normalized sink region: [(57.337, 3.104), (65.329, 10.664)].
[INFO CTS-0025]     Width:  7.9920.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9960 X 7.5600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(56851, 27134), (64735, 34424)].
[INFO CTS-0024]  Normalized sink region: [(56.851, 27.134), (64.735, 34.424)].
[INFO CTS-0025]     Width:  7.8840.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.9420 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(59065, 27944), (68245, 37664)].
[INFO CTS-0024]  Normalized sink region: [(59.065, 27.944), (68.245, 37.664)].
[INFO CTS-0025]     Width:  9.1800.
[INFO CTS-0026]     Height: 9.7200.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.1800 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86011, 2834), (93949, 12284)].
[INFO CTS-0024]  Normalized sink region: [(86.011, 2.834), (93.949, 12.284)].
[INFO CTS-0025]     Width:  7.9380.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.9380 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69649, 6614), (75805, 19574)].
[INFO CTS-0024]  Normalized sink region: [(69.649, 6.614), (75.805, 19.574)].
[INFO CTS-0025]     Width:  6.1560.
[INFO CTS-0026]     Height: 12.9600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.1560 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(77263, 4454), (80503, 15524)].
[INFO CTS-0024]  Normalized sink region: [(77.263, 4.454), (80.503, 15.524)].
[INFO CTS-0025]     Width:  3.2400.
[INFO CTS-0026]     Height: 11.0700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2400 X 5.5350
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86713, 17144), (96865, 22004)].
[INFO CTS-0024]  Normalized sink region: [(86.713, 17.144), (96.865, 22.004)].
[INFO CTS-0025]     Width:  10.1520.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67759, 3644), (75103, 15254)].
[INFO CTS-0024]  Normalized sink region: [(67.759, 3.644), (75.103, 15.254)].
[INFO CTS-0025]     Width:  7.3440.
[INFO CTS-0026]     Height: 11.6100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.3440 X 5.8050
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(86821, 2564), (94327, 11744)].
[INFO CTS-0024]  Normalized sink region: [(86.821, 2.564), (94.327, 11.744)].
[INFO CTS-0025]     Width:  7.5060.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.5060 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(79315, 3104), (84337, 17144)].
[INFO CTS-0024]  Normalized sink region: [(79.315, 3.104), (84.337, 17.144)].
[INFO CTS-0025]     Width:  5.0220.
[INFO CTS-0026]     Height: 14.0400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.0220 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(80449, 4994), (83581, 17414)].
[INFO CTS-0024]  Normalized sink region: [(80.449, 4.994), (83.581, 17.414)].
[INFO CTS-0025]     Width:  3.1320.
[INFO CTS-0026]     Height: 12.4200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1320 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87415, 16874), (97297, 22004)].
[INFO CTS-0024]  Normalized sink region: [(87.415, 16.874), (97.297, 22.004)].
[INFO CTS-0025]     Width:  9.8820.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9410 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67975, 4724), (74941, 18224)].
[INFO CTS-0024]  Normalized sink region: [(67.975, 4.724), (74.941, 18.224)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 13.5000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9660 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85309, 3914), (93085, 11204)].
[INFO CTS-0024]  Normalized sink region: [(85.309, 3.914), (93.085, 11.204)].
[INFO CTS-0025]     Width:  7.7760.
[INFO CTS-0026]     Height: 7.2900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85471, 3374), (92869, 10934)].
[INFO CTS-0024]  Normalized sink region: [(85.471, 3.374), (92.869, 10.934)].
[INFO CTS-0025]     Width:  7.3980.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.3980 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85870, 15524), (96271, 20654)].
[INFO CTS-0024]  Normalized sink region: [(85.87, 15.524), (96.271, 20.654)].
[INFO CTS-0025]     Width:  10.4010.
[INFO CTS-0026]     Height: 5.1300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.2005 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87037, 4184), (95299, 12014)].
[INFO CTS-0024]  Normalized sink region: [(87.037, 4.184), (95.299, 12.014)].
[INFO CTS-0025]     Width:  8.2620.
[INFO CTS-0026]     Height: 7.8300.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.1310 X 7.8300
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(81961, 3374), (84715, 18224)].
[INFO CTS-0024]  Normalized sink region: [(81.961, 3.374), (84.715, 18.224)].
[INFO CTS-0025]     Width:  2.7540.
[INFO CTS-0026]     Height: 14.8500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7540 X 7.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84553, 14444), (94705, 19034)].
[INFO CTS-0024]  Normalized sink region: [(84.553, 14.444), (94.705, 19.034)].
[INFO CTS-0025]     Width:  10.1520.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.0760 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70837, 6344), (76129, 19844)].
[INFO CTS-0024]  Normalized sink region: [(70.837, 6.344), (76.129, 19.844)].
[INFO CTS-0025]     Width:  5.2920.
[INFO CTS-0026]     Height: 13.5000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.2920 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(88063, 5264), (96811, 11474)].
[INFO CTS-0024]  Normalized sink region: [(88.063, 5.264), (96.811, 11.474)].
[INFO CTS-0025]     Width:  8.7480.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.3740 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87955, 4994), (96919, 11204)].
[INFO CTS-0024]  Normalized sink region: [(87.955, 4.994), (96.919, 11.204)].
[INFO CTS-0025]     Width:  8.9640.
[INFO CTS-0026]     Height: 6.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 6.2100
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(77317, 2834), (81475, 19034)].
[INFO CTS-0024]  Normalized sink region: [(77.317, 2.834), (81.475, 19.034)].
[INFO CTS-0025]     Width:  4.1580.
[INFO CTS-0026]     Height: 16.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1580 X 8.1000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(70675, 8774), (77371, 17414)].
[INFO CTS-0024]  Normalized sink region: [(70.675, 8.774), (77.371, 17.414)].
[INFO CTS-0025]     Width:  6.6960.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.6960 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(77425, 2564), (81853, 19574)].
[INFO CTS-0024]  Normalized sink region: [(77.425, 2.564), (81.853, 19.574)].
[INFO CTS-0025]     Width:  4.4280.
[INFO CTS-0026]     Height: 17.0100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.4280 X 8.5050
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85201, 13094), (94705, 18494)].
[INFO CTS-0024]  Normalized sink region: [(85.201, 13.094), (94.705, 18.494)].
[INFO CTS-0025]     Width:  9.5040.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(85687, 12824), (95029, 18224)].
[INFO CTS-0024]  Normalized sink region: [(85.687, 12.824), (95.029, 18.224)].
[INFO CTS-0025]     Width:  9.3420.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6710 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(67651, 3374), (75859, 16334)].
[INFO CTS-0024]  Normalized sink region: [(67.651, 3.374), (75.859, 16.334)].
[INFO CTS-0025]     Width:  8.2080.
[INFO CTS-0026]     Height: 12.9600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.2080 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87577, 3644), (95731, 12554)].
[INFO CTS-0024]  Normalized sink region: [(87.577, 3.644), (95.731, 12.554)].
[INFO CTS-0025]     Width:  8.1540.
[INFO CTS-0026]     Height: 8.9100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.1540 X 4.4550
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(69703, 9314), (76453, 17144)].
[INFO CTS-0024]  Normalized sink region: [(69.703, 9.314), (76.453, 17.144)].
[INFO CTS-0025]     Width:  6.7500.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.7500 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(68731, 4994), (75697, 18494)].
[INFO CTS-0024]  Normalized sink region: [(68.731, 4.994), (75.697, 18.494)].
[INFO CTS-0025]     Width:  6.9660.
[INFO CTS-0026]     Height: 13.5000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.9660 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(77155, 4184), (80665, 16064)].
[INFO CTS-0024]  Normalized sink region: [(77.155, 4.184), (80.665, 16.064)].
[INFO CTS-0025]     Width:  3.5100.
[INFO CTS-0026]     Height: 11.8800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5100 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(87793, 14984), (97027, 20924)].
[INFO CTS-0024]  Normalized sink region: [(87.793, 14.984), (97.027, 20.924)].
[INFO CTS-0025]     Width:  9.2340.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6170 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18187, 29834), (25477, 35774)].
[INFO CTS-0024]  Normalized sink region: [(18.187, 29.834), (25.477, 35.774)].
[INFO CTS-0025]     Width:  7.2900.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6450 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(34333, 45224), (42055, 50354)].
[INFO CTS-0024]  Normalized sink region: [(34.333, 45.224), (42.055, 50.354)].
[INFO CTS-0025]     Width:  7.7220.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8610 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(14677, 36584), (21859, 42254)].
[INFO CTS-0024]  Normalized sink region: [(14.677, 36.584), (21.859, 42.254)].
[INFO CTS-0025]     Width:  7.1820.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5910 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32011, 29024), (35845, 37394)].
[INFO CTS-0024]  Normalized sink region: [(32.011, 29.024), (35.845, 37.394)].
[INFO CTS-0025]     Width:  3.8340.
[INFO CTS-0026]     Height: 8.3700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8340 X 4.1850
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21751, 28214), (29365, 36044)].
[INFO CTS-0024]  Normalized sink region: [(21.751, 28.214), (29.365, 36.044)].
[INFO CTS-0025]     Width:  7.6140.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.6140 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21805, 29294), (29149, 35774)].
[INFO CTS-0024]  Normalized sink region: [(21.805, 29.294), (29.149, 35.774)].
[INFO CTS-0025]     Width:  7.3440.
[INFO CTS-0026]     Height: 6.4800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.6720 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(34873, 45494), (42325, 50084)].
[INFO CTS-0024]  Normalized sink region: [(34.873, 45.494), (42.325, 50.084)].
[INFO CTS-0025]     Width:  7.4520.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.7260 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(14515, 37934), (21643, 43874)].
[INFO CTS-0024]  Normalized sink region: [(14.515, 37.934), (21.643, 43.874)].
[INFO CTS-0025]     Width:  7.1280.
[INFO CTS-0026]     Height: 5.9400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5640 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36439, 33074), (42811, 38474)].
[INFO CTS-0024]  Normalized sink region: [(36.439, 33.074), (42.811, 38.474)].
[INFO CTS-0025]     Width:  6.3720.
[INFO CTS-0026]     Height: 5.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.1860 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(84607, 13904), (94003, 19304)].
[INFO CTS-0024]  Normalized sink region: [(84.607, 13.904), (94.003, 19.304)].
[INFO CTS-0025]     Width:  9.3960.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.6980 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32929, 45224), (43243, 48464)].
[INFO CTS-0024]  Normalized sink region: [(32.929, 45.224), (43.243, 48.464)].
[INFO CTS-0025]     Width:  10.3140.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1570 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(34948, 27134), (41407, 37934)].
[INFO CTS-0024]  Normalized sink region: [(34.948, 27.134), (41.407, 37.934)].
[INFO CTS-0025]     Width:  6.4590.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 6.4590 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23047, 28484), (31147, 35504)].
[INFO CTS-0024]  Normalized sink region: [(23.047, 28.484), (31.147, 35.504)].
[INFO CTS-0025]     Width:  8.1000.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33523, 40634), (42973, 44144)].
[INFO CTS-0024]  Normalized sink region: [(33.523, 40.634), (42.973, 44.144)].
[INFO CTS-0025]     Width:  9.4500.
[INFO CTS-0026]     Height: 3.5100.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7250 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23911, 38744), (31633, 43874)].
[INFO CTS-0024]  Normalized sink region: [(23.911, 38.744), (31.633, 43.874)].
[INFO CTS-0025]     Width:  7.7220.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8610 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(37141, 29294), (40759, 39554)].
[INFO CTS-0024]  Normalized sink region: [(37.141, 29.294), (40.759, 39.554)].
[INFO CTS-0025]     Width:  3.6180.
[INFO CTS-0026]     Height: 10.2600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6180 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(36763, 29024), (40597, 39284)].
[INFO CTS-0024]  Normalized sink region: [(36.763, 29.024), (40.597, 39.284)].
[INFO CTS-0025]     Width:  3.8340.
[INFO CTS-0026]     Height: 10.2600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8340 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(16675, 31184), (26179, 36044)].
[INFO CTS-0024]  Normalized sink region: [(16.675, 31.184), (26.179, 36.044)].
[INFO CTS-0025]     Width:  9.5040.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31417, 28754), (35467, 37394)].
[INFO CTS-0024]  Normalized sink region: [(31.417, 28.754), (35.467, 37.394)].
[INFO CTS-0025]     Width:  4.0500.
[INFO CTS-0026]     Height: 8.6400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.0500 X 4.3200
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(23911, 39014), (30823, 43604)].
[INFO CTS-0024]  Normalized sink region: [(23.911, 39.014), (30.823, 43.604)].
[INFO CTS-0025]     Width:  6.9120.
[INFO CTS-0026]     Height: 4.5900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4560 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32551, 39554), (44431, 44144)].
[INFO CTS-0024]  Normalized sink region: [(32.551, 39.554), (44.431, 44.144)].
[INFO CTS-0025]     Width:  11.8800.
[INFO CTS-0026]     Height: 4.5900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.9400 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(32875, 39284), (44539, 44144)].
[INFO CTS-0024]  Normalized sink region: [(32.875, 39.284), (44.539, 44.144)].
[INFO CTS-0025]     Width:  11.6640.
[INFO CTS-0026]     Height: 4.8600.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.8320 X 4.8600
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(15757, 36854), (22237, 41984)].
[INFO CTS-0024]  Normalized sink region: [(15.757, 36.854), (22.237, 41.984)].
[INFO CTS-0025]     Width:  6.4800.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2400 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(35845, 27404), (41515, 37394)].
[INFO CTS-0024]  Normalized sink region: [(35.845, 27.404), (41.515, 37.394)].
[INFO CTS-0025]     Width:  5.6700.
[INFO CTS-0026]     Height: 9.9900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.6700 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22831, 37394), (28987, 42524)].
[INFO CTS-0024]  Normalized sink region: [(22.831, 37.394), (28.987, 42.524)].
[INFO CTS-0025]     Width:  6.1560.
[INFO CTS-0026]     Height: 5.1300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.0780 X 5.1300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(14569, 37934), (22345, 44684)].
[INFO CTS-0024]  Normalized sink region: [(14.569, 37.934), (22.345, 44.684)].
[INFO CTS-0025]     Width:  7.7760.
[INFO CTS-0026]     Height: 6.7500.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 6.7500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(18295, 30104), (26773, 35504)].
[INFO CTS-0024]  Normalized sink region: [(18.295, 30.104), (26.773, 35.504)].
[INFO CTS-0025]     Width:  8.4780.
[INFO CTS-0026]     Height: 5.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.2390 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33685, 44684), (43891, 48464)].
[INFO CTS-0024]  Normalized sink region: [(33.685, 44.684), (43.891, 48.464)].
[INFO CTS-0025]     Width:  10.2060.
[INFO CTS-0026]     Height: 3.7800.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.1030 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31255, 27944), (34387, 38744)].
[INFO CTS-0024]  Normalized sink region: [(31.255, 27.944), (34.387, 38.744)].
[INFO CTS-0025]     Width:  3.1320.
[INFO CTS-0026]     Height: 10.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1320 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(31201, 27944), (34657, 38744)].
[INFO CTS-0024]  Normalized sink region: [(31.201, 27.944), (34.657, 38.744)].
[INFO CTS-0025]     Width:  3.4560.
[INFO CTS-0026]     Height: 10.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4560 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(33631, 40904), (42811, 44144)].
[INFO CTS-0024]  Normalized sink region: [(33.631, 40.904), (42.811, 44.144)].
[INFO CTS-0025]     Width:  9.1800.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.5900 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(22831, 37664), (29581, 43334)].
[INFO CTS-0024]  Normalized sink region: [(22.831, 37.664), (29.581, 43.334)].
[INFO CTS-0025]     Width:  6.7500.
[INFO CTS-0026]     Height: 5.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.3750 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(16513, 30914), (27529, 36854)].
[INFO CTS-0024]  Normalized sink region: [(16.513, 30.914), (27.529, 36.854)].
[INFO CTS-0025]     Width:  11.0160.
[INFO CTS-0026]     Height: 5.9400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.5080 X 5.9400
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(29689, 73844), (37465, 92474)].
[INFO CTS-0024]  Normalized sink region: [(29.689, 73.844), (37.465, 92.474)].
[INFO CTS-0025]     Width:  7.7760.
[INFO CTS-0026]     Height: 18.6300.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 7.7760 X 9.3150
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.8880 X 9.3150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(48373, 70604), (72835, 87074)].
[INFO CTS-0024]  Normalized sink region: [(48.373, 70.604), (72.835, 87.074)].
[INFO CTS-0025]     Width:  24.4620.
[INFO CTS-0026]     Height: 16.4700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 12.2310 X 16.4700
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 12.2310 X 8.2350
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(11599, 47114), (31849, 57914)].
[INFO CTS-0024]  Normalized sink region: [(11.599, 47.114), (31.849, 57.914)].
[INFO CTS-0025]     Width:  20.2500.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 10.1250 X 10.8000
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Out of 32 sinks, 5 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 10.1250 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(13651, 62504), (32011, 69524)].
[INFO CTS-0024]  Normalized sink region: [(13.651, 62.504), (32.011, 69.524)].
[INFO CTS-0025]     Width:  18.3600.
[INFO CTS-0026]     Height: 7.0200.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 9.1800 X 7.0200
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 32 sinks, 4 sinks closer to other cluster.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.1800 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(61549, 66014), (87685, 90854)].
[INFO CTS-0024]  Normalized sink region: [(61.549, 66.014), (87.685, 90.854)].
[INFO CTS-0025]     Width:  26.1360.
[INFO CTS-0026]     Height: 24.8400.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 13.0680 X 24.8400
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 13.0680 X 12.4200
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(89575, 94095), (98539, 99765)].
[INFO CTS-0024]  Normalized sink region: [(89.575, 94.095), (98.539, 99.765)].
[INFO CTS-0025]     Width:  8.9640.
[INFO CTS-0026]     Height: 5.6700.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.4820 X 5.6700
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(40327, 11204), (52801, 33614)].
[INFO CTS-0024]  Normalized sink region: [(40.327, 11.204), (52.801, 33.614)].
[INFO CTS-0025]     Width:  12.4740.
[INFO CTS-0026]     Height: 22.4100.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 12.4740 X 11.2050
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.2370 X 11.2050
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(20293, 34964), (35521, 45764)].
[INFO CTS-0024]  Normalized sink region: [(20.293, 34.964), (35.521, 45.764)].
[INFO CTS-0025]     Width:  15.2280.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 7.6140 X 10.8000
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 32 sinks, 1 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.6140 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(73159, 10934), (87199, 20384)].
[INFO CTS-0024]  Normalized sink region: [(73.159, 10.934), (87.199, 20.384)].
[INFO CTS-0025]     Width:  14.0400.
[INFO CTS-0026]     Height: 9.4500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 7.0200 X 9.4500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.0200 X 4.7250
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(54043, 10664), (63547, 28754)].
[INFO CTS-0024]  Normalized sink region: [(54.043, 10.664), (63.547, 28.754)].
[INFO CTS-0025]     Width:  9.5040.
[INFO CTS-0026]     Height: 18.0900.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 9.5040 X 9.0450
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7520 X 9.0450
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(10897, 12824), (17971, 31724)].
[INFO CTS-0024]  Normalized sink region: [(10.897, 12.824), (17.971, 31.724)].
[INFO CTS-0025]     Width:  7.0740.
[INFO CTS-0026]     Height: 18.9000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 7.0740 X 9.4500
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.5370 X 9.4500
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(21643, 11474), (37573, 26864)].
[INFO CTS-0024]  Normalized sink region: [(21.643, 11.474), (37.573, 26.864)].
[INFO CTS-0025]     Width:  15.9300.
[INFO CTS-0026]     Height: 15.3900.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 7.9650 X 15.3900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 7.9650 X 7.6950
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(64033, 50894), (87847, 60074)].
[INFO CTS-0024]  Normalized sink region: [(64.033, 50.894), (87.847, 60.074)].
[INFO CTS-0025]     Width:  23.8140.
[INFO CTS-0026]     Height: 9.1800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 11.9070 X 9.1800
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 11.9070 X 4.5900
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(74617, 66554), (88333, 80324)].
[INFO CTS-0024]  Normalized sink region: [(74.617, 66.554), (88.333, 80.324)].
[INFO CTS-0025]     Width:  13.7160.
[INFO CTS-0026]     Height: 13.7700.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 13.7160 X 6.8850
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.8580 X 6.8850
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43783, 49544), (57877, 64124)].
[INFO CTS-0024]  Normalized sink region: [(43.783, 49.544), (57.877, 64.124)].
[INFO CTS-0025]     Width:  14.0940.
[INFO CTS-0026]     Height: 14.5800.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 14.0940 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 7.0470 X 7.2900
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(46699, 79514), (73375, 91664)].
[INFO CTS-0024]  Normalized sink region: [(46.699, 79.514), (73.375, 91.664)].
[INFO CTS-0025]     Width:  26.6760.
[INFO CTS-0026]     Height: 12.1500.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 13.3380 X 12.1500
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 600 outSlew: 2 load: 1 length: 6 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 13.3380 X 6.0750
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 18 sinks, 2 sinks closer to other cluster.
 Out of 14 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i.cg_we_global.clk_o.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(13327, 78974), (20239, 91934)].
[INFO CTS-0024]  Normalized sink region: [(13.327, 78.974), (20.239, 91.934)].
[INFO CTS-0025]     Width:  6.9120.
[INFO CTS-0026]     Height: 12.9600.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 6.9120 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 120 outSlew: 2 load: 1 length: 4 isBuffered: false
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.4560 X 6.4800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41245, 23084), (53881, 26324)].
[INFO CTS-0024]  Normalized sink region: [(41.245, 23.084), (53.881, 26.324)].
[INFO CTS-0025]     Width:  12.6360.
[INFO CTS-0026]     Height: 3.2400.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.3180 X 3.2400
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(47779, 14984), (52909, 22004)].
[INFO CTS-0024]  Normalized sink region: [(47.779, 14.984), (52.909, 22.004)].
[INFO CTS-0025]     Width:  5.1300.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 5.1300 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43999, 32264), (48103, 39824)].
[INFO CTS-0024]  Normalized sink region: [(43.999, 32.264), (48.103, 39.824)].
[INFO CTS-0025]     Width:  4.1040.
[INFO CTS-0026]     Height: 7.5600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.1040 X 3.7800
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(42271, 2564), (46051, 12554)].
[INFO CTS-0024]  Normalized sink region: [(42.271, 2.564), (46.051, 12.554)].
[INFO CTS-0025]     Width:  3.7800.
[INFO CTS-0026]     Height: 9.9900.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7800 X 4.9950
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41569, 26594), (55393, 29294)].
[INFO CTS-0024]  Normalized sink region: [(41.569, 26.594), (55.393, 29.294)].
[INFO CTS-0025]     Width:  13.8240.
[INFO CTS-0026]     Height: 2.7000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 6.9120 X 2.7000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(41839, 26864), (53233, 29294)].
[INFO CTS-0024]  Normalized sink region: [(41.839, 26.864), (53.233, 29.294)].
[INFO CTS-0025]     Width:  11.3940.
[INFO CTS-0026]     Height: 2.4300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.6970 X 2.4300
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(48103, 14714), (52963, 21734)].
[INFO CTS-0024]  Normalized sink region: [(48.103, 14.714), (52.963, 21.734)].
[INFO CTS-0025]     Width:  4.8600.
[INFO CTS-0026]     Height: 7.0200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.8600 X 3.5100
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43837, 33614), (48805, 41444)].
[INFO CTS-0024]  Normalized sink region: [(43.837, 33.614), (48.805, 41.444)].
[INFO CTS-0025]     Width:  4.9680.
[INFO CTS-0026]     Height: 7.8300.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.9680 X 3.9150
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1000  dbu (1 um).
[INFO CTS-0023]  Original sink region: [(43135, 29834), (52585, 31454)].
[INFO CTS-0024]  Normalized sink region: [(43.135, 29.834), (52.585, 31.454)].
[INFO CTS-0025]     Width:  9.4500.
[INFO CTS-0026]     Height: 1.6200.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.7250 X 1.6200
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 621720 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0036]  Average source sink dist: 10299.03 dbu.
[INFO CTS-0037]  Number of outlier sinks: 2.
[INFO CTS-0036]  Average source sink dist: 3480.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3521.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4376.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3174.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3023.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2501.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2640.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3526.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3744.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2380.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3401.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2960.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2867.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3323.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2535.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3549.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5137.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3178.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2993.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2950.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3414.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3392.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3123.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2856.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4003.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2405.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4531.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3280.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2798.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3126.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2916.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3506.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3488.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5259.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4880.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3078.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4248.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3585.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3687.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3963.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3044.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5004.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3297.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2830.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3590.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2441.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4323.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4573.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3182.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5297.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3580.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3625.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3040.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4254.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3008.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4033.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2769.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3000.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2990.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2721.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3697.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2994.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2823.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4859.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3107.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3734.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4525.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2737.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3585.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3651.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4489.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3739.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4646.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3557.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2568.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2739.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3497.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2943.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4225.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3917.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3306.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3706.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4838.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3506.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4323.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5006.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3377.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3348.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3864.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2990.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5422.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4040.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3696.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4898.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4000.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2965.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3823.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3109.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3401.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3390.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3727.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3259.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3823.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3317.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3059.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4481.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3287.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4037.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5137.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4626.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4022.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3924.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4747.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4018.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3125.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3578.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4041.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4292.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4502.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3651.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2693.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3240.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4346.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4101.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2770.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2813.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3635.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3950.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2871.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3722.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3856.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3986.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4041.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3883.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3842.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3563.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2565.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3403.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3502.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3915.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3577.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4390.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3653.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3023.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2744.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4167.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3658.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3986.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4876.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4160.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3798.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3922.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3444.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3698.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3640.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3512.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4903.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3002.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2977.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3890.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4292.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3498.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3811.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4500.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4267.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2952.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2921.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4205.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3651.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5011.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3519.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4109.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3276.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3257.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4588.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3567.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3920.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4515.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2841.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2597.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3133.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2996.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3563.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3279.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3425.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4092.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2038.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4131.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4582.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3999.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3386.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2832.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5177.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2849.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2839.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4836.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2894.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4974.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4504.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2928.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2787.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2707.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3618.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4451.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4423.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3174.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3998.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4251.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3232.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3181.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2622.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3297.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2961.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4635.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3809.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3072.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3097.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5047.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3547.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3511.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3026.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3129.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2949.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3802.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3238.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3787.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3533.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3488.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4152.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3181.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4464.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4203.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2947.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3481.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3415.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3208.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4032.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3764.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2947.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3738.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4649.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4322.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3837.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3453.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3684.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3720.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2864.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3061.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4410.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3204.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3652.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2052.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3306.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3509.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2318.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4699.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3710.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3293.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2364.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2814.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2770.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4050.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3761.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3653.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4455.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3321.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2820.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2815.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3460.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3525.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3309.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3195.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3069.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2234.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3752.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3280.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3124.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2542.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2840.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4445.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3681.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4256.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3639.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3745.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4432.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3184.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4366.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4704.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3563.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5856.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3294.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3492.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2940.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3448.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4541.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2938.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4292.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3234.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3802.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3909.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2537.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3760.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3728.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3612.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4090.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3458.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2597.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 6407.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4324.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3155.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3264.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3918.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3846.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3725.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3081.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3552.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4078.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3184.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5092.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3589.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3749.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3225.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3086.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4451.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2743.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2481.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2755.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2808.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3618.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2827.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3602.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3043.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3834.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3709.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3204.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3560.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3293.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3013.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3314.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3216.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3123.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3362.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3417.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3226.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3203.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4048.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3803.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3617.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3237.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3464.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3810.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3603.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3190.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2207.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2443.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4279.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3226.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3069.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3550.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3544.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3257.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2568.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3135.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3454.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3953.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3277.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2872.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2806.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3206.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2666.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3199.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2930.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4029.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3544.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2952.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2895.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3252.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4314.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2820.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2859.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4163.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3085.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3017.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3120.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3219.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3929.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3396.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4415.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3741.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3188.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5029.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3330.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3418.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3755.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3111.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2838.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3691.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2935.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2866.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2793.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3528.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5349.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3673.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3604.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4939.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3106.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3605.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3703.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4116.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2951.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4000.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3559.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3197.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2865.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3619.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3226.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5671.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3582.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2823.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3619.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3671.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3481.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3341.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3094.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3254.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4416.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3084.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3268.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3214.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3897.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3136.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3538.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3523.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3419.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3483.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3693.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5646.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4662.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3984.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5245.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4161.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3849.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4298.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3985.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5078.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4384.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3624.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3830.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3888.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4493.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4270.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4518.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4203.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3870.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4364.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3696.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3860.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3631.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3588.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3966.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3666.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4284.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3915.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3638.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4727.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4612.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4206.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4553.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4652.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3621.31 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3659.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3222.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2969.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3176.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4854.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4189.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3396.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3229.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3163.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3747.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3636.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4090.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3419.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3208.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3082.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3809.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3853.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3289.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2774.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3048.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3445.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3613.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3018.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3920.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3561.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3554.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3110.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3889.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3588.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3275.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3119.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3237.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4224.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5566.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 6977.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 6134.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5325.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 8945.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3642.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5515.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4498.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3741.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 5376.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4698.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4801.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 6319.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4744.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4279.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 6512.34 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3070.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4467.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3112.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3331.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3529.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 4236.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3635.19 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3225.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 3250.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 2974.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 31 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.
[INFO CTS-0015]     Created 31 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 12:2, 30:23..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 8:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 8:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:1, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 9:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:2, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 8:1, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:2, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:2, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 8:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 8:1, 9:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 9:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 9:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 8:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 8:2, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 8:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 696
[INFO CTS-0100]  Leaf buffers 24
[INFO CTS-0101]  Average sink wire length 137.99 um
[INFO CTS-0102]  Path depth 3 - 5
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 5.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 4.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 19.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 6.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 17.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 13.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 7.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 22.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 21.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 15.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 10.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 16.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 20.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 23.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 22.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 23.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i.cg_we_global.clk_o"
[INFO CTS-0099]  Sinks 32
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 8.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 14.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 12.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 11.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i.gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 9.31 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -25782.07

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -493.24

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -493.24

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_39145_/CLK ^
 288.79
_731_/CLK ^
  92.86      0.00     195.93


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_45485_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.34    0.11  300.11 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 17.27   14.86  314.97 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   24.72                           net11 (net)
                 22.62    4.98  319.95 ^ lut/_37250_/A (CKINVDCx10_ASAP7_75t_R)
                 18.38   10.62  330.57 v lut/_37250_/Y (CKINVDCx10_ASAP7_75t_R)
    16   17.81                           lut/_00016_ (net)
                 18.92    1.77  332.33 v lut/_45485_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                332.33   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10    8.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96   31.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22   32.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28   57.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 38.00    6.95   64.52 ^ clkbuf_leaf_10_clk_i/A (BUFx12_ASAP7_75t_R)
                 22.90   31.02   95.53 ^ clkbuf_leaf_10_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   27.02                           clknet_leaf_10_clk_i (net)
                 26.15    4.54  100.07 ^ lut/_37211_/A (AND2x2_ASAP7_75t_R)
                 12.06   22.13  122.21 ^ lut/_37211_/Y (AND2x2_ASAP7_75t_R)
     1    2.04                           lut/cg_we_global.clk_o (net)
                 12.07    0.22  122.43 ^ clkbuf_0_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  7.22   17.56  139.99 ^ clkbuf_0_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     2    3.18                           clknet_0_lut/cg_we_global.clk_o (net)
                  7.22    0.04  140.04 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.98   17.15  157.18 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    6.29                           clknet_1_1__leaf_lut/cg_we_global.clk_o (net)
                  9.04    0.37  157.56 ^ lut/_45485_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  157.56   clock reconvergence pessimism
                         38.35  195.91   library removal time
                                195.91   data required time
-----------------------------------------------------------------------------
                                195.91   data required time
                               -332.33   data arrival time
-----------------------------------------------------------------------------
                                136.43   slack (MET)


Startpoint: lut/_38969_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36745_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.01    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.75   25.04 1559.13 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.62                           clknet_1_0__leaf_clk_i (net)
                 40.04    9.42 1568.55 v clkbuf_leaf_23_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.94   28.05 1596.61 v clkbuf_leaf_23_clk_i/Y (BUFx12_ASAP7_75t_R)
     6    4.83                           clknet_leaf_23_clk_i (net)
                  8.94    0.08 1596.69 v lut/_38969_/CLK (DLLx3_ASAP7_75t_R)
                 66.17   50.59 1647.28 ^ lut/_38969_/Q (DLLx3_ASAP7_75t_R)
    33   27.86                           lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.en_latch (net)
                 66.20    0.95 1648.23 ^ lut/_36745_/B (AND3x1_ASAP7_75t_R)
                               1648.23   data arrival time

                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.01    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.75   25.04 1559.13 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.62                           clknet_1_0__leaf_clk_i (net)
                 30.89    4.14 1563.28 v clkbuf_opt_2_0_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.30   24.92 1588.20 v clkbuf_opt_2_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.25                           clknet_opt_2_0_clk_i (net)
                  9.30    1.49 1589.69 v clkbuf_opt_2_1_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.77   17.97 1607.66 v clkbuf_opt_2_1_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.49                           clknet_opt_2_1_clk_i (net)
                  9.14    1.66 1609.31 v clkbuf_leaf_22_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.06   24.46 1633.78 v clkbuf_leaf_22_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.50                           clknet_leaf_22_clk_i (net)
                 23.09    3.45 1637.22 v lut/_36745_/A (AND3x1_ASAP7_75t_R)
                          0.00 1637.22   clock reconvergence pessimism
                          0.00 1637.22   clock gating hold time
                               1637.22   data required time
-----------------------------------------------------------------------------
                               1637.22   data required time
                               -1648.23   data arrival time
-----------------------------------------------------------------------------
                                 11.00   slack (MET)


Startpoint: _771_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _771_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10    8.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96   31.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22   32.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28   57.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 36.83    6.22   63.78 ^ clkbuf_leaf_15_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.19   30.51   94.30 ^ clkbuf_leaf_15_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.89                           clknet_leaf_15_clk_i (net)
                 20.43    1.22   95.52 ^ _771_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 13.40   42.26  137.78 ^ _771_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    0.72                           _025_ (net)
                 13.40    0.00  137.78 ^ _383_/A (INVx1_ASAP7_75t_R)
                 13.64   10.37  148.15 v _383_/Y (INVx1_ASAP7_75t_R)
     2    2.10                           net67 (net)
                 13.64    0.02  148.17 v _630_/B (OAI21x1_ASAP7_75t_R)
                  8.55    7.73  155.90 ^ _630_/Y (OAI21x1_ASAP7_75t_R)
     1    1.45                           _302_ (net)
                  8.55    0.02  155.92 ^ _631_/B (OAI21x1_ASAP7_75t_R)
                  5.97    5.39  161.30 v _631_/Y (OAI21x1_ASAP7_75t_R)
     1    0.66                           _148_ (net)
                  5.97    0.00  161.31 v _771_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                161.31   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10    8.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96   31.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22   32.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28   57.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 36.83    6.22   63.78 ^ clkbuf_leaf_15_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.19   30.51   94.30 ^ clkbuf_leaf_15_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.89                           clknet_leaf_15_clk_i (net)
                 20.43    1.22   95.52 ^ _771_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00   95.52   clock reconvergence pessimism
                         10.97  106.49   library hold time
                                106.49   data required time
-----------------------------------------------------------------------------
                                106.49   data required time
                               -161.31   data arrival time
-----------------------------------------------------------------------------
                                 54.82   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2339_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.34    0.11  300.11 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 17.27   14.86  314.97 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   24.72                           net11 (net)
                 19.43    3.14  318.12 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 42.07   16.29  334.40 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
   150  149.66                           _000_ (net)
                210.21   65.61  400.01 v fp_adder/adder/_2339_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                400.01   data arrival time

                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 10.84    1.22 1533.91 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.81   25.64 1559.55 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.22                           clknet_1_1__leaf_clk_i (net)
                 31.00    3.28 1562.83 v clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.92   31.50 1594.33 v clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.91                           clknet_leaf_12_clk_i (net)
                 22.22    1.48 1595.81 v _26_35/A (INVx1_ASAP7_75t_R)
                  9.45    8.32 1604.13 ^ _26_35/Y (INVx1_ASAP7_75t_R)
     1    0.55                           net884 (net)
                  9.45    0.00 1604.13 ^ fp_adder/adder/_2339_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1604.13   clock reconvergence pessimism
                         33.99 1638.11   library recovery time
                               1638.11   data required time
-----------------------------------------------------------------------------
                               1638.11   data required time
                               -400.01   data arrival time
-----------------------------------------------------------------------------
                               1238.10   slack (MET)


Startpoint: lut/_38967_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36775_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.01    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.75   25.04 1559.13 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.62                           clknet_1_0__leaf_clk_i (net)
                 30.89    4.14 1563.28 v clkbuf_opt_2_0_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.30   24.92 1588.20 v clkbuf_opt_2_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.25                           clknet_opt_2_0_clk_i (net)
                  9.30    1.49 1589.69 v clkbuf_opt_2_1_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.77   17.97 1607.66 v clkbuf_opt_2_1_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.49                           clknet_opt_2_1_clk_i (net)
                  9.14    1.66 1609.31 v clkbuf_leaf_22_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.06   24.46 1633.78 v clkbuf_leaf_22_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.50                           clknet_leaf_22_clk_i (net)
                 21.80    2.12 1635.90 v lut/_36739_/A (AND2x2_ASAP7_75t_R)
                 12.74   24.31 1660.21 v lut/_36739_/Y (AND2x2_ASAP7_75t_R)
     1    2.43                           lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                 12.78    0.39 1660.59 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.24   20.16 1680.76 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.03                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  9.29    0.34 1681.10 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.34   18.36 1699.46 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     7    5.35                           clknet_2_3__leaf_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  8.60    0.74 1700.20 v lut/_38967_/CLK (DLLx1_ASAP7_75t_R)
                  7.69   30.17 1730.36 v lut/_38967_/Q (DLLx1_ASAP7_75t_R)
     1    0.63                           lut/gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[1].cg_i.en_latch (net)
                  7.69    0.01 1730.37 v lut/_36775_/C (AND3x1_ASAP7_75t_R)
                               1730.37   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.35    1.40 3032.46 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 31.20   24.62 3057.09 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.59                           clknet_1_0__leaf_clk_i (net)
                 41.87    9.47 3066.56 ^ clkbuf_leaf_23_clk_i/A (BUFx12_ASAP7_75t_R)
                  9.17   25.94 3092.49 ^ clkbuf_leaf_23_clk_i/Y (BUFx12_ASAP7_75t_R)
     6    4.82                           clknet_leaf_23_clk_i (net)
                  9.18    0.13 3092.62 ^ lut/_36775_/A (AND3x1_ASAP7_75t_R)
                          0.00 3092.62   clock reconvergence pessimism
                          0.00 3092.62   clock gating setup time
                               3092.62   data required time
-----------------------------------------------------------------------------
                               3092.62   data required time
                               -1730.37   data arrival time
-----------------------------------------------------------------------------
                               1362.25   slack (MET)


Startpoint: fp_adder/adder/_2333_
            (rising edge-triggered flip-flop clocked by clk_i')
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 10.84    1.22 1533.91 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.81   25.64 1559.55 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.22                           clknet_1_1__leaf_clk_i (net)
                 32.83    4.96 1564.51 v clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.03   31.42 1595.93 v clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.42                           clknet_leaf_13_clk_i (net)
                 19.96    2.22 1598.15 v _26_41/A (INVx1_ASAP7_75t_R)
                  9.08    8.01 1606.16 ^ _26_41/Y (INVx1_ASAP7_75t_R)
     1    0.55                           net890 (net)
                  9.08    0.00 1606.17 ^ fp_adder/adder/_2333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 45.07   58.39 1664.56 v fp_adder/adder/_2333_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     4    6.65                           fp_adder/adder/_0063_ (net)
                 45.07    0.07 1664.63 v fp_adder/adder/_1187_/A (INVx2_ASAP7_75t_R)
                 26.55   20.92 1685.55 ^ fp_adder/adder/_1187_/Y (INVx2_ASAP7_75t_R)
     3    5.27                           fp_adder/adder/_0291_ (net)
                 26.55    0.10 1685.65 ^ fp_adder/adder/_1188_/B (NOR2x2_ASAP7_75t_R)
                 27.25   17.37 1703.02 v fp_adder/adder/_1188_/Y (NOR2x2_ASAP7_75t_R)
     3    4.77                           fp_adder/adder/_0298_ (net)
                 27.25    0.20 1703.22 v fp_adder/adder/_1190_/A (NOR2x2_ASAP7_75t_R)
                205.73   82.26 1785.48 ^ fp_adder/adder/_1190_/Y (NOR2x2_ASAP7_75t_R)
    48   53.33                           fp_adder/adder/_0302_ (net)
                205.73    0.03 1785.51 ^ fp_adder/adder/_1191_/B (NAND2x1_ASAP7_75t_R)
                 35.05   19.60 1805.11 v fp_adder/adder/_1191_/Y (NAND2x1_ASAP7_75t_R)
     1    1.13                           fp_adder/adder/_0303_ (net)
                 35.05    0.01 1805.12 v fp_adder/adder/_1192_/B (NOR2x1_ASAP7_75t_R)
                 26.21   20.54 1825.66 ^ fp_adder/adder/_1192_/Y (NOR2x1_ASAP7_75t_R)
     1    2.38                           fp_adder/adder/_0304_ (net)
                 26.21    0.09 1825.74 ^ fp_adder/adder/_1193_/B (NAND2x2_ASAP7_75t_R)
                 54.85   31.74 1857.48 v fp_adder/adder/_1193_/Y (NAND2x2_ASAP7_75t_R)
    16   18.60                           fp_adder/adder/_0305_ (net)
                 54.87    0.62 1858.10 v fp_adder/adder/_1234_/A (NAND2x2_ASAP7_75t_R)
                185.65   96.44 1954.54 ^ fp_adder/adder/_1234_/Y (NAND2x2_ASAP7_75t_R)
    40   48.39                           fp_adder/adder/_0346_ (net)
                185.85    3.56 1958.11 ^ load_slew81/A (BUFx16f_ASAP7_75t_R)
                 25.93   41.17 1999.27 ^ load_slew81/Y (BUFx16f_ASAP7_75t_R)
    30   33.48                           net81 (net)
                 26.55    2.15 2001.43 ^ fp_adder/adder/_1479_/A1 (OAI21x1_ASAP7_75t_R)
                192.87   77.23 2078.66 v fp_adder/adder/_1479_/Y (OAI21x1_ASAP7_75t_R)
    26   38.70                           fp_adder/adder/_0582_ (net)
                196.67   15.10 2093.76 v fp_adder/adder/_1480_/A (CKINVDCx14_ASAP7_75t_R)
                 45.99   33.50 2127.25 ^ fp_adder/adder/_1480_/Y (CKINVDCx14_ASAP7_75t_R)
    25   24.22                           fp_adder/adder/_0583_ (net)
                 47.60    4.53 2131.79 ^ fp_adder/adder/_2033_/A1 (AOI21x1_ASAP7_75t_R)
                 36.34   14.34 2146.13 v fp_adder/adder/_2033_/Y (AOI21x1_ASAP7_75t_R)
     1    1.16                           fp_adder/adder/_1136_ (net)
                 36.34    0.02 2146.14 v fp_adder/adder/_2034_/A2 (AOI21x1_ASAP7_75t_R)
                 39.80   25.08 2171.22 ^ fp_adder/adder/_2034_/Y (AOI21x1_ASAP7_75t_R)
     2    4.80                           fp_adder/adder/_1137_ (net)
                 39.80    0.21 2171.43 ^ fp_adder/adder/_2035_/B (NAND2x2_ASAP7_75t_R)
                 48.73   28.36 2199.79 v fp_adder/adder/_2035_/Y (NAND2x2_ASAP7_75t_R)
     9   11.50                           fp_adder/adder/_1138_ (net)
                 48.76    0.75 2200.54 v fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 47.63   36.15 2236.69 ^ fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     8   10.28                           fp_adder/adder/_1146_ (net)
                 47.63    0.03 2236.72 ^ fp_adder/adder/_2063_/A2 (AOI21x1_ASAP7_75t_R)
                 44.38   15.85 2252.58 v fp_adder/adder/_2063_/Y (AOI21x1_ASAP7_75t_R)
     2    2.55                           fp_adder/adder/_1166_ (net)
                 44.38    0.11 2252.68 v fp_adder/adder/_2092_/A1 (OAI21x1_ASAP7_75t_R)
                 25.20   20.82 2273.50 ^ fp_adder/adder/_2092_/Y (OAI21x1_ASAP7_75t_R)
     2    2.02                           fp_adder/adder/_0092_ (net)
                 25.21    0.07 2273.57 ^ fp_adder/adder/_2093_/A (INVx1_ASAP7_75t_R)
                 11.46    9.56 2283.13 v fp_adder/adder/_2093_/Y (INVx1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0093_ (net)
                 11.46    0.01 2283.14 v fp_adder/adder/_2097_/A (NOR2x1_ASAP7_75t_R)
                 12.38   11.23 2294.37 ^ fp_adder/adder/_2097_/Y (NOR2x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0097_ (net)
                 12.38    0.02 2294.39 ^ fp_adder/adder/_2103_/A2 (AOI21x1_ASAP7_75t_R)
                 12.40    8.21 2302.60 v fp_adder/adder/_2103_/Y (AOI21x1_ASAP7_75t_R)
     1    1.15                           fp_adder/adder/_0103_ (net)
                 12.40    0.02 2302.62 v fp_adder/adder/_2104_/B (NAND2x1_ASAP7_75t_R)
                 20.36   13.95 2316.57 ^ fp_adder/adder/_2104_/Y (NAND2x1_ASAP7_75t_R)
     1    2.09                           fp_adder/adder/_0104_ (net)
                 20.36    0.03 2316.61 ^ fp_adder/adder/_2116_/A (NOR2x2_ASAP7_75t_R)
                 15.86   14.92 2331.52 v fp_adder/adder/_2116_/Y (NOR2x2_ASAP7_75t_R)
     2    3.21                           fp_adder/adder/_0117_ (net)
                 15.87    0.24 2331.76 v fp_adder/adder/_2186_/B (NAND3x1_ASAP7_75t_R)
                 21.10   16.59 2348.35 ^ fp_adder/adder/_2186_/Y (NAND3x1_ASAP7_75t_R)
     1    1.48                           fp_adder/adder/_0194_ (net)
                 21.10    0.09 2348.44 ^ fp_adder/adder/_2189_/A2 (AOI21x1_ASAP7_75t_R)
                 14.09    9.56 2358.00 v fp_adder/adder/_2189_/Y (AOI21x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0197_ (net)
                 14.09    0.02 2358.02 v fp_adder/adder/_2204_/A2 (AOI21x1_ASAP7_75t_R)
                 68.37   32.57 2390.60 ^ fp_adder/adder/_2204_/Y (AOI21x1_ASAP7_75t_R)
     6   10.35                           fp_adder/adder/adder.Mant_addOut_D[0] (net)
                 68.65    2.54 2393.14 ^ fp_adder/adder/_2208_/A2 (AOI21x1_ASAP7_75t_R)
                 53.71   22.93 2416.07 v fp_adder/adder/_2208_/Y (AOI21x1_ASAP7_75t_R)
     3    4.43                           fp_adder/adder/_0217_ (net)
                 53.71    0.13 2416.20 v fp_adder/adder/_2209_/B (NAND2x1_ASAP7_75t_R)
                 29.89   26.45 2442.65 ^ fp_adder/adder/_2209_/Y (NAND2x1_ASAP7_75t_R)
     2    2.33                           fp_adder/adder/_0218_ (net)
                 29.89    0.06 2442.71 ^ fp_adder/adder/_2211_/A2 (OAI21x1_ASAP7_75t_R)
                 20.02   14.73 2457.43 v fp_adder/adder/_2211_/Y (OAI21x1_ASAP7_75t_R)
     3    2.88                           fp_adder/adder/_0220_ (net)
                 20.02    0.06 2457.49 v fp_adder/adder/_2218_/A2 (AOI21x1_ASAP7_75t_R)
                 39.13   23.71 2481.20 ^ fp_adder/adder/_2218_/Y (AOI21x1_ASAP7_75t_R)
     5    5.66                           fp_adder/adder/_0228_ (net)
                 39.15    0.46 2481.66 ^ fp_adder/adder/_2236_/A2 (OAI21x1_ASAP7_75t_R)
                 34.05   22.45 2504.11 v fp_adder/adder/_2236_/Y (OAI21x1_ASAP7_75t_R)
     5    5.78                           fp_adder/adder/_0248_ (net)
                 34.09    0.68 2504.79 v fp_adder/adder/_2237_/B (NAND2x1_ASAP7_75t_R)
                 22.19   19.71 2524.50 ^ fp_adder/adder/_2237_/Y (NAND2x1_ASAP7_75t_R)
     2    1.85                           fp_adder/adder/_0249_ (net)
                 22.20    0.06 2524.56 ^ fp_adder/adder/_2301_/A (AND2x2_ASAP7_75t_R)
                 12.31   21.76 2546.32 ^ fp_adder/adder/_2301_/Y (AND2x2_ASAP7_75t_R)
     2    2.14                           fp_adder/adder/_0295_ (net)
                 12.31    0.02 2546.34 ^ fp_adder/adder/_2305_/A2 (OAI21x1_ASAP7_75t_R)
                 10.68    8.15 2554.50 v fp_adder/adder/_2305_/Y (OAI21x1_ASAP7_75t_R)
     1    1.08                           fp_adder/adder/_0299_ (net)
                 10.68    0.02 2554.51 v fp_adder/adder/_2306_/A (XOR2x2_ASAP7_75t_R)
                 20.00   34.12 2588.63 ^ fp_adder/adder/_2306_/Y (XOR2x2_ASAP7_75t_R)
     3    4.16                           fp_adder/adder/adder.Mant_addOut_D[25] (net)
                 20.00    0.11 2588.74 ^ fp_adder/adder/norm/_1296_/A (NOR2x2_ASAP7_75t_R)
                 16.52   15.38 2604.12 v fp_adder/adder/norm/_1296_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_0356_ (net)
                 16.52    0.02 2604.15 v fp_adder/adder/norm/_1297_/B (NAND2x2_ASAP7_75t_R)
                 23.54   16.62 2620.76 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.87                           fp_adder/adder/norm/_0363_ (net)
                 23.55    0.21 2620.98 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 29.79   22.76 2643.73 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.24                           fp_adder/adder/norm/_0383_ (net)
                 29.79    0.17 2643.91 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 44.25   31.06 2674.97 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6   10.20                           fp_adder/adder/norm/_0391_ (net)
                 44.33    1.09 2676.05 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.87   34.28 2710.33 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.63                           fp_adder/adder/norm/_0398_ (net)
                 42.88    0.30 2710.63 v fp_adder/adder/norm/_1403_/A1 (AOI21x1_ASAP7_75t_R)
                 55.93   34.85 2745.49 ^ fp_adder/adder/norm/_1403_/Y (AOI21x1_ASAP7_75t_R)
     5    8.25                           fp_adder/adder/norm/_0485_ (net)
                 55.96    0.65 2746.14 ^ fp_adder/adder/norm/_1404_/A (XOR2x2_ASAP7_75t_R)
                 24.40   35.13 2781.27 ^ fp_adder/adder/norm/_1404_/Y (XOR2x2_ASAP7_75t_R)
     4    5.33                           fp_adder/adder/norm/_0486_ (net)
                 24.40    0.02 2781.29 ^ fp_adder/adder/norm/_1436_/A (NAND2x1_ASAP7_75t_R)
                 11.57   11.28 2792.57 v fp_adder/adder/norm/_1436_/Y (NAND2x1_ASAP7_75t_R)
     1    1.28                           fp_adder/adder/norm/_0518_ (net)
                 11.57    0.01 2792.58 v fp_adder/adder/norm/_1455_/A1 (OAI21x1_ASAP7_75t_R)
                 13.80   10.92 2803.51 ^ fp_adder/adder/norm/_1455_/Y (OAI21x1_ASAP7_75t_R)
     1    1.24                           fp_adder/adder/norm/_0537_ (net)
                 13.80    0.03 2803.54 ^ fp_adder/adder/norm/_1461_/A2 (AOI21x1_ASAP7_75t_R)
                 11.47    8.52 2812.06 v fp_adder/adder/norm/_1461_/Y (AOI21x1_ASAP7_75t_R)
     1    1.19                           fp_adder/adder/norm/_0543_ (net)
                 11.47    0.02 2812.08 v fp_adder/adder/norm/_1466_/A2 (OAI21x1_ASAP7_75t_R)
                105.81   50.08 2862.17 ^ fp_adder/adder/norm/_1466_/Y (OAI21x1_ASAP7_75t_R)
    14   16.90                           fp_adder/adder/norm/_0548_ (net)
                105.82    0.73 2862.90 ^ fp_adder/adder/norm/_1503_/B (NOR2x2_ASAP7_75t_R)
                 36.73   30.95 2893.85 v fp_adder/adder/norm/_1503_/Y (NOR2x2_ASAP7_75t_R)
     3    4.92                           fp_adder/adder/norm/_0585_ (net)
                 36.73    0.21 2894.06 v fp_adder/adder/norm/_1543_/A (NOR2x2_ASAP7_75t_R)
                 76.59   44.19 2938.25 ^ fp_adder/adder/norm/_1543_/Y (NOR2x2_ASAP7_75t_R)
    16   19.88                           fp_adder/adder/norm/_0625_ (net)
                 76.60    0.58 2938.83 ^ load_slew77/A (BUFx16f_ASAP7_75t_R)
                 27.99   32.58 2971.41 ^ load_slew77/Y (BUFx16f_ASAP7_75t_R)
    27   40.58                           net77 (net)
                 32.63    5.92 2977.33 ^ load_slew76/A (BUFx16f_ASAP7_75t_R)
                 28.00   25.48 3002.81 ^ load_slew76/Y (BUFx16f_ASAP7_75t_R)
    25   42.79                           net76 (net)
                 37.09    8.27 3011.07 ^ fp_adder/adder/norm/_1547_/A (CKINVDCx20_ASAP7_75t_R)
                 42.15   20.51 3031.58 v fp_adder/adder/norm/_1547_/Y (CKINVDCx20_ASAP7_75t_R)
    62   81.66                           fp_adder/adder/norm/_0629_ (net)
                 59.48   14.31 3045.89 v fp_adder/adder/norm/_1567_/B (NOR2x2_ASAP7_75t_R)
                 39.25   29.98 3075.86 ^ fp_adder/adder/norm/_1567_/Y (NOR2x2_ASAP7_75t_R)
     6    6.89                           fp_adder/adder/norm/_0649_ (net)
                 39.26    0.40 3076.26 ^ fp_adder/adder/norm/_1568_/B (NOR2x2_ASAP7_75t_R)
                253.26  119.89 3196.16 v fp_adder/adder/norm/_1568_/Y (NOR2x2_ASAP7_75t_R)
    51   83.54                           fp_adder/adder/norm/_0650_ (net)
                254.92   11.64 3207.80 v fp_adder/adder/norm/_1569_/A (CKINVDCx20_ASAP7_75t_R)
                 82.57   54.63 3262.43 ^ fp_adder/adder/norm/_1569_/Y (CKINVDCx20_ASAP7_75t_R)
    59   75.46                           fp_adder/adder/norm/_0651_ (net)
                 82.57    0.04 3262.47 ^ fp_adder/adder/norm/_2148_/B (AOI21x1_ASAP7_75t_R)
                 29.53   22.55 3285.02 v fp_adder/adder/norm/_2148_/Y (AOI21x1_ASAP7_75t_R)
     2    2.85                           fp_adder/adder/norm/_1237_ (net)
                 29.55    0.31 3285.33 v fp_adder/adder/norm/_2149_/B (NOR2x1_ASAP7_75t_R)
                 18.73   13.90 3299.23 ^ fp_adder/adder/norm/_2149_/Y (NOR2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/norm/_1238_ (net)
                 18.73    0.01 3299.24 ^ fp_adder/adder/norm/_2150_/B (NAND2x1_ASAP7_75t_R)
                 23.72   13.62 3312.86 v fp_adder/adder/norm/_2150_/Y (NAND2x1_ASAP7_75t_R)
     1    2.36                           fp_adder/adder/norm/_1239_ (net)
                 23.72    0.08 3312.94 v fp_adder/adder/norm/_2151_/B (NAND2x2_ASAP7_75t_R)
                 17.65   15.02 3327.96 ^ fp_adder/adder/norm/_2151_/Y (NAND2x2_ASAP7_75t_R)
     1    2.65                           fp_adder/adder/norm/_1240_ (net)
                 17.66    0.21 3328.16 ^ fp_adder/adder/norm/_2152_/B (NOR2x2_ASAP7_75t_R)
                 20.82   13.26 3341.43 v fp_adder/adder/norm/_2152_/Y (NOR2x2_ASAP7_75t_R)
     2    3.57                           fp_adder/adder/norm/_1241_ (net)
                 20.82    0.08 3341.51 v fp_adder/adder/norm/_2160_/A (NAND2x2_ASAP7_75t_R)
                 27.31   21.02 3362.53 ^ fp_adder/adder/norm/_2160_/Y (NAND2x2_ASAP7_75t_R)
     4    5.75                           fp_adder/adder/norm/_1250_ (net)
                 27.36    0.60 3363.12 ^ fp_adder/adder/norm/_2161_/B (NOR2x2_ASAP7_75t_R)
                 23.60   19.56 3382.68 v fp_adder/adder/norm/_2161_/Y (NOR2x2_ASAP7_75t_R)
     4    5.95                           fp_adder/adder/norm/_1251_ (net)
                 23.60    0.08 3382.76 v fp_adder/adder/norm/_2204_/A (NAND3x2_ASAP7_75t_R)
                 44.35   26.82 3409.59 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    9.23                           fp_adder/adder/norm/_0045_ (net)
                 44.44    1.17 3410.76 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 41.75   32.14 3442.90 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7   10.45                           fp_adder/adder/norm/_0220_ (net)
                 41.87    1.30 3444.19 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 22.87   21.82 3466.01 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    2.98                           fp_adder/adder/norm/_0222_ (net)
                 22.88    0.11 3466.12 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.21   15.70 3481.82 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.83                           fp_adder/adder/norm/_0227_ (net)
                 23.22    0.19 3482.01 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 29.03   19.72 3501.73 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.82                           fp_adder/adder/norm/_0239_ (net)
                 29.03    0.23 3501.96 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 20.24   14.78 3516.74 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.96                           fp_adder/adder/norm/_0248_ (net)
                 20.24    0.09 3516.83 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.90   13.53 3530.36 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.70                           fp_adder/adder/norm/_0251_ (net)
                 16.90    0.02 3530.37 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 17.22   20.66 3551.04 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    1.45                           result_int_d[30] (net)
                 17.22    0.02 3551.06 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.88   15.23 3566.29 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.69                           _281_ (net)
                  8.88    0.01 3566.30 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.34   16.25 3582.56 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.69                           _139_ (net)
                 12.34    0.01 3582.56 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               3582.56   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22 3032.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28 3057.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 35.18    5.01 3062.57 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.54   30.21 3092.79 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.45                           clknet_leaf_13_clk_i (net)
                 20.77    1.19 3093.98 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 3093.98   clock reconvergence pessimism
                         -4.66 3089.32   library setup time
                               3089.32   data required time
-----------------------------------------------------------------------------
                               3089.32   data required time
                               -3582.56   data arrival time
-----------------------------------------------------------------------------
                               -493.24   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2339_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.34    0.11  300.11 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 17.27   14.86  314.97 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   24.72                           net11 (net)
                 19.43    3.14  318.12 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 42.07   16.29  334.40 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
   150  149.66                           _000_ (net)
                210.21   65.61  400.01 v fp_adder/adder/_2339_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                400.01   data arrival time

                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 10.84    1.22 1533.91 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.81   25.64 1559.55 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.22                           clknet_1_1__leaf_clk_i (net)
                 31.00    3.28 1562.83 v clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.92   31.50 1594.33 v clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.91                           clknet_leaf_12_clk_i (net)
                 22.22    1.48 1595.81 v _26_35/A (INVx1_ASAP7_75t_R)
                  9.45    8.32 1604.13 ^ _26_35/Y (INVx1_ASAP7_75t_R)
     1    0.55                           net884 (net)
                  9.45    0.00 1604.13 ^ fp_adder/adder/_2339_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1604.13   clock reconvergence pessimism
                         33.99 1638.11   library recovery time
                               1638.11   data required time
-----------------------------------------------------------------------------
                               1638.11   data required time
                               -400.01   data arrival time
-----------------------------------------------------------------------------
                               1238.10   slack (MET)


Startpoint: lut/_38967_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36775_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.01    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.75   25.04 1559.13 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.62                           clknet_1_0__leaf_clk_i (net)
                 30.89    4.14 1563.28 v clkbuf_opt_2_0_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.30   24.92 1588.20 v clkbuf_opt_2_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.25                           clknet_opt_2_0_clk_i (net)
                  9.30    1.49 1589.69 v clkbuf_opt_2_1_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.77   17.97 1607.66 v clkbuf_opt_2_1_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.49                           clknet_opt_2_1_clk_i (net)
                  9.14    1.66 1609.31 v clkbuf_leaf_22_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.06   24.46 1633.78 v clkbuf_leaf_22_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.50                           clknet_leaf_22_clk_i (net)
                 21.80    2.12 1635.90 v lut/_36739_/A (AND2x2_ASAP7_75t_R)
                 12.74   24.31 1660.21 v lut/_36739_/Y (AND2x2_ASAP7_75t_R)
     1    2.43                           lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                 12.78    0.39 1660.59 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.24   20.16 1680.76 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.03                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  9.29    0.34 1681.10 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.34   18.36 1699.46 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     7    5.35                           clknet_2_3__leaf_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  8.60    0.74 1700.20 v lut/_38967_/CLK (DLLx1_ASAP7_75t_R)
                  7.69   30.17 1730.36 v lut/_38967_/Q (DLLx1_ASAP7_75t_R)
     1    0.63                           lut/gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[1].cg_i.en_latch (net)
                  7.69    0.01 1730.37 v lut/_36775_/C (AND3x1_ASAP7_75t_R)
                               1730.37   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.35    1.40 3032.46 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 31.20   24.62 3057.09 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.59                           clknet_1_0__leaf_clk_i (net)
                 41.87    9.47 3066.56 ^ clkbuf_leaf_23_clk_i/A (BUFx12_ASAP7_75t_R)
                  9.17   25.94 3092.49 ^ clkbuf_leaf_23_clk_i/Y (BUFx12_ASAP7_75t_R)
     6    4.82                           clknet_leaf_23_clk_i (net)
                  9.18    0.13 3092.62 ^ lut/_36775_/A (AND3x1_ASAP7_75t_R)
                          0.00 3092.62   clock reconvergence pessimism
                          0.00 3092.62   clock gating setup time
                               3092.62   data required time
-----------------------------------------------------------------------------
                               3092.62   data required time
                               -1730.37   data arrival time
-----------------------------------------------------------------------------
                               1362.25   slack (MET)


Startpoint: fp_adder/adder/_2333_
            (rising edge-triggered flip-flop clocked by clk_i')
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 10.84    1.22 1533.91 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.81   25.64 1559.55 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.22                           clknet_1_1__leaf_clk_i (net)
                 32.83    4.96 1564.51 v clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.03   31.42 1595.93 v clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.42                           clknet_leaf_13_clk_i (net)
                 19.96    2.22 1598.15 v _26_41/A (INVx1_ASAP7_75t_R)
                  9.08    8.01 1606.16 ^ _26_41/Y (INVx1_ASAP7_75t_R)
     1    0.55                           net890 (net)
                  9.08    0.00 1606.17 ^ fp_adder/adder/_2333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 45.07   58.39 1664.56 v fp_adder/adder/_2333_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     4    6.65                           fp_adder/adder/_0063_ (net)
                 45.07    0.07 1664.63 v fp_adder/adder/_1187_/A (INVx2_ASAP7_75t_R)
                 26.55   20.92 1685.55 ^ fp_adder/adder/_1187_/Y (INVx2_ASAP7_75t_R)
     3    5.27                           fp_adder/adder/_0291_ (net)
                 26.55    0.10 1685.65 ^ fp_adder/adder/_1188_/B (NOR2x2_ASAP7_75t_R)
                 27.25   17.37 1703.02 v fp_adder/adder/_1188_/Y (NOR2x2_ASAP7_75t_R)
     3    4.77                           fp_adder/adder/_0298_ (net)
                 27.25    0.20 1703.22 v fp_adder/adder/_1190_/A (NOR2x2_ASAP7_75t_R)
                205.73   82.26 1785.48 ^ fp_adder/adder/_1190_/Y (NOR2x2_ASAP7_75t_R)
    48   53.33                           fp_adder/adder/_0302_ (net)
                205.73    0.03 1785.51 ^ fp_adder/adder/_1191_/B (NAND2x1_ASAP7_75t_R)
                 35.05   19.60 1805.11 v fp_adder/adder/_1191_/Y (NAND2x1_ASAP7_75t_R)
     1    1.13                           fp_adder/adder/_0303_ (net)
                 35.05    0.01 1805.12 v fp_adder/adder/_1192_/B (NOR2x1_ASAP7_75t_R)
                 26.21   20.54 1825.66 ^ fp_adder/adder/_1192_/Y (NOR2x1_ASAP7_75t_R)
     1    2.38                           fp_adder/adder/_0304_ (net)
                 26.21    0.09 1825.74 ^ fp_adder/adder/_1193_/B (NAND2x2_ASAP7_75t_R)
                 54.85   31.74 1857.48 v fp_adder/adder/_1193_/Y (NAND2x2_ASAP7_75t_R)
    16   18.60                           fp_adder/adder/_0305_ (net)
                 54.87    0.62 1858.10 v fp_adder/adder/_1234_/A (NAND2x2_ASAP7_75t_R)
                185.65   96.44 1954.54 ^ fp_adder/adder/_1234_/Y (NAND2x2_ASAP7_75t_R)
    40   48.39                           fp_adder/adder/_0346_ (net)
                185.85    3.56 1958.11 ^ load_slew81/A (BUFx16f_ASAP7_75t_R)
                 25.93   41.17 1999.27 ^ load_slew81/Y (BUFx16f_ASAP7_75t_R)
    30   33.48                           net81 (net)
                 26.55    2.15 2001.43 ^ fp_adder/adder/_1479_/A1 (OAI21x1_ASAP7_75t_R)
                192.87   77.23 2078.66 v fp_adder/adder/_1479_/Y (OAI21x1_ASAP7_75t_R)
    26   38.70                           fp_adder/adder/_0582_ (net)
                196.67   15.10 2093.76 v fp_adder/adder/_1480_/A (CKINVDCx14_ASAP7_75t_R)
                 45.99   33.50 2127.25 ^ fp_adder/adder/_1480_/Y (CKINVDCx14_ASAP7_75t_R)
    25   24.22                           fp_adder/adder/_0583_ (net)
                 47.60    4.53 2131.79 ^ fp_adder/adder/_2033_/A1 (AOI21x1_ASAP7_75t_R)
                 36.34   14.34 2146.13 v fp_adder/adder/_2033_/Y (AOI21x1_ASAP7_75t_R)
     1    1.16                           fp_adder/adder/_1136_ (net)
                 36.34    0.02 2146.14 v fp_adder/adder/_2034_/A2 (AOI21x1_ASAP7_75t_R)
                 39.80   25.08 2171.22 ^ fp_adder/adder/_2034_/Y (AOI21x1_ASAP7_75t_R)
     2    4.80                           fp_adder/adder/_1137_ (net)
                 39.80    0.21 2171.43 ^ fp_adder/adder/_2035_/B (NAND2x2_ASAP7_75t_R)
                 48.73   28.36 2199.79 v fp_adder/adder/_2035_/Y (NAND2x2_ASAP7_75t_R)
     9   11.50                           fp_adder/adder/_1138_ (net)
                 48.76    0.75 2200.54 v fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 47.63   36.15 2236.69 ^ fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     8   10.28                           fp_adder/adder/_1146_ (net)
                 47.63    0.03 2236.72 ^ fp_adder/adder/_2063_/A2 (AOI21x1_ASAP7_75t_R)
                 44.38   15.85 2252.58 v fp_adder/adder/_2063_/Y (AOI21x1_ASAP7_75t_R)
     2    2.55                           fp_adder/adder/_1166_ (net)
                 44.38    0.11 2252.68 v fp_adder/adder/_2092_/A1 (OAI21x1_ASAP7_75t_R)
                 25.20   20.82 2273.50 ^ fp_adder/adder/_2092_/Y (OAI21x1_ASAP7_75t_R)
     2    2.02                           fp_adder/adder/_0092_ (net)
                 25.21    0.07 2273.57 ^ fp_adder/adder/_2093_/A (INVx1_ASAP7_75t_R)
                 11.46    9.56 2283.13 v fp_adder/adder/_2093_/Y (INVx1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0093_ (net)
                 11.46    0.01 2283.14 v fp_adder/adder/_2097_/A (NOR2x1_ASAP7_75t_R)
                 12.38   11.23 2294.37 ^ fp_adder/adder/_2097_/Y (NOR2x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0097_ (net)
                 12.38    0.02 2294.39 ^ fp_adder/adder/_2103_/A2 (AOI21x1_ASAP7_75t_R)
                 12.40    8.21 2302.60 v fp_adder/adder/_2103_/Y (AOI21x1_ASAP7_75t_R)
     1    1.15                           fp_adder/adder/_0103_ (net)
                 12.40    0.02 2302.62 v fp_adder/adder/_2104_/B (NAND2x1_ASAP7_75t_R)
                 20.36   13.95 2316.57 ^ fp_adder/adder/_2104_/Y (NAND2x1_ASAP7_75t_R)
     1    2.09                           fp_adder/adder/_0104_ (net)
                 20.36    0.03 2316.61 ^ fp_adder/adder/_2116_/A (NOR2x2_ASAP7_75t_R)
                 15.86   14.92 2331.52 v fp_adder/adder/_2116_/Y (NOR2x2_ASAP7_75t_R)
     2    3.21                           fp_adder/adder/_0117_ (net)
                 15.87    0.24 2331.76 v fp_adder/adder/_2186_/B (NAND3x1_ASAP7_75t_R)
                 21.10   16.59 2348.35 ^ fp_adder/adder/_2186_/Y (NAND3x1_ASAP7_75t_R)
     1    1.48                           fp_adder/adder/_0194_ (net)
                 21.10    0.09 2348.44 ^ fp_adder/adder/_2189_/A2 (AOI21x1_ASAP7_75t_R)
                 14.09    9.56 2358.00 v fp_adder/adder/_2189_/Y (AOI21x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0197_ (net)
                 14.09    0.02 2358.02 v fp_adder/adder/_2204_/A2 (AOI21x1_ASAP7_75t_R)
                 68.37   32.57 2390.60 ^ fp_adder/adder/_2204_/Y (AOI21x1_ASAP7_75t_R)
     6   10.35                           fp_adder/adder/adder.Mant_addOut_D[0] (net)
                 68.65    2.54 2393.14 ^ fp_adder/adder/_2208_/A2 (AOI21x1_ASAP7_75t_R)
                 53.71   22.93 2416.07 v fp_adder/adder/_2208_/Y (AOI21x1_ASAP7_75t_R)
     3    4.43                           fp_adder/adder/_0217_ (net)
                 53.71    0.13 2416.20 v fp_adder/adder/_2209_/B (NAND2x1_ASAP7_75t_R)
                 29.89   26.45 2442.65 ^ fp_adder/adder/_2209_/Y (NAND2x1_ASAP7_75t_R)
     2    2.33                           fp_adder/adder/_0218_ (net)
                 29.89    0.06 2442.71 ^ fp_adder/adder/_2211_/A2 (OAI21x1_ASAP7_75t_R)
                 20.02   14.73 2457.43 v fp_adder/adder/_2211_/Y (OAI21x1_ASAP7_75t_R)
     3    2.88                           fp_adder/adder/_0220_ (net)
                 20.02    0.06 2457.49 v fp_adder/adder/_2218_/A2 (AOI21x1_ASAP7_75t_R)
                 39.13   23.71 2481.20 ^ fp_adder/adder/_2218_/Y (AOI21x1_ASAP7_75t_R)
     5    5.66                           fp_adder/adder/_0228_ (net)
                 39.15    0.46 2481.66 ^ fp_adder/adder/_2236_/A2 (OAI21x1_ASAP7_75t_R)
                 34.05   22.45 2504.11 v fp_adder/adder/_2236_/Y (OAI21x1_ASAP7_75t_R)
     5    5.78                           fp_adder/adder/_0248_ (net)
                 34.09    0.68 2504.79 v fp_adder/adder/_2237_/B (NAND2x1_ASAP7_75t_R)
                 22.19   19.71 2524.50 ^ fp_adder/adder/_2237_/Y (NAND2x1_ASAP7_75t_R)
     2    1.85                           fp_adder/adder/_0249_ (net)
                 22.20    0.06 2524.56 ^ fp_adder/adder/_2301_/A (AND2x2_ASAP7_75t_R)
                 12.31   21.76 2546.32 ^ fp_adder/adder/_2301_/Y (AND2x2_ASAP7_75t_R)
     2    2.14                           fp_adder/adder/_0295_ (net)
                 12.31    0.02 2546.34 ^ fp_adder/adder/_2305_/A2 (OAI21x1_ASAP7_75t_R)
                 10.68    8.15 2554.50 v fp_adder/adder/_2305_/Y (OAI21x1_ASAP7_75t_R)
     1    1.08                           fp_adder/adder/_0299_ (net)
                 10.68    0.02 2554.51 v fp_adder/adder/_2306_/A (XOR2x2_ASAP7_75t_R)
                 20.00   34.12 2588.63 ^ fp_adder/adder/_2306_/Y (XOR2x2_ASAP7_75t_R)
     3    4.16                           fp_adder/adder/adder.Mant_addOut_D[25] (net)
                 20.00    0.11 2588.74 ^ fp_adder/adder/norm/_1296_/A (NOR2x2_ASAP7_75t_R)
                 16.52   15.38 2604.12 v fp_adder/adder/norm/_1296_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_0356_ (net)
                 16.52    0.02 2604.15 v fp_adder/adder/norm/_1297_/B (NAND2x2_ASAP7_75t_R)
                 23.54   16.62 2620.76 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.87                           fp_adder/adder/norm/_0363_ (net)
                 23.55    0.21 2620.98 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 29.79   22.76 2643.73 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.24                           fp_adder/adder/norm/_0383_ (net)
                 29.79    0.17 2643.91 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 44.25   31.06 2674.97 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6   10.20                           fp_adder/adder/norm/_0391_ (net)
                 44.33    1.09 2676.05 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.87   34.28 2710.33 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.63                           fp_adder/adder/norm/_0398_ (net)
                 42.88    0.30 2710.63 v fp_adder/adder/norm/_1403_/A1 (AOI21x1_ASAP7_75t_R)
                 55.93   34.85 2745.49 ^ fp_adder/adder/norm/_1403_/Y (AOI21x1_ASAP7_75t_R)
     5    8.25                           fp_adder/adder/norm/_0485_ (net)
                 55.96    0.65 2746.14 ^ fp_adder/adder/norm/_1404_/A (XOR2x2_ASAP7_75t_R)
                 24.40   35.13 2781.27 ^ fp_adder/adder/norm/_1404_/Y (XOR2x2_ASAP7_75t_R)
     4    5.33                           fp_adder/adder/norm/_0486_ (net)
                 24.40    0.02 2781.29 ^ fp_adder/adder/norm/_1436_/A (NAND2x1_ASAP7_75t_R)
                 11.57   11.28 2792.57 v fp_adder/adder/norm/_1436_/Y (NAND2x1_ASAP7_75t_R)
     1    1.28                           fp_adder/adder/norm/_0518_ (net)
                 11.57    0.01 2792.58 v fp_adder/adder/norm/_1455_/A1 (OAI21x1_ASAP7_75t_R)
                 13.80   10.92 2803.51 ^ fp_adder/adder/norm/_1455_/Y (OAI21x1_ASAP7_75t_R)
     1    1.24                           fp_adder/adder/norm/_0537_ (net)
                 13.80    0.03 2803.54 ^ fp_adder/adder/norm/_1461_/A2 (AOI21x1_ASAP7_75t_R)
                 11.47    8.52 2812.06 v fp_adder/adder/norm/_1461_/Y (AOI21x1_ASAP7_75t_R)
     1    1.19                           fp_adder/adder/norm/_0543_ (net)
                 11.47    0.02 2812.08 v fp_adder/adder/norm/_1466_/A2 (OAI21x1_ASAP7_75t_R)
                105.81   50.08 2862.17 ^ fp_adder/adder/norm/_1466_/Y (OAI21x1_ASAP7_75t_R)
    14   16.90                           fp_adder/adder/norm/_0548_ (net)
                105.82    0.73 2862.90 ^ fp_adder/adder/norm/_1503_/B (NOR2x2_ASAP7_75t_R)
                 36.73   30.95 2893.85 v fp_adder/adder/norm/_1503_/Y (NOR2x2_ASAP7_75t_R)
     3    4.92                           fp_adder/adder/norm/_0585_ (net)
                 36.73    0.21 2894.06 v fp_adder/adder/norm/_1543_/A (NOR2x2_ASAP7_75t_R)
                 76.59   44.19 2938.25 ^ fp_adder/adder/norm/_1543_/Y (NOR2x2_ASAP7_75t_R)
    16   19.88                           fp_adder/adder/norm/_0625_ (net)
                 76.60    0.58 2938.83 ^ load_slew77/A (BUFx16f_ASAP7_75t_R)
                 27.99   32.58 2971.41 ^ load_slew77/Y (BUFx16f_ASAP7_75t_R)
    27   40.58                           net77 (net)
                 32.63    5.92 2977.33 ^ load_slew76/A (BUFx16f_ASAP7_75t_R)
                 28.00   25.48 3002.81 ^ load_slew76/Y (BUFx16f_ASAP7_75t_R)
    25   42.79                           net76 (net)
                 37.09    8.27 3011.07 ^ fp_adder/adder/norm/_1547_/A (CKINVDCx20_ASAP7_75t_R)
                 42.15   20.51 3031.58 v fp_adder/adder/norm/_1547_/Y (CKINVDCx20_ASAP7_75t_R)
    62   81.66                           fp_adder/adder/norm/_0629_ (net)
                 59.48   14.31 3045.89 v fp_adder/adder/norm/_1567_/B (NOR2x2_ASAP7_75t_R)
                 39.25   29.98 3075.86 ^ fp_adder/adder/norm/_1567_/Y (NOR2x2_ASAP7_75t_R)
     6    6.89                           fp_adder/adder/norm/_0649_ (net)
                 39.26    0.40 3076.26 ^ fp_adder/adder/norm/_1568_/B (NOR2x2_ASAP7_75t_R)
                253.26  119.89 3196.16 v fp_adder/adder/norm/_1568_/Y (NOR2x2_ASAP7_75t_R)
    51   83.54                           fp_adder/adder/norm/_0650_ (net)
                254.92   11.64 3207.80 v fp_adder/adder/norm/_1569_/A (CKINVDCx20_ASAP7_75t_R)
                 82.57   54.63 3262.43 ^ fp_adder/adder/norm/_1569_/Y (CKINVDCx20_ASAP7_75t_R)
    59   75.46                           fp_adder/adder/norm/_0651_ (net)
                 82.57    0.04 3262.47 ^ fp_adder/adder/norm/_2148_/B (AOI21x1_ASAP7_75t_R)
                 29.53   22.55 3285.02 v fp_adder/adder/norm/_2148_/Y (AOI21x1_ASAP7_75t_R)
     2    2.85                           fp_adder/adder/norm/_1237_ (net)
                 29.55    0.31 3285.33 v fp_adder/adder/norm/_2149_/B (NOR2x1_ASAP7_75t_R)
                 18.73   13.90 3299.23 ^ fp_adder/adder/norm/_2149_/Y (NOR2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/norm/_1238_ (net)
                 18.73    0.01 3299.24 ^ fp_adder/adder/norm/_2150_/B (NAND2x1_ASAP7_75t_R)
                 23.72   13.62 3312.86 v fp_adder/adder/norm/_2150_/Y (NAND2x1_ASAP7_75t_R)
     1    2.36                           fp_adder/adder/norm/_1239_ (net)
                 23.72    0.08 3312.94 v fp_adder/adder/norm/_2151_/B (NAND2x2_ASAP7_75t_R)
                 17.65   15.02 3327.96 ^ fp_adder/adder/norm/_2151_/Y (NAND2x2_ASAP7_75t_R)
     1    2.65                           fp_adder/adder/norm/_1240_ (net)
                 17.66    0.21 3328.16 ^ fp_adder/adder/norm/_2152_/B (NOR2x2_ASAP7_75t_R)
                 20.82   13.26 3341.43 v fp_adder/adder/norm/_2152_/Y (NOR2x2_ASAP7_75t_R)
     2    3.57                           fp_adder/adder/norm/_1241_ (net)
                 20.82    0.08 3341.51 v fp_adder/adder/norm/_2160_/A (NAND2x2_ASAP7_75t_R)
                 27.31   21.02 3362.53 ^ fp_adder/adder/norm/_2160_/Y (NAND2x2_ASAP7_75t_R)
     4    5.75                           fp_adder/adder/norm/_1250_ (net)
                 27.36    0.60 3363.12 ^ fp_adder/adder/norm/_2161_/B (NOR2x2_ASAP7_75t_R)
                 23.60   19.56 3382.68 v fp_adder/adder/norm/_2161_/Y (NOR2x2_ASAP7_75t_R)
     4    5.95                           fp_adder/adder/norm/_1251_ (net)
                 23.60    0.08 3382.76 v fp_adder/adder/norm/_2204_/A (NAND3x2_ASAP7_75t_R)
                 44.35   26.82 3409.59 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    9.23                           fp_adder/adder/norm/_0045_ (net)
                 44.44    1.17 3410.76 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 41.75   32.14 3442.90 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7   10.45                           fp_adder/adder/norm/_0220_ (net)
                 41.87    1.30 3444.19 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 22.87   21.82 3466.01 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    2.98                           fp_adder/adder/norm/_0222_ (net)
                 22.88    0.11 3466.12 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.21   15.70 3481.82 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.83                           fp_adder/adder/norm/_0227_ (net)
                 23.22    0.19 3482.01 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 29.03   19.72 3501.73 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.82                           fp_adder/adder/norm/_0239_ (net)
                 29.03    0.23 3501.96 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 20.24   14.78 3516.74 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.96                           fp_adder/adder/norm/_0248_ (net)
                 20.24    0.09 3516.83 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.90   13.53 3530.36 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.70                           fp_adder/adder/norm/_0251_ (net)
                 16.90    0.02 3530.37 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 17.22   20.66 3551.04 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    1.45                           result_int_d[30] (net)
                 17.22    0.02 3551.06 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.88   15.23 3566.29 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.69                           _281_ (net)
                  8.88    0.01 3566.30 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.34   16.25 3582.56 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.69                           _139_ (net)
                 12.34    0.01 3582.56 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               3582.56   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22 3032.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28 3057.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 35.18    5.01 3062.57 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.54   30.21 3092.79 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.45                           clknet_leaf_13_clk_i (net)
                 20.77    1.19 3093.98 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 3093.98   clock reconvergence pessimism
                         -4.66 3089.32   library setup time
                               3089.32   data required time
-----------------------------------------------------------------------------
                               3089.32   data required time
                               -3582.56   data arrival time
-----------------------------------------------------------------------------
                               -493.24   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
13.59457015991211

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0425

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
4.547008514404297

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0493

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
3582.5637

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-493.2437

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-13.767898

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.21e-03   7.71e-05   8.29e-07   2.29e-03  25.2%
Combinational          4.16e-03   2.63e-03   3.16e-06   6.79e-03  74.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.37e-03   2.71e-03   3.99e-06   9.08e-03 100.0%
                          70.2%      29.8%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 4483 u^2 46% utilization.

[INFO RSZ-0058] Using max wire length 162um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -25782.07

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -493.24

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -493.24

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_39145_/CLK ^
 288.79
_731_/CLK ^
  92.86      0.00     195.93


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_45485_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.34    0.11  300.11 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 17.27   14.86  314.97 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   24.72                           net11 (net)
                 22.62    4.98  319.95 ^ lut/_37250_/A (CKINVDCx10_ASAP7_75t_R)
                 18.38   10.62  330.57 v lut/_37250_/Y (CKINVDCx10_ASAP7_75t_R)
    16   17.81                           lut/_00016_ (net)
                 18.92    1.77  332.33 v lut/_45485_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                332.33   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10    8.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96   31.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22   32.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28   57.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 38.00    6.95   64.52 ^ clkbuf_leaf_10_clk_i/A (BUFx12_ASAP7_75t_R)
                 22.90   31.02   95.53 ^ clkbuf_leaf_10_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   27.02                           clknet_leaf_10_clk_i (net)
                 26.15    4.54  100.07 ^ lut/_37211_/A (AND2x2_ASAP7_75t_R)
                 12.06   22.13  122.21 ^ lut/_37211_/Y (AND2x2_ASAP7_75t_R)
     1    2.04                           lut/cg_we_global.clk_o (net)
                 12.07    0.22  122.43 ^ clkbuf_0_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  7.22   17.56  139.99 ^ clkbuf_0_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     2    3.18                           clknet_0_lut/cg_we_global.clk_o (net)
                  7.22    0.04  140.04 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.98   17.15  157.18 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    6.29                           clknet_1_1__leaf_lut/cg_we_global.clk_o (net)
                  9.04    0.37  157.56 ^ lut/_45485_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  157.56   clock reconvergence pessimism
                         38.35  195.91   library removal time
                                195.91   data required time
-----------------------------------------------------------------------------
                                195.91   data required time
                               -332.33   data arrival time
-----------------------------------------------------------------------------
                                136.43   slack (MET)


Startpoint: lut/_38969_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36745_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.01    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.75   25.04 1559.13 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.62                           clknet_1_0__leaf_clk_i (net)
                 40.04    9.42 1568.55 v clkbuf_leaf_23_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.94   28.05 1596.61 v clkbuf_leaf_23_clk_i/Y (BUFx12_ASAP7_75t_R)
     6    4.83                           clknet_leaf_23_clk_i (net)
                  8.94    0.08 1596.69 v lut/_38969_/CLK (DLLx3_ASAP7_75t_R)
                 66.17   50.59 1647.28 ^ lut/_38969_/Q (DLLx3_ASAP7_75t_R)
    33   27.86                           lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.en_latch (net)
                 66.20    0.95 1648.23 ^ lut/_36745_/B (AND3x1_ASAP7_75t_R)
                               1648.23   data arrival time

                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.01    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.75   25.04 1559.13 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.62                           clknet_1_0__leaf_clk_i (net)
                 30.89    4.14 1563.28 v clkbuf_opt_2_0_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.30   24.92 1588.20 v clkbuf_opt_2_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.25                           clknet_opt_2_0_clk_i (net)
                  9.30    1.49 1589.69 v clkbuf_opt_2_1_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.77   17.97 1607.66 v clkbuf_opt_2_1_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.49                           clknet_opt_2_1_clk_i (net)
                  9.14    1.66 1609.31 v clkbuf_leaf_22_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.06   24.46 1633.78 v clkbuf_leaf_22_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.50                           clknet_leaf_22_clk_i (net)
                 23.09    3.45 1637.22 v lut/_36745_/A (AND3x1_ASAP7_75t_R)
                          0.00 1637.22   clock reconvergence pessimism
                          0.00 1637.22   clock gating hold time
                               1637.22   data required time
-----------------------------------------------------------------------------
                               1637.22   data required time
                               -1648.23   data arrival time
-----------------------------------------------------------------------------
                                 11.00   slack (MET)


Startpoint: _771_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _771_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10    8.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96   31.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22   32.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28   57.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 36.83    6.22   63.78 ^ clkbuf_leaf_15_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.19   30.51   94.30 ^ clkbuf_leaf_15_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.89                           clknet_leaf_15_clk_i (net)
                 20.43    1.22   95.52 ^ _771_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 13.40   42.26  137.78 ^ _771_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    0.72                           _025_ (net)
                 13.40    0.00  137.78 ^ _383_/A (INVx1_ASAP7_75t_R)
                 13.64   10.37  148.15 v _383_/Y (INVx1_ASAP7_75t_R)
     2    2.10                           net67 (net)
                 13.64    0.02  148.17 v _630_/B (OAI21x1_ASAP7_75t_R)
                  8.55    7.73  155.90 ^ _630_/Y (OAI21x1_ASAP7_75t_R)
     1    1.45                           _302_ (net)
                  8.55    0.02  155.92 ^ _631_/B (OAI21x1_ASAP7_75t_R)
                  5.97    5.39  161.30 v _631_/Y (OAI21x1_ASAP7_75t_R)
     1    0.66                           _148_ (net)
                  5.97    0.00  161.31 v _771_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                161.31   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10    8.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96   31.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22   32.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28   57.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 36.83    6.22   63.78 ^ clkbuf_leaf_15_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.19   30.51   94.30 ^ clkbuf_leaf_15_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   23.89                           clknet_leaf_15_clk_i (net)
                 20.43    1.22   95.52 ^ _771_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00   95.52   clock reconvergence pessimism
                         10.97  106.49   library hold time
                                106.49   data required time
-----------------------------------------------------------------------------
                                106.49   data required time
                               -161.31   data arrival time
-----------------------------------------------------------------------------
                                 54.82   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2339_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.34    0.11  300.11 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 17.27   14.86  314.97 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   24.72                           net11 (net)
                 19.43    3.14  318.12 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 42.07   16.29  334.40 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
   150  149.66                           _000_ (net)
                210.21   65.61  400.01 v fp_adder/adder/_2339_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                400.01   data arrival time

                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 10.84    1.22 1533.91 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.81   25.64 1559.55 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.22                           clknet_1_1__leaf_clk_i (net)
                 31.00    3.28 1562.83 v clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.92   31.50 1594.33 v clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.91                           clknet_leaf_12_clk_i (net)
                 22.22    1.48 1595.81 v _26_35/A (INVx1_ASAP7_75t_R)
                  9.45    8.32 1604.13 ^ _26_35/Y (INVx1_ASAP7_75t_R)
     1    0.55                           net884 (net)
                  9.45    0.00 1604.13 ^ fp_adder/adder/_2339_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1604.13   clock reconvergence pessimism
                         33.99 1638.11   library recovery time
                               1638.11   data required time
-----------------------------------------------------------------------------
                               1638.11   data required time
                               -400.01   data arrival time
-----------------------------------------------------------------------------
                               1238.10   slack (MET)


Startpoint: lut/_38967_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36775_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.01    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.75   25.04 1559.13 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.62                           clknet_1_0__leaf_clk_i (net)
                 30.89    4.14 1563.28 v clkbuf_opt_2_0_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.30   24.92 1588.20 v clkbuf_opt_2_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.25                           clknet_opt_2_0_clk_i (net)
                  9.30    1.49 1589.69 v clkbuf_opt_2_1_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.77   17.97 1607.66 v clkbuf_opt_2_1_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.49                           clknet_opt_2_1_clk_i (net)
                  9.14    1.66 1609.31 v clkbuf_leaf_22_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.06   24.46 1633.78 v clkbuf_leaf_22_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.50                           clknet_leaf_22_clk_i (net)
                 21.80    2.12 1635.90 v lut/_36739_/A (AND2x2_ASAP7_75t_R)
                 12.74   24.31 1660.21 v lut/_36739_/Y (AND2x2_ASAP7_75t_R)
     1    2.43                           lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                 12.78    0.39 1660.59 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.24   20.16 1680.76 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.03                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  9.29    0.34 1681.10 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.34   18.36 1699.46 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     7    5.35                           clknet_2_3__leaf_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  8.60    0.74 1700.20 v lut/_38967_/CLK (DLLx1_ASAP7_75t_R)
                  7.69   30.17 1730.36 v lut/_38967_/Q (DLLx1_ASAP7_75t_R)
     1    0.63                           lut/gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[1].cg_i.en_latch (net)
                  7.69    0.01 1730.37 v lut/_36775_/C (AND3x1_ASAP7_75t_R)
                               1730.37   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.35    1.40 3032.46 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 31.20   24.62 3057.09 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.59                           clknet_1_0__leaf_clk_i (net)
                 41.87    9.47 3066.56 ^ clkbuf_leaf_23_clk_i/A (BUFx12_ASAP7_75t_R)
                  9.17   25.94 3092.49 ^ clkbuf_leaf_23_clk_i/Y (BUFx12_ASAP7_75t_R)
     6    4.82                           clknet_leaf_23_clk_i (net)
                  9.18    0.13 3092.62 ^ lut/_36775_/A (AND3x1_ASAP7_75t_R)
                          0.00 3092.62   clock reconvergence pessimism
                          0.00 3092.62   clock gating setup time
                               3092.62   data required time
-----------------------------------------------------------------------------
                               3092.62   data required time
                               -1730.37   data arrival time
-----------------------------------------------------------------------------
                               1362.25   slack (MET)


Startpoint: fp_adder/adder/_2333_
            (rising edge-triggered flip-flop clocked by clk_i')
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 10.84    1.22 1533.91 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.81   25.64 1559.55 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.22                           clknet_1_1__leaf_clk_i (net)
                 32.83    4.96 1564.51 v clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.03   31.42 1595.93 v clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.42                           clknet_leaf_13_clk_i (net)
                 19.96    2.22 1598.15 v _26_41/A (INVx1_ASAP7_75t_R)
                  9.08    8.01 1606.16 ^ _26_41/Y (INVx1_ASAP7_75t_R)
     1    0.55                           net890 (net)
                  9.08    0.00 1606.17 ^ fp_adder/adder/_2333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 45.07   58.39 1664.56 v fp_adder/adder/_2333_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     4    6.65                           fp_adder/adder/_0063_ (net)
                 45.07    0.07 1664.63 v fp_adder/adder/_1187_/A (INVx2_ASAP7_75t_R)
                 26.55   20.92 1685.55 ^ fp_adder/adder/_1187_/Y (INVx2_ASAP7_75t_R)
     3    5.27                           fp_adder/adder/_0291_ (net)
                 26.55    0.10 1685.65 ^ fp_adder/adder/_1188_/B (NOR2x2_ASAP7_75t_R)
                 27.25   17.37 1703.02 v fp_adder/adder/_1188_/Y (NOR2x2_ASAP7_75t_R)
     3    4.77                           fp_adder/adder/_0298_ (net)
                 27.25    0.20 1703.22 v fp_adder/adder/_1190_/A (NOR2x2_ASAP7_75t_R)
                205.73   82.26 1785.48 ^ fp_adder/adder/_1190_/Y (NOR2x2_ASAP7_75t_R)
    48   53.33                           fp_adder/adder/_0302_ (net)
                205.73    0.03 1785.51 ^ fp_adder/adder/_1191_/B (NAND2x1_ASAP7_75t_R)
                 35.05   19.60 1805.11 v fp_adder/adder/_1191_/Y (NAND2x1_ASAP7_75t_R)
     1    1.13                           fp_adder/adder/_0303_ (net)
                 35.05    0.01 1805.12 v fp_adder/adder/_1192_/B (NOR2x1_ASAP7_75t_R)
                 26.21   20.54 1825.66 ^ fp_adder/adder/_1192_/Y (NOR2x1_ASAP7_75t_R)
     1    2.38                           fp_adder/adder/_0304_ (net)
                 26.21    0.09 1825.74 ^ fp_adder/adder/_1193_/B (NAND2x2_ASAP7_75t_R)
                 54.85   31.74 1857.48 v fp_adder/adder/_1193_/Y (NAND2x2_ASAP7_75t_R)
    16   18.60                           fp_adder/adder/_0305_ (net)
                 54.87    0.62 1858.10 v fp_adder/adder/_1234_/A (NAND2x2_ASAP7_75t_R)
                185.65   96.44 1954.54 ^ fp_adder/adder/_1234_/Y (NAND2x2_ASAP7_75t_R)
    40   48.39                           fp_adder/adder/_0346_ (net)
                185.85    3.56 1958.11 ^ load_slew81/A (BUFx16f_ASAP7_75t_R)
                 25.93   41.17 1999.27 ^ load_slew81/Y (BUFx16f_ASAP7_75t_R)
    30   33.48                           net81 (net)
                 26.55    2.15 2001.43 ^ fp_adder/adder/_1479_/A1 (OAI21x1_ASAP7_75t_R)
                192.87   77.23 2078.66 v fp_adder/adder/_1479_/Y (OAI21x1_ASAP7_75t_R)
    26   38.70                           fp_adder/adder/_0582_ (net)
                196.67   15.10 2093.76 v fp_adder/adder/_1480_/A (CKINVDCx14_ASAP7_75t_R)
                 45.99   33.50 2127.25 ^ fp_adder/adder/_1480_/Y (CKINVDCx14_ASAP7_75t_R)
    25   24.22                           fp_adder/adder/_0583_ (net)
                 47.60    4.53 2131.79 ^ fp_adder/adder/_2033_/A1 (AOI21x1_ASAP7_75t_R)
                 36.34   14.34 2146.13 v fp_adder/adder/_2033_/Y (AOI21x1_ASAP7_75t_R)
     1    1.16                           fp_adder/adder/_1136_ (net)
                 36.34    0.02 2146.14 v fp_adder/adder/_2034_/A2 (AOI21x1_ASAP7_75t_R)
                 39.80   25.08 2171.22 ^ fp_adder/adder/_2034_/Y (AOI21x1_ASAP7_75t_R)
     2    4.80                           fp_adder/adder/_1137_ (net)
                 39.80    0.21 2171.43 ^ fp_adder/adder/_2035_/B (NAND2x2_ASAP7_75t_R)
                 48.73   28.36 2199.79 v fp_adder/adder/_2035_/Y (NAND2x2_ASAP7_75t_R)
     9   11.50                           fp_adder/adder/_1138_ (net)
                 48.76    0.75 2200.54 v fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 47.63   36.15 2236.69 ^ fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     8   10.28                           fp_adder/adder/_1146_ (net)
                 47.63    0.03 2236.72 ^ fp_adder/adder/_2063_/A2 (AOI21x1_ASAP7_75t_R)
                 44.38   15.85 2252.58 v fp_adder/adder/_2063_/Y (AOI21x1_ASAP7_75t_R)
     2    2.55                           fp_adder/adder/_1166_ (net)
                 44.38    0.11 2252.68 v fp_adder/adder/_2092_/A1 (OAI21x1_ASAP7_75t_R)
                 25.20   20.82 2273.50 ^ fp_adder/adder/_2092_/Y (OAI21x1_ASAP7_75t_R)
     2    2.02                           fp_adder/adder/_0092_ (net)
                 25.21    0.07 2273.57 ^ fp_adder/adder/_2093_/A (INVx1_ASAP7_75t_R)
                 11.46    9.56 2283.13 v fp_adder/adder/_2093_/Y (INVx1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0093_ (net)
                 11.46    0.01 2283.14 v fp_adder/adder/_2097_/A (NOR2x1_ASAP7_75t_R)
                 12.38   11.23 2294.37 ^ fp_adder/adder/_2097_/Y (NOR2x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0097_ (net)
                 12.38    0.02 2294.39 ^ fp_adder/adder/_2103_/A2 (AOI21x1_ASAP7_75t_R)
                 12.40    8.21 2302.60 v fp_adder/adder/_2103_/Y (AOI21x1_ASAP7_75t_R)
     1    1.15                           fp_adder/adder/_0103_ (net)
                 12.40    0.02 2302.62 v fp_adder/adder/_2104_/B (NAND2x1_ASAP7_75t_R)
                 20.36   13.95 2316.57 ^ fp_adder/adder/_2104_/Y (NAND2x1_ASAP7_75t_R)
     1    2.09                           fp_adder/adder/_0104_ (net)
                 20.36    0.03 2316.61 ^ fp_adder/adder/_2116_/A (NOR2x2_ASAP7_75t_R)
                 15.86   14.92 2331.52 v fp_adder/adder/_2116_/Y (NOR2x2_ASAP7_75t_R)
     2    3.21                           fp_adder/adder/_0117_ (net)
                 15.87    0.24 2331.76 v fp_adder/adder/_2186_/B (NAND3x1_ASAP7_75t_R)
                 21.10   16.59 2348.35 ^ fp_adder/adder/_2186_/Y (NAND3x1_ASAP7_75t_R)
     1    1.48                           fp_adder/adder/_0194_ (net)
                 21.10    0.09 2348.44 ^ fp_adder/adder/_2189_/A2 (AOI21x1_ASAP7_75t_R)
                 14.09    9.56 2358.00 v fp_adder/adder/_2189_/Y (AOI21x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0197_ (net)
                 14.09    0.02 2358.02 v fp_adder/adder/_2204_/A2 (AOI21x1_ASAP7_75t_R)
                 68.37   32.57 2390.60 ^ fp_adder/adder/_2204_/Y (AOI21x1_ASAP7_75t_R)
     6   10.35                           fp_adder/adder/adder.Mant_addOut_D[0] (net)
                 68.65    2.54 2393.14 ^ fp_adder/adder/_2208_/A2 (AOI21x1_ASAP7_75t_R)
                 53.71   22.93 2416.07 v fp_adder/adder/_2208_/Y (AOI21x1_ASAP7_75t_R)
     3    4.43                           fp_adder/adder/_0217_ (net)
                 53.71    0.13 2416.20 v fp_adder/adder/_2209_/B (NAND2x1_ASAP7_75t_R)
                 29.89   26.45 2442.65 ^ fp_adder/adder/_2209_/Y (NAND2x1_ASAP7_75t_R)
     2    2.33                           fp_adder/adder/_0218_ (net)
                 29.89    0.06 2442.71 ^ fp_adder/adder/_2211_/A2 (OAI21x1_ASAP7_75t_R)
                 20.02   14.73 2457.43 v fp_adder/adder/_2211_/Y (OAI21x1_ASAP7_75t_R)
     3    2.88                           fp_adder/adder/_0220_ (net)
                 20.02    0.06 2457.49 v fp_adder/adder/_2218_/A2 (AOI21x1_ASAP7_75t_R)
                 39.13   23.71 2481.20 ^ fp_adder/adder/_2218_/Y (AOI21x1_ASAP7_75t_R)
     5    5.66                           fp_adder/adder/_0228_ (net)
                 39.15    0.46 2481.66 ^ fp_adder/adder/_2236_/A2 (OAI21x1_ASAP7_75t_R)
                 34.05   22.45 2504.11 v fp_adder/adder/_2236_/Y (OAI21x1_ASAP7_75t_R)
     5    5.78                           fp_adder/adder/_0248_ (net)
                 34.09    0.68 2504.79 v fp_adder/adder/_2237_/B (NAND2x1_ASAP7_75t_R)
                 22.19   19.71 2524.50 ^ fp_adder/adder/_2237_/Y (NAND2x1_ASAP7_75t_R)
     2    1.85                           fp_adder/adder/_0249_ (net)
                 22.20    0.06 2524.56 ^ fp_adder/adder/_2301_/A (AND2x2_ASAP7_75t_R)
                 12.31   21.76 2546.32 ^ fp_adder/adder/_2301_/Y (AND2x2_ASAP7_75t_R)
     2    2.14                           fp_adder/adder/_0295_ (net)
                 12.31    0.02 2546.34 ^ fp_adder/adder/_2305_/A2 (OAI21x1_ASAP7_75t_R)
                 10.68    8.15 2554.50 v fp_adder/adder/_2305_/Y (OAI21x1_ASAP7_75t_R)
     1    1.08                           fp_adder/adder/_0299_ (net)
                 10.68    0.02 2554.51 v fp_adder/adder/_2306_/A (XOR2x2_ASAP7_75t_R)
                 20.00   34.12 2588.63 ^ fp_adder/adder/_2306_/Y (XOR2x2_ASAP7_75t_R)
     3    4.16                           fp_adder/adder/adder.Mant_addOut_D[25] (net)
                 20.00    0.11 2588.74 ^ fp_adder/adder/norm/_1296_/A (NOR2x2_ASAP7_75t_R)
                 16.52   15.38 2604.12 v fp_adder/adder/norm/_1296_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_0356_ (net)
                 16.52    0.02 2604.15 v fp_adder/adder/norm/_1297_/B (NAND2x2_ASAP7_75t_R)
                 23.54   16.62 2620.76 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.87                           fp_adder/adder/norm/_0363_ (net)
                 23.55    0.21 2620.98 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 29.79   22.76 2643.73 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.24                           fp_adder/adder/norm/_0383_ (net)
                 29.79    0.17 2643.91 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 44.25   31.06 2674.97 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6   10.20                           fp_adder/adder/norm/_0391_ (net)
                 44.33    1.09 2676.05 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.87   34.28 2710.33 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.63                           fp_adder/adder/norm/_0398_ (net)
                 42.88    0.30 2710.63 v fp_adder/adder/norm/_1403_/A1 (AOI21x1_ASAP7_75t_R)
                 55.93   34.85 2745.49 ^ fp_adder/adder/norm/_1403_/Y (AOI21x1_ASAP7_75t_R)
     5    8.25                           fp_adder/adder/norm/_0485_ (net)
                 55.96    0.65 2746.14 ^ fp_adder/adder/norm/_1404_/A (XOR2x2_ASAP7_75t_R)
                 24.40   35.13 2781.27 ^ fp_adder/adder/norm/_1404_/Y (XOR2x2_ASAP7_75t_R)
     4    5.33                           fp_adder/adder/norm/_0486_ (net)
                 24.40    0.02 2781.29 ^ fp_adder/adder/norm/_1436_/A (NAND2x1_ASAP7_75t_R)
                 11.57   11.28 2792.57 v fp_adder/adder/norm/_1436_/Y (NAND2x1_ASAP7_75t_R)
     1    1.28                           fp_adder/adder/norm/_0518_ (net)
                 11.57    0.01 2792.58 v fp_adder/adder/norm/_1455_/A1 (OAI21x1_ASAP7_75t_R)
                 13.80   10.92 2803.51 ^ fp_adder/adder/norm/_1455_/Y (OAI21x1_ASAP7_75t_R)
     1    1.24                           fp_adder/adder/norm/_0537_ (net)
                 13.80    0.03 2803.54 ^ fp_adder/adder/norm/_1461_/A2 (AOI21x1_ASAP7_75t_R)
                 11.47    8.52 2812.06 v fp_adder/adder/norm/_1461_/Y (AOI21x1_ASAP7_75t_R)
     1    1.19                           fp_adder/adder/norm/_0543_ (net)
                 11.47    0.02 2812.08 v fp_adder/adder/norm/_1466_/A2 (OAI21x1_ASAP7_75t_R)
                105.81   50.08 2862.17 ^ fp_adder/adder/norm/_1466_/Y (OAI21x1_ASAP7_75t_R)
    14   16.90                           fp_adder/adder/norm/_0548_ (net)
                105.82    0.73 2862.90 ^ fp_adder/adder/norm/_1503_/B (NOR2x2_ASAP7_75t_R)
                 36.73   30.95 2893.85 v fp_adder/adder/norm/_1503_/Y (NOR2x2_ASAP7_75t_R)
     3    4.92                           fp_adder/adder/norm/_0585_ (net)
                 36.73    0.21 2894.06 v fp_adder/adder/norm/_1543_/A (NOR2x2_ASAP7_75t_R)
                 76.59   44.19 2938.25 ^ fp_adder/adder/norm/_1543_/Y (NOR2x2_ASAP7_75t_R)
    16   19.88                           fp_adder/adder/norm/_0625_ (net)
                 76.60    0.58 2938.83 ^ load_slew77/A (BUFx16f_ASAP7_75t_R)
                 27.99   32.58 2971.41 ^ load_slew77/Y (BUFx16f_ASAP7_75t_R)
    27   40.58                           net77 (net)
                 32.63    5.92 2977.33 ^ load_slew76/A (BUFx16f_ASAP7_75t_R)
                 28.00   25.48 3002.81 ^ load_slew76/Y (BUFx16f_ASAP7_75t_R)
    25   42.79                           net76 (net)
                 37.09    8.27 3011.07 ^ fp_adder/adder/norm/_1547_/A (CKINVDCx20_ASAP7_75t_R)
                 42.15   20.51 3031.58 v fp_adder/adder/norm/_1547_/Y (CKINVDCx20_ASAP7_75t_R)
    62   81.66                           fp_adder/adder/norm/_0629_ (net)
                 59.48   14.31 3045.89 v fp_adder/adder/norm/_1567_/B (NOR2x2_ASAP7_75t_R)
                 39.25   29.98 3075.86 ^ fp_adder/adder/norm/_1567_/Y (NOR2x2_ASAP7_75t_R)
     6    6.89                           fp_adder/adder/norm/_0649_ (net)
                 39.26    0.40 3076.26 ^ fp_adder/adder/norm/_1568_/B (NOR2x2_ASAP7_75t_R)
                253.26  119.89 3196.16 v fp_adder/adder/norm/_1568_/Y (NOR2x2_ASAP7_75t_R)
    51   83.54                           fp_adder/adder/norm/_0650_ (net)
                254.92   11.64 3207.80 v fp_adder/adder/norm/_1569_/A (CKINVDCx20_ASAP7_75t_R)
                 82.57   54.63 3262.43 ^ fp_adder/adder/norm/_1569_/Y (CKINVDCx20_ASAP7_75t_R)
    59   75.46                           fp_adder/adder/norm/_0651_ (net)
                 82.57    0.04 3262.47 ^ fp_adder/adder/norm/_2148_/B (AOI21x1_ASAP7_75t_R)
                 29.53   22.55 3285.02 v fp_adder/adder/norm/_2148_/Y (AOI21x1_ASAP7_75t_R)
     2    2.85                           fp_adder/adder/norm/_1237_ (net)
                 29.55    0.31 3285.33 v fp_adder/adder/norm/_2149_/B (NOR2x1_ASAP7_75t_R)
                 18.73   13.90 3299.23 ^ fp_adder/adder/norm/_2149_/Y (NOR2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/norm/_1238_ (net)
                 18.73    0.01 3299.24 ^ fp_adder/adder/norm/_2150_/B (NAND2x1_ASAP7_75t_R)
                 23.72   13.62 3312.86 v fp_adder/adder/norm/_2150_/Y (NAND2x1_ASAP7_75t_R)
     1    2.36                           fp_adder/adder/norm/_1239_ (net)
                 23.72    0.08 3312.94 v fp_adder/adder/norm/_2151_/B (NAND2x2_ASAP7_75t_R)
                 17.65   15.02 3327.96 ^ fp_adder/adder/norm/_2151_/Y (NAND2x2_ASAP7_75t_R)
     1    2.65                           fp_adder/adder/norm/_1240_ (net)
                 17.66    0.21 3328.16 ^ fp_adder/adder/norm/_2152_/B (NOR2x2_ASAP7_75t_R)
                 20.82   13.26 3341.43 v fp_adder/adder/norm/_2152_/Y (NOR2x2_ASAP7_75t_R)
     2    3.57                           fp_adder/adder/norm/_1241_ (net)
                 20.82    0.08 3341.51 v fp_adder/adder/norm/_2160_/A (NAND2x2_ASAP7_75t_R)
                 27.31   21.02 3362.53 ^ fp_adder/adder/norm/_2160_/Y (NAND2x2_ASAP7_75t_R)
     4    5.75                           fp_adder/adder/norm/_1250_ (net)
                 27.36    0.60 3363.12 ^ fp_adder/adder/norm/_2161_/B (NOR2x2_ASAP7_75t_R)
                 23.60   19.56 3382.68 v fp_adder/adder/norm/_2161_/Y (NOR2x2_ASAP7_75t_R)
     4    5.95                           fp_adder/adder/norm/_1251_ (net)
                 23.60    0.08 3382.76 v fp_adder/adder/norm/_2204_/A (NAND3x2_ASAP7_75t_R)
                 44.35   26.82 3409.59 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    9.23                           fp_adder/adder/norm/_0045_ (net)
                 44.44    1.17 3410.76 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 41.75   32.14 3442.90 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7   10.45                           fp_adder/adder/norm/_0220_ (net)
                 41.87    1.30 3444.19 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 22.87   21.82 3466.01 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    2.98                           fp_adder/adder/norm/_0222_ (net)
                 22.88    0.11 3466.12 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.21   15.70 3481.82 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.83                           fp_adder/adder/norm/_0227_ (net)
                 23.22    0.19 3482.01 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 29.03   19.72 3501.73 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.82                           fp_adder/adder/norm/_0239_ (net)
                 29.03    0.23 3501.96 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 20.24   14.78 3516.74 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.96                           fp_adder/adder/norm/_0248_ (net)
                 20.24    0.09 3516.83 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.90   13.53 3530.36 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.70                           fp_adder/adder/norm/_0251_ (net)
                 16.90    0.02 3530.37 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 17.22   20.66 3551.04 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    1.45                           result_int_d[30] (net)
                 17.22    0.02 3551.06 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.88   15.23 3566.29 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.69                           _281_ (net)
                  8.88    0.01 3566.30 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.34   16.25 3582.56 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.69                           _139_ (net)
                 12.34    0.01 3582.56 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               3582.56   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22 3032.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28 3057.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 35.18    5.01 3062.57 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.54   30.21 3092.79 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.45                           clknet_leaf_13_clk_i (net)
                 20.77    1.19 3093.98 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 3093.98   clock reconvergence pessimism
                         -4.66 3089.32   library setup time
                               3089.32   data required time
-----------------------------------------------------------------------------
                               3089.32   data required time
                               -3582.56   data arrival time
-----------------------------------------------------------------------------
                               -493.24   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2339_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.34    0.11  300.11 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 17.27   14.86  314.97 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   24.72                           net11 (net)
                 19.43    3.14  318.12 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 42.07   16.29  334.40 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
   150  149.66                           _000_ (net)
                210.21   65.61  400.01 v fp_adder/adder/_2339_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                400.01   data arrival time

                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 10.84    1.22 1533.91 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.81   25.64 1559.55 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.22                           clknet_1_1__leaf_clk_i (net)
                 31.00    3.28 1562.83 v clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.92   31.50 1594.33 v clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.91                           clknet_leaf_12_clk_i (net)
                 22.22    1.48 1595.81 v _26_35/A (INVx1_ASAP7_75t_R)
                  9.45    8.32 1604.13 ^ _26_35/Y (INVx1_ASAP7_75t_R)
     1    0.55                           net884 (net)
                  9.45    0.00 1604.13 ^ fp_adder/adder/_2339_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1604.13   clock reconvergence pessimism
                         33.99 1638.11   library recovery time
                               1638.11   data required time
-----------------------------------------------------------------------------
                               1638.11   data required time
                               -400.01   data arrival time
-----------------------------------------------------------------------------
                               1238.10   slack (MET)


Startpoint: lut/_38967_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36775_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.01    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.75   25.04 1559.13 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.62                           clknet_1_0__leaf_clk_i (net)
                 30.89    4.14 1563.28 v clkbuf_opt_2_0_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.30   24.92 1588.20 v clkbuf_opt_2_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.25                           clknet_opt_2_0_clk_i (net)
                  9.30    1.49 1589.69 v clkbuf_opt_2_1_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.77   17.97 1607.66 v clkbuf_opt_2_1_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.49                           clknet_opt_2_1_clk_i (net)
                  9.14    1.66 1609.31 v clkbuf_leaf_22_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.06   24.46 1633.78 v clkbuf_leaf_22_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.50                           clknet_leaf_22_clk_i (net)
                 21.80    2.12 1635.90 v lut/_36739_/A (AND2x2_ASAP7_75t_R)
                 12.74   24.31 1660.21 v lut/_36739_/Y (AND2x2_ASAP7_75t_R)
     1    2.43                           lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                 12.78    0.39 1660.59 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.24   20.16 1680.76 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.03                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  9.29    0.34 1681.10 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.34   18.36 1699.46 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     7    5.35                           clknet_2_3__leaf_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  8.60    0.74 1700.20 v lut/_38967_/CLK (DLLx1_ASAP7_75t_R)
                  7.69   30.17 1730.36 v lut/_38967_/Q (DLLx1_ASAP7_75t_R)
     1    0.63                           lut/gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[1].cg_i.en_latch (net)
                  7.69    0.01 1730.37 v lut/_36775_/C (AND3x1_ASAP7_75t_R)
                               1730.37   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.35    1.40 3032.46 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 31.20   24.62 3057.09 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.59                           clknet_1_0__leaf_clk_i (net)
                 41.87    9.47 3066.56 ^ clkbuf_leaf_23_clk_i/A (BUFx12_ASAP7_75t_R)
                  9.17   25.94 3092.49 ^ clkbuf_leaf_23_clk_i/Y (BUFx12_ASAP7_75t_R)
     6    4.82                           clknet_leaf_23_clk_i (net)
                  9.18    0.13 3092.62 ^ lut/_36775_/A (AND3x1_ASAP7_75t_R)
                          0.00 3092.62   clock reconvergence pessimism
                          0.00 3092.62   clock gating setup time
                               3092.62   data required time
-----------------------------------------------------------------------------
                               3092.62   data required time
                               -1730.37   data arrival time
-----------------------------------------------------------------------------
                               1362.25   slack (MET)


Startpoint: fp_adder/adder/_2333_
            (rising edge-triggered flip-flop clocked by clk_i')
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.27   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 10.84    1.22 1533.91 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.81   25.64 1559.55 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.22                           clknet_1_1__leaf_clk_i (net)
                 32.83    4.96 1564.51 v clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 19.03   31.42 1595.93 v clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.42                           clknet_leaf_13_clk_i (net)
                 19.96    2.22 1598.15 v _26_41/A (INVx1_ASAP7_75t_R)
                  9.08    8.01 1606.16 ^ _26_41/Y (INVx1_ASAP7_75t_R)
     1    0.55                           net890 (net)
                  9.08    0.00 1606.17 ^ fp_adder/adder/_2333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 45.07   58.39 1664.56 v fp_adder/adder/_2333_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     4    6.65                           fp_adder/adder/_0063_ (net)
                 45.07    0.07 1664.63 v fp_adder/adder/_1187_/A (INVx2_ASAP7_75t_R)
                 26.55   20.92 1685.55 ^ fp_adder/adder/_1187_/Y (INVx2_ASAP7_75t_R)
     3    5.27                           fp_adder/adder/_0291_ (net)
                 26.55    0.10 1685.65 ^ fp_adder/adder/_1188_/B (NOR2x2_ASAP7_75t_R)
                 27.25   17.37 1703.02 v fp_adder/adder/_1188_/Y (NOR2x2_ASAP7_75t_R)
     3    4.77                           fp_adder/adder/_0298_ (net)
                 27.25    0.20 1703.22 v fp_adder/adder/_1190_/A (NOR2x2_ASAP7_75t_R)
                205.73   82.26 1785.48 ^ fp_adder/adder/_1190_/Y (NOR2x2_ASAP7_75t_R)
    48   53.33                           fp_adder/adder/_0302_ (net)
                205.73    0.03 1785.51 ^ fp_adder/adder/_1191_/B (NAND2x1_ASAP7_75t_R)
                 35.05   19.60 1805.11 v fp_adder/adder/_1191_/Y (NAND2x1_ASAP7_75t_R)
     1    1.13                           fp_adder/adder/_0303_ (net)
                 35.05    0.01 1805.12 v fp_adder/adder/_1192_/B (NOR2x1_ASAP7_75t_R)
                 26.21   20.54 1825.66 ^ fp_adder/adder/_1192_/Y (NOR2x1_ASAP7_75t_R)
     1    2.38                           fp_adder/adder/_0304_ (net)
                 26.21    0.09 1825.74 ^ fp_adder/adder/_1193_/B (NAND2x2_ASAP7_75t_R)
                 54.85   31.74 1857.48 v fp_adder/adder/_1193_/Y (NAND2x2_ASAP7_75t_R)
    16   18.60                           fp_adder/adder/_0305_ (net)
                 54.87    0.62 1858.10 v fp_adder/adder/_1234_/A (NAND2x2_ASAP7_75t_R)
                185.65   96.44 1954.54 ^ fp_adder/adder/_1234_/Y (NAND2x2_ASAP7_75t_R)
    40   48.39                           fp_adder/adder/_0346_ (net)
                185.85    3.56 1958.11 ^ load_slew81/A (BUFx16f_ASAP7_75t_R)
                 25.93   41.17 1999.27 ^ load_slew81/Y (BUFx16f_ASAP7_75t_R)
    30   33.48                           net81 (net)
                 26.55    2.15 2001.43 ^ fp_adder/adder/_1479_/A1 (OAI21x1_ASAP7_75t_R)
                192.87   77.23 2078.66 v fp_adder/adder/_1479_/Y (OAI21x1_ASAP7_75t_R)
    26   38.70                           fp_adder/adder/_0582_ (net)
                196.67   15.10 2093.76 v fp_adder/adder/_1480_/A (CKINVDCx14_ASAP7_75t_R)
                 45.99   33.50 2127.25 ^ fp_adder/adder/_1480_/Y (CKINVDCx14_ASAP7_75t_R)
    25   24.22                           fp_adder/adder/_0583_ (net)
                 47.60    4.53 2131.79 ^ fp_adder/adder/_2033_/A1 (AOI21x1_ASAP7_75t_R)
                 36.34   14.34 2146.13 v fp_adder/adder/_2033_/Y (AOI21x1_ASAP7_75t_R)
     1    1.16                           fp_adder/adder/_1136_ (net)
                 36.34    0.02 2146.14 v fp_adder/adder/_2034_/A2 (AOI21x1_ASAP7_75t_R)
                 39.80   25.08 2171.22 ^ fp_adder/adder/_2034_/Y (AOI21x1_ASAP7_75t_R)
     2    4.80                           fp_adder/adder/_1137_ (net)
                 39.80    0.21 2171.43 ^ fp_adder/adder/_2035_/B (NAND2x2_ASAP7_75t_R)
                 48.73   28.36 2199.79 v fp_adder/adder/_2035_/Y (NAND2x2_ASAP7_75t_R)
     9   11.50                           fp_adder/adder/_1138_ (net)
                 48.76    0.75 2200.54 v fp_adder/adder/_2043_/B (NAND2x2_ASAP7_75t_R)
                 47.63   36.15 2236.69 ^ fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     8   10.28                           fp_adder/adder/_1146_ (net)
                 47.63    0.03 2236.72 ^ fp_adder/adder/_2063_/A2 (AOI21x1_ASAP7_75t_R)
                 44.38   15.85 2252.58 v fp_adder/adder/_2063_/Y (AOI21x1_ASAP7_75t_R)
     2    2.55                           fp_adder/adder/_1166_ (net)
                 44.38    0.11 2252.68 v fp_adder/adder/_2092_/A1 (OAI21x1_ASAP7_75t_R)
                 25.20   20.82 2273.50 ^ fp_adder/adder/_2092_/Y (OAI21x1_ASAP7_75t_R)
     2    2.02                           fp_adder/adder/_0092_ (net)
                 25.21    0.07 2273.57 ^ fp_adder/adder/_2093_/A (INVx1_ASAP7_75t_R)
                 11.46    9.56 2283.13 v fp_adder/adder/_2093_/Y (INVx1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0093_ (net)
                 11.46    0.01 2283.14 v fp_adder/adder/_2097_/A (NOR2x1_ASAP7_75t_R)
                 12.38   11.23 2294.37 ^ fp_adder/adder/_2097_/Y (NOR2x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0097_ (net)
                 12.38    0.02 2294.39 ^ fp_adder/adder/_2103_/A2 (AOI21x1_ASAP7_75t_R)
                 12.40    8.21 2302.60 v fp_adder/adder/_2103_/Y (AOI21x1_ASAP7_75t_R)
     1    1.15                           fp_adder/adder/_0103_ (net)
                 12.40    0.02 2302.62 v fp_adder/adder/_2104_/B (NAND2x1_ASAP7_75t_R)
                 20.36   13.95 2316.57 ^ fp_adder/adder/_2104_/Y (NAND2x1_ASAP7_75t_R)
     1    2.09                           fp_adder/adder/_0104_ (net)
                 20.36    0.03 2316.61 ^ fp_adder/adder/_2116_/A (NOR2x2_ASAP7_75t_R)
                 15.86   14.92 2331.52 v fp_adder/adder/_2116_/Y (NOR2x2_ASAP7_75t_R)
     2    3.21                           fp_adder/adder/_0117_ (net)
                 15.87    0.24 2331.76 v fp_adder/adder/_2186_/B (NAND3x1_ASAP7_75t_R)
                 21.10   16.59 2348.35 ^ fp_adder/adder/_2186_/Y (NAND3x1_ASAP7_75t_R)
     1    1.48                           fp_adder/adder/_0194_ (net)
                 21.10    0.09 2348.44 ^ fp_adder/adder/_2189_/A2 (AOI21x1_ASAP7_75t_R)
                 14.09    9.56 2358.00 v fp_adder/adder/_2189_/Y (AOI21x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0197_ (net)
                 14.09    0.02 2358.02 v fp_adder/adder/_2204_/A2 (AOI21x1_ASAP7_75t_R)
                 68.37   32.57 2390.60 ^ fp_adder/adder/_2204_/Y (AOI21x1_ASAP7_75t_R)
     6   10.35                           fp_adder/adder/adder.Mant_addOut_D[0] (net)
                 68.65    2.54 2393.14 ^ fp_adder/adder/_2208_/A2 (AOI21x1_ASAP7_75t_R)
                 53.71   22.93 2416.07 v fp_adder/adder/_2208_/Y (AOI21x1_ASAP7_75t_R)
     3    4.43                           fp_adder/adder/_0217_ (net)
                 53.71    0.13 2416.20 v fp_adder/adder/_2209_/B (NAND2x1_ASAP7_75t_R)
                 29.89   26.45 2442.65 ^ fp_adder/adder/_2209_/Y (NAND2x1_ASAP7_75t_R)
     2    2.33                           fp_adder/adder/_0218_ (net)
                 29.89    0.06 2442.71 ^ fp_adder/adder/_2211_/A2 (OAI21x1_ASAP7_75t_R)
                 20.02   14.73 2457.43 v fp_adder/adder/_2211_/Y (OAI21x1_ASAP7_75t_R)
     3    2.88                           fp_adder/adder/_0220_ (net)
                 20.02    0.06 2457.49 v fp_adder/adder/_2218_/A2 (AOI21x1_ASAP7_75t_R)
                 39.13   23.71 2481.20 ^ fp_adder/adder/_2218_/Y (AOI21x1_ASAP7_75t_R)
     5    5.66                           fp_adder/adder/_0228_ (net)
                 39.15    0.46 2481.66 ^ fp_adder/adder/_2236_/A2 (OAI21x1_ASAP7_75t_R)
                 34.05   22.45 2504.11 v fp_adder/adder/_2236_/Y (OAI21x1_ASAP7_75t_R)
     5    5.78                           fp_adder/adder/_0248_ (net)
                 34.09    0.68 2504.79 v fp_adder/adder/_2237_/B (NAND2x1_ASAP7_75t_R)
                 22.19   19.71 2524.50 ^ fp_adder/adder/_2237_/Y (NAND2x1_ASAP7_75t_R)
     2    1.85                           fp_adder/adder/_0249_ (net)
                 22.20    0.06 2524.56 ^ fp_adder/adder/_2301_/A (AND2x2_ASAP7_75t_R)
                 12.31   21.76 2546.32 ^ fp_adder/adder/_2301_/Y (AND2x2_ASAP7_75t_R)
     2    2.14                           fp_adder/adder/_0295_ (net)
                 12.31    0.02 2546.34 ^ fp_adder/adder/_2305_/A2 (OAI21x1_ASAP7_75t_R)
                 10.68    8.15 2554.50 v fp_adder/adder/_2305_/Y (OAI21x1_ASAP7_75t_R)
     1    1.08                           fp_adder/adder/_0299_ (net)
                 10.68    0.02 2554.51 v fp_adder/adder/_2306_/A (XOR2x2_ASAP7_75t_R)
                 20.00   34.12 2588.63 ^ fp_adder/adder/_2306_/Y (XOR2x2_ASAP7_75t_R)
     3    4.16                           fp_adder/adder/adder.Mant_addOut_D[25] (net)
                 20.00    0.11 2588.74 ^ fp_adder/adder/norm/_1296_/A (NOR2x2_ASAP7_75t_R)
                 16.52   15.38 2604.12 v fp_adder/adder/norm/_1296_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_0356_ (net)
                 16.52    0.02 2604.15 v fp_adder/adder/norm/_1297_/B (NAND2x2_ASAP7_75t_R)
                 23.54   16.62 2620.76 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.87                           fp_adder/adder/norm/_0363_ (net)
                 23.55    0.21 2620.98 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 29.79   22.76 2643.73 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.24                           fp_adder/adder/norm/_0383_ (net)
                 29.79    0.17 2643.91 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 44.25   31.06 2674.97 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6   10.20                           fp_adder/adder/norm/_0391_ (net)
                 44.33    1.09 2676.05 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.87   34.28 2710.33 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.63                           fp_adder/adder/norm/_0398_ (net)
                 42.88    0.30 2710.63 v fp_adder/adder/norm/_1403_/A1 (AOI21x1_ASAP7_75t_R)
                 55.93   34.85 2745.49 ^ fp_adder/adder/norm/_1403_/Y (AOI21x1_ASAP7_75t_R)
     5    8.25                           fp_adder/adder/norm/_0485_ (net)
                 55.96    0.65 2746.14 ^ fp_adder/adder/norm/_1404_/A (XOR2x2_ASAP7_75t_R)
                 24.40   35.13 2781.27 ^ fp_adder/adder/norm/_1404_/Y (XOR2x2_ASAP7_75t_R)
     4    5.33                           fp_adder/adder/norm/_0486_ (net)
                 24.40    0.02 2781.29 ^ fp_adder/adder/norm/_1436_/A (NAND2x1_ASAP7_75t_R)
                 11.57   11.28 2792.57 v fp_adder/adder/norm/_1436_/Y (NAND2x1_ASAP7_75t_R)
     1    1.28                           fp_adder/adder/norm/_0518_ (net)
                 11.57    0.01 2792.58 v fp_adder/adder/norm/_1455_/A1 (OAI21x1_ASAP7_75t_R)
                 13.80   10.92 2803.51 ^ fp_adder/adder/norm/_1455_/Y (OAI21x1_ASAP7_75t_R)
     1    1.24                           fp_adder/adder/norm/_0537_ (net)
                 13.80    0.03 2803.54 ^ fp_adder/adder/norm/_1461_/A2 (AOI21x1_ASAP7_75t_R)
                 11.47    8.52 2812.06 v fp_adder/adder/norm/_1461_/Y (AOI21x1_ASAP7_75t_R)
     1    1.19                           fp_adder/adder/norm/_0543_ (net)
                 11.47    0.02 2812.08 v fp_adder/adder/norm/_1466_/A2 (OAI21x1_ASAP7_75t_R)
                105.81   50.08 2862.17 ^ fp_adder/adder/norm/_1466_/Y (OAI21x1_ASAP7_75t_R)
    14   16.90                           fp_adder/adder/norm/_0548_ (net)
                105.82    0.73 2862.90 ^ fp_adder/adder/norm/_1503_/B (NOR2x2_ASAP7_75t_R)
                 36.73   30.95 2893.85 v fp_adder/adder/norm/_1503_/Y (NOR2x2_ASAP7_75t_R)
     3    4.92                           fp_adder/adder/norm/_0585_ (net)
                 36.73    0.21 2894.06 v fp_adder/adder/norm/_1543_/A (NOR2x2_ASAP7_75t_R)
                 76.59   44.19 2938.25 ^ fp_adder/adder/norm/_1543_/Y (NOR2x2_ASAP7_75t_R)
    16   19.88                           fp_adder/adder/norm/_0625_ (net)
                 76.60    0.58 2938.83 ^ load_slew77/A (BUFx16f_ASAP7_75t_R)
                 27.99   32.58 2971.41 ^ load_slew77/Y (BUFx16f_ASAP7_75t_R)
    27   40.58                           net77 (net)
                 32.63    5.92 2977.33 ^ load_slew76/A (BUFx16f_ASAP7_75t_R)
                 28.00   25.48 3002.81 ^ load_slew76/Y (BUFx16f_ASAP7_75t_R)
    25   42.79                           net76 (net)
                 37.09    8.27 3011.07 ^ fp_adder/adder/norm/_1547_/A (CKINVDCx20_ASAP7_75t_R)
                 42.15   20.51 3031.58 v fp_adder/adder/norm/_1547_/Y (CKINVDCx20_ASAP7_75t_R)
    62   81.66                           fp_adder/adder/norm/_0629_ (net)
                 59.48   14.31 3045.89 v fp_adder/adder/norm/_1567_/B (NOR2x2_ASAP7_75t_R)
                 39.25   29.98 3075.86 ^ fp_adder/adder/norm/_1567_/Y (NOR2x2_ASAP7_75t_R)
     6    6.89                           fp_adder/adder/norm/_0649_ (net)
                 39.26    0.40 3076.26 ^ fp_adder/adder/norm/_1568_/B (NOR2x2_ASAP7_75t_R)
                253.26  119.89 3196.16 v fp_adder/adder/norm/_1568_/Y (NOR2x2_ASAP7_75t_R)
    51   83.54                           fp_adder/adder/norm/_0650_ (net)
                254.92   11.64 3207.80 v fp_adder/adder/norm/_1569_/A (CKINVDCx20_ASAP7_75t_R)
                 82.57   54.63 3262.43 ^ fp_adder/adder/norm/_1569_/Y (CKINVDCx20_ASAP7_75t_R)
    59   75.46                           fp_adder/adder/norm/_0651_ (net)
                 82.57    0.04 3262.47 ^ fp_adder/adder/norm/_2148_/B (AOI21x1_ASAP7_75t_R)
                 29.53   22.55 3285.02 v fp_adder/adder/norm/_2148_/Y (AOI21x1_ASAP7_75t_R)
     2    2.85                           fp_adder/adder/norm/_1237_ (net)
                 29.55    0.31 3285.33 v fp_adder/adder/norm/_2149_/B (NOR2x1_ASAP7_75t_R)
                 18.73   13.90 3299.23 ^ fp_adder/adder/norm/_2149_/Y (NOR2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/norm/_1238_ (net)
                 18.73    0.01 3299.24 ^ fp_adder/adder/norm/_2150_/B (NAND2x1_ASAP7_75t_R)
                 23.72   13.62 3312.86 v fp_adder/adder/norm/_2150_/Y (NAND2x1_ASAP7_75t_R)
     1    2.36                           fp_adder/adder/norm/_1239_ (net)
                 23.72    0.08 3312.94 v fp_adder/adder/norm/_2151_/B (NAND2x2_ASAP7_75t_R)
                 17.65   15.02 3327.96 ^ fp_adder/adder/norm/_2151_/Y (NAND2x2_ASAP7_75t_R)
     1    2.65                           fp_adder/adder/norm/_1240_ (net)
                 17.66    0.21 3328.16 ^ fp_adder/adder/norm/_2152_/B (NOR2x2_ASAP7_75t_R)
                 20.82   13.26 3341.43 v fp_adder/adder/norm/_2152_/Y (NOR2x2_ASAP7_75t_R)
     2    3.57                           fp_adder/adder/norm/_1241_ (net)
                 20.82    0.08 3341.51 v fp_adder/adder/norm/_2160_/A (NAND2x2_ASAP7_75t_R)
                 27.31   21.02 3362.53 ^ fp_adder/adder/norm/_2160_/Y (NAND2x2_ASAP7_75t_R)
     4    5.75                           fp_adder/adder/norm/_1250_ (net)
                 27.36    0.60 3363.12 ^ fp_adder/adder/norm/_2161_/B (NOR2x2_ASAP7_75t_R)
                 23.60   19.56 3382.68 v fp_adder/adder/norm/_2161_/Y (NOR2x2_ASAP7_75t_R)
     4    5.95                           fp_adder/adder/norm/_1251_ (net)
                 23.60    0.08 3382.76 v fp_adder/adder/norm/_2204_/A (NAND3x2_ASAP7_75t_R)
                 44.35   26.82 3409.59 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    9.23                           fp_adder/adder/norm/_0045_ (net)
                 44.44    1.17 3410.76 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 41.75   32.14 3442.90 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7   10.45                           fp_adder/adder/norm/_0220_ (net)
                 41.87    1.30 3444.19 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 22.87   21.82 3466.01 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    2.98                           fp_adder/adder/norm/_0222_ (net)
                 22.88    0.11 3466.12 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.21   15.70 3481.82 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.83                           fp_adder/adder/norm/_0227_ (net)
                 23.22    0.19 3482.01 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 29.03   19.72 3501.73 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.82                           fp_adder/adder/norm/_0239_ (net)
                 29.03    0.23 3501.96 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 20.24   14.78 3516.74 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.96                           fp_adder/adder/norm/_0248_ (net)
                 20.24    0.09 3516.83 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.90   13.53 3530.36 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.70                           fp_adder/adder/norm/_0251_ (net)
                 16.90    0.02 3530.37 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 17.22   20.66 3551.04 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    1.45                           result_int_d[30] (net)
                 17.22    0.02 3551.06 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  8.88   15.23 3566.29 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.69                           _281_ (net)
                  8.88    0.01 3566.30 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.34   16.25 3582.56 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.69                           _139_ (net)
                 12.34    0.01 3582.56 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               3582.56   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.22 3032.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.41   25.28 3057.57 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.19                           clknet_1_1__leaf_clk_i (net)
                 35.18    5.01 3062.57 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.54   30.21 3092.79 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.45                           clknet_leaf_13_clk_i (net)
                 20.77    1.19 3093.98 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 3093.98   clock reconvergence pessimism
                         -4.66 3089.32   library setup time
                               3089.32   data required time
-----------------------------------------------------------------------------
                               3089.32   data required time
                               -3582.56   data arrival time
-----------------------------------------------------------------------------
                               -493.24   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
13.59457015991211

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0425

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
4.547008514404297

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
92.16000366210938

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0493

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
3582.5637

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-493.2437

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-13.767898

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.21e-03   7.71e-05   8.29e-07   2.29e-03  25.2%
Combinational          4.16e-03   2.63e-03   3.16e-06   6.79e-03  74.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.37e-03   2.71e-03   3.99e-06   9.08e-03 100.0%
                          70.2%      29.8%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 4483 u^2 46% utilization.

Placement Analysis
---------------------------------
total displacement       1636.0 u
average displacement        0.0 u
max displacement            2.1 u
original HPWL           95376.7 u
legalized HPWL          97714.6 u
delta HPWL                    2 %

Repair setup and hold violations...
[INFO RSZ-0040] Inserted 51 buffers.
[INFO RSZ-0041] Resized 7 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement         53.3 u
average displacement        0.0 u
max displacement            1.6 u
original HPWL           98314.7 u
legalized HPWL          98356.7 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -519.67

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -64.22

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -64.22

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_39145_/CLK ^
 288.91
_731_/CLK ^
  92.69      0.00     196.22


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_45485_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    3.04                           rst_ni (net)
                  0.52    0.16  300.16 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 17.38   14.89  315.05 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   24.88                           net11 (net)
                 22.98    5.10  320.15 ^ lut/_37250_/A (CKINVDCx10_ASAP7_75t_R)
                 18.50   10.65  330.81 v lut/_37250_/Y (CKINVDCx10_ASAP7_75t_R)
    16   17.81                           lut/_00016_ (net)
                 19.07    1.82  332.62 v lut/_45485_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                332.62   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10    8.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96   31.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.23   32.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.45   25.33   57.63 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.29                           clknet_1_1__leaf_clk_i (net)
                 38.05    6.96   64.58 ^ clkbuf_leaf_10_clk_i/A (BUFx12_ASAP7_75t_R)
                 22.98   30.96   95.54 ^ clkbuf_leaf_10_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   27.04                           clknet_leaf_10_clk_i (net)
                 26.73    4.88  100.42 ^ lut/_37211_/A (AND2x2_ASAP7_75t_R)
                 12.07   22.23  122.65 ^ lut/_37211_/Y (AND2x2_ASAP7_75t_R)
     1    2.04                           lut/cg_we_global.clk_o (net)
                 12.08    0.22  122.87 ^ clkbuf_0_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  7.20   17.56  140.43 ^ clkbuf_0_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     2    3.15                           clknet_0_lut/cg_we_global.clk_o (net)
                  7.20    0.04  140.46 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.96   17.14  157.60 ^ clkbuf_1_1__f_lut/cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     9    6.26                           clknet_1_1__leaf_lut/cg_we_global.clk_o (net)
                  9.02    0.36  157.96 ^ lut/_45485_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  157.96   clock reconvergence pessimism
                         38.35  196.32   library removal time
                                196.32   data required time
-----------------------------------------------------------------------------
                                196.32   data required time
                               -332.62   data arrival time
-----------------------------------------------------------------------------
                                136.31   slack (MET)


Startpoint: lut/_38969_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36745_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.28   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.02                           clknet_0_clk_i (net)
                 11.00    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.73   25.04 1559.12 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.59                           clknet_1_0__leaf_clk_i (net)
                 40.01    9.41 1568.53 v clkbuf_leaf_23_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.91   28.02 1596.56 v clkbuf_leaf_23_clk_i/Y (BUFx12_ASAP7_75t_R)
     6    4.77                           clknet_leaf_23_clk_i (net)
                  8.92    0.11 1596.66 v lut/_38969_/CLK (DLLx3_ASAP7_75t_R)
                 66.39   50.17 1646.83 ^ lut/_38969_/Q (DLLx3_ASAP7_75t_R)
    33   27.85                           lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.en_latch (net)
                 66.51    1.79 1648.63 ^ lut/_36745_/B (AND3x1_ASAP7_75t_R)
                               1648.63   data arrival time

                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.28   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.02                           clknet_0_clk_i (net)
                 11.00    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.73   25.04 1559.12 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.59                           clknet_1_0__leaf_clk_i (net)
                 30.99    4.24 1563.36 v clkbuf_opt_2_0_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.30   24.95 1588.32 v clkbuf_opt_2_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.24                           clknet_opt_2_0_clk_i (net)
                  9.28    1.48 1589.79 v clkbuf_opt_2_1_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.78   17.97 1607.76 v clkbuf_opt_2_1_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.52                           clknet_opt_2_1_clk_i (net)
                  9.19    1.68 1609.44 v clkbuf_leaf_22_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.92   24.45 1633.89 v clkbuf_leaf_22_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.28                           clknet_leaf_22_clk_i (net)
                 22.84    3.34 1637.23 v lut/_36745_/A (AND3x1_ASAP7_75t_R)
                          0.00 1637.23   clock reconvergence pessimism
                          0.00 1637.23   clock gating hold time
                               1637.23   data required time
-----------------------------------------------------------------------------
                               1637.23   data required time
                               -1648.63   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _771_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _771_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10    8.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96   31.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.23   32.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.45   25.33   57.63 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.29                           clknet_1_1__leaf_clk_i (net)
                 36.78    6.15   63.78 ^ clkbuf_leaf_15_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.22   30.55   94.33 ^ clkbuf_leaf_15_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.06                           clknet_leaf_15_clk_i (net)
                 20.36    0.94   95.27 ^ _771_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 13.48   42.30  137.57 ^ _771_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1    0.73                           _025_ (net)
                 13.48    0.01  137.58 ^ _383_/A (INVx1_ASAP7_75t_R)
                 13.77   10.45  148.03 v _383_/Y (INVx1_ASAP7_75t_R)
     2    2.12                           net67 (net)
                 13.77    0.02  148.05 v _630_/B (OAI21x1_ASAP7_75t_R)
                  8.58    7.76  155.80 ^ _630_/Y (OAI21x1_ASAP7_75t_R)
     1    1.45                           _302_ (net)
                  8.59    0.02  155.82 ^ _631_/B (OAI21x1_ASAP7_75t_R)
                  5.98    5.39  161.22 v _631_/Y (OAI21x1_ASAP7_75t_R)
     1    0.66                           _148_ (net)
                  5.98    0.00  161.22 v _771_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                161.22   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10    8.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96   31.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.23   32.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.45   25.33   57.63 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.29                           clknet_1_1__leaf_clk_i (net)
                 36.78    6.15   63.78 ^ clkbuf_leaf_15_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.22   30.55   94.33 ^ clkbuf_leaf_15_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.06                           clknet_leaf_15_clk_i (net)
                 20.36    0.94   95.27 ^ _771_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00   95.27   clock reconvergence pessimism
                         10.96  106.23   library hold time
                                106.23   data required time
-----------------------------------------------------------------------------
                                106.23   data required time
                               -161.22   data arrival time
-----------------------------------------------------------------------------
                                 54.98   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2339_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    3.04                           rst_ni (net)
                  0.52    0.16  300.16 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 17.38   14.89  315.05 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   24.88                           net11 (net)
                 19.78    3.32  318.37 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 41.42   16.37  334.74 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
   150  149.58                           _000_ (net)
                211.89   66.14  400.88 v fp_adder/adder/_2339_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                400.88   data arrival time

                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.28   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.02                           clknet_0_clk_i (net)
                 10.85    1.23 1533.92 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.85   25.68 1559.60 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.33                           clknet_1_1__leaf_clk_i (net)
                 30.94    3.17 1562.77 v clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.79   31.45 1594.21 v clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.70                           clknet_leaf_12_clk_i (net)
                 22.07    1.42 1595.64 v _26_35/A (INVx1_ASAP7_75t_R)
                  9.53    8.37 1604.01 ^ _26_35/Y (INVx1_ASAP7_75t_R)
     1    0.57                           net884 (net)
                  9.53    0.01 1604.01 ^ fp_adder/adder/_2339_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1604.01   clock reconvergence pessimism
                         34.06 1638.07   library recovery time
                               1638.07   data required time
-----------------------------------------------------------------------------
                               1638.07   data required time
                               -400.88   data arrival time
-----------------------------------------------------------------------------
                               1237.19   slack (MET)


Startpoint: lut/_38967_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36775_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.28   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.02                           clknet_0_clk_i (net)
                 11.00    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.73   25.04 1559.12 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.59                           clknet_1_0__leaf_clk_i (net)
                 30.99    4.24 1563.36 v clkbuf_opt_2_0_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.30   24.95 1588.32 v clkbuf_opt_2_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.24                           clknet_opt_2_0_clk_i (net)
                  9.28    1.48 1589.79 v clkbuf_opt_2_1_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.78   17.97 1607.76 v clkbuf_opt_2_1_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.52                           clknet_opt_2_1_clk_i (net)
                  9.19    1.68 1609.44 v clkbuf_leaf_22_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.92   24.45 1633.89 v clkbuf_leaf_22_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.28                           clknet_leaf_22_clk_i (net)
                 21.64    2.09 1635.98 v lut/_36739_/A (AND2x2_ASAP7_75t_R)
                 12.72   24.22 1660.20 v lut/_36739_/Y (AND2x2_ASAP7_75t_R)
     1    2.41                           lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                 12.76    0.38 1660.58 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.23   20.15 1680.73 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.01                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  9.27    0.33 1681.06 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.43   18.38 1699.44 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     7    5.47                           clknet_2_3__leaf_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  8.75    0.81 1700.25 v lut/_38967_/CLK (DLLx1_ASAP7_75t_R)
                  8.00   30.43 1730.67 v lut/_38967_/Q (DLLx1_ASAP7_75t_R)
     1    0.70                           lut/gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[1].cg_i.en_latch (net)
                  8.00    0.01 1730.69 v lut/_36775_/C (AND3x1_ASAP7_75t_R)
                               1730.69   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.35    1.40 3032.46 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 31.18   24.61 3057.08 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.56                           clknet_1_0__leaf_clk_i (net)
                 41.84    9.46 3066.54 ^ clkbuf_leaf_23_clk_i/A (BUFx12_ASAP7_75t_R)
                  9.14   25.91 3092.44 ^ clkbuf_leaf_23_clk_i/Y (BUFx12_ASAP7_75t_R)
     6    4.76                           clknet_leaf_23_clk_i (net)
                  9.15    0.14 3092.58 ^ lut/_36775_/A (AND3x1_ASAP7_75t_R)
                          0.00 3092.58   clock reconvergence pessimism
                          0.00 3092.58   clock gating setup time
                               3092.58   data required time
-----------------------------------------------------------------------------
                               3092.58   data required time
                               -1730.69   data arrival time
-----------------------------------------------------------------------------
                               1361.89   slack (MET)


Startpoint: fp_adder/adder/_2333_
            (rising edge-triggered flip-flop clocked by clk_i')
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.28   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.02                           clknet_0_clk_i (net)
                 10.85    1.23 1533.92 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.85   25.68 1559.60 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.33                           clknet_1_1__leaf_clk_i (net)
                 32.77    4.89 1564.49 v clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 18.86   31.57 1596.06 v clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.51                           clknet_leaf_13_clk_i (net)
                 19.47    1.80 1597.86 v _26_41/A (INVx1_ASAP7_75t_R)
                  9.05    7.99 1605.85 ^ _26_41/Y (INVx1_ASAP7_75t_R)
     1    0.57                           net890 (net)
                  9.05    0.01 1605.86 ^ fp_adder/adder/_2333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 45.17   58.43 1664.29 v fp_adder/adder/_2333_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     4    6.67                           fp_adder/adder/_0063_ (net)
                 45.17    0.08 1664.37 v fp_adder/adder/_1187_/A (INVx2_ASAP7_75t_R)
                 26.59   20.94 1685.31 ^ fp_adder/adder/_1187_/Y (INVx2_ASAP7_75t_R)
     3    5.27                           fp_adder/adder/_0291_ (net)
                 26.59    0.10 1685.42 ^ fp_adder/adder/_1188_/B (NOR2x2_ASAP7_75t_R)
                 27.03   17.38 1702.79 v fp_adder/adder/_1188_/Y (NOR2x2_ASAP7_75t_R)
     3    4.77                           fp_adder/adder/_0298_ (net)
                 27.04    0.20 1702.99 v fp_adder/adder/_1190_/A (NOR2x2_ASAP7_75t_R)
                 34.63   23.98 1726.98 ^ fp_adder/adder/_1190_/Y (NOR2x2_ASAP7_75t_R)
     5    8.11                           fp_adder/adder/_0302_ (net)
                 34.63    0.04 1727.02 ^ fp_adder/adder/_1191_/B (NAND2x1_ASAP7_75t_R)
                 14.72   12.34 1739.36 v fp_adder/adder/_1191_/Y (NAND2x1_ASAP7_75t_R)
     1    1.16                           fp_adder/adder/_0303_ (net)
                 14.72    0.02 1739.38 v fp_adder/adder/_1192_/B (NOR2x1_ASAP7_75t_R)
                 21.51   15.18 1754.55 ^ fp_adder/adder/_1192_/Y (NOR2x1_ASAP7_75t_R)
     1    2.41                           fp_adder/adder/_0304_ (net)
                 21.51    0.10 1754.65 ^ fp_adder/adder/_1193_/B (NAND2x2_ASAP7_75t_R)
                 32.15   21.08 1775.73 v fp_adder/adder/_1193_/Y (NAND2x2_ASAP7_75t_R)
     6   10.27                           fp_adder/adder/_0305_ (net)
                 32.25    1.00 1776.73 v fp_adder/adder/_1234_/A (NAND2x2_ASAP7_75t_R)
                 53.71   35.73 1812.46 ^ fp_adder/adder/_1234_/Y (NAND2x2_ASAP7_75t_R)
     7   12.58                           fp_adder/adder/_0346_ (net)
                 53.75    0.77 1813.23 ^ load_slew81/A (BUFx16f_ASAP7_75t_R)
                  9.23   24.05 1837.28 ^ load_slew81/Y (BUFx16f_ASAP7_75t_R)
     6    7.39                           net81 (net)
                  9.39    0.59 1837.87 ^ fp_adder/adder/_1474_/A1 (OAI21x1_ASAP7_75t_R)
                 35.67   18.01 1855.88 v fp_adder/adder/_1474_/Y (OAI21x1_ASAP7_75t_R)
     4    6.56                           fp_adder/adder/_0577_ (net)
                 35.84    1.36 1857.24 v rebuffer76/A (BUFx12_ASAP7_75t_R)
                 18.48   30.93 1888.17 v rebuffer76/Y (BUFx12_ASAP7_75t_R)
     8   20.90                           net925 (net)
                 20.10    2.88 1891.05 v fp_adder/adder/_1501_/A (CKINVDCx20_ASAP7_75t_R)
                  9.00    8.79 1899.84 ^ fp_adder/adder/_1501_/Y (CKINVDCx20_ASAP7_75t_R)
     6    8.35                           fp_adder/adder/_0604_ (net)
                  9.41    0.95 1900.80 ^ fp_adder/adder/_2025_/B (OAI21x1_ASAP7_75t_R)
                 22.04   12.08 1912.88 v fp_adder/adder/_2025_/Y (OAI21x1_ASAP7_75t_R)
     2    2.87                           fp_adder/adder/_1128_ (net)
                 22.04    0.05 1912.93 v fp_adder/adder/_2027_/A2 (OAI21x1_ASAP7_75t_R)
                 35.45   21.69 1934.61 ^ fp_adder/adder/_2027_/Y (OAI21x1_ASAP7_75t_R)
     2    4.64                           fp_adder/adder/_1130_ (net)
                 35.46    0.19 1934.81 ^ fp_adder/adder/_2028_/B (NAND2x2_ASAP7_75t_R)
                 37.73   26.06 1960.86 v fp_adder/adder/_2028_/Y (NAND2x2_ASAP7_75t_R)
     8   11.08                           fp_adder/adder/_1131_ (net)
                 37.87    1.33 1962.19 v fp_adder/adder/_2043_/A (NAND2x2_ASAP7_75t_R)
                 46.05   34.31 1996.50 ^ fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     8   10.28                           fp_adder/adder/_1146_ (net)
                 46.05    0.03 1996.53 ^ fp_adder/adder/_2063_/A2 (AOI21x1_ASAP7_75t_R)
                 21.07   15.71 2012.24 v fp_adder/adder/_2063_/Y (AOI21x1_ASAP7_75t_R)
     2    2.55                           fp_adder/adder/_1166_ (net)
                 21.07    0.09 2012.33 v fp_adder/adder/_2067_/A (NOR2x1_ASAP7_75t_R)
                 17.40   13.14 2025.47 ^ fp_adder/adder/_2067_/Y (NOR2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0067_ (net)
                 17.40    0.01 2025.48 ^ fp_adder/adder/_2074_/A2 (OAI21x1_ASAP7_75t_R)
                 23.36   14.53 2040.01 v fp_adder/adder/_2074_/Y (OAI21x1_ASAP7_75t_R)
     3    3.69                           fp_adder/adder/_0074_ (net)
                 23.36    0.05 2040.06 v fp_adder/adder/_2105_/A (INVx2_ASAP7_75t_R)
                  9.62    8.37 2048.43 ^ fp_adder/adder/_2105_/Y (INVx2_ASAP7_75t_R)
     1    1.28                           fp_adder/adder/_0105_ (net)
                  9.62    0.01 2048.44 ^ fp_adder/adder/_2111_/A1 (OAI21x1_ASAP7_75t_R)
                 13.42    7.64 2056.07 v fp_adder/adder/_2111_/Y (OAI21x1_ASAP7_75t_R)
     1    1.23                           fp_adder/adder/_0111_ (net)
                 13.42    0.04 2056.12 v fp_adder/adder/_2115_/A (NAND2x1_ASAP7_75t_R)
                 21.49   16.48 2072.60 ^ fp_adder/adder/_2115_/Y (NAND2x1_ASAP7_75t_R)
     1    2.23                           fp_adder/adder/_0116_ (net)
                 21.49    0.02 2072.61 ^ fp_adder/adder/_2116_/B (NOR2x2_ASAP7_75t_R)
                 15.87   13.68 2086.30 v fp_adder/adder/_2116_/Y (NOR2x2_ASAP7_75t_R)
     2    3.21                           fp_adder/adder/_0117_ (net)
                 15.88    0.24 2086.54 v fp_adder/adder/_2186_/B (NAND3x1_ASAP7_75t_R)
                 21.10   16.59 2103.13 ^ fp_adder/adder/_2186_/Y (NAND3x1_ASAP7_75t_R)
     1    1.48                           fp_adder/adder/_0194_ (net)
                 21.10    0.09 2103.22 ^ fp_adder/adder/_2189_/A2 (AOI21x1_ASAP7_75t_R)
                 13.52    9.56 2112.78 v fp_adder/adder/_2189_/Y (AOI21x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0197_ (net)
                 13.52    0.02 2112.80 v fp_adder/adder/_2204_/A2 (AOI21x1_ASAP7_75t_R)
                 68.36   32.46 2145.26 ^ fp_adder/adder/_2204_/Y (AOI21x1_ASAP7_75t_R)
     6   10.35                           fp_adder/adder/adder.Mant_addOut_D[0] (net)
                 68.64    2.54 2147.80 ^ fp_adder/adder/_2208_/A2 (AOI21x1_ASAP7_75t_R)
                 53.72   22.93 2170.73 v fp_adder/adder/_2208_/Y (AOI21x1_ASAP7_75t_R)
     3    4.43                           fp_adder/adder/_0217_ (net)
                 53.72    0.13 2170.86 v fp_adder/adder/_2209_/B (NAND2x1_ASAP7_75t_R)
                 29.90   26.45 2197.31 ^ fp_adder/adder/_2209_/Y (NAND2x1_ASAP7_75t_R)
     2    2.33                           fp_adder/adder/_0218_ (net)
                 29.90    0.06 2197.37 ^ fp_adder/adder/_2211_/A2 (OAI21x1_ASAP7_75t_R)
                 20.02   14.73 2212.09 v fp_adder/adder/_2211_/Y (OAI21x1_ASAP7_75t_R)
     3    2.88                           fp_adder/adder/_0220_ (net)
                 20.02    0.06 2212.15 v fp_adder/adder/_2218_/A2 (AOI21x1_ASAP7_75t_R)
                 39.13   23.71 2235.86 ^ fp_adder/adder/_2218_/Y (AOI21x1_ASAP7_75t_R)
     5    5.66                           fp_adder/adder/_0228_ (net)
                 39.15    0.46 2236.32 ^ fp_adder/adder/_2236_/A2 (OAI21x1_ASAP7_75t_R)
                 34.15   22.50 2258.82 v fp_adder/adder/_2236_/Y (OAI21x1_ASAP7_75t_R)
     5    5.80                           fp_adder/adder/_0248_ (net)
                 34.19    0.69 2259.51 v fp_adder/adder/_2237_/B (NAND2x1_ASAP7_75t_R)
                 22.38   19.83 2279.34 ^ fp_adder/adder/_2237_/Y (NAND2x1_ASAP7_75t_R)
     2    1.87                           fp_adder/adder/_0249_ (net)
                 22.38    0.07 2279.41 ^ fp_adder/adder/_2301_/A (AND2x2_ASAP7_75t_R)
                 12.31   21.79 2301.19 ^ fp_adder/adder/_2301_/Y (AND2x2_ASAP7_75t_R)
     2    2.14                           fp_adder/adder/_0295_ (net)
                 12.31    0.02 2301.21 ^ fp_adder/adder/_2305_/A2 (OAI21x1_ASAP7_75t_R)
                 10.68    8.15 2309.37 v fp_adder/adder/_2305_/Y (OAI21x1_ASAP7_75t_R)
     1    1.08                           fp_adder/adder/_0299_ (net)
                 10.68    0.02 2309.38 v fp_adder/adder/_2306_/A (XOR2x2_ASAP7_75t_R)
                 20.00   34.12 2343.50 ^ fp_adder/adder/_2306_/Y (XOR2x2_ASAP7_75t_R)
     3    4.16                           fp_adder/adder/adder.Mant_addOut_D[25] (net)
                 20.00    0.11 2343.61 ^ fp_adder/adder/norm/_1296_/A (NOR2x2_ASAP7_75t_R)
                 16.52   15.38 2358.99 v fp_adder/adder/norm/_1296_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_0356_ (net)
                 16.52    0.02 2359.02 v fp_adder/adder/norm/_1297_/B (NAND2x2_ASAP7_75t_R)
                 23.55   16.62 2375.63 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.87                           fp_adder/adder/norm/_0363_ (net)
                 23.55    0.21 2375.85 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 29.79   22.76 2398.61 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.24                           fp_adder/adder/norm/_0383_ (net)
                 29.79    0.17 2398.78 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 44.24   31.06 2429.84 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6   10.20                           fp_adder/adder/norm/_0391_ (net)
                 44.33    1.09 2430.92 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.90   34.29 2465.21 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.64                           fp_adder/adder/norm/_0398_ (net)
                 42.90    0.05 2465.26 v fp_adder/adder/norm/_1412_/A2 (AOI21x1_ASAP7_75t_R)
                 60.74   36.87 2502.12 ^ fp_adder/adder/norm/_1412_/Y (AOI21x1_ASAP7_75t_R)
     7    8.88                           fp_adder/adder/norm/_0494_ (net)
                 60.80    1.10 2503.22 ^ fp_adder/adder/norm/_1413_/B (NAND2x1_ASAP7_75t_R)
                 23.75   18.49 2521.71 v fp_adder/adder/norm/_1413_/Y (NAND2x1_ASAP7_75t_R)
     2    1.91                           fp_adder/adder/norm/_0495_ (net)
                 23.75    0.00 2521.71 v fp_adder/adder/norm/_1476_/A (INVx1_ASAP7_75t_R)
                 19.35   15.08 2536.80 ^ fp_adder/adder/norm/_1476_/Y (INVx1_ASAP7_75t_R)
     2    2.28                           fp_adder/adder/norm/_0558_ (net)
                 19.35    0.01 2536.81 ^ fp_adder/adder/norm/_1478_/A2 (OAI21x1_ASAP7_75t_R)
                 13.22    9.61 2546.42 v fp_adder/adder/norm/_1478_/Y (OAI21x1_ASAP7_75t_R)
     1    1.27                           fp_adder/adder/norm/_0560_ (net)
                 13.22    0.04 2546.46 v fp_adder/adder/norm/_1479_/B (NOR2x1_ASAP7_75t_R)
                 13.10   10.64 2557.11 ^ fp_adder/adder/norm/_1479_/Y (NOR2x1_ASAP7_75t_R)
     1    1.15                           fp_adder/adder/norm/_0561_ (net)
                 13.10    0.01 2557.12 ^ fp_adder/adder/norm/_1480_/A2 (AOI21x1_ASAP7_75t_R)
                 13.40    8.28 2565.40 v fp_adder/adder/norm/_1480_/Y (AOI21x1_ASAP7_75t_R)
     1    1.13                           fp_adder/adder/norm/_0562_ (net)
                 13.40    0.01 2565.41 v fp_adder/adder/norm/_1482_/A2 (OAI21x1_ASAP7_75t_R)
                 13.57   10.77 2576.18 ^ fp_adder/adder/norm/_1482_/Y (OAI21x1_ASAP7_75t_R)
     1    1.21                           fp_adder/adder/norm/_0564_ (net)
                 13.57    0.03 2576.20 ^ fp_adder/adder/norm/_1484_/A2 (AOI21x1_ASAP7_75t_R)
                 62.36   31.23 2607.43 v fp_adder/adder/norm/_1484_/Y (AOI21x1_ASAP7_75t_R)
     8   12.58                           fp_adder/adder/norm/_0566_ (net)
                 62.38    0.71 2608.14 v fp_adder/adder/norm/_1488_/B (NAND2x2_ASAP7_75t_R)
                 27.93   25.20 2633.34 ^ fp_adder/adder/norm/_1488_/Y (NAND2x2_ASAP7_75t_R)
     2    3.44                           fp_adder/adder/norm/_0570_ (net)
                 27.93    0.03 2633.37 ^ fp_adder/adder/norm/_1490_/B1 (AOI22x1_ASAP7_75t_R)
                 32.81   20.58 2653.95 v fp_adder/adder/norm/_1490_/Y (AOI22x1_ASAP7_75t_R)
     4    5.25                           fp_adder/adder/norm/_0572_ (net)
                 32.82    0.35 2654.30 v fp_adder/adder/norm/_1513_/A2 (AOI21x1_ASAP7_75t_R)
                 48.86   30.42 2684.72 ^ fp_adder/adder/norm/_1513_/Y (AOI21x1_ASAP7_75t_R)
     5    7.10                           fp_adder/adder/norm/_0595_ (net)
                 48.86    0.16 2684.88 ^ fp_adder/adder/norm/_1536_/A2 (AOI21x1_ASAP7_75t_R)
                 15.11   11.82 2696.70 v fp_adder/adder/norm/_1536_/Y (AOI21x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/norm/_0618_ (net)
                 15.11    0.01 2696.71 v fp_adder/adder/norm/_1538_/A2 (OAI21x1_ASAP7_75t_R)
                 65.49   33.72 2730.43 ^ fp_adder/adder/norm/_1538_/Y (OAI21x1_ASAP7_75t_R)
     6   10.10                           fp_adder/adder/norm/_0620_ (net)
                 65.52    0.72 2731.15 ^ rebuffer73/A (BUFx12_ASAP7_75t_R)
                 14.49   32.50 2763.65 ^ rebuffer73/Y (BUFx12_ASAP7_75t_R)
     6   12.33                           net922 (net)
                 14.56    0.52 2764.17 ^ load_slew74/A (BUFx16f_ASAP7_75t_R)
                 13.76   18.42 2782.59 ^ load_slew74/Y (BUFx16f_ASAP7_75t_R)
     7   17.61                           net74 (net)
                 15.15    2.29 2784.88 ^ load_slew73/A (BUFx16f_ASAP7_75t_R)
                 15.35   19.48 2804.36 ^ load_slew73/Y (BUFx16f_ASAP7_75t_R)
     8   20.90                           net73 (net)
                 15.35    0.01 2804.37 ^ split112/A (BUFx12f_ASAP7_75t_R)
                 15.55   17.48 2821.86 ^ split112/Y (BUFx12f_ASAP7_75t_R)
     7   18.25                           net961 (net)
                 17.23    2.68 2824.54 ^ fp_adder/adder/norm/_1708_/A (NOR3x2_ASAP7_75t_R)
                 26.84   13.80 2838.34 v fp_adder/adder/norm/_1708_/Y (NOR3x2_ASAP7_75t_R)
     2    3.21                           fp_adder/adder/norm/_0790_ (net)
                 26.86    0.32 2838.66 v fp_adder/adder/norm/_1709_/A (INVx2_ASAP7_75t_R)
                 13.49   11.18 2849.84 ^ fp_adder/adder/norm/_1709_/Y (INVx2_ASAP7_75t_R)
     2    2.31                           fp_adder/adder/norm/_0791_ (net)
                 13.49    0.05 2849.89 ^ fp_adder/adder/norm/_2063_/A2 (AOI21x1_ASAP7_75t_R)
                 20.97   12.05 2861.94 v fp_adder/adder/norm/_2063_/Y (AOI21x1_ASAP7_75t_R)
     1    2.92                           fp_adder/adder/norm/_1145_ (net)
                 20.99    0.35 2862.29 v fp_adder/adder/norm/_2064_/B (NOR2x2_ASAP7_75t_R)
                 22.30   16.64 2878.93 ^ fp_adder/adder/norm/_2064_/Y (NOR2x2_ASAP7_75t_R)
     3    4.51                           fp_adder/adder/norm/_1146_ (net)
                 22.32    0.37 2879.30 ^ fp_adder/adder/norm/_2065_/B (NOR2x2_ASAP7_75t_R)
                 14.97   12.91 2892.21 v fp_adder/adder/norm/_2065_/Y (NOR2x2_ASAP7_75t_R)
     2    2.61                           fp_adder/adder/norm/_1147_ (net)
                 14.97    0.01 2892.22 v fp_adder/adder/norm/_2189_/A (NOR3x1_ASAP7_75t_R)
                 15.92   11.60 2903.82 ^ fp_adder/adder/norm/_2189_/Y (NOR3x1_ASAP7_75t_R)
     1    1.14                           fp_adder/adder/norm/_0028_ (net)
                 15.92    0.02 2903.84 ^ fp_adder/adder/norm/_2191_/A (NOR2x1_ASAP7_75t_R)
                 17.53   14.98 2918.83 v fp_adder/adder/norm/_2191_/Y (NOR2x1_ASAP7_75t_R)
     1    2.13                           fp_adder/adder/norm/_0030_ (net)
                 17.53    0.05 2918.88 v fp_adder/adder/norm/_2195_/A (NAND2x2_ASAP7_75t_R)
                 21.03   16.84 2935.72 ^ fp_adder/adder/norm/_2195_/Y (NAND2x2_ASAP7_75t_R)
     3    3.81                           fp_adder/adder/norm/_0035_ (net)
                 21.05    0.37 2936.09 ^ fp_adder/adder/norm/_2203_/A (NOR2x2_ASAP7_75t_R)
                 16.02   15.15 2951.24 v fp_adder/adder/norm/_2203_/Y (NOR2x2_ASAP7_75t_R)
     2    3.20                           fp_adder/adder/norm/_0044_ (net)
                 16.02    0.04 2951.28 v fp_adder/adder/norm/_2204_/C (NAND3x2_ASAP7_75t_R)
                 44.33   28.22 2979.50 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    9.22                           fp_adder/adder/norm/_0045_ (net)
                 44.45    1.27 2980.77 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 41.75   32.14 3012.90 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7   10.45                           fp_adder/adder/norm/_0220_ (net)
                 41.87    1.30 3014.20 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 22.89   21.82 3036.02 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    2.98                           fp_adder/adder/norm/_0222_ (net)
                 22.89    0.11 3036.13 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.21   15.70 3051.83 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.83                           fp_adder/adder/norm/_0227_ (net)
                 23.22    0.19 3052.02 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 29.03   19.72 3071.74 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.82                           fp_adder/adder/norm/_0239_ (net)
                 29.03    0.23 3071.97 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 20.25   14.78 3086.75 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.96                           fp_adder/adder/norm/_0248_ (net)
                 20.25    0.10 3086.84 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.86   13.56 3100.40 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.71                           fp_adder/adder/norm/_0251_ (net)
                 16.86    0.02 3100.42 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 17.56   20.81 3121.23 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    1.50                           result_int_d[30] (net)
                 17.56    0.04 3121.27 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  9.35   15.50 3136.77 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.75                           _281_ (net)
                  9.35    0.02 3136.79 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.42   16.45 3153.25 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.71                           _139_ (net)
                 12.42    0.01 3153.26 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               3153.26   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.23 3032.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.45   25.33 3057.63 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.29                           clknet_1_1__leaf_clk_i (net)
                 35.13    4.93 3062.56 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.47   30.37 3092.92 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.53                           clknet_leaf_13_clk_i (net)
                 20.56    0.77 3093.69 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 3093.69   clock reconvergence pessimism
                         -4.65 3089.04   library setup time
                               3089.04   data required time
-----------------------------------------------------------------------------
                               3089.04   data required time
                               -3153.26   data arrival time
-----------------------------------------------------------------------------
                                -64.22   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_2339_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    3.04                           rst_ni (net)
                  0.52    0.16  300.16 ^ input11/A (BUFx16f_ASAP7_75t_R)
                 17.38   14.89  315.05 ^ input11/Y (BUFx16f_ASAP7_75t_R)
     2   24.88                           net11 (net)
                 19.78    3.32  318.37 ^ _358_/A (CKINVDCx20_ASAP7_75t_R)
                 41.42   16.37  334.74 v _358_/Y (CKINVDCx20_ASAP7_75t_R)
   150  149.58                           _000_ (net)
                211.89   66.14  400.88 v fp_adder/adder/_2339_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                400.88   data arrival time

                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.28   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.02                           clknet_0_clk_i (net)
                 10.85    1.23 1533.92 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.85   25.68 1559.60 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.33                           clknet_1_1__leaf_clk_i (net)
                 30.94    3.17 1562.77 v clkbuf_leaf_12_clk_i/A (BUFx12_ASAP7_75t_R)
                 21.79   31.45 1594.21 v clkbuf_leaf_12_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.70                           clknet_leaf_12_clk_i (net)
                 22.07    1.42 1595.64 v _26_35/A (INVx1_ASAP7_75t_R)
                  9.53    8.37 1604.01 ^ _26_35/Y (INVx1_ASAP7_75t_R)
     1    0.57                           net884 (net)
                  9.53    0.01 1604.01 ^ fp_adder/adder/_2339_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1604.01   clock reconvergence pessimism
                         34.06 1638.07   library recovery time
                               1638.07   data required time
-----------------------------------------------------------------------------
                               1638.07   data required time
                               -400.88   data arrival time
-----------------------------------------------------------------------------
                               1237.19   slack (MET)


Startpoint: lut/_38967_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_36775_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.28   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.02                           clknet_0_clk_i (net)
                 11.00    1.40 1534.09 v clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 28.73   25.04 1559.12 v clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.59                           clknet_1_0__leaf_clk_i (net)
                 30.99    4.24 1563.36 v clkbuf_opt_2_0_clk_i/A (BUFx12_ASAP7_75t_R)
                  8.30   24.95 1588.32 v clkbuf_opt_2_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.24                           clknet_opt_2_0_clk_i (net)
                  9.28    1.48 1589.79 v clkbuf_opt_2_1_clk_i/A (BUFx12_ASAP7_75t_R)
                  7.78   17.97 1607.76 v clkbuf_opt_2_1_clk_i/Y (BUFx12_ASAP7_75t_R)
     1    4.52                           clknet_opt_2_1_clk_i (net)
                  9.19    1.68 1609.44 v clkbuf_leaf_22_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.92   24.45 1633.89 v clkbuf_leaf_22_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   28.28                           clknet_leaf_22_clk_i (net)
                 21.64    2.09 1635.98 v lut/_36739_/A (AND2x2_ASAP7_75t_R)
                 12.72   24.22 1660.20 v lut/_36739_/Y (AND2x2_ASAP7_75t_R)
     1    2.41                           lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                 12.76    0.38 1660.58 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  9.23   20.15 1680.73 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     4    7.01                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  9.27    0.33 1681.06 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/A (BUFx12_ASAP7_75t_R)
                  8.43   18.38 1699.44 v clkbuf_2_3__f_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o/Y (BUFx12_ASAP7_75t_R)
     7    5.47                           clknet_2_3__leaf_lut/gen_sub_units_scm[4].sub_unit_i.cg_we_global.clk_o (net)
                  8.75    0.81 1700.25 v lut/_38967_/CLK (DLLx1_ASAP7_75t_R)
                  8.00   30.43 1730.67 v lut/_38967_/Q (DLLx1_ASAP7_75t_R)
     1    0.70                           lut/gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[1].cg_i.en_latch (net)
                  8.00    0.01 1730.69 v lut/_36775_/C (AND3x1_ASAP7_75t_R)
                               1730.69   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.35    1.40 3032.46 ^ clkbuf_1_0__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 31.18   24.61 3057.08 ^ clkbuf_1_0__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   39.56                           clknet_1_0__leaf_clk_i (net)
                 41.84    9.46 3066.54 ^ clkbuf_leaf_23_clk_i/A (BUFx12_ASAP7_75t_R)
                  9.14   25.91 3092.44 ^ clkbuf_leaf_23_clk_i/Y (BUFx12_ASAP7_75t_R)
     6    4.76                           clknet_leaf_23_clk_i (net)
                  9.15    0.14 3092.58 ^ lut/_36775_/A (AND3x1_ASAP7_75t_R)
                          0.00 3092.58   clock reconvergence pessimism
                          0.00 3092.58   clock gating setup time
                               3092.58   data required time
-----------------------------------------------------------------------------
                               3092.58   data required time
                               -1730.69   data arrival time
-----------------------------------------------------------------------------
                               1361.89   slack (MET)


Startpoint: fp_adder/adder/_2333_
            (rising edge-triggered flip-flop clocked by clk_i')
Endpoint: _762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                       1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock source latency
                  0.00    0.00 1500.00 v clk_i (in)
     1   11.25                           clk_i (net)
                 25.70    8.11 1508.11 v clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.28   24.58 1532.69 v clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.02                           clknet_0_clk_i (net)
                 10.85    1.23 1533.92 v clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 29.85   25.68 1559.60 v clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.33                           clknet_1_1__leaf_clk_i (net)
                 32.77    4.89 1564.49 v clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 18.86   31.57 1596.06 v clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.51                           clknet_leaf_13_clk_i (net)
                 19.47    1.80 1597.86 v _26_41/A (INVx1_ASAP7_75t_R)
                  9.05    7.99 1605.85 ^ _26_41/Y (INVx1_ASAP7_75t_R)
     1    0.57                           net890 (net)
                  9.05    0.01 1605.86 ^ fp_adder/adder/_2333_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 45.17   58.43 1664.29 v fp_adder/adder/_2333_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     4    6.67                           fp_adder/adder/_0063_ (net)
                 45.17    0.08 1664.37 v fp_adder/adder/_1187_/A (INVx2_ASAP7_75t_R)
                 26.59   20.94 1685.31 ^ fp_adder/adder/_1187_/Y (INVx2_ASAP7_75t_R)
     3    5.27                           fp_adder/adder/_0291_ (net)
                 26.59    0.10 1685.42 ^ fp_adder/adder/_1188_/B (NOR2x2_ASAP7_75t_R)
                 27.03   17.38 1702.79 v fp_adder/adder/_1188_/Y (NOR2x2_ASAP7_75t_R)
     3    4.77                           fp_adder/adder/_0298_ (net)
                 27.04    0.20 1702.99 v fp_adder/adder/_1190_/A (NOR2x2_ASAP7_75t_R)
                 34.63   23.98 1726.98 ^ fp_adder/adder/_1190_/Y (NOR2x2_ASAP7_75t_R)
     5    8.11                           fp_adder/adder/_0302_ (net)
                 34.63    0.04 1727.02 ^ fp_adder/adder/_1191_/B (NAND2x1_ASAP7_75t_R)
                 14.72   12.34 1739.36 v fp_adder/adder/_1191_/Y (NAND2x1_ASAP7_75t_R)
     1    1.16                           fp_adder/adder/_0303_ (net)
                 14.72    0.02 1739.38 v fp_adder/adder/_1192_/B (NOR2x1_ASAP7_75t_R)
                 21.51   15.18 1754.55 ^ fp_adder/adder/_1192_/Y (NOR2x1_ASAP7_75t_R)
     1    2.41                           fp_adder/adder/_0304_ (net)
                 21.51    0.10 1754.65 ^ fp_adder/adder/_1193_/B (NAND2x2_ASAP7_75t_R)
                 32.15   21.08 1775.73 v fp_adder/adder/_1193_/Y (NAND2x2_ASAP7_75t_R)
     6   10.27                           fp_adder/adder/_0305_ (net)
                 32.25    1.00 1776.73 v fp_adder/adder/_1234_/A (NAND2x2_ASAP7_75t_R)
                 53.71   35.73 1812.46 ^ fp_adder/adder/_1234_/Y (NAND2x2_ASAP7_75t_R)
     7   12.58                           fp_adder/adder/_0346_ (net)
                 53.75    0.77 1813.23 ^ load_slew81/A (BUFx16f_ASAP7_75t_R)
                  9.23   24.05 1837.28 ^ load_slew81/Y (BUFx16f_ASAP7_75t_R)
     6    7.39                           net81 (net)
                  9.39    0.59 1837.87 ^ fp_adder/adder/_1474_/A1 (OAI21x1_ASAP7_75t_R)
                 35.67   18.01 1855.88 v fp_adder/adder/_1474_/Y (OAI21x1_ASAP7_75t_R)
     4    6.56                           fp_adder/adder/_0577_ (net)
                 35.84    1.36 1857.24 v rebuffer76/A (BUFx12_ASAP7_75t_R)
                 18.48   30.93 1888.17 v rebuffer76/Y (BUFx12_ASAP7_75t_R)
     8   20.90                           net925 (net)
                 20.10    2.88 1891.05 v fp_adder/adder/_1501_/A (CKINVDCx20_ASAP7_75t_R)
                  9.00    8.79 1899.84 ^ fp_adder/adder/_1501_/Y (CKINVDCx20_ASAP7_75t_R)
     6    8.35                           fp_adder/adder/_0604_ (net)
                  9.41    0.95 1900.80 ^ fp_adder/adder/_2025_/B (OAI21x1_ASAP7_75t_R)
                 22.04   12.08 1912.88 v fp_adder/adder/_2025_/Y (OAI21x1_ASAP7_75t_R)
     2    2.87                           fp_adder/adder/_1128_ (net)
                 22.04    0.05 1912.93 v fp_adder/adder/_2027_/A2 (OAI21x1_ASAP7_75t_R)
                 35.45   21.69 1934.61 ^ fp_adder/adder/_2027_/Y (OAI21x1_ASAP7_75t_R)
     2    4.64                           fp_adder/adder/_1130_ (net)
                 35.46    0.19 1934.81 ^ fp_adder/adder/_2028_/B (NAND2x2_ASAP7_75t_R)
                 37.73   26.06 1960.86 v fp_adder/adder/_2028_/Y (NAND2x2_ASAP7_75t_R)
     8   11.08                           fp_adder/adder/_1131_ (net)
                 37.87    1.33 1962.19 v fp_adder/adder/_2043_/A (NAND2x2_ASAP7_75t_R)
                 46.05   34.31 1996.50 ^ fp_adder/adder/_2043_/Y (NAND2x2_ASAP7_75t_R)
     8   10.28                           fp_adder/adder/_1146_ (net)
                 46.05    0.03 1996.53 ^ fp_adder/adder/_2063_/A2 (AOI21x1_ASAP7_75t_R)
                 21.07   15.71 2012.24 v fp_adder/adder/_2063_/Y (AOI21x1_ASAP7_75t_R)
     2    2.55                           fp_adder/adder/_1166_ (net)
                 21.07    0.09 2012.33 v fp_adder/adder/_2067_/A (NOR2x1_ASAP7_75t_R)
                 17.40   13.14 2025.47 ^ fp_adder/adder/_2067_/Y (NOR2x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/_0067_ (net)
                 17.40    0.01 2025.48 ^ fp_adder/adder/_2074_/A2 (OAI21x1_ASAP7_75t_R)
                 23.36   14.53 2040.01 v fp_adder/adder/_2074_/Y (OAI21x1_ASAP7_75t_R)
     3    3.69                           fp_adder/adder/_0074_ (net)
                 23.36    0.05 2040.06 v fp_adder/adder/_2105_/A (INVx2_ASAP7_75t_R)
                  9.62    8.37 2048.43 ^ fp_adder/adder/_2105_/Y (INVx2_ASAP7_75t_R)
     1    1.28                           fp_adder/adder/_0105_ (net)
                  9.62    0.01 2048.44 ^ fp_adder/adder/_2111_/A1 (OAI21x1_ASAP7_75t_R)
                 13.42    7.64 2056.07 v fp_adder/adder/_2111_/Y (OAI21x1_ASAP7_75t_R)
     1    1.23                           fp_adder/adder/_0111_ (net)
                 13.42    0.04 2056.12 v fp_adder/adder/_2115_/A (NAND2x1_ASAP7_75t_R)
                 21.49   16.48 2072.60 ^ fp_adder/adder/_2115_/Y (NAND2x1_ASAP7_75t_R)
     1    2.23                           fp_adder/adder/_0116_ (net)
                 21.49    0.02 2072.61 ^ fp_adder/adder/_2116_/B (NOR2x2_ASAP7_75t_R)
                 15.87   13.68 2086.30 v fp_adder/adder/_2116_/Y (NOR2x2_ASAP7_75t_R)
     2    3.21                           fp_adder/adder/_0117_ (net)
                 15.88    0.24 2086.54 v fp_adder/adder/_2186_/B (NAND3x1_ASAP7_75t_R)
                 21.10   16.59 2103.13 ^ fp_adder/adder/_2186_/Y (NAND3x1_ASAP7_75t_R)
     1    1.48                           fp_adder/adder/_0194_ (net)
                 21.10    0.09 2103.22 ^ fp_adder/adder/_2189_/A2 (AOI21x1_ASAP7_75t_R)
                 13.52    9.56 2112.78 v fp_adder/adder/_2189_/Y (AOI21x1_ASAP7_75t_R)
     1    1.20                           fp_adder/adder/_0197_ (net)
                 13.52    0.02 2112.80 v fp_adder/adder/_2204_/A2 (AOI21x1_ASAP7_75t_R)
                 68.36   32.46 2145.26 ^ fp_adder/adder/_2204_/Y (AOI21x1_ASAP7_75t_R)
     6   10.35                           fp_adder/adder/adder.Mant_addOut_D[0] (net)
                 68.64    2.54 2147.80 ^ fp_adder/adder/_2208_/A2 (AOI21x1_ASAP7_75t_R)
                 53.72   22.93 2170.73 v fp_adder/adder/_2208_/Y (AOI21x1_ASAP7_75t_R)
     3    4.43                           fp_adder/adder/_0217_ (net)
                 53.72    0.13 2170.86 v fp_adder/adder/_2209_/B (NAND2x1_ASAP7_75t_R)
                 29.90   26.45 2197.31 ^ fp_adder/adder/_2209_/Y (NAND2x1_ASAP7_75t_R)
     2    2.33                           fp_adder/adder/_0218_ (net)
                 29.90    0.06 2197.37 ^ fp_adder/adder/_2211_/A2 (OAI21x1_ASAP7_75t_R)
                 20.02   14.73 2212.09 v fp_adder/adder/_2211_/Y (OAI21x1_ASAP7_75t_R)
     3    2.88                           fp_adder/adder/_0220_ (net)
                 20.02    0.06 2212.15 v fp_adder/adder/_2218_/A2 (AOI21x1_ASAP7_75t_R)
                 39.13   23.71 2235.86 ^ fp_adder/adder/_2218_/Y (AOI21x1_ASAP7_75t_R)
     5    5.66                           fp_adder/adder/_0228_ (net)
                 39.15    0.46 2236.32 ^ fp_adder/adder/_2236_/A2 (OAI21x1_ASAP7_75t_R)
                 34.15   22.50 2258.82 v fp_adder/adder/_2236_/Y (OAI21x1_ASAP7_75t_R)
     5    5.80                           fp_adder/adder/_0248_ (net)
                 34.19    0.69 2259.51 v fp_adder/adder/_2237_/B (NAND2x1_ASAP7_75t_R)
                 22.38   19.83 2279.34 ^ fp_adder/adder/_2237_/Y (NAND2x1_ASAP7_75t_R)
     2    1.87                           fp_adder/adder/_0249_ (net)
                 22.38    0.07 2279.41 ^ fp_adder/adder/_2301_/A (AND2x2_ASAP7_75t_R)
                 12.31   21.79 2301.19 ^ fp_adder/adder/_2301_/Y (AND2x2_ASAP7_75t_R)
     2    2.14                           fp_adder/adder/_0295_ (net)
                 12.31    0.02 2301.21 ^ fp_adder/adder/_2305_/A2 (OAI21x1_ASAP7_75t_R)
                 10.68    8.15 2309.37 v fp_adder/adder/_2305_/Y (OAI21x1_ASAP7_75t_R)
     1    1.08                           fp_adder/adder/_0299_ (net)
                 10.68    0.02 2309.38 v fp_adder/adder/_2306_/A (XOR2x2_ASAP7_75t_R)
                 20.00   34.12 2343.50 ^ fp_adder/adder/_2306_/Y (XOR2x2_ASAP7_75t_R)
     3    4.16                           fp_adder/adder/adder.Mant_addOut_D[25] (net)
                 20.00    0.11 2343.61 ^ fp_adder/adder/norm/_1296_/A (NOR2x2_ASAP7_75t_R)
                 16.52   15.38 2358.99 v fp_adder/adder/norm/_1296_/Y (NOR2x2_ASAP7_75t_R)
     2    3.55                           fp_adder/adder/norm/_0356_ (net)
                 16.52    0.02 2359.02 v fp_adder/adder/norm/_1297_/B (NAND2x2_ASAP7_75t_R)
                 23.55   16.62 2375.63 ^ fp_adder/adder/norm/_1297_/Y (NAND2x2_ASAP7_75t_R)
     3    4.87                           fp_adder/adder/norm/_0363_ (net)
                 23.55    0.21 2375.85 ^ fp_adder/adder/norm/_1301_/A (NOR2x2_ASAP7_75t_R)
                 29.79   22.76 2398.61 v fp_adder/adder/norm/_1301_/Y (NOR2x2_ASAP7_75t_R)
     6    8.24                           fp_adder/adder/norm/_0383_ (net)
                 29.79    0.17 2398.78 v fp_adder/adder/norm/_1309_/A (NAND2x2_ASAP7_75t_R)
                 44.24   31.06 2429.84 ^ fp_adder/adder/norm/_1309_/Y (NAND2x2_ASAP7_75t_R)
     6   10.20                           fp_adder/adder/norm/_0391_ (net)
                 44.33    1.09 2430.92 ^ fp_adder/adder/norm/_1316_/A (NOR2x2_ASAP7_75t_R)
                 42.90   34.29 2465.21 v fp_adder/adder/norm/_1316_/Y (NOR2x2_ASAP7_75t_R)
     8   11.64                           fp_adder/adder/norm/_0398_ (net)
                 42.90    0.05 2465.26 v fp_adder/adder/norm/_1412_/A2 (AOI21x1_ASAP7_75t_R)
                 60.74   36.87 2502.12 ^ fp_adder/adder/norm/_1412_/Y (AOI21x1_ASAP7_75t_R)
     7    8.88                           fp_adder/adder/norm/_0494_ (net)
                 60.80    1.10 2503.22 ^ fp_adder/adder/norm/_1413_/B (NAND2x1_ASAP7_75t_R)
                 23.75   18.49 2521.71 v fp_adder/adder/norm/_1413_/Y (NAND2x1_ASAP7_75t_R)
     2    1.91                           fp_adder/adder/norm/_0495_ (net)
                 23.75    0.00 2521.71 v fp_adder/adder/norm/_1476_/A (INVx1_ASAP7_75t_R)
                 19.35   15.08 2536.80 ^ fp_adder/adder/norm/_1476_/Y (INVx1_ASAP7_75t_R)
     2    2.28                           fp_adder/adder/norm/_0558_ (net)
                 19.35    0.01 2536.81 ^ fp_adder/adder/norm/_1478_/A2 (OAI21x1_ASAP7_75t_R)
                 13.22    9.61 2546.42 v fp_adder/adder/norm/_1478_/Y (OAI21x1_ASAP7_75t_R)
     1    1.27                           fp_adder/adder/norm/_0560_ (net)
                 13.22    0.04 2546.46 v fp_adder/adder/norm/_1479_/B (NOR2x1_ASAP7_75t_R)
                 13.10   10.64 2557.11 ^ fp_adder/adder/norm/_1479_/Y (NOR2x1_ASAP7_75t_R)
     1    1.15                           fp_adder/adder/norm/_0561_ (net)
                 13.10    0.01 2557.12 ^ fp_adder/adder/norm/_1480_/A2 (AOI21x1_ASAP7_75t_R)
                 13.40    8.28 2565.40 v fp_adder/adder/norm/_1480_/Y (AOI21x1_ASAP7_75t_R)
     1    1.13                           fp_adder/adder/norm/_0562_ (net)
                 13.40    0.01 2565.41 v fp_adder/adder/norm/_1482_/A2 (OAI21x1_ASAP7_75t_R)
                 13.57   10.77 2576.18 ^ fp_adder/adder/norm/_1482_/Y (OAI21x1_ASAP7_75t_R)
     1    1.21                           fp_adder/adder/norm/_0564_ (net)
                 13.57    0.03 2576.20 ^ fp_adder/adder/norm/_1484_/A2 (AOI21x1_ASAP7_75t_R)
                 62.36   31.23 2607.43 v fp_adder/adder/norm/_1484_/Y (AOI21x1_ASAP7_75t_R)
     8   12.58                           fp_adder/adder/norm/_0566_ (net)
                 62.38    0.71 2608.14 v fp_adder/adder/norm/_1488_/B (NAND2x2_ASAP7_75t_R)
                 27.93   25.20 2633.34 ^ fp_adder/adder/norm/_1488_/Y (NAND2x2_ASAP7_75t_R)
     2    3.44                           fp_adder/adder/norm/_0570_ (net)
                 27.93    0.03 2633.37 ^ fp_adder/adder/norm/_1490_/B1 (AOI22x1_ASAP7_75t_R)
                 32.81   20.58 2653.95 v fp_adder/adder/norm/_1490_/Y (AOI22x1_ASAP7_75t_R)
     4    5.25                           fp_adder/adder/norm/_0572_ (net)
                 32.82    0.35 2654.30 v fp_adder/adder/norm/_1513_/A2 (AOI21x1_ASAP7_75t_R)
                 48.86   30.42 2684.72 ^ fp_adder/adder/norm/_1513_/Y (AOI21x1_ASAP7_75t_R)
     5    7.10                           fp_adder/adder/norm/_0595_ (net)
                 48.86    0.16 2684.88 ^ fp_adder/adder/norm/_1536_/A2 (AOI21x1_ASAP7_75t_R)
                 15.11   11.82 2696.70 v fp_adder/adder/norm/_1536_/Y (AOI21x1_ASAP7_75t_R)
     1    1.12                           fp_adder/adder/norm/_0618_ (net)
                 15.11    0.01 2696.71 v fp_adder/adder/norm/_1538_/A2 (OAI21x1_ASAP7_75t_R)
                 65.49   33.72 2730.43 ^ fp_adder/adder/norm/_1538_/Y (OAI21x1_ASAP7_75t_R)
     6   10.10                           fp_adder/adder/norm/_0620_ (net)
                 65.52    0.72 2731.15 ^ rebuffer73/A (BUFx12_ASAP7_75t_R)
                 14.49   32.50 2763.65 ^ rebuffer73/Y (BUFx12_ASAP7_75t_R)
     6   12.33                           net922 (net)
                 14.56    0.52 2764.17 ^ load_slew74/A (BUFx16f_ASAP7_75t_R)
                 13.76   18.42 2782.59 ^ load_slew74/Y (BUFx16f_ASAP7_75t_R)
     7   17.61                           net74 (net)
                 15.15    2.29 2784.88 ^ load_slew73/A (BUFx16f_ASAP7_75t_R)
                 15.35   19.48 2804.36 ^ load_slew73/Y (BUFx16f_ASAP7_75t_R)
     8   20.90                           net73 (net)
                 15.35    0.01 2804.37 ^ split112/A (BUFx12f_ASAP7_75t_R)
                 15.55   17.48 2821.86 ^ split112/Y (BUFx12f_ASAP7_75t_R)
     7   18.25                           net961 (net)
                 17.23    2.68 2824.54 ^ fp_adder/adder/norm/_1708_/A (NOR3x2_ASAP7_75t_R)
                 26.84   13.80 2838.34 v fp_adder/adder/norm/_1708_/Y (NOR3x2_ASAP7_75t_R)
     2    3.21                           fp_adder/adder/norm/_0790_ (net)
                 26.86    0.32 2838.66 v fp_adder/adder/norm/_1709_/A (INVx2_ASAP7_75t_R)
                 13.49   11.18 2849.84 ^ fp_adder/adder/norm/_1709_/Y (INVx2_ASAP7_75t_R)
     2    2.31                           fp_adder/adder/norm/_0791_ (net)
                 13.49    0.05 2849.89 ^ fp_adder/adder/norm/_2063_/A2 (AOI21x1_ASAP7_75t_R)
                 20.97   12.05 2861.94 v fp_adder/adder/norm/_2063_/Y (AOI21x1_ASAP7_75t_R)
     1    2.92                           fp_adder/adder/norm/_1145_ (net)
                 20.99    0.35 2862.29 v fp_adder/adder/norm/_2064_/B (NOR2x2_ASAP7_75t_R)
                 22.30   16.64 2878.93 ^ fp_adder/adder/norm/_2064_/Y (NOR2x2_ASAP7_75t_R)
     3    4.51                           fp_adder/adder/norm/_1146_ (net)
                 22.32    0.37 2879.30 ^ fp_adder/adder/norm/_2065_/B (NOR2x2_ASAP7_75t_R)
                 14.97   12.91 2892.21 v fp_adder/adder/norm/_2065_/Y (NOR2x2_ASAP7_75t_R)
     2    2.61                           fp_adder/adder/norm/_1147_ (net)
                 14.97    0.01 2892.22 v fp_adder/adder/norm/_2189_/A (NOR3x1_ASAP7_75t_R)
                 15.92   11.60 2903.82 ^ fp_adder/adder/norm/_2189_/Y (NOR3x1_ASAP7_75t_R)
     1    1.14                           fp_adder/adder/norm/_0028_ (net)
                 15.92    0.02 2903.84 ^ fp_adder/adder/norm/_2191_/A (NOR2x1_ASAP7_75t_R)
                 17.53   14.98 2918.83 v fp_adder/adder/norm/_2191_/Y (NOR2x1_ASAP7_75t_R)
     1    2.13                           fp_adder/adder/norm/_0030_ (net)
                 17.53    0.05 2918.88 v fp_adder/adder/norm/_2195_/A (NAND2x2_ASAP7_75t_R)
                 21.03   16.84 2935.72 ^ fp_adder/adder/norm/_2195_/Y (NAND2x2_ASAP7_75t_R)
     3    3.81                           fp_adder/adder/norm/_0035_ (net)
                 21.05    0.37 2936.09 ^ fp_adder/adder/norm/_2203_/A (NOR2x2_ASAP7_75t_R)
                 16.02   15.15 2951.24 v fp_adder/adder/norm/_2203_/Y (NOR2x2_ASAP7_75t_R)
     2    3.20                           fp_adder/adder/norm/_0044_ (net)
                 16.02    0.04 2951.28 v fp_adder/adder/norm/_2204_/C (NAND3x2_ASAP7_75t_R)
                 44.33   28.22 2979.50 ^ fp_adder/adder/norm/_2204_/Y (NAND3x2_ASAP7_75t_R)
     6    9.22                           fp_adder/adder/norm/_0045_ (net)
                 44.45    1.27 2980.77 ^ fp_adder/adder/norm/_2363_/A (NOR2x2_ASAP7_75t_R)
                 41.75   32.14 3012.90 v fp_adder/adder/norm/_2363_/Y (NOR2x2_ASAP7_75t_R)
     7   10.45                           fp_adder/adder/norm/_0220_ (net)
                 41.87    1.30 3014.20 v fp_adder/adder/norm/_2366_/A (NAND3x2_ASAP7_75t_R)
                 22.89   21.82 3036.02 ^ fp_adder/adder/norm/_2366_/Y (NAND3x2_ASAP7_75t_R)
     2    2.98                           fp_adder/adder/norm/_0222_ (net)
                 22.89    0.11 3036.13 ^ fp_adder/adder/norm/_2372_/A2 (OAI21x1_ASAP7_75t_R)
                 23.21   15.70 3051.83 v fp_adder/adder/norm/_2372_/Y (OAI21x1_ASAP7_75t_R)
     3    3.83                           fp_adder/adder/norm/_0227_ (net)
                 23.22    0.19 3052.02 v fp_adder/adder/norm/_2384_/A2 (AOI21x1_ASAP7_75t_R)
                 29.03   19.72 3071.74 ^ fp_adder/adder/norm/_2384_/Y (AOI21x1_ASAP7_75t_R)
     3    3.82                           fp_adder/adder/norm/_0239_ (net)
                 29.03    0.23 3071.97 ^ fp_adder/adder/norm/_2394_/A2 (OAI21x1_ASAP7_75t_R)
                 20.25   14.78 3086.75 v fp_adder/adder/norm/_2394_/Y (OAI21x1_ASAP7_75t_R)
     2    2.96                           fp_adder/adder/norm/_0248_ (net)
                 20.25    0.10 3086.84 v fp_adder/adder/norm/_2398_/A2 (AOI21x1_ASAP7_75t_R)
                 16.86   13.56 3100.40 ^ fp_adder/adder/norm/_2398_/Y (AOI21x1_ASAP7_75t_R)
     1    1.71                           fp_adder/adder/norm/_0251_ (net)
                 16.86    0.02 3100.42 ^ fp_adder/adder/norm/_2400_/A (XOR2x1_ASAP7_75t_R)
                 17.56   20.81 3121.23 ^ fp_adder/adder/norm/_2400_/Y (XOR2x1_ASAP7_75t_R)
     2    1.50                           result_int_d[30] (net)
                 17.56    0.04 3121.27 ^ _600_/A2 (AO21x1_ASAP7_75t_R)
                  9.35   15.50 3136.77 ^ _600_/Y (AO21x1_ASAP7_75t_R)
     1    0.75                           _281_ (net)
                  9.35    0.02 3136.79 ^ _601_/B (AND2x2_ASAP7_75t_R)
                 12.42   16.45 3153.25 ^ _601_/Y (AND2x2_ASAP7_75t_R)
     1    0.71                           _139_ (net)
                 12.42    0.01 3153.26 ^ _762_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                               3153.26   data arrival time

                       3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock source latency
                  0.00    0.00 3000.00 ^ clk_i (in)
     1   11.25                           clk_i (net)
                 25.68    8.10 3008.10 ^ clkbuf_0_clk_i/A (BUFx12_ASAP7_75t_R)
                 10.64   22.96 3031.06 ^ clkbuf_0_clk_i/Y (BUFx12_ASAP7_75t_R)
     2    8.01                           clknet_0_clk_i (net)
                 11.19    1.23 3032.29 ^ clkbuf_1_1__f_clk_i/A (BUFx12_ASAP7_75t_R)
                 32.45   25.33 3057.63 ^ clkbuf_1_1__f_clk_i/Y (BUFx12_ASAP7_75t_R)
    12   41.29                           clknet_1_1__leaf_clk_i (net)
                 35.13    4.93 3062.56 ^ clkbuf_leaf_13_clk_i/A (BUFx12_ASAP7_75t_R)
                 20.47   30.37 3092.92 ^ clkbuf_leaf_13_clk_i/Y (BUFx12_ASAP7_75t_R)
    30   24.53                           clknet_leaf_13_clk_i (net)
                 20.56    0.77 3093.69 ^ _762_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 3093.69   clock reconvergence pessimism
                         -4.65 3089.04   library setup time
                               3089.04   data required time
-----------------------------------------------------------------------------
                               3089.04   data required time
                               -3153.26   data arrival time
-----------------------------------------------------------------------------
                                -64.22   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
30.329627990722656

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0948

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
10.444428443908691

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4533

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3153.2566

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-64.2206

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-2.036644

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.21e-03   7.79e-05   8.29e-07   2.29e-03  25.2%
Combinational          4.16e-03   2.63e-03   3.18e-06   6.79e-03  74.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.37e-03   2.71e-03   4.01e-06   9.08e-03 100.0%
                          70.1%      29.8%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 4492 u^2 46% utilization.

Elapsed time: 3:06.63[h:]min:sec. CPU time: user 185.66 sys 0.86 (99%). Peak memory: 1806792KB.
