var structam__hal__pwrctrl__sram__memcfg__t =
[
    [ "eActiveWithDISP", "structam__hal__pwrctrl__sram__memcfg__t.html#ae910b61400d3975e7b212ac64e198ecf", null ],
    [ "eActiveWithDSP", "structam__hal__pwrctrl__sram__memcfg__t.html#afc6e5a176eafc0c91bce3266f9fa5dcc", null ],
    [ "eActiveWithGFX", "structam__hal__pwrctrl__sram__memcfg__t.html#aa64329df31cf89ab8040fe8c28016aff", null ],
    [ "eActiveWithMCU", "structam__hal__pwrctrl__sram__memcfg__t.html#aab4089e709ea490e891dd2c42a81c773", null ],
    [ "eSRAMCfg", "structam__hal__pwrctrl__sram__memcfg__t.html#a50ea260957c96524c87d4c9599fc919b", null ],
    [ "eSRAMRetain", "structam__hal__pwrctrl__sram__memcfg__t.html#a79224373a0fc0f8f24d2ec97a3dfac81", null ]
];