FIRRTL version 3.3.0
circuit RegFileMT2R1WVec :%[[
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~RegFileMT2R1WVec|RegFileMT2R1WVec",
    "group":"RegFileMT2R1WVec"
  }
]]
  module RegFileMT2R1WVec : @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 28:7]
    input clock : Clock @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 28:7]
    input reset : UInt<1> @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 28:7]
    output io : { flip threadID : UInt<2>, flip src1 : UInt<5>, flip src2 : UInt<5>, flip dst1 : UInt<5>, flip wen : UInt<1>, flip dst1data : UInt<32>, src1data : UInt<32>, src2data : UInt<32>} @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 38:14]

    wire _regs_WIRE : UInt<32>[128] @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[0], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[1], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[2], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[3], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[4], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[5], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[6], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[7], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[8], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[9], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[10], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[11], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[12], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[13], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[14], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[15], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[16], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[17], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[18], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[19], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[20], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[21], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[22], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[23], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[24], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[25], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[26], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[27], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[28], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[29], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[30], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[31], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[32], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[33], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[34], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[35], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[36], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[37], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[38], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[39], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[40], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[41], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[42], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[43], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[44], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[45], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[46], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[47], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[48], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[49], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[50], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[51], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[52], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[53], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[54], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[55], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[56], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[57], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[58], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[59], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[60], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[61], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[62], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[63], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[64], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[65], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[66], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[67], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[68], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[69], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[70], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[71], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[72], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[73], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[74], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[75], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[76], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[77], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[78], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[79], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[80], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[81], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[82], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[83], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[84], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[85], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[86], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[87], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[88], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[89], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[90], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[91], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[92], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[93], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[94], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[95], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[96], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[97], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[98], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[99], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[100], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[101], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[102], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[103], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[104], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[105], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[106], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[107], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[108], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[109], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[110], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[111], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[112], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[113], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[114], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[115], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[116], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[117], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[118], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[119], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[120], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[121], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[122], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[123], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[124], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[125], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[126], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    connect _regs_WIRE[127], UInt<32>(0h0) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:29]
    regreset regs : UInt<32>[128], clock, reset, _regs_WIRE @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 51:21]
    node effectiveSrc1 = cat(io.threadID, io.src1) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 54:26]
    node effectiveSrc2 = cat(io.threadID, io.src2) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 55:26]
    node effectiveDst1 = cat(io.threadID, io.dst1) @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 56:26]
    when io.wen : @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 59:16]
      connect regs[effectiveDst1], io.dst1data @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 60:25]
    connect io.src1data, regs[effectiveSrc1] @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 64:15]
    connect io.src2data, regs[effectiveSrc2] @[src/main/scala/TetraNyteCore/RegFileMT2R1WVec.scala 65:15]
