<html><body><samp><pre>
<!@TC:1715622247>
#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: DESKTOP-HO2RJRQ

# Mon May 13 12:44:07 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-HO2RJRQ

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1715622252> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-HO2RJRQ

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1715622252> | Running in 64-bit mode 
@N: : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\Top_SEND\Top_SEND.vhd:17:7:17:15:@N::@XP_MSG">Top_SEND.vhd(17)</a><!@TM:1715622252> | Top entity is set to Top_SEND.
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd changed - recompiling
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\Debouncing_Button_VHDL.vhd changed - recompiling
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd changed - recompiling
File C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0.vhd changed - recompiling
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\Top_SEND\Top_SEND.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715622252> | Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\DFF_Debouncing_Button.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715622252> | Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\clock_enable_debouncing_button.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715622252> | Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715622252> | Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715622252> | Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\Debouncing_Button_VHDL.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715622252> | Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715622252> | Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715622252> | Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1715622252> | Using the VHDL 2008 Standard for file 'D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\Top_SEND\Top_SEND.vhd'. 
VHDL syntax check successful!
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd changed - recompiling
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1715622252> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\Top_SEND\Top_SEND.vhd:17:7:17:15:@N:CD630:@XP_MSG">Top_SEND.vhd(17)</a><!@TM:1715622252> | Synthesizing work.top_send.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.vhd:413:10:413:16:@N:CD630:@XP_MSG">smartfusion2.vhd(413)</a><!@TM:1715622252> | Synthesizing smartfusion2.outbuf.syn_black_box.
Post processing for smartfusion2.outbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0.vhd:39:7:39:13:@N:CD630:@XP_MSG">OSC_C0.vhd(39)</a><!@TM:1715622252> | Synthesizing work.osc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:8:7:8:26:@N:CD630:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(8)</a><!@TM:1715622252> | Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1715622252> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1715622252> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1715622252> | Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(16)</a><!@TM:1715622252> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(15)</a><!@TM:1715622252> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(14)</a><!@TM:1715622252> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(13)</a><!@TM:1715622252> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:11:10:11:28:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(11)</a><!@TM:1715622252> | Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on OSC_C0_OSC_C0_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
Finished optimization stage 1 on OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:52:7:52:16:@N:CD630:@XP_MSG">GPIO_Demo.vhd(52)</a><!@TM:1715622252> | Synthesizing work.gpio_demo.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:94:21:94:23:@N:CD231:@XP_MSG">GPIO_Demo.vhd(94)</a><!@TM:1715622252> | Using onehot encoding for type uart_state_type. For example, enumeration rst_reg is mapped to "1000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:253:3:253:16:@N:CD604:@XP_MSG">GPIO_Demo.vhd(253)</a><!@TM:1715622252> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:294:15:294:32:@W:CD749:@XP_MSG">GPIO_Demo.vhd(294)</a><!@TM:1715622252> | Index value of type natural (or large positive integer) could be out of prefix range 0 to 26 </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:175:7:175:13:@W:CD638:@XP_MSG">GPIO_Demo.vhd(175)</a><!@TM:1715622252> | Signal tmrval is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd:42:7:42:19:@N:CD630:@XP_MSG">UART_TX_CTRL.vhd(42)</a><!@TM:1715622252> | Synthesizing work.uart_tx_ctrl.behavioral.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd:52:19:52:21:@N:CD233:@XP_MSG">UART_TX_CTRL.vhd(52)</a><!@TM:1715622252> | Using sequential encoding for type tx_state_type.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd:97:2:97:15:@N:CD604:@XP_MSG">UART_TX_CTRL.vhd(97)</a><!@TM:1715622252> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD749:@XP_HELP">CD749</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd:147:12:147:28:@W:CD749:@XP_MSG">UART_TX_CTRL.vhd(147)</a><!@TM:1715622252> | Index value of type natural (or large positive integer) could be out of prefix range 9 to 0 </font>
Post processing for work.uart_tx_ctrl.behavioral
Running optimization stage 1 on UART_TX_CTRL .......
Finished optimization stage 1 on UART_TX_CTRL (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
Post processing for work.gpio_demo.behavioral
Running optimization stage 1 on GPIO_demo .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_24(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_24(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_24(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_24(3) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_24(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_24(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_24(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_24(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_25(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_25(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_25(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_25(3) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_25(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_25(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_25(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_25(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_26(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_26(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_26(2) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_26(3) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_26(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_26(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_26(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_26(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_0(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_0(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_0(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_0(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_0(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_0(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_1(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_1(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_1(2) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_1(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_2(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_2(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_2(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_2(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_3(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_3(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_3(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_3(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_4(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_4(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_4(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_4(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_5(3) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_5(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_5(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_6(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_6(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_6(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_7(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_7(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_7(4) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_7(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_7(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_8(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_8(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_8(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_8(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_8(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_9(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_9(2) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_9(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_9(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_9(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_9(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_10(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_10(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_10(4) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_10(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_10(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_11(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_11(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_11(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_11(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_12(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_12(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_13(2) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_13(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_13(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_13(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_14(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_14(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_14(2) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_14(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_14(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_14(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_15(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_15(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_15(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_15(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_16(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_16(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_16(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_17(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_17(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_17(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@N:CL189:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Register bit string_load_process.sendStr_18(0) is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\synlog\Top_SEND_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_0(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 5 to 4 of sendStr_0(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 2 to 0 of sendStr_0(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_1(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 2 to 0 of sendStr_1(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 3 of sendStr_2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 0 of sendStr_2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 3 of sendStr_3(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 1 of sendStr_3(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 1 to 0 of sendStr_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_5(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 3 of sendStr_5(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_6(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 3 to 2 of sendStr_6(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_7(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 5 to 2 of sendStr_7(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_8(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 5 of sendStr_8(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 3 to 2 of sendStr_8(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 0 of sendStr_8(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_9(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 4 to 2 of sendStr_9(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 0 of sendStr_9(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_10(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 4 to 2 of sendStr_10(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_11(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 2 of sendStr_11(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 0 of sendStr_11(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_12(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 4 of sendStr_12(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_13(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 5 to 4 of sendStr_13(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 2 of sendStr_13(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_14(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 3 to 0 of sendStr_14(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_15(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 3 of sendStr_15(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 1 of sendStr_15(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_16(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 3 of sendStr_16(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_17(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 3 of sendStr_17(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_18(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 5 of sendStr_18(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 3 of sendStr_18(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 1 to 0 of sendStr_18(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_19(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 4 to 1 of sendStr_19(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_20(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 4 to 1 of sendStr_20(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_21(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 4 of sendStr_21(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 1 to 0 of sendStr_21(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 7 of sendStr_22(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 5 to 3 of sendStr_22(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 1 of sendStr_22(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 7 to 6 of sendStr_23(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 4 of sendStr_23(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 1 to 0 of sendStr_23(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 30 to 2 of strEnd(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on GPIO_demo (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\Debouncing_Button_VHDL.vhd:21:7:21:29:@N:CD630:@XP_MSG">Debouncing_Button_VHDL.vhd(21)</a><!@TM:1715622252> | Synthesizing work.debouncing_button_vhdl.behavioral.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\Debouncing_Button_VHDL.vhd:30:10:30:12:@W:CD638:@XP_MSG">Debouncing_Button_VHDL.vhd(30)</a><!@TM:1715622252> | Signal q2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\Debouncing_Button_VHDL.vhd:30:13:30:19:@W:CD638:@XP_MSG">Debouncing_Button_VHDL.vhd(30)</a><!@TM:1715622252> | Signal q2_bar is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\DFF_Debouncing_Button.vhd:4:7:4:28:@N:CD630:@XP_MSG">DFF_Debouncing_Button.vhd(4)</a><!@TM:1715622252> | Synthesizing work.dff_debouncing_button.behavioral.
Post processing for work.dff_debouncing_button.behavioral
Running optimization stage 1 on DFF_Debouncing_Button .......
Finished optimization stage 1 on DFF_Debouncing_Button (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\clock_enable_debouncing_button.vhd:22:7:22:37:@N:CD630:@XP_MSG">clock_enable_debouncing_button.vhd(22)</a><!@TM:1715622252> | Synthesizing work.clock_enable_debouncing_button.behavioral.
Post processing for work.clock_enable_debouncing_button.behavioral
Running optimization stage 1 on clock_enable_debouncing_button .......
Finished optimization stage 1 on clock_enable_debouncing_button (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
Post processing for work.debouncing_button_vhdl.behavioral
Running optimization stage 1 on Debouncing_Button_VHDL .......
Finished optimization stage 1 on Debouncing_Button_VHDL (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
Post processing for work.top_send.rtl
Running optimization stage 1 on Top_SEND .......
Finished optimization stage 1 on Top_SEND (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
Running optimization stage 2 on clock_enable_debouncing_button .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\clock_enable_debouncing_button.vhd:34:0:34:2:@W:CL279:@XP_MSG">clock_enable_debouncing_button.vhd(34)</a><!@TM:1715622252> | Pruning register bits 27 to 18 of counter(27 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on clock_enable_debouncing_button (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on DFF_Debouncing_Button .......
Finished optimization stage 2 on DFF_Debouncing_Button (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on Debouncing_Button_VHDL .......
Finished optimization stage 2 on Debouncing_Button_VHDL (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
Running optimization stage 2 on UART_TX_CTRL .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd:134:1:134:3:@W:CL260:@XP_MSG">UART_TX_CTRL.vhd(134)</a><!@TM:1715622252> | Pruning register bit 9 of txData(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd:134:1:134:3:@W:CL260:@XP_MSG">UART_TX_CTRL.vhd(134)</a><!@TM:1715622252> | Pruning register bit 0 of txData(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\UART_TX_CTRL.vhd:81:1:81:3:@N:CL201:@XP_MSG">UART_TX_CTRL.vhd(81)</a><!@TM:1715622252> | Trying to extract state machine for register txState.
Finished optimization stage 2 on UART_TX_CTRL (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
Running optimization stage 2 on GPIO_demo .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:291:1:291:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(291)</a><!@TM:1715622252> | Pruning register bit 7 of uartData(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:224:1:224:3:@N:CL201:@XP_MSG">GPIO_Demo.vhd(224)</a><!@TM:1715622252> | Trying to extract state machine for register uartState.
Extracted state machine for register uartState
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:224:1:224:3:@W:CL249:@XP_MSG">GPIO_Demo.vhd(224)</a><!@TM:1715622252> | Initial value is not supported on state machine uartState</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 1 of sendStr_6(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 1 of sendStr_7(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 1 of sendStr_13(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 1 of strEnd(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL279:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bits 3 to 1 of sendStr_12(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL260:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Pruning register bit 3 of sendStr_21(3 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL177:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Sharing sequential element sendStr_7 and merging sendStr_6. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL177:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Sharing sequential element sendStr_12 and merging sendStr_6. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\hdl\GPIO_Demo.vhd:264:1:264:3:@W:CL177:@XP_MSG">GPIO_Demo.vhd(264)</a><!@TM:1715622252> | Sharing sequential element sendStr_13 and merging sendStr_6. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 2 on GPIO_demo (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:10:10:10:13:@N:CL159:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(10)</a><!@TM:1715622252> | Input XTL is unused.
Finished optimization stage 2 on OSC_C0_OSC_C0_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on OSC_C0 .......
Finished optimization stage 2 on OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on Top_SEND .......
Finished optimization stage 2 on Top_SEND (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 95MB peak: 97MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Mon May 13 12:44:12 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-HO2RJRQ

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1715622252> | Running in 64-bit mode 
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 13 12:44:12 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\synwork\Top_SEND_comp.rt.csv:@XP_FILE">Top_SEND_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Mon May 13 12:44:12 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715622247>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-HO2RJRQ

Implementation : synthesis
<a name=compilerReport10></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1715622254> | Running in 64-bit mode 
File D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\synwork\Top_SEND_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 13 12:44:14 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715622247>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715622247>
# Mon May 13 12:44:14 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-HO2RJRQ

Implementation : synthesis
<a name=mapperReport23></a>Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 137MB)

Reading constraint file: D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\designer\Top_SEND\synthesis.fdc
Linked File:  <a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\Top_SEND_scck.rpt:@XP_FILE">Top_SEND_scck.rpt</a>
See clock summary report "D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\Top_SEND_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1715622256> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1715622256> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1715622256> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 137MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 137MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\clock_enable_debouncing_button.vhd:34:0:34:2:@W:FX1172:@XP_MSG">clock_enable_debouncing_button.vhd(34)</a><!@TM:1715622256> | User-specified initial value defined for instance Debouncing_Button_VHDL_0_0.clock_enable_generator.counter[17:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\dff_debouncing_button.vhd:16:1:16:3:@W:FX1172:@XP_MSG">dff_debouncing_button.vhd(16)</a><!@TM:1715622256> | User-specified initial value defined for instance Debouncing_Button_VHDL_0_0.Debouncing_FF1.Q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\uart_tx_ctrl.vhd:81:1:81:3:@W:FX1172:@XP_MSG">uart_tx_ctrl.vhd(81)</a><!@TM:1715622256> | User-specified initial value defined for instance GPIO_demo_0.Inst_UART_TX_CTRL.txState[1:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\uart_tx_ctrl.vhd:105:1:105:3:@W:FX1172:@XP_MSG">uart_tx_ctrl.vhd(105)</a><!@TM:1715622256> | User-specified initial value defined for instance GPIO_demo_0.Inst_UART_TX_CTRL.bitTmr[13:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\uart_tx_ctrl.vhd:143:1:143:3:@W:FX1172:@XP_MSG">uart_tx_ctrl.vhd(143)</a><!@TM:1715622256> | User-specified initial value defined for instance GPIO_demo_0.Inst_UART_TX_CTRL.txBit is being ignored due to limitations in architecture. </font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\uart_tx_ctrl.vhd:143:1:143:3:@N:FX1171:@XP_MSG">uart_tx_ctrl.vhd(143)</a><!@TM:1715622256> | Found instance GPIO_demo_0.Inst_UART_TX_CTRL.txBit with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:291:1:291:3:@W:FX1172:@XP_MSG">gpio_demo.vhd(291)</a><!@TM:1715622256> | User-specified initial value defined for instance GPIO_demo_0.uartData[6:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:212:2:212:4:@W:FX1172:@XP_MSG">gpio_demo.vhd(212)</a><!@TM:1715622256> | User-specified initial value defined for instance GPIO_demo_0.reset_cntr[17:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:291:1:291:3:@W:FX1172:@XP_MSG">gpio_demo.vhd(291)</a><!@TM:1715622256> | User-specified initial value defined for instance GPIO_demo_0.uartSend is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_23[5] because it is equivalent to instance GPIO_demo_0.sendStr_22[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_22[6] because it is equivalent to instance GPIO_demo_0.sendStr_13[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_13[3] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_22[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_9[1] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_22[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_20[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_15[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_3[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_17[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_16[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_16[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_14[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_5[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_14[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_2[2:1] because it is equivalent to instance GPIO_demo_0.sendStr_14[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.strEnd[0] because it is equivalent to instance GPIO_demo_0.sendStr_21[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_6[0] because it is equivalent to instance GPIO_demo_0.sendStr_21[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_5[2:0] because it is equivalent to instance GPIO_demo_0.sendStr_11[5:3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_18[6] because it is equivalent to instance GPIO_demo_0.sendStr_13[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_8[6] because it is equivalent to instance GPIO_demo_0.sendStr_13[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_7[6] because it is equivalent to instance GPIO_demo_0.sendStr_13[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_13[6] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_20[5] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_19[5] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_10[5] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_9[5] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_18[4] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_8[4] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_18[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_15[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_3[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_11[1] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_8[1] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_19[0] because it is equivalent to instance GPIO_demo_0.sendStr_0[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_3[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_15[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_2[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_15[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_23[3:2] because it is equivalent to instance GPIO_demo_0.sendStr_15[5:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_15[5:4] because it is equivalent to instance GPIO_demo_0.sendStr_10[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Removing sequential instance GPIO_demo_0.sendStr_21[6:5] because it is equivalent to instance GPIO_demo_0.sendStr_12[6:5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_12[6:5] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_6[6:4] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_1[6:3] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_0[6] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_14[5:4] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_11[5:3] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_4[5:2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_17[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_16[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_21[2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_10[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@N:FX1171:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622256> | Found instance GPIO_demo_0.sendStr_0[3] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 170MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 170MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 170MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1715622256> | Applying syn_allowed_resources blockrams=21 on top level netlist Top_SEND  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)



<a name=mapperReport24></a>Clock Summary</a>
******************

          Start                                                          Requested     Requested     Clock        Clock          Clock
Level     Clock                                                          Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     189  
======================================================================================================================================



Clock Load Summary
***********************

                                                               Clock     Source                                                        Clock Pin                  Non-clock Pin     Non-clock Pin                                               
Clock                                                          Load      Pin                                                           Seq Example                Seq Example       Comb Example                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     189       OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     GPIO_demo_0.uartSend.C     -                 OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\clock_enable_debouncing_button.vhd:34:0:34:2:@W:MT530:@XP_MSG">clock_enable_debouncing_button.vhd(34)</a><!@TM:1715622256> | Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 189 sequential elements including Debouncing_Button_VHDL_0.clock_enable_generator.counter[17:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1715622256> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1715622256> | Writing default property annotation file D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\Top_SEND.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

Encoding state machine uartState[0:6] (in view: work.GPIO_demo(behavioral))
original code -> new code
   0000001 -> 0000000
   0000010 -> 0000011
   0000100 -> 0000101
   0001000 -> 0001001
   0010000 -> 0010001
   0100000 -> 0100001
   1000000 -> 1000001

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 88MB peak: 175MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon May 13 12:44:16 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715622247>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1715622247>
# Mon May 13 12:44:16 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-HO2RJRQ

Implementation : synthesis
<a name=mapperReport37></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1715622264> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1715622264> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1715622264> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 137MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 167MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\clock_enable_debouncing_button.vhd:34:0:34:2:@N:MO231:@XP_MSG">clock_enable_debouncing_button.vhd(34)</a><!@TM:1715622264> | Found counter in view:work.clock_enable_debouncing_button(behavioral) instance counter[17:0] 
Encoding state machine uartState[0:6] (in view: work.GPIO_demo(behavioral))
original code -> new code
   0000001 -> 0000000
   0000010 -> 0000011
   0000100 -> 0000101
   0001000 -> 0001001
   0010000 -> 0010001
   0100000 -> 0100001
   1000000 -> 1000001
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622264> | Removing sequential instance GPIO_demo_0.sendStr_21[2] because it is equivalent to instance GPIO_demo_0.sendStr_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:212:2:212:4:@N:MO231:@XP_MSG">gpio_demo.vhd(212)</a><!@TM:1715622264> | Found counter in view:work.GPIO_demo(behavioral) instance reset_cntr[17:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:279:1:279:3:@N:MO231:@XP_MSG">gpio_demo.vhd(279)</a><!@TM:1715622264> | Found counter in view:work.GPIO_demo(behavioral) instance strIndex[30:0] 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1715622264> | Applying initial value "0" on instance uartState_i[6]. 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:241:9:241:26:@N:MF179:@XP_MSG">gpio_demo.vhd(241)</a><!@TM:1715622264> | Found 31 by 31 bit equality operator ('==') next_uartState_process\.un3_uartrdy (in view: work.GPIO_demo(behavioral))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\uart_tx_ctrl.vhd:123:1:123:3:@N:MO231:@XP_MSG">uart_tx_ctrl.vhd(123)</a><!@TM:1715622264> | Found counter in view:work.UART_TX_CTRL(behavioral) instance bitIndex[30:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\uart_tx_ctrl.vhd:134:1:134:3:@W:MO160:@XP_MSG">uart_tx_ctrl.vhd(134)</a><!@TM:1715622264> | Register bit txData[8] (in view view:work.UART_TX_CTRL(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 173MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 175MB peak: 175MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 178MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622264> | Removing instance GPIO_demo_0.sendStr_10[1] because it is equivalent to instance GPIO_demo_0.sendStr_10[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622264> | Removing instance GPIO_demo_0.sendStr_4[3] because it is equivalent to instance GPIO_demo_0.sendStr_4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622264> | Removing instance GPIO_demo_0.sendStr_4[5] because it is equivalent to instance GPIO_demo_0.sendStr_4[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622264> | Removing instance GPIO_demo_0.sendStr_11[5] because it is equivalent to instance GPIO_demo_0.sendStr_11[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622264> | Removing instance GPIO_demo_0.sendStr_1[5] because it is equivalent to instance GPIO_demo_0.sendStr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622264> | Removing instance GPIO_demo_0.sendStr_1[6] because it is equivalent to instance GPIO_demo_0.sendStr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\espe\tesis\sw_libero\programas\a_versiones_ok\prueba06_uart_blk\hdl\gpio_demo.vhd:264:1:264:3:@W:BN132:@XP_MSG">gpio_demo.vhd(264)</a><!@TM:1715622264> | Removing instance GPIO_demo_0.sendStr_6[6] because it is equivalent to instance GPIO_demo_0.sendStr_6[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 179MB peak: 179MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 179MB peak: 179MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 179MB peak: 179MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 179MB peak: 179MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 190MB peak: 190MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		     3.73ns		 338 /       180

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 191MB peak: 191MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 191MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 191MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 191MB)


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 191MB)

Writing Analyst data base D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\synwork\Top_SEND_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 192MB peak: 192MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1715622264> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1715622264> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1715622264> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 192MB peak: 192MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 192MB peak: 193MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 190MB peak: 193MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1715622264> | Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net OSC_C0_0.OSC_C0_0.N_RCOSC_25_50MHZ_CLKOUT.</font> 


<a name=timingReport38></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon May 13 12:44:23 2024
#


Top view:               Top_SEND
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\designer\Top_SEND\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1715622264> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1715622264> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary39></a>Performance Summary</a>
*******************


Worst slack in design: 5.276

                                                               Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock                                                 Frequency     Frequency     Period        Period        Slack     Type         Group     
--------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     211.7 MHz     10.000        4.724         5.276     inferred     (multiple)
========================================================================================================================================================





<a name=clockRelationships40></a>Clock Relationships</a>
*******************

Clocks                                                                                                                  |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                    Ending                                                      |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      5.276  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo41></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport42></a>Detailed Report for Clock: OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                                                                 Starting                                                                                          Arrival          
Instance                                                         Reference                                                      Type     Pin     Net               Time        Slack
                                                                 Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
GPIO_demo_0.strIndex[0]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       strIndex[0]       0.076       5.276
GPIO_demo_0.strIndex[1]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       strIndex[1]       0.076       5.298
GPIO_demo_0.strIndex[3]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       strIndex[3]       0.076       5.583
GPIO_demo_0.strIndex[4]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       strIndex[4]       0.094       5.614
GPIO_demo_0.strIndex[2]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       strIndex[2]       0.094       5.642
Debouncing_Button_VHDL_0.clock_enable_generator.counter[0]       OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       counter[0]        0.076       6.230
Debouncing_Button_VHDL_0_0.clock_enable_generator.counter[0]     OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       counter[0]        0.076       6.230
GPIO_demo_0.reset_cntr[4]                                        OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       reset_cntr[4]     0.094       6.413
Debouncing_Button_VHDL_0.clock_enable_generator.counter[9]       OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       counter[9]        0.076       6.414
Debouncing_Button_VHDL_0_0.clock_enable_generator.counter[9]     OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       counter[9]        0.076       6.414
====================================================================================================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

                                                                 Starting                                                                                                 Required          
Instance                                                         Reference                                                      Type     Pin     Net                      Time         Slack
                                                                 Clock                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
GPIO_demo_0.uartData[5]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       uartData_1[5]            9.778        5.276
GPIO_demo_0.uartData[4]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       uartData_1[4]            9.778        5.312
GPIO_demo_0.uartData[6]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       uartData_1_3_iv_i[6]     9.778        5.656
GPIO_demo_0.uartData[1]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       uartData_1[1]            9.778        5.666
GPIO_demo_0.uartData[2]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       N_232_i                  9.778        5.684
GPIO_demo_0.uartData[3]                                          OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       uartData_1[3]            9.778        5.930
GPIO_demo_0.uartState[1]                                         OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       uartState_nss[5]         9.778        5.933
Debouncing_Button_VHDL_0_0.clock_enable_generator.counter[0]     OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      SLn     N_74_i                   9.707        6.230
Debouncing_Button_VHDL_0.clock_enable_generator.counter[0]       OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      SLn     N_45_mux_i               9.707        6.230
Debouncing_Button_VHDL_0_0.clock_enable_generator.counter[1]     OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      SLn     N_74_i                   9.707        6.230
============================================================================================================================================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="D:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\Top_SEND.srr:srsfD:\ESPE\TESIS\SW_LIBERO\PROGRAMAS\A_VERSIONES_OK\Prueba06_UART_BLK\synthesis\Top_SEND.srs:fp:98436:100488:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      4.502
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     5.276

    Number of logic level(s):                5
    Starting point:                          GPIO_demo_0.strIndex[0] / Q
    Ending point:                            GPIO_demo_0.uartData[5] / D
    The start point is clocked by            OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
GPIO_demo_0.strIndex[0]                               SLE      Q        Out     0.076     0.076 r     -         
strIndex[0]                                           Net      -        -       0.980     -           14        
GPIO_demo_0.char_load_process\.uartdata_11_1_i_o2     CFG2     B        In      -         1.056 r     -         
GPIO_demo_0.char_load_process\.uartdata_11_1_i_o2     CFG2     Y        Out     0.125     1.181 f     -         
N_62                                                  Net      -        -       0.885     -           9         
GPIO_demo_0.char_load_process\.uartdata_7             CFG4     D        In      -         2.065 f     -         
GPIO_demo_0.char_load_process\.uartdata_7             CFG4     Y        Out     0.276     2.341 r     -         
uartdata[19]                                          Net      -        -       0.648     -           3         
GPIO_demo_0.uartData_1_3[6]                           CFG4     C        In      -         2.989 r     -         
GPIO_demo_0.uartData_1_3[6]                           CFG4     Y        Out     0.177     3.166 r     -         
N_207_3                                               Net      -        -       0.432     -           2         
GPIO_demo_0.uartData_1_5_iv_6[5]                      CFG4     D        In      -         3.598 r     -         
GPIO_demo_0.uartData_1_5_iv_6[5]                      CFG4     Y        Out     0.236     3.834 r     -         
uartData_1_5_iv_6[5]                                  Net      -        -       0.216     -           1         
GPIO_demo_0.uartData_1_5_iv[5]                        CFG4     D        In      -         4.050 r     -         
GPIO_demo_0.uartData_1_5_iv[5]                        CFG4     Y        Out     0.236     4.286 r     -         
uartData_1[5]                                         Net      -        -       0.216     -           1         
GPIO_demo_0.uartData[5]                               SLE      D        In      -         4.502 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 4.724 is 1.347(28.5%) logic and 3.377(71.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 191MB peak: 193MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 191MB peak: 193MB)

---------------------------------------
<a name=resourceUsage46></a>Resource Usage Report for Top_SEND </a>

Mapping to part: m2s010vf400-1
Cell usage:
CLKINT          1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
CFG1           9 uses
CFG2           37 uses
CFG3           41 uses
CFG4           109 uses

Carry cells:
ARI1            146 uses - used for arithmetic functions
ARI1            2 uses - used for Wide-Mux implementation
Total ARI1      148 uses


Sequential Cells: 
SLE            180 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 5
I/O primitives: 5
INBUF          2 uses
OUTBUF         3 uses


Global Clock Buffers: 1

Total LUTs:    344

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  180 + 0 + 0 + 0 = 180;
Total number of LUTs after P&R:  344 + 0 + 0 + 0 = 344;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 64MB peak: 193MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Mon May 13 12:44:24 2024

###########################################################]

</pre></samp></body></html>
