# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../U_D_bh_8b.srcs/sources_1/new/U_D_bh_8B.vhd" \
"../../../../U_D_bh_8b.srcs/sim_1/new/Tb_U_D_bh_8b.vhd" \

# Do not sort compile order
nosort
