
Clock Cycle 1:
DRAM Request(Read) Issued for lw 1648 $t3 on Line 1

Clock Cycle 2:
Started lw 1648 $t3 on Line 1
Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 140 0 on Line 2

Clock Cycle 3:
Completed 2/12

Clock Cycle 4:
Completed 3/12

Clock Cycle 5:
Completed 4/12

Clock Cycle 6:
Completed 5/12

Clock Cycle 7:
Completed 6/12

Clock Cycle 8:
Completed 7/12

Clock Cycle 9:
Completed 8/12

Clock Cycle 10:
Completed 9/12

Clock Cycle 11:
Completed 10/12

Clock Cycle 12:
Completed 11/12

Clock Cycle 13:
Completed 12/12
$t3 = 0
Finished Instruction lw 1648 $t3 on Line 1

Clock Cycle 14:
Started sw 140 0 on Line 2
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t3,2744
$t1 = 2744

Clock Cycle 15:
Completed 2/12
DRAM Request(Write) Issued for sw 1424 0 on Line 4

Clock Cycle 16:
Completed 3/12
DRAM Request(Write) Issued for sw 88 0 on Line 5

Clock Cycle 17:
Completed 4/12
DRAM Request(Write) Issued for sw 460 2744 on Line 6

Clock Cycle 18:
Completed 5/12
addi$t1,$t4,408
$t1 = 408

Clock Cycle 19:
Completed 6/12
DRAM Request(Read) Issued for lw 2996 $t2 on Line 8

Clock Cycle 20:
Completed 7/12
addi$t0,$t0,2460
$t0 = 2460

Clock Cycle 21:
Completed 8/12
addi$t3,$t4,2248
$t3 = 2248

Clock Cycle 22:
Completed 9/12
DRAM Request(Write) Issued for sw 936 0 on Line 11

Clock Cycle 23:
Completed 10/12
DRAM Request(Write) Issued for sw 3352 0 on Line 12

Clock Cycle 24:
Completed 11/12
addi$t1,$t1,1984
$t1 = 2392

Clock Cycle 25:
Completed 12/12
Finished Instruction sw 140 0 on Line 2
DRAM Request(Write) Issued for sw 1796 2248 on Line 14

Clock Cycle 26:
Started sw 88 0 on Line 5
Completed 1/2
DRAM Request(Read) Issued for lw 1724 $t4 on Line 15

Clock Cycle 27:
Completed 2/2
Finished Instruction sw 88 0 on Line 5
DRAM Request(Read) Issued for lw 2220 $t0 on Line 16

Clock Cycle 28:
Started sw 460 2744 on Line 6
Completed 1/2

Clock Cycle 29:
Completed 2/2
Finished Instruction sw 460 2744 on Line 6

Clock Cycle 30:
Started sw 936 0 on Line 11
Completed 1/2

Clock Cycle 31:
Completed 2/2
Finished Instruction sw 936 0 on Line 11

Clock Cycle 32:
Started lw 2996 $t2 on Line 8
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 33:
Completed 2/22

Clock Cycle 34:
Completed 3/22

Clock Cycle 35:
Completed 4/22

Clock Cycle 36:
Completed 5/22

Clock Cycle 37:
Completed 6/22

Clock Cycle 38:
Completed 7/22

Clock Cycle 39:
Completed 8/22

Clock Cycle 40:
Completed 9/22

Clock Cycle 41:
Completed 10/22
Memory at 460 = 2744

Clock Cycle 42:
Completed 11/22

Clock Cycle 43:
Completed 12/22

Clock Cycle 44:
Completed 13/22

Clock Cycle 45:
Completed 14/22

Clock Cycle 46:
Completed 15/22

Clock Cycle 47:
Completed 16/22

Clock Cycle 48:
Completed 17/22

Clock Cycle 49:
Completed 18/22

Clock Cycle 50:
Completed 19/22

Clock Cycle 51:
Completed 20/22

Clock Cycle 52:
Completed 21/22

Clock Cycle 53:
Completed 22/22
$t2 = 0
Finished Instruction lw 2996 $t2 on Line 8

Clock Cycle 54:
Started lw 2220 $t0 on Line 16
Completed 1/2
DRAM Request(Read) Issued for lw 3848 $t2 on Line 17

Clock Cycle 55:
Completed 2/2
$t0 = 0
Finished Instruction lw 2220 $t0 on Line 16
DRAM Request(Write) Issued for sw 1656 2248 on Line 18

Clock Cycle 56:
Started sw 1424 0 on Line 4
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 57:
Completed 2/12

Clock Cycle 58:
Completed 3/12

Clock Cycle 59:
Completed 4/12

Clock Cycle 60:
Completed 5/12

Clock Cycle 61:
Completed 6/12

Clock Cycle 62:
Completed 7/12

Clock Cycle 63:
Completed 8/12

Clock Cycle 64:
Completed 9/12

Clock Cycle 65:
Completed 10/12

Clock Cycle 66:
Completed 11/12

Clock Cycle 67:
Completed 12/12
Finished Instruction sw 1424 0 on Line 4

Clock Cycle 68:
Started lw 1724 $t4 on Line 15
Completed 1/2

Clock Cycle 69:
Completed 2/2
$t4 = 0
Finished Instruction lw 1724 $t4 on Line 15

Clock Cycle 70:
Started sw 1796 2248 on Line 14
Completed 1/2
DRAM Request(Read) Issued for lw 1736 $t4 on Line 19

Clock Cycle 71:
Completed 2/2
Finished Instruction sw 1796 2248 on Line 14

Clock Cycle 72:
Started sw 1656 2248 on Line 18
Completed 1/2

Clock Cycle 73:
Completed 2/2
Finished Instruction sw 1656 2248 on Line 18

Clock Cycle 74:
Started lw 1736 $t4 on Line 19
Completed 1/2

Clock Cycle 75:
Completed 2/2
$t4 = 0
Finished Instruction lw 1736 $t4 on Line 19

Clock Cycle 76:
Started sw 3352 0 on Line 12
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 472 $t4 on Line 20

Clock Cycle 77:
Completed 2/22
DRAM Request(Write) Issued for sw 2796 2392 on Line 21

Clock Cycle 78:
Completed 3/22

Clock Cycle 79:
Completed 4/22

Clock Cycle 80:
Completed 5/22

Clock Cycle 81:
Completed 6/22

Clock Cycle 82:
Completed 7/22

Clock Cycle 83:
Completed 8/22

Clock Cycle 84:
Completed 9/22

Clock Cycle 85:
Completed 10/22
Memory at 1656 = 2248
Memory at 1796 = 2248

Clock Cycle 86:
Completed 11/22

Clock Cycle 87:
Completed 12/22

Clock Cycle 88:
Completed 13/22

Clock Cycle 89:
Completed 14/22

Clock Cycle 90:
Completed 15/22

Clock Cycle 91:
Completed 16/22

Clock Cycle 92:
Completed 17/22

Clock Cycle 93:
Completed 18/22

Clock Cycle 94:
Completed 19/22

Clock Cycle 95:
Completed 20/22

Clock Cycle 96:
Completed 21/22

Clock Cycle 97:
Completed 22/22
Finished Instruction sw 3352 0 on Line 12

Clock Cycle 98:
Started lw 3848 $t2 on Line 17
Completed 1/2

Clock Cycle 99:
Completed 2/2
$t2 = 0
Finished Instruction lw 3848 $t2 on Line 17

Clock Cycle 100:
Started lw 472 $t4 on Line 20
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2936 0 on Line 22

Clock Cycle 101:
Completed 2/22
DRAM Request(Read) Issued for lw 3240 $t1 on Line 23

Clock Cycle 102:
Completed 3/22

Clock Cycle 103:
Completed 4/22

Clock Cycle 104:
Completed 5/22

Clock Cycle 105:
Completed 6/22

Clock Cycle 106:
Completed 7/22

Clock Cycle 107:
Completed 8/22

Clock Cycle 108:
Completed 9/22

Clock Cycle 109:
Completed 10/22

Clock Cycle 110:
Completed 11/22

Clock Cycle 111:
Completed 12/22

Clock Cycle 112:
Completed 13/22

Clock Cycle 113:
Completed 14/22

Clock Cycle 114:
Completed 15/22

Clock Cycle 115:
Completed 16/22

Clock Cycle 116:
Completed 17/22

Clock Cycle 117:
Completed 18/22

Clock Cycle 118:
Completed 19/22

Clock Cycle 119:
Completed 20/22

Clock Cycle 120:
Completed 21/22

Clock Cycle 121:
Completed 22/22
$t4 = 0
Finished Instruction lw 472 $t4 on Line 20

Clock Cycle 122:
Started lw 3240 $t1 on Line 23
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 123:
Completed 2/12

Clock Cycle 124:
Completed 3/12

Clock Cycle 125:
Completed 4/12

Clock Cycle 126:
Completed 5/12

Clock Cycle 127:
Completed 6/12

Clock Cycle 128:
Completed 7/12

Clock Cycle 129:
Completed 8/12

Clock Cycle 130:
Completed 9/12

Clock Cycle 131:
Completed 10/12

Clock Cycle 132:
Completed 11/12

Clock Cycle 133:
Completed 12/12
$t1 = 0
Finished Instruction lw 3240 $t1 on Line 23

Clock Cycle 134:
Started sw 2796 2392 on Line 21
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t0,3000
$t1 = 3000

Clock Cycle 135:
Completed 2/12
DRAM Request(Read) Issued for lw 3240 $t4 on Line 25

Clock Cycle 136:
Completed 3/12

Clock Cycle 137:
Completed 4/12

Clock Cycle 138:
Completed 5/12

Clock Cycle 139:
Completed 6/12

Clock Cycle 140:
Completed 7/12

Clock Cycle 141:
Completed 8/12

Clock Cycle 142:
Completed 9/12

Clock Cycle 143:
Completed 10/12

Clock Cycle 144:
Completed 11/12

Clock Cycle 145:
Completed 12/12
Finished Instruction sw 2796 2392 on Line 21

Clock Cycle 146:
Started sw 2936 0 on Line 22
Completed 1/2

Clock Cycle 147:
Completed 2/2
Finished Instruction sw 2936 0 on Line 22

Clock Cycle 148:
Started lw 3240 $t4 on Line 25
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 149:
Completed 2/22

Clock Cycle 150:
Completed 3/22

Clock Cycle 151:
Completed 4/22

Clock Cycle 152:
Completed 5/22

Clock Cycle 153:
Completed 6/22

Clock Cycle 154:
Completed 7/22

Clock Cycle 155:
Completed 8/22

Clock Cycle 156:
Completed 9/22

Clock Cycle 157:
Completed 10/22
Memory at 2796 = 2392

Clock Cycle 158:
Completed 11/22

Clock Cycle 159:
Completed 12/22

Clock Cycle 160:
Completed 13/22

Clock Cycle 161:
Completed 14/22

Clock Cycle 162:
Completed 15/22

Clock Cycle 163:
Completed 16/22

Clock Cycle 164:
Completed 17/22

Clock Cycle 165:
Completed 18/22

Clock Cycle 166:
Completed 19/22

Clock Cycle 167:
Completed 20/22

Clock Cycle 168:
Completed 21/22

Clock Cycle 169:
Completed 22/22
$t4 = 0
Finished Instruction lw 3240 $t4 on Line 25

Clock Cycle 170:
addi$t3,$t4,2560
$t3 = 2560

Clock Cycle 171:
DRAM Request(Read) Issued for lw 1412 $t3 on Line 27

Clock Cycle 172:
Started lw 1412 $t3 on Line 27
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3660 0 on Line 28

Clock Cycle 173:
Completed 2/12
addi$t0,$t1,3088
$t0 = 6088

Clock Cycle 174:
Completed 3/12

Clock Cycle 175:
Completed 4/12

Clock Cycle 176:
Completed 5/12

Clock Cycle 177:
Completed 6/12

Clock Cycle 178:
Completed 7/12

Clock Cycle 179:
Completed 8/12

Clock Cycle 180:
Completed 9/12

Clock Cycle 181:
Completed 10/12

Clock Cycle 182:
Completed 11/12

Clock Cycle 183:
Completed 12/12
$t3 = 0
Finished Instruction lw 1412 $t3 on Line 27

Clock Cycle 184:
Started sw 3660 0 on Line 28
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1544 0 on Line 30

Clock Cycle 185:
Completed 2/12
addi$t0,$t1,3916
$t0 = 6916

Clock Cycle 186:
Completed 3/12
addi$t2,$t3,2212
$t2 = 2212

Clock Cycle 187:
Completed 4/12
DRAM Request(Write) Issued for sw 996 0 on Line 33

Clock Cycle 188:
Completed 5/12
DRAM Request(Read) Issued for lw 3928 $t2 on Line 34

Clock Cycle 189:
Completed 6/12
addi$t1,$t0,1508
$t1 = 8424

Clock Cycle 190:
Completed 7/12

Clock Cycle 191:
Completed 8/12

Clock Cycle 192:
Completed 9/12

Clock Cycle 193:
Completed 10/12

Clock Cycle 194:
Completed 11/12

Clock Cycle 195:
Completed 12/12
Finished Instruction sw 3660 0 on Line 28

Clock Cycle 196:
Started lw 3928 $t2 on Line 34
Completed 1/2

Clock Cycle 197:
Completed 2/2
$t2 = 0
Finished Instruction lw 3928 $t2 on Line 34

Clock Cycle 198:
Started sw 1544 0 on Line 30
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t2,2464
$t2 = 2464

Clock Cycle 199:
Completed 2/22
DRAM Request(Read) Issued for lw 1520 $t1 on Line 37

Clock Cycle 200:
Completed 3/22
addi$t0,$t0,1816
$t0 = 8732

Clock Cycle 201:
Completed 4/22
DRAM Request(Write) Issued for sw 3224 8732 on Line 39

Clock Cycle 202:
Completed 5/22

Clock Cycle 203:
Completed 6/22

Clock Cycle 204:
Completed 7/22

Clock Cycle 205:
Completed 8/22

Clock Cycle 206:
Completed 9/22

Clock Cycle 207:
Completed 10/22

Clock Cycle 208:
Completed 11/22

Clock Cycle 209:
Completed 12/22

Clock Cycle 210:
Completed 13/22

Clock Cycle 211:
Completed 14/22

Clock Cycle 212:
Completed 15/22

Clock Cycle 213:
Completed 16/22

Clock Cycle 214:
Completed 17/22

Clock Cycle 215:
Completed 18/22

Clock Cycle 216:
Completed 19/22

Clock Cycle 217:
Completed 20/22

Clock Cycle 218:
Completed 21/22

Clock Cycle 219:
Completed 22/22
Finished Instruction sw 1544 0 on Line 30

Clock Cycle 220:
Started lw 1520 $t1 on Line 37
Completed 1/2

Clock Cycle 221:
Completed 2/2
$t1 = 0
Finished Instruction lw 1520 $t1 on Line 37

Clock Cycle 222:
Started sw 996 0 on Line 33
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2640 $t1 on Line 40

Clock Cycle 223:
Completed 2/22
addi$t2,$t0,2456
$t2 = 11188

Clock Cycle 224:
Completed 3/22
DRAM Request(Write) Issued for sw 828 8732 on Line 42

Clock Cycle 225:
Completed 4/22

Clock Cycle 226:
Completed 5/22

Clock Cycle 227:
Completed 6/22

Clock Cycle 228:
Completed 7/22

Clock Cycle 229:
Completed 8/22

Clock Cycle 230:
Completed 9/22

Clock Cycle 231:
Completed 10/22

Clock Cycle 232:
Completed 11/22

Clock Cycle 233:
Completed 12/22

Clock Cycle 234:
Completed 13/22

Clock Cycle 235:
Completed 14/22

Clock Cycle 236:
Completed 15/22

Clock Cycle 237:
Completed 16/22

Clock Cycle 238:
Completed 17/22

Clock Cycle 239:
Completed 18/22

Clock Cycle 240:
Completed 19/22

Clock Cycle 241:
Completed 20/22

Clock Cycle 242:
Completed 21/22

Clock Cycle 243:
Completed 22/22
Finished Instruction sw 996 0 on Line 33

Clock Cycle 244:
Started sw 828 8732 on Line 42
Completed 1/2

Clock Cycle 245:
Completed 2/2
Finished Instruction sw 828 8732 on Line 42

Clock Cycle 246:
Started lw 2640 $t1 on Line 40
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 247:
Completed 2/22

Clock Cycle 248:
Completed 3/22

Clock Cycle 249:
Completed 4/22

Clock Cycle 250:
Completed 5/22

Clock Cycle 251:
Completed 6/22

Clock Cycle 252:
Completed 7/22

Clock Cycle 253:
Completed 8/22

Clock Cycle 254:
Completed 9/22

Clock Cycle 255:
Completed 10/22
Memory at 828 = 8732

Clock Cycle 256:
Completed 11/22

Clock Cycle 257:
Completed 12/22

Clock Cycle 258:
Completed 13/22

Clock Cycle 259:
Completed 14/22

Clock Cycle 260:
Completed 15/22

Clock Cycle 261:
Completed 16/22

Clock Cycle 262:
Completed 17/22

Clock Cycle 263:
Completed 18/22

Clock Cycle 264:
Completed 19/22

Clock Cycle 265:
Completed 20/22

Clock Cycle 266:
Completed 21/22

Clock Cycle 267:
Completed 22/22
$t1 = 0
Finished Instruction lw 2640 $t1 on Line 40

Clock Cycle 268:
Started sw 3224 8732 on Line 39
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t2,180
$t1 = 11368

Clock Cycle 269:
Completed 2/12
DRAM Request(Read) Issued for lw 1356 $t1 on Line 44

Clock Cycle 270:
Completed 3/12
addi$t3,$t4,2284
$t3 = 2284

Clock Cycle 271:
Completed 4/12
DRAM Request(Write) Issued for sw 3820 11188 on Line 46

Clock Cycle 272:
Completed 5/12
DRAM Request(Write) Issued for sw 3288 2284 on Line 47

Clock Cycle 273:
Completed 6/12
DRAM Request(Read) Issued for lw 1604 $t3 on Line 48

Clock Cycle 274:
Completed 7/12
DRAM Request(Write) Issued for sw 3672 8732 on Line 49

Clock Cycle 275:
Completed 8/12
addi$t0,$t4,3808
$t0 = 3808

Clock Cycle 276:
Completed 9/12

Clock Cycle 277:
Completed 10/12

Clock Cycle 278:
Completed 11/12

Clock Cycle 279:
Completed 12/12
Finished Instruction sw 3224 8732 on Line 39

Clock Cycle 280:
Started sw 3820 11188 on Line 46
Completed 1/2

Clock Cycle 281:
Completed 2/2
Finished Instruction sw 3820 11188 on Line 46

Clock Cycle 282:
Started sw 3288 2284 on Line 47
Completed 1/2

Clock Cycle 283:
Completed 2/2
Finished Instruction sw 3288 2284 on Line 47

Clock Cycle 284:
Started sw 3672 8732 on Line 49
Completed 1/2

Clock Cycle 285:
Completed 2/2
Finished Instruction sw 3672 8732 on Line 49

Clock Cycle 286:
Started lw 1356 $t1 on Line 44
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 287:
Completed 2/22

Clock Cycle 288:
Completed 3/22

Clock Cycle 289:
Completed 4/22

Clock Cycle 290:
Completed 5/22

Clock Cycle 291:
Completed 6/22

Clock Cycle 292:
Completed 7/22

Clock Cycle 293:
Completed 8/22

Clock Cycle 294:
Completed 9/22

Clock Cycle 295:
Completed 10/22
Memory at 3224 = 8732
Memory at 3288 = 2284
Memory at 3672 = 8732
Memory at 3820 = 11188

Clock Cycle 296:
Completed 11/22

Clock Cycle 297:
Completed 12/22

Clock Cycle 298:
Completed 13/22

Clock Cycle 299:
Completed 14/22

Clock Cycle 300:
Completed 15/22

Clock Cycle 301:
Completed 16/22

Clock Cycle 302:
Completed 17/22

Clock Cycle 303:
Completed 18/22

Clock Cycle 304:
Completed 19/22

Clock Cycle 305:
Completed 20/22

Clock Cycle 306:
Completed 21/22

Clock Cycle 307:
Completed 22/22
$t1 = 0
Finished Instruction lw 1356 $t1 on Line 44

Clock Cycle 308:
Started lw 1604 $t3 on Line 48
Completed 1/2
addi$t4,$t1,260
$t4 = 260

Clock Cycle 309:
Completed 2/2
$t3 = 0
Finished Instruction lw 1604 $t3 on Line 48
DRAM Request(Write) Issued for sw 2740 11188 on Line 52

Clock Cycle 310:
Started sw 2740 11188 on Line 52
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t4,1308
$t1 = 1568

Clock Cycle 311:
Completed 2/12
DRAM Request(Write) Issued for sw 3804 1568 on Line 54

Clock Cycle 312:
Completed 3/12
DRAM Request(Read) Issued for lw 3264 $t4 on Line 55

Clock Cycle 313:
Completed 4/12
DRAM Request(Write) Issued for sw 1760 11188 on Line 56

Clock Cycle 314:
Completed 5/12
DRAM Request(Write) Issued for sw 2108 0 on Line 57

Clock Cycle 315:
Completed 6/12

Clock Cycle 316:
Completed 7/12

Clock Cycle 317:
Completed 8/12

Clock Cycle 318:
Completed 9/12

Clock Cycle 319:
Completed 10/12

Clock Cycle 320:
Completed 11/12

Clock Cycle 321:
Completed 12/12
Finished Instruction sw 2740 11188 on Line 52

Clock Cycle 322:
Started sw 2108 0 on Line 57
Completed 1/2

Clock Cycle 323:
Completed 2/2
Finished Instruction sw 2108 0 on Line 57

Clock Cycle 324:
Started sw 3804 1568 on Line 54
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 325:
Completed 2/22

Clock Cycle 326:
Completed 3/22

Clock Cycle 327:
Completed 4/22

Clock Cycle 328:
Completed 5/22

Clock Cycle 329:
Completed 6/22

Clock Cycle 330:
Completed 7/22

Clock Cycle 331:
Completed 8/22

Clock Cycle 332:
Completed 9/22

Clock Cycle 333:
Completed 10/22
Memory at 2740 = 11188

Clock Cycle 334:
Completed 11/22

Clock Cycle 335:
Completed 12/22

Clock Cycle 336:
Completed 13/22

Clock Cycle 337:
Completed 14/22

Clock Cycle 338:
Completed 15/22

Clock Cycle 339:
Completed 16/22

Clock Cycle 340:
Completed 17/22

Clock Cycle 341:
Completed 18/22

Clock Cycle 342:
Completed 19/22

Clock Cycle 343:
Completed 20/22

Clock Cycle 344:
Completed 21/22

Clock Cycle 345:
Completed 22/22
Finished Instruction sw 3804 1568 on Line 54

Clock Cycle 346:
Started lw 3264 $t4 on Line 55
Completed 1/2

Clock Cycle 347:
Completed 2/2
$t4 = 0
Finished Instruction lw 3264 $t4 on Line 55

Clock Cycle 348:
Started sw 1760 11188 on Line 56
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3532 $t4 on Line 58

Clock Cycle 349:
Completed 2/22
DRAM Request(Read) Issued for lw 3992 $t0 on Line 59

Clock Cycle 350:
Completed 3/22
DRAM Request(Write) Issued for sw 1880 1568 on Line 60

Clock Cycle 351:
Completed 4/22

Clock Cycle 352:
Completed 5/22

Clock Cycle 353:
Completed 6/22

Clock Cycle 354:
Completed 7/22

Clock Cycle 355:
Completed 8/22

Clock Cycle 356:
Completed 9/22

Clock Cycle 357:
Completed 10/22
Memory at 3804 = 1568

Clock Cycle 358:
Completed 11/22

Clock Cycle 359:
Completed 12/22

Clock Cycle 360:
Completed 13/22

Clock Cycle 361:
Completed 14/22

Clock Cycle 362:
Completed 15/22

Clock Cycle 363:
Completed 16/22

Clock Cycle 364:
Completed 17/22

Clock Cycle 365:
Completed 18/22

Clock Cycle 366:
Completed 19/22

Clock Cycle 367:
Completed 20/22

Clock Cycle 368:
Completed 21/22

Clock Cycle 369:
Completed 22/22
Finished Instruction sw 1760 11188 on Line 56

Clock Cycle 370:
Started sw 1880 1568 on Line 60
Completed 1/2

Clock Cycle 371:
Completed 2/2
Finished Instruction sw 1880 1568 on Line 60

Clock Cycle 372:
Started lw 3532 $t4 on Line 58
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 373:
Completed 2/22

Clock Cycle 374:
Completed 3/22

Clock Cycle 375:
Completed 4/22

Clock Cycle 376:
Completed 5/22

Clock Cycle 377:
Completed 6/22

Clock Cycle 378:
Completed 7/22

Clock Cycle 379:
Completed 8/22

Clock Cycle 380:
Completed 9/22

Clock Cycle 381:
Completed 10/22
Memory at 1760 = 11188
Memory at 1880 = 1568

Clock Cycle 382:
Completed 11/22

Clock Cycle 383:
Completed 12/22

Clock Cycle 384:
Completed 13/22

Clock Cycle 385:
Completed 14/22

Clock Cycle 386:
Completed 15/22

Clock Cycle 387:
Completed 16/22

Clock Cycle 388:
Completed 17/22

Clock Cycle 389:
Completed 18/22

Clock Cycle 390:
Completed 19/22

Clock Cycle 391:
Completed 20/22

Clock Cycle 392:
Completed 21/22

Clock Cycle 393:
Completed 22/22
$t4 = 0
Finished Instruction lw 3532 $t4 on Line 58

Clock Cycle 394:
Started lw 3992 $t0 on Line 59
Completed 1/2

Clock Cycle 395:
Completed 2/2
$t0 = 0
Finished Instruction lw 3992 $t0 on Line 59

Clock Cycle 396:
addi$t0,$t2,648
$t0 = 11836

Clock Cycle 397:
addi$t0,$t3,1892
$t0 = 1892

Clock Cycle 398:
addi$t3,$t3,1216
$t3 = 1216

Clock Cycle 399:
addi$t1,$t4,2416
$t1 = 2416

Clock Cycle 400:
DRAM Request(Read) Issued for lw 3376 $t4 on Line 65

Clock Cycle 401:
Started lw 3376 $t4 on Line 65
Completed 1/2
DRAM Request(Write) Issued for sw 116 1892 on Line 66

Clock Cycle 402:
Completed 2/2
$t4 = 0
Finished Instruction lw 3376 $t4 on Line 65
DRAM Request(Write) Issued for sw 688 1892 on Line 67

Clock Cycle 403:
Started sw 116 1892 on Line 66
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1612 $t2 on Line 68

Clock Cycle 404:
Completed 2/12
DRAM Request(Read) Issued for lw 652 $t3 on Line 69

Clock Cycle 405:
Completed 3/12
addi$t1,$t1,1992
$t1 = 4408

Clock Cycle 406:
Completed 4/12
DRAM Request(Read) Issued for lw 2116 $t0 on Line 71

Clock Cycle 407:
Completed 5/12
DRAM Request(Read) Issued for lw 2484 $t4 on Line 72

Clock Cycle 408:
Completed 6/12
addi$t1,$t1,1904
$t1 = 6312

Clock Cycle 409:
Completed 7/12
DRAM Request(Write) Issued for sw 3292 6312 on Line 74

Clock Cycle 410:
Completed 8/12

Clock Cycle 411:
Completed 9/12

Clock Cycle 412:
Completed 10/12

Clock Cycle 413:
Completed 11/12

Clock Cycle 414:
Completed 12/12
Finished Instruction sw 116 1892 on Line 66

Clock Cycle 415:
Started lw 652 $t3 on Line 69
Completed 1/2

Clock Cycle 416:
Completed 2/2
$t3 = 0
Finished Instruction lw 652 $t3 on Line 69

Clock Cycle 417:
Started sw 688 1892 on Line 67
Completed 1/2
DRAM Request(Write) Issued for sw 52 0 on Line 75

Clock Cycle 418:
Completed 2/2
Finished Instruction sw 688 1892 on Line 67

Clock Cycle 419:
Started sw 52 0 on Line 75
Completed 1/2

Clock Cycle 420:
Completed 2/2
Finished Instruction sw 52 0 on Line 75

Clock Cycle 421:
Started lw 1612 $t2 on Line 68
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 422:
Completed 2/22

Clock Cycle 423:
Completed 3/22

Clock Cycle 424:
Completed 4/22

Clock Cycle 425:
Completed 5/22

Clock Cycle 426:
Completed 6/22

Clock Cycle 427:
Completed 7/22

Clock Cycle 428:
Completed 8/22

Clock Cycle 429:
Completed 9/22

Clock Cycle 430:
Completed 10/22
Memory at 116 = 1892
Memory at 688 = 1892

Clock Cycle 431:
Completed 11/22

Clock Cycle 432:
Completed 12/22

Clock Cycle 433:
Completed 13/22

Clock Cycle 434:
Completed 14/22

Clock Cycle 435:
Completed 15/22

Clock Cycle 436:
Completed 16/22

Clock Cycle 437:
Completed 17/22

Clock Cycle 438:
Completed 18/22

Clock Cycle 439:
Completed 19/22

Clock Cycle 440:
Completed 20/22

Clock Cycle 441:
Completed 21/22

Clock Cycle 442:
Completed 22/22
$t2 = 0
Finished Instruction lw 1612 $t2 on Line 68

Clock Cycle 443:
Started lw 2116 $t0 on Line 71
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1132 0 on Line 76

Clock Cycle 444:
Completed 2/12

Clock Cycle 445:
Completed 3/12

Clock Cycle 446:
Completed 4/12

Clock Cycle 447:
Completed 5/12

Clock Cycle 448:
Completed 6/12

Clock Cycle 449:
Completed 7/12

Clock Cycle 450:
Completed 8/12

Clock Cycle 451:
Completed 9/12

Clock Cycle 452:
Completed 10/12

Clock Cycle 453:
Completed 11/12

Clock Cycle 454:
Completed 12/12
$t0 = 0
Finished Instruction lw 2116 $t0 on Line 71

Clock Cycle 455:
Started lw 2484 $t4 on Line 72
Completed 1/2

Clock Cycle 456:
Completed 2/2
$t4 = 0
Finished Instruction lw 2484 $t4 on Line 72

Clock Cycle 457:
Started sw 3292 6312 on Line 74
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1476 0 on Line 77

Clock Cycle 458:
Completed 2/12
addi$t0,$t1,1860
$t0 = 8172

Clock Cycle 459:
Completed 3/12
DRAM Request(Read) Issued for lw 2948 $t3 on Line 79

Clock Cycle 460:
Completed 4/12
DRAM Request(Read) Issued for lw 1136 $t1 on Line 80

Clock Cycle 461:
Completed 5/12
DRAM Request(Write) Issued for sw 1300 0 on Line 81

Clock Cycle 462:
Completed 6/12
DRAM Request(Read) Issued for lw 604 $t0 on Line 82

Clock Cycle 463:
Completed 7/12

Clock Cycle 464:
Completed 8/12

Clock Cycle 465:
Completed 9/12

Clock Cycle 466:
Completed 10/12

Clock Cycle 467:
Completed 11/12

Clock Cycle 468:
Completed 12/12
Finished Instruction sw 3292 6312 on Line 74

Clock Cycle 469:
Started lw 604 $t0 on Line 82
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 470:
Completed 2/22

Clock Cycle 471:
Completed 3/22

Clock Cycle 472:
Completed 4/22

Clock Cycle 473:
Completed 5/22

Clock Cycle 474:
Completed 6/22

Clock Cycle 475:
Completed 7/22

Clock Cycle 476:
Completed 8/22

Clock Cycle 477:
Completed 9/22

Clock Cycle 478:
Completed 10/22
Memory at 3292 = 6312

Clock Cycle 479:
Completed 11/22

Clock Cycle 480:
Completed 12/22

Clock Cycle 481:
Completed 13/22

Clock Cycle 482:
Completed 14/22

Clock Cycle 483:
Completed 15/22

Clock Cycle 484:
Completed 16/22

Clock Cycle 485:
Completed 17/22

Clock Cycle 486:
Completed 18/22

Clock Cycle 487:
Completed 19/22

Clock Cycle 488:
Completed 20/22

Clock Cycle 489:
Completed 21/22

Clock Cycle 490:
Completed 22/22
$t0 = 0
Finished Instruction lw 604 $t0 on Line 82

Clock Cycle 491:
Started sw 1132 0 on Line 76
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1840 0 on Line 83

Clock Cycle 492:
Completed 2/12
DRAM Request(Read) Issued for lw 636 $t2 on Line 84

Clock Cycle 493:
Completed 3/12

Clock Cycle 494:
Completed 4/12

Clock Cycle 495:
Completed 5/12

Clock Cycle 496:
Completed 6/12

Clock Cycle 497:
Completed 7/12

Clock Cycle 498:
Completed 8/12

Clock Cycle 499:
Completed 9/12

Clock Cycle 500:
Completed 10/12

Clock Cycle 501:
Completed 11/12

Clock Cycle 502:
Completed 12/12
Finished Instruction sw 1132 0 on Line 76

Clock Cycle 503:
Started lw 1136 $t1 on Line 80
Completed 1/2

Clock Cycle 504:
Completed 2/2
$t1 = 0
Finished Instruction lw 1136 $t1 on Line 80

Clock Cycle 505:
Started sw 1476 0 on Line 77
Completed 1/2
DRAM Request(Read) Issued for lw 2856 $t1 on Line 85

Clock Cycle 506:
Completed 2/2
Finished Instruction sw 1476 0 on Line 77
DRAM Request(Read) Issued for lw 2100 $t4 on Line 86

Clock Cycle 507:
Started sw 1300 0 on Line 81
Completed 1/2

Clock Cycle 508:
Completed 2/2
Finished Instruction sw 1300 0 on Line 81

Clock Cycle 509:
Started sw 1840 0 on Line 83
Completed 1/2

Clock Cycle 510:
Completed 2/2
Finished Instruction sw 1840 0 on Line 83

Clock Cycle 511:
Started lw 2948 $t3 on Line 79
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 512:
Completed 2/22

Clock Cycle 513:
Completed 3/22

Clock Cycle 514:
Completed 4/22

Clock Cycle 515:
Completed 5/22

Clock Cycle 516:
Completed 6/22

Clock Cycle 517:
Completed 7/22

Clock Cycle 518:
Completed 8/22

Clock Cycle 519:
Completed 9/22

Clock Cycle 520:
Completed 10/22

Clock Cycle 521:
Completed 11/22

Clock Cycle 522:
Completed 12/22

Clock Cycle 523:
Completed 13/22

Clock Cycle 524:
Completed 14/22

Clock Cycle 525:
Completed 15/22

Clock Cycle 526:
Completed 16/22

Clock Cycle 527:
Completed 17/22

Clock Cycle 528:
Completed 18/22

Clock Cycle 529:
Completed 19/22

Clock Cycle 530:
Completed 20/22

Clock Cycle 531:
Completed 21/22

Clock Cycle 532:
Completed 22/22
$t3 = 0
Finished Instruction lw 2948 $t3 on Line 79

Clock Cycle 533:
Started lw 2856 $t1 on Line 85
Completed 1/2

Clock Cycle 534:
Completed 2/2
$t1 = 0
Finished Instruction lw 2856 $t1 on Line 85

Clock Cycle 535:
Started lw 2100 $t4 on Line 86
Completed 1/2
DRAM Request(Read) Issued for lw 3300 $t1 on Line 87

Clock Cycle 536:
Completed 2/2
$t4 = 0
Finished Instruction lw 2100 $t4 on Line 86

Clock Cycle 537:
Started lw 636 $t2 on Line 84
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2144 0 on Line 88

Clock Cycle 538:
Completed 2/12

Clock Cycle 539:
Completed 3/12

Clock Cycle 540:
Completed 4/12

Clock Cycle 541:
Completed 5/12

Clock Cycle 542:
Completed 6/12

Clock Cycle 543:
Completed 7/12

Clock Cycle 544:
Completed 8/12

Clock Cycle 545:
Completed 9/12

Clock Cycle 546:
Completed 10/12

Clock Cycle 547:
Completed 11/12

Clock Cycle 548:
Completed 12/12
$t2 = 0
Finished Instruction lw 636 $t2 on Line 84

Clock Cycle 549:
Started lw 3300 $t1 on Line 87
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 550:
Completed 2/12

Clock Cycle 551:
Completed 3/12

Clock Cycle 552:
Completed 4/12

Clock Cycle 553:
Completed 5/12

Clock Cycle 554:
Completed 6/12

Clock Cycle 555:
Completed 7/12

Clock Cycle 556:
Completed 8/12

Clock Cycle 557:
Completed 9/12

Clock Cycle 558:
Completed 10/12

Clock Cycle 559:
Completed 11/12

Clock Cycle 560:
Completed 12/12
$t1 = 0
Finished Instruction lw 3300 $t1 on Line 87

Clock Cycle 561:
Started sw 2144 0 on Line 88
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 748 0 on Line 89

Clock Cycle 562:
Completed 2/12
addi$t2,$t3,412
$t2 = 412

Clock Cycle 563:
Completed 3/12
addi$t2,$t3,3476
$t2 = 3476

Clock Cycle 564:
Completed 4/12
addi$t2,$t4,1264
$t2 = 1264

Clock Cycle 565:
Completed 5/12
DRAM Request(Write) Issued for sw 1620 0 on Line 93

Clock Cycle 566:
Completed 6/12
DRAM Request(Read) Issued for lw 2900 $t4 on Line 94

Clock Cycle 567:
Completed 7/12

Clock Cycle 568:
Completed 8/12

Clock Cycle 569:
Completed 9/12

Clock Cycle 570:
Completed 10/12

Clock Cycle 571:
Completed 11/12

Clock Cycle 572:
Completed 12/12
Finished Instruction sw 2144 0 on Line 88

Clock Cycle 573:
Started lw 2900 $t4 on Line 94
Completed 1/2

Clock Cycle 574:
Completed 2/2
$t4 = 0
Finished Instruction lw 2900 $t4 on Line 94

Clock Cycle 575:
Started sw 748 0 on Line 89
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t4,$t3,2024
$t4 = 2024

Clock Cycle 576:
Completed 2/22
DRAM Request(Read) Issued for lw 2716 $t4 on Line 96

Clock Cycle 577:
Completed 3/22
addi$t1,$t3,2160
$t1 = 2160

Clock Cycle 578:
Completed 4/22
DRAM Request(Write) Issued for sw 1428 0 on Line 98

Clock Cycle 579:
Completed 5/22
DRAM Request(Read) Issued for lw 2788 $t2 on Line 99

Clock Cycle 580:
Completed 6/22

Clock Cycle 581:
Completed 7/22

Clock Cycle 582:
Completed 8/22

Clock Cycle 583:
Completed 9/22

Clock Cycle 584:
Completed 10/22

Clock Cycle 585:
Completed 11/22

Clock Cycle 586:
Completed 12/22

Clock Cycle 587:
Completed 13/22

Clock Cycle 588:
Completed 14/22

Clock Cycle 589:
Completed 15/22

Clock Cycle 590:
Completed 16/22

Clock Cycle 591:
Completed 17/22

Clock Cycle 592:
Completed 18/22

Clock Cycle 593:
Completed 19/22

Clock Cycle 594:
Completed 20/22

Clock Cycle 595:
Completed 21/22

Clock Cycle 596:
Completed 22/22
Finished Instruction sw 748 0 on Line 89

Clock Cycle 597:
Started lw 2716 $t4 on Line 96
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 598:
Completed 2/22

Clock Cycle 599:
Completed 3/22

Clock Cycle 600:
Completed 4/22

Clock Cycle 601:
Completed 5/22

Clock Cycle 602:
Completed 6/22

Clock Cycle 603:
Completed 7/22

Clock Cycle 604:
Completed 8/22

Clock Cycle 605:
Completed 9/22

Clock Cycle 606:
Completed 10/22

Clock Cycle 607:
Completed 11/22

Clock Cycle 608:
Completed 12/22

Clock Cycle 609:
Completed 13/22

Clock Cycle 610:
Completed 14/22

Clock Cycle 611:
Completed 15/22

Clock Cycle 612:
Completed 16/22

Clock Cycle 613:
Completed 17/22

Clock Cycle 614:
Completed 18/22

Clock Cycle 615:
Completed 19/22

Clock Cycle 616:
Completed 20/22

Clock Cycle 617:
Completed 21/22

Clock Cycle 618:
Completed 22/22
$t4 = 0
Finished Instruction lw 2716 $t4 on Line 96

Clock Cycle 619:
Started lw 2788 $t2 on Line 99
Completed 1/2

Clock Cycle 620:
Completed 2/2
$t2 = 0
Finished Instruction lw 2788 $t2 on Line 99

Clock Cycle 621:
Started sw 1620 0 on Line 93
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t0,304
$t2 = 304

Clock Cycle 622:
Completed 2/12
addi$t0,$t1,3200
$t0 = 5360

Clock Cycle 623:
Completed 3/12
DRAM Request(Write) Issued for sw 1148 0 on Line 102

Clock Cycle 624:
Completed 4/12
DRAM Request(Write) Issued for sw 60 304 on Line 103

Clock Cycle 625:
Completed 5/12
addi$t1,$t2,3792
$t1 = 4096

Clock Cycle 626:
Completed 6/12
DRAM Request(Write) Issued for sw 1568 0 on Line 105

Clock Cycle 627:
Completed 7/12
DRAM Request(Write) Issued for sw 1336 304 on Line 106

Clock Cycle 628:
Completed 8/12
DRAM Request(Read) Issued for lw 184 $t0 on Line 107

Clock Cycle 629:
Completed 9/12
DRAM Request(Read) Issued for lw 924 $t4 on Line 108

Clock Cycle 630:
Completed 10/12
addi$t2,$t2,624
$t2 = 928

Clock Cycle 631:
Completed 11/12
addi$t2,$t3,148
$t2 = 148

Clock Cycle 632:
Completed 12/12
Finished Instruction sw 1620 0 on Line 93

Clock Cycle 633:
Started sw 1428 0 on Line 98
Completed 1/2

Clock Cycle 634:
Completed 2/2
Finished Instruction sw 1428 0 on Line 98

Clock Cycle 635:
Started sw 1148 0 on Line 102
Completed 1/2

Clock Cycle 636:
Completed 2/2
Finished Instruction sw 1148 0 on Line 102

Clock Cycle 637:
Started sw 1568 0 on Line 105
Completed 1/2

Clock Cycle 638:
Completed 2/2
Finished Instruction sw 1568 0 on Line 105

Clock Cycle 639:
Started sw 1336 304 on Line 106
Completed 1/2

Clock Cycle 640:
Completed 2/2
Finished Instruction sw 1336 304 on Line 106

Clock Cycle 641:
Started sw 60 304 on Line 103
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 642:
Completed 2/22

Clock Cycle 643:
Completed 3/22

Clock Cycle 644:
Completed 4/22

Clock Cycle 645:
Completed 5/22

Clock Cycle 646:
Completed 6/22

Clock Cycle 647:
Completed 7/22

Clock Cycle 648:
Completed 8/22

Clock Cycle 649:
Completed 9/22

Clock Cycle 650:
Completed 10/22
Memory at 1336 = 304

Clock Cycle 651:
Completed 11/22

Clock Cycle 652:
Completed 12/22

Clock Cycle 653:
Completed 13/22

Clock Cycle 654:
Completed 14/22

Clock Cycle 655:
Completed 15/22

Clock Cycle 656:
Completed 16/22

Clock Cycle 657:
Completed 17/22

Clock Cycle 658:
Completed 18/22

Clock Cycle 659:
Completed 19/22

Clock Cycle 660:
Completed 20/22

Clock Cycle 661:
Completed 21/22

Clock Cycle 662:
Completed 22/22
Finished Instruction sw 60 304 on Line 103

Clock Cycle 663:
Started lw 924 $t4 on Line 108
Completed 1/2

Clock Cycle 664:
Completed 2/2
$t4 = 0
Finished Instruction lw 924 $t4 on Line 108

Clock Cycle 665:
Started lw 184 $t0 on Line 107
Completed 1/2
addi$t4,$t1,2956
$t4 = 7052

Clock Cycle 666:
Completed 2/2
$t0 = 0
Finished Instruction lw 184 $t0 on Line 107
DRAM Request(Read) Issued for lw 2296 $t4 on Line 112

Clock Cycle 667:
Started lw 2296 $t4 on Line 112
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1044 4096 on Line 113

Clock Cycle 668:
Completed 2/22
addi$t3,$t2,3644
$t3 = 3792

Clock Cycle 669:
Completed 3/22
addi$t2,$t0,912
$t2 = 912

Clock Cycle 670:
Completed 4/22

Clock Cycle 671:
Completed 5/22

Clock Cycle 672:
Completed 6/22

Clock Cycle 673:
Completed 7/22

Clock Cycle 674:
Completed 8/22

Clock Cycle 675:
Completed 9/22

Clock Cycle 676:
Completed 10/22
Memory at 60 = 304

Clock Cycle 677:
Completed 11/22

Clock Cycle 678:
Completed 12/22

Clock Cycle 679:
Completed 13/22

Clock Cycle 680:
Completed 14/22

Clock Cycle 681:
Completed 15/22

Clock Cycle 682:
Completed 16/22

Clock Cycle 683:
Completed 17/22

Clock Cycle 684:
Completed 18/22

Clock Cycle 685:
Completed 19/22

Clock Cycle 686:
Completed 20/22

Clock Cycle 687:
Completed 21/22

Clock Cycle 688:
Completed 22/22
$t4 = 0
Finished Instruction lw 2296 $t4 on Line 112

Clock Cycle 689:
Started sw 1044 4096 on Line 113
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t4,2992
$t4 = 2992

Clock Cycle 690:
Completed 2/12
addi$t1,$t3,2696
$t1 = 6488

Clock Cycle 691:
Completed 3/12
DRAM Request(Write) Issued for sw 496 2992 on Line 118

Clock Cycle 692:
Completed 4/12
DRAM Request(Write) Issued for sw 1872 6488 on Line 119

Clock Cycle 693:
Completed 5/12
DRAM Request(Write) Issued for sw 1364 912 on Line 120

Clock Cycle 694:
Completed 6/12
DRAM Request(Write) Issued for sw 2324 912 on Line 121

Clock Cycle 695:
Completed 7/12
addi$t3,$t1,368
$t3 = 6856

Clock Cycle 696:
Completed 8/12
addi$t1,$t2,3756
$t1 = 4668

Clock Cycle 697:
Completed 9/12
DRAM Request(Read) Issued for lw 2884 $t0 on Line 124

Clock Cycle 698:
Completed 10/12

Clock Cycle 699:
Completed 11/12

Clock Cycle 700:
Completed 12/12
Finished Instruction sw 1044 4096 on Line 113

Clock Cycle 701:
Started sw 1872 6488 on Line 119
Completed 1/2

Clock Cycle 702:
Completed 2/2
Finished Instruction sw 1872 6488 on Line 119

Clock Cycle 703:
Started sw 1364 912 on Line 120
Completed 1/2

Clock Cycle 704:
Completed 2/2
Finished Instruction sw 1364 912 on Line 120

Clock Cycle 705:
Started sw 2324 912 on Line 121
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 706:
Completed 2/22

Clock Cycle 707:
Completed 3/22

Clock Cycle 708:
Completed 4/22

Clock Cycle 709:
Completed 5/22

Clock Cycle 710:
Completed 6/22

Clock Cycle 711:
Completed 7/22

Clock Cycle 712:
Completed 8/22

Clock Cycle 713:
Completed 9/22

Clock Cycle 714:
Completed 10/22
Memory at 1044 = 4096
Memory at 1364 = 912
Memory at 1872 = 6488

Clock Cycle 715:
Completed 11/22

Clock Cycle 716:
Completed 12/22

Clock Cycle 717:
Completed 13/22

Clock Cycle 718:
Completed 14/22

Clock Cycle 719:
Completed 15/22

Clock Cycle 720:
Completed 16/22

Clock Cycle 721:
Completed 17/22

Clock Cycle 722:
Completed 18/22

Clock Cycle 723:
Completed 19/22

Clock Cycle 724:
Completed 20/22

Clock Cycle 725:
Completed 21/22

Clock Cycle 726:
Completed 22/22
Finished Instruction sw 2324 912 on Line 121

Clock Cycle 727:
Started lw 2884 $t0 on Line 124
Completed 1/2

Clock Cycle 728:
Completed 2/2
$t0 = 0
Finished Instruction lw 2884 $t0 on Line 124

Clock Cycle 729:
Started sw 496 2992 on Line 118
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1184 $t0 on Line 125

Clock Cycle 730:
Completed 2/22

Clock Cycle 731:
Completed 3/22

Clock Cycle 732:
Completed 4/22

Clock Cycle 733:
Completed 5/22

Clock Cycle 734:
Completed 6/22

Clock Cycle 735:
Completed 7/22

Clock Cycle 736:
Completed 8/22

Clock Cycle 737:
Completed 9/22

Clock Cycle 738:
Completed 10/22
Memory at 2324 = 912

Clock Cycle 739:
Completed 11/22

Clock Cycle 740:
Completed 12/22

Clock Cycle 741:
Completed 13/22

Clock Cycle 742:
Completed 14/22

Clock Cycle 743:
Completed 15/22

Clock Cycle 744:
Completed 16/22

Clock Cycle 745:
Completed 17/22

Clock Cycle 746:
Completed 18/22

Clock Cycle 747:
Completed 19/22

Clock Cycle 748:
Completed 20/22

Clock Cycle 749:
Completed 21/22

Clock Cycle 750:
Completed 22/22
Finished Instruction sw 496 2992 on Line 118

Clock Cycle 751:
Started lw 1184 $t0 on Line 125
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 752:
Completed 2/22

Clock Cycle 753:
Completed 3/22

Clock Cycle 754:
Completed 4/22

Clock Cycle 755:
Completed 5/22

Clock Cycle 756:
Completed 6/22

Clock Cycle 757:
Completed 7/22

Clock Cycle 758:
Completed 8/22

Clock Cycle 759:
Completed 9/22

Clock Cycle 760:
Completed 10/22
Memory at 496 = 2992

Clock Cycle 761:
Completed 11/22

Clock Cycle 762:
Completed 12/22

Clock Cycle 763:
Completed 13/22

Clock Cycle 764:
Completed 14/22

Clock Cycle 765:
Completed 15/22

Clock Cycle 766:
Completed 16/22

Clock Cycle 767:
Completed 17/22

Clock Cycle 768:
Completed 18/22

Clock Cycle 769:
Completed 19/22

Clock Cycle 770:
Completed 20/22

Clock Cycle 771:
Completed 21/22

Clock Cycle 772:
Completed 22/22
$t0 = 0
Finished Instruction lw 1184 $t0 on Line 125

Clock Cycle 773:
addi$t0,$t2,2112
$t0 = 3024

Clock Cycle 774:
addi$t3,$t4,2896
$t3 = 5888

Clock Cycle 775:
DRAM Request(Read) Issued for lw 2456 $t3 on Line 128

Clock Cycle 776:
Started lw 2456 $t3 on Line 128
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t2,3700
$t1 = 4612

Clock Cycle 777:
Completed 2/12

Clock Cycle 778:
Completed 3/12

Clock Cycle 779:
Completed 4/12

Clock Cycle 780:
Completed 5/12

Clock Cycle 781:
Completed 6/12

Clock Cycle 782:
Completed 7/12

Clock Cycle 783:
Completed 8/12

Clock Cycle 784:
Completed 9/12

Clock Cycle 785:
Completed 10/12

Clock Cycle 786:
Completed 11/12

Clock Cycle 787:
Completed 12/12
$t3 = 0
Finished Instruction lw 2456 $t3 on Line 128

Clock Cycle 788:
addi$t3,$t4,1876
$t3 = 4868

Clock Cycle 789:
DRAM Request(Read) Issued for lw 288 $t3 on Line 131

Clock Cycle 790:
Started lw 288 $t3 on Line 131
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 428 $t4 on Line 132

Clock Cycle 791:
Completed 2/12
DRAM Request(Write) Issued for sw 1564 4612 on Line 133

Clock Cycle 792:
Completed 3/12
DRAM Request(Write) Issued for sw 3068 912 on Line 134

Clock Cycle 793:
Completed 4/12
DRAM Request(Read) Issued for lw 3944 $t1 on Line 135

Clock Cycle 794:
Completed 5/12

Clock Cycle 795:
Completed 6/12

Clock Cycle 796:
Completed 7/12

Clock Cycle 797:
Completed 8/12

Clock Cycle 798:
Completed 9/12

Clock Cycle 799:
Completed 10/12

Clock Cycle 800:
Completed 11/12

Clock Cycle 801:
Completed 12/12
$t3 = 0
Finished Instruction lw 288 $t3 on Line 131

Clock Cycle 802:
Started lw 428 $t4 on Line 132
Completed 1/2
addi$t3,$t3,3888
$t3 = 3888

Clock Cycle 803:
Completed 2/2
$t4 = 0
Finished Instruction lw 428 $t4 on Line 132

Clock Cycle 804:
Started sw 1564 4612 on Line 133
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 805:
Completed 2/12

Clock Cycle 806:
Completed 3/12

Clock Cycle 807:
Completed 4/12

Clock Cycle 808:
Completed 5/12

Clock Cycle 809:
Completed 6/12

Clock Cycle 810:
Completed 7/12

Clock Cycle 811:
Completed 8/12

Clock Cycle 812:
Completed 9/12

Clock Cycle 813:
Completed 10/12

Clock Cycle 814:
Completed 11/12

Clock Cycle 815:
Completed 12/12
Finished Instruction sw 1564 4612 on Line 133

Clock Cycle 816:
Started lw 3944 $t1 on Line 135
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 817:
Completed 2/22

Clock Cycle 818:
Completed 3/22

Clock Cycle 819:
Completed 4/22

Clock Cycle 820:
Completed 5/22

Clock Cycle 821:
Completed 6/22

Clock Cycle 822:
Completed 7/22

Clock Cycle 823:
Completed 8/22

Clock Cycle 824:
Completed 9/22

Clock Cycle 825:
Completed 10/22
Memory at 1564 = 4612

Clock Cycle 826:
Completed 11/22

Clock Cycle 827:
Completed 12/22

Clock Cycle 828:
Completed 13/22

Clock Cycle 829:
Completed 14/22

Clock Cycle 830:
Completed 15/22

Clock Cycle 831:
Completed 16/22

Clock Cycle 832:
Completed 17/22

Clock Cycle 833:
Completed 18/22

Clock Cycle 834:
Completed 19/22

Clock Cycle 835:
Completed 20/22

Clock Cycle 836:
Completed 21/22

Clock Cycle 837:
Completed 22/22
$t1 = 0
Finished Instruction lw 3944 $t1 on Line 135

Clock Cycle 838:
Started sw 3068 912 on Line 134
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t2,412
$t1 = 1324

Clock Cycle 839:
Completed 2/12
addi$t1,$t3,3888
$t1 = 7776

Clock Cycle 840:
Completed 3/12
addi$t3,$t2,1052
$t3 = 1964

Clock Cycle 841:
Completed 4/12
DRAM Request(Read) Issued for lw 2188 $t4 on Line 140

Clock Cycle 842:
Completed 5/12
DRAM Request(Write) Issued for sw 3468 912 on Line 141

Clock Cycle 843:
Completed 6/12

Clock Cycle 844:
Completed 7/12

Clock Cycle 845:
Completed 8/12

Clock Cycle 846:
Completed 9/12

Clock Cycle 847:
Completed 10/12

Clock Cycle 848:
Completed 11/12

Clock Cycle 849:
Completed 12/12
Finished Instruction sw 3068 912 on Line 134

Clock Cycle 850:
Started lw 2188 $t4 on Line 140
Completed 1/2

Clock Cycle 851:
Completed 2/2
$t4 = 0
Finished Instruction lw 2188 $t4 on Line 140

Clock Cycle 852:
Started sw 3468 912 on Line 141
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1164 0 on Line 142

Clock Cycle 853:
Completed 2/22
DRAM Request(Write) Issued for sw 556 3024 on Line 143

Clock Cycle 854:
Completed 3/22
DRAM Request(Write) Issued for sw 1948 0 on Line 144

Clock Cycle 855:
Completed 4/22
addi$t0,$t4,3504
$t0 = 3504

Clock Cycle 856:
Completed 5/22
addi$t3,$t4,444
$t3 = 444

Clock Cycle 857:
Completed 6/22
DRAM Request(Write) Issued for sw 1700 0 on Line 147

Clock Cycle 858:
Completed 7/22
DRAM Request(Read) Issued for lw 2360 $t0 on Line 148

Clock Cycle 859:
Completed 8/22

Clock Cycle 860:
Completed 9/22

Clock Cycle 861:
Completed 10/22
Memory at 3068 = 912

Clock Cycle 862:
Completed 11/22

Clock Cycle 863:
Completed 12/22

Clock Cycle 864:
Completed 13/22

Clock Cycle 865:
Completed 14/22

Clock Cycle 866:
Completed 15/22

Clock Cycle 867:
Completed 16/22

Clock Cycle 868:
Completed 17/22

Clock Cycle 869:
Completed 18/22

Clock Cycle 870:
Completed 19/22

Clock Cycle 871:
Completed 20/22

Clock Cycle 872:
Completed 21/22

Clock Cycle 873:
Completed 22/22
Finished Instruction sw 3468 912 on Line 141

Clock Cycle 874:
Started lw 2360 $t0 on Line 148
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 875:
Completed 2/22

Clock Cycle 876:
Completed 3/22

Clock Cycle 877:
Completed 4/22

Clock Cycle 878:
Completed 5/22

Clock Cycle 879:
Completed 6/22

Clock Cycle 880:
Completed 7/22

Clock Cycle 881:
Completed 8/22

Clock Cycle 882:
Completed 9/22

Clock Cycle 883:
Completed 10/22
Memory at 3468 = 912

Clock Cycle 884:
Completed 11/22

Clock Cycle 885:
Completed 12/22

Clock Cycle 886:
Completed 13/22

Clock Cycle 887:
Completed 14/22

Clock Cycle 888:
Completed 15/22

Clock Cycle 889:
Completed 16/22

Clock Cycle 890:
Completed 17/22

Clock Cycle 891:
Completed 18/22

Clock Cycle 892:
Completed 19/22

Clock Cycle 893:
Completed 20/22

Clock Cycle 894:
Completed 21/22

Clock Cycle 895:
Completed 22/22
$t0 = 0
Finished Instruction lw 2360 $t0 on Line 148

Clock Cycle 896:
Started sw 1164 0 on Line 142
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 408 0 on Line 149

Clock Cycle 897:
Completed 2/12
addi$t3,$t0,2128
$t3 = 2128

Clock Cycle 898:
Completed 3/12
DRAM Request(Write) Issued for sw 120 912 on Line 151

Clock Cycle 899:
Completed 4/12
addi$t3,$t1,3256
$t3 = 11032

Clock Cycle 900:
Completed 5/12
DRAM Request(Read) Issued for lw 2628 $t0 on Line 153

Clock Cycle 901:
Completed 6/12
DRAM Request(Read) Issued for lw 3232 $t1 on Line 154

Clock Cycle 902:
Completed 7/12

Clock Cycle 903:
Completed 8/12

Clock Cycle 904:
Completed 9/12

Clock Cycle 905:
Completed 10/12

Clock Cycle 906:
Completed 11/12

Clock Cycle 907:
Completed 12/12
Finished Instruction sw 1164 0 on Line 142

Clock Cycle 908:
Started sw 1948 0 on Line 144
Completed 1/2

Clock Cycle 909:
Completed 2/2
Finished Instruction sw 1948 0 on Line 144

Clock Cycle 910:
Started sw 1700 0 on Line 147
Completed 1/2

Clock Cycle 911:
Completed 2/2
Finished Instruction sw 1700 0 on Line 147

Clock Cycle 912:
Started lw 2628 $t0 on Line 153
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 913:
Completed 2/22

Clock Cycle 914:
Completed 3/22

Clock Cycle 915:
Completed 4/22

Clock Cycle 916:
Completed 5/22

Clock Cycle 917:
Completed 6/22

Clock Cycle 918:
Completed 7/22

Clock Cycle 919:
Completed 8/22

Clock Cycle 920:
Completed 9/22

Clock Cycle 921:
Completed 10/22

Clock Cycle 922:
Completed 11/22

Clock Cycle 923:
Completed 12/22

Clock Cycle 924:
Completed 13/22

Clock Cycle 925:
Completed 14/22

Clock Cycle 926:
Completed 15/22

Clock Cycle 927:
Completed 16/22

Clock Cycle 928:
Completed 17/22

Clock Cycle 929:
Completed 18/22

Clock Cycle 930:
Completed 19/22

Clock Cycle 931:
Completed 20/22

Clock Cycle 932:
Completed 21/22

Clock Cycle 933:
Completed 22/22
$t0 = 0
Finished Instruction lw 2628 $t0 on Line 153

Clock Cycle 934:
Started sw 556 3024 on Line 143
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t3,2208
$t0 = 13240

Clock Cycle 935:
Completed 2/12
DRAM Request(Read) Issued for lw 120 $t3 on Line 156

Clock Cycle 936:
Completed 3/12
DRAM Request(Write) Issued for sw 716 13240 on Line 157

Clock Cycle 937:
Completed 4/12

Clock Cycle 938:
Completed 5/12

Clock Cycle 939:
Completed 6/12

Clock Cycle 940:
Completed 7/12

Clock Cycle 941:
Completed 8/12

Clock Cycle 942:
Completed 9/12

Clock Cycle 943:
Completed 10/12

Clock Cycle 944:
Completed 11/12

Clock Cycle 945:
Completed 12/12
Finished Instruction sw 556 3024 on Line 143

Clock Cycle 946:
Started sw 408 0 on Line 149
Completed 1/2

Clock Cycle 947:
Completed 2/2
Finished Instruction sw 408 0 on Line 149

Clock Cycle 948:
Started sw 120 912 on Line 151
Completed 1/2

Clock Cycle 949:
Completed 2/2
Finished Instruction sw 120 912 on Line 151

Clock Cycle 950:
Started lw 120 $t3 on Line 156
Completed 1/2

Clock Cycle 951:
Completed 2/2
$t3 = 912
Finished Instruction lw 120 $t3 on Line 156

Clock Cycle 952:
Started sw 716 13240 on Line 157
Completed 1/2

Clock Cycle 953:
Completed 2/2
Finished Instruction sw 716 13240 on Line 157

Clock Cycle 954:
Started lw 3232 $t1 on Line 154
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 955:
Completed 2/22

Clock Cycle 956:
Completed 3/22

Clock Cycle 957:
Completed 4/22

Clock Cycle 958:
Completed 5/22

Clock Cycle 959:
Completed 6/22

Clock Cycle 960:
Completed 7/22

Clock Cycle 961:
Completed 8/22

Clock Cycle 962:
Completed 9/22

Clock Cycle 963:
Completed 10/22
Memory at 120 = 912
Memory at 556 = 3024
Memory at 716 = 13240

Clock Cycle 964:
Completed 11/22

Clock Cycle 965:
Completed 12/22

Clock Cycle 966:
Completed 13/22

Clock Cycle 967:
Completed 14/22

Clock Cycle 968:
Completed 15/22

Clock Cycle 969:
Completed 16/22

Clock Cycle 970:
Completed 17/22

Clock Cycle 971:
Completed 18/22

Clock Cycle 972:
Completed 19/22

Clock Cycle 973:
Completed 20/22

Clock Cycle 974:
Completed 21/22

Clock Cycle 975:
Completed 22/22
$t1 = 0
Finished Instruction lw 3232 $t1 on Line 154

Clock Cycle 976:
DRAM Request(Write) Issued for sw 1284 0 on Line 158

Clock Cycle 977:
Started sw 1284 0 on Line 158
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t0,2052
$t0 = 15292

Clock Cycle 978:
Completed 2/12
addi$t0,$t1,3172
$t0 = 3172

Clock Cycle 979:
Completed 3/12
DRAM Request(Write) Issued for sw 1232 0 on Line 161

Clock Cycle 980:
Completed 4/12
DRAM Request(Write) Issued for sw 3936 912 on Line 162

Clock Cycle 981:
Completed 5/12
DRAM Request(Write) Issued for sw 920 3172 on Line 163

Clock Cycle 982:
Completed 6/12
DRAM Request(Write) Issued for sw 2428 3172 on Line 164

Clock Cycle 983:
Completed 7/12
DRAM Request(Read) Issued for lw 2660 $t1 on Line 165

Clock Cycle 984:
Completed 8/12
addi$t2,$t2,936
$t2 = 1848

Clock Cycle 985:
Completed 9/12

Clock Cycle 986:
Completed 10/12

Clock Cycle 987:
Completed 11/12

Clock Cycle 988:
Completed 12/12
Finished Instruction sw 1284 0 on Line 158

Clock Cycle 989:
Started sw 1232 0 on Line 161
Completed 1/2

Clock Cycle 990:
Completed 2/2
Finished Instruction sw 1232 0 on Line 161

Clock Cycle 991:
Started sw 2428 3172 on Line 164
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 992:
Completed 2/22

Clock Cycle 993:
Completed 3/22

Clock Cycle 994:
Completed 4/22

Clock Cycle 995:
Completed 5/22

Clock Cycle 996:
Completed 6/22

Clock Cycle 997:
Completed 7/22

Clock Cycle 998:
Completed 8/22

Clock Cycle 999:
Completed 9/22

Clock Cycle 1000:
Completed 10/22

Clock Cycle 1001:
Completed 11/22

Clock Cycle 1002:
Completed 12/22

Clock Cycle 1003:
Completed 13/22

Clock Cycle 1004:
Completed 14/22

Clock Cycle 1005:
Completed 15/22

Clock Cycle 1006:
Completed 16/22

Clock Cycle 1007:
Completed 17/22

Clock Cycle 1008:
Completed 18/22

Clock Cycle 1009:
Completed 19/22

Clock Cycle 1010:
Completed 20/22

Clock Cycle 1011:
Completed 21/22

Clock Cycle 1012:
Completed 22/22
Finished Instruction sw 2428 3172 on Line 164

Clock Cycle 1013:
Started lw 2660 $t1 on Line 165
Completed 1/2

Clock Cycle 1014:
Completed 2/2
$t1 = 0
Finished Instruction lw 2660 $t1 on Line 165

Clock Cycle 1015:
Started sw 3936 912 on Line 162
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2500 $t1 on Line 167

Clock Cycle 1016:
Completed 2/22
DRAM Request(Read) Issued for lw 2984 $t2 on Line 168

Clock Cycle 1017:
Completed 3/22

Clock Cycle 1018:
Completed 4/22

Clock Cycle 1019:
Completed 5/22

Clock Cycle 1020:
Completed 6/22

Clock Cycle 1021:
Completed 7/22

Clock Cycle 1022:
Completed 8/22

Clock Cycle 1023:
Completed 9/22

Clock Cycle 1024:
Completed 10/22
Memory at 2428 = 3172

Clock Cycle 1025:
Completed 11/22

Clock Cycle 1026:
Completed 12/22

Clock Cycle 1027:
Completed 13/22

Clock Cycle 1028:
Completed 14/22

Clock Cycle 1029:
Completed 15/22

Clock Cycle 1030:
Completed 16/22

Clock Cycle 1031:
Completed 17/22

Clock Cycle 1032:
Completed 18/22

Clock Cycle 1033:
Completed 19/22

Clock Cycle 1034:
Completed 20/22

Clock Cycle 1035:
Completed 21/22

Clock Cycle 1036:
Completed 22/22
Finished Instruction sw 3936 912 on Line 162

Clock Cycle 1037:
Started lw 2500 $t1 on Line 167
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1038:
Completed 2/22

Clock Cycle 1039:
Completed 3/22

Clock Cycle 1040:
Completed 4/22

Clock Cycle 1041:
Completed 5/22

Clock Cycle 1042:
Completed 6/22

Clock Cycle 1043:
Completed 7/22

Clock Cycle 1044:
Completed 8/22

Clock Cycle 1045:
Completed 9/22

Clock Cycle 1046:
Completed 10/22
Memory at 3936 = 912

Clock Cycle 1047:
Completed 11/22

Clock Cycle 1048:
Completed 12/22

Clock Cycle 1049:
Completed 13/22

Clock Cycle 1050:
Completed 14/22

Clock Cycle 1051:
Completed 15/22

Clock Cycle 1052:
Completed 16/22

Clock Cycle 1053:
Completed 17/22

Clock Cycle 1054:
Completed 18/22

Clock Cycle 1055:
Completed 19/22

Clock Cycle 1056:
Completed 20/22

Clock Cycle 1057:
Completed 21/22

Clock Cycle 1058:
Completed 22/22
$t1 = 0
Finished Instruction lw 2500 $t1 on Line 167

Clock Cycle 1059:
Started lw 2984 $t2 on Line 168
Completed 1/2
DRAM Request(Write) Issued for sw 3016 0 on Line 169

Clock Cycle 1060:
Completed 2/2
$t2 = 0
Finished Instruction lw 2984 $t2 on Line 168
DRAM Request(Write) Issued for sw 1324 0 on Line 170

Clock Cycle 1061:
Started sw 3016 0 on Line 169
Completed 1/2
DRAM Request(Read) Issued for lw 964 $t1 on Line 171

Clock Cycle 1062:
Completed 2/2
Finished Instruction sw 3016 0 on Line 169
DRAM Request(Read) Issued for lw 3312 $t4 on Line 172

Clock Cycle 1063:
Started sw 920 3172 on Line 163
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 684 $t2 on Line 173

Clock Cycle 1064:
Completed 2/22

Clock Cycle 1065:
Completed 3/22

Clock Cycle 1066:
Completed 4/22

Clock Cycle 1067:
Completed 5/22

Clock Cycle 1068:
Completed 6/22

Clock Cycle 1069:
Completed 7/22

Clock Cycle 1070:
Completed 8/22

Clock Cycle 1071:
Completed 9/22

Clock Cycle 1072:
Completed 10/22

Clock Cycle 1073:
Completed 11/22

Clock Cycle 1074:
Completed 12/22

Clock Cycle 1075:
Completed 13/22

Clock Cycle 1076:
Completed 14/22

Clock Cycle 1077:
Completed 15/22

Clock Cycle 1078:
Completed 16/22

Clock Cycle 1079:
Completed 17/22

Clock Cycle 1080:
Completed 18/22

Clock Cycle 1081:
Completed 19/22

Clock Cycle 1082:
Completed 20/22

Clock Cycle 1083:
Completed 21/22

Clock Cycle 1084:
Completed 22/22
Finished Instruction sw 920 3172 on Line 163

Clock Cycle 1085:
Started lw 684 $t2 on Line 173
Completed 1/2

Clock Cycle 1086:
Completed 2/2
$t2 = 0
Finished Instruction lw 684 $t2 on Line 173

Clock Cycle 1087:
Started lw 964 $t1 on Line 171
Completed 1/2

Clock Cycle 1088:
Completed 2/2
$t1 = 0
Finished Instruction lw 964 $t1 on Line 171

Clock Cycle 1089:
Started lw 3312 $t4 on Line 172
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1090:
Completed 2/22

Clock Cycle 1091:
Completed 3/22

Clock Cycle 1092:
Completed 4/22

Clock Cycle 1093:
Completed 5/22

Clock Cycle 1094:
Completed 6/22

Clock Cycle 1095:
Completed 7/22

Clock Cycle 1096:
Completed 8/22

Clock Cycle 1097:
Completed 9/22

Clock Cycle 1098:
Completed 10/22
Memory at 920 = 3172

Clock Cycle 1099:
Completed 11/22

Clock Cycle 1100:
Completed 12/22

Clock Cycle 1101:
Completed 13/22

Clock Cycle 1102:
Completed 14/22

Clock Cycle 1103:
Completed 15/22

Clock Cycle 1104:
Completed 16/22

Clock Cycle 1105:
Completed 17/22

Clock Cycle 1106:
Completed 18/22

Clock Cycle 1107:
Completed 19/22

Clock Cycle 1108:
Completed 20/22

Clock Cycle 1109:
Completed 21/22

Clock Cycle 1110:
Completed 22/22
$t4 = 0
Finished Instruction lw 3312 $t4 on Line 172

Clock Cycle 1111:
Started sw 1324 0 on Line 170
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t4,2044
$t2 = 2044

Clock Cycle 1112:
Completed 2/12
DRAM Request(Read) Issued for lw 2792 $t4 on Line 175

Clock Cycle 1113:
Completed 3/12
addi$t1,$t2,2608
$t1 = 4652

Clock Cycle 1114:
Completed 4/12

Clock Cycle 1115:
Completed 5/12

Clock Cycle 1116:
Completed 6/12

Clock Cycle 1117:
Completed 7/12

Clock Cycle 1118:
Completed 8/12

Clock Cycle 1119:
Completed 9/12

Clock Cycle 1120:
Completed 10/12

Clock Cycle 1121:
Completed 11/12

Clock Cycle 1122:
Completed 12/12
Finished Instruction sw 1324 0 on Line 170

Clock Cycle 1123:
Started lw 2792 $t4 on Line 175
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1124:
Completed 2/22

Clock Cycle 1125:
Completed 3/22

Clock Cycle 1126:
Completed 4/22

Clock Cycle 1127:
Completed 5/22

Clock Cycle 1128:
Completed 6/22

Clock Cycle 1129:
Completed 7/22

Clock Cycle 1130:
Completed 8/22

Clock Cycle 1131:
Completed 9/22

Clock Cycle 1132:
Completed 10/22

Clock Cycle 1133:
Completed 11/22

Clock Cycle 1134:
Completed 12/22

Clock Cycle 1135:
Completed 13/22

Clock Cycle 1136:
Completed 14/22

Clock Cycle 1137:
Completed 15/22

Clock Cycle 1138:
Completed 16/22

Clock Cycle 1139:
Completed 17/22

Clock Cycle 1140:
Completed 18/22

Clock Cycle 1141:
Completed 19/22

Clock Cycle 1142:
Completed 20/22

Clock Cycle 1143:
Completed 21/22

Clock Cycle 1144:
Completed 22/22
$t4 = 0
Finished Instruction lw 2792 $t4 on Line 175

Clock Cycle 1145:
addi$t4,$t4,2816
$t4 = 2816

Clock Cycle 1146:
addi$t4,$t2,932
$t4 = 2976

Clock Cycle 1147:
DRAM Request(Write) Issued for sw 2612 4652 on Line 179

Clock Cycle 1148:
Started sw 2612 4652 on Line 179
Completed 1/2
addi$t2,$t2,2848
$t2 = 4892

Clock Cycle 1149:
Completed 2/2
Finished Instruction sw 2612 4652 on Line 179
addi$t4,$t3,2720
$t4 = 3632

Clock Cycle 1150:
DRAM Request(Write) Issued for sw 692 3172 on Line 182

Clock Cycle 1151:
Started sw 692 3172 on Line 182
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2076 912 on Line 183

Clock Cycle 1152:
Completed 2/22
DRAM Request(Write) Issued for sw 1920 3632 on Line 184

Clock Cycle 1153:
Completed 3/22
DRAM Request(Read) Issued for lw 828 $t2 on Line 185

Clock Cycle 1154:
Completed 4/22
addi$t1,$t4,3408
$t1 = 7040

Clock Cycle 1155:
Completed 5/22
DRAM Request(Read) Issued for lw 284 $t4 on Line 187

Clock Cycle 1156:
Completed 6/22
DRAM Request(Write) Issued for sw 548 7040 on Line 188

Clock Cycle 1157:
Completed 7/22

Clock Cycle 1158:
Completed 8/22

Clock Cycle 1159:
Completed 9/22

Clock Cycle 1160:
Completed 10/22
Memory at 2612 = 4652

Clock Cycle 1161:
Completed 11/22

Clock Cycle 1162:
Completed 12/22

Clock Cycle 1163:
Completed 13/22

Clock Cycle 1164:
Completed 14/22

Clock Cycle 1165:
Completed 15/22

Clock Cycle 1166:
Completed 16/22

Clock Cycle 1167:
Completed 17/22

Clock Cycle 1168:
Completed 18/22

Clock Cycle 1169:
Completed 19/22

Clock Cycle 1170:
Completed 20/22

Clock Cycle 1171:
Completed 21/22

Clock Cycle 1172:
Completed 22/22
Finished Instruction sw 692 3172 on Line 182

Clock Cycle 1173:
Started lw 284 $t4 on Line 187
Completed 1/2

Clock Cycle 1174:
Completed 2/2
$t4 = 0
Finished Instruction lw 284 $t4 on Line 187

Clock Cycle 1175:
Started lw 828 $t2 on Line 185
Completed 1/2
addi$t4,$t4,560
$t4 = 560

Clock Cycle 1176:
Completed 2/2
$t2 = 8732
Finished Instruction lw 828 $t2 on Line 185
DRAM Request(Read) Issued for lw 1784 $t0 on Line 190

Clock Cycle 1177:
Started sw 548 7040 on Line 188
Completed 1/2
DRAM Request(Read) Issued for lw 2536 $t4 on Line 191

Clock Cycle 1178:
Completed 2/2
Finished Instruction sw 548 7040 on Line 188
DRAM Request(Write) Issued for sw 3816 7040 on Line 192

Clock Cycle 1179:
Started sw 2076 912 on Line 183
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1264 7040 on Line 193

Clock Cycle 1180:
Completed 2/22
DRAM Request(Read) Issued for lw 404 $t2 on Line 194

Clock Cycle 1181:
Completed 3/22
DRAM Request(Write) Issued for sw 2012 912 on Line 195

Clock Cycle 1182:
Completed 4/22

Clock Cycle 1183:
Completed 5/22

Clock Cycle 1184:
Completed 6/22

Clock Cycle 1185:
Completed 7/22

Clock Cycle 1186:
Completed 8/22

Clock Cycle 1187:
Completed 9/22

Clock Cycle 1188:
Completed 10/22
Memory at 548 = 7040
Memory at 692 = 3172

Clock Cycle 1189:
Completed 11/22

Clock Cycle 1190:
Completed 12/22

Clock Cycle 1191:
Completed 13/22

Clock Cycle 1192:
Completed 14/22

Clock Cycle 1193:
Completed 15/22

Clock Cycle 1194:
Completed 16/22

Clock Cycle 1195:
Completed 17/22

Clock Cycle 1196:
Completed 18/22

Clock Cycle 1197:
Completed 19/22

Clock Cycle 1198:
Completed 20/22

Clock Cycle 1199:
Completed 21/22

Clock Cycle 1200:
Completed 22/22
Finished Instruction sw 2076 912 on Line 183

Clock Cycle 1201:
Started lw 2536 $t4 on Line 191
Completed 1/2

Clock Cycle 1202:
Completed 2/2
$t4 = 0
Finished Instruction lw 2536 $t4 on Line 191

Clock Cycle 1203:
Started sw 1920 3632 on Line 184
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1204:
Completed 2/22

Clock Cycle 1205:
Completed 3/22

Clock Cycle 1206:
Completed 4/22

Clock Cycle 1207:
Completed 5/22

Clock Cycle 1208:
Completed 6/22

Clock Cycle 1209:
Completed 7/22

Clock Cycle 1210:
Completed 8/22

Clock Cycle 1211:
Completed 9/22

Clock Cycle 1212:
Completed 10/22
Memory at 2076 = 912

Clock Cycle 1213:
Completed 11/22

Clock Cycle 1214:
Completed 12/22

Clock Cycle 1215:
Completed 13/22

Clock Cycle 1216:
Completed 14/22

Clock Cycle 1217:
Completed 15/22

Clock Cycle 1218:
Completed 16/22

Clock Cycle 1219:
Completed 17/22

Clock Cycle 1220:
Completed 18/22

Clock Cycle 1221:
Completed 19/22

Clock Cycle 1222:
Completed 20/22

Clock Cycle 1223:
Completed 21/22

Clock Cycle 1224:
Completed 22/22
Finished Instruction sw 1920 3632 on Line 184

Clock Cycle 1225:
Started lw 1784 $t0 on Line 190
Completed 1/2

Clock Cycle 1226:
Completed 2/2
$t0 = 0
Finished Instruction lw 1784 $t0 on Line 190

Clock Cycle 1227:
Started sw 1264 7040 on Line 193
Completed 1/2
DRAM Request(Write) Issued for sw 728 0 on Line 196

Clock Cycle 1228:
Completed 2/2
Finished Instruction sw 1264 7040 on Line 193

Clock Cycle 1229:
Started sw 2012 912 on Line 195
Completed 1/2

Clock Cycle 1230:
Completed 2/2
Finished Instruction sw 2012 912 on Line 195

Clock Cycle 1231:
Started lw 404 $t2 on Line 194
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1232:
Completed 2/22

Clock Cycle 1233:
Completed 3/22

Clock Cycle 1234:
Completed 4/22

Clock Cycle 1235:
Completed 5/22

Clock Cycle 1236:
Completed 6/22

Clock Cycle 1237:
Completed 7/22

Clock Cycle 1238:
Completed 8/22

Clock Cycle 1239:
Completed 9/22

Clock Cycle 1240:
Completed 10/22
Memory at 1264 = 7040
Memory at 1920 = 3632
Memory at 2012 = 912

Clock Cycle 1241:
Completed 11/22

Clock Cycle 1242:
Completed 12/22

Clock Cycle 1243:
Completed 13/22

Clock Cycle 1244:
Completed 14/22

Clock Cycle 1245:
Completed 15/22

Clock Cycle 1246:
Completed 16/22

Clock Cycle 1247:
Completed 17/22

Clock Cycle 1248:
Completed 18/22

Clock Cycle 1249:
Completed 19/22

Clock Cycle 1250:
Completed 20/22

Clock Cycle 1251:
Completed 21/22

Clock Cycle 1252:
Completed 22/22
$t2 = 0
Finished Instruction lw 404 $t2 on Line 194

Clock Cycle 1253:
Started sw 728 0 on Line 196
Completed 1/2
DRAM Request(Write) Issued for sw 2576 0 on Line 197

Clock Cycle 1254:
Completed 2/2
Finished Instruction sw 728 0 on Line 196
DRAM Request(Read) Issued for lw 496 $t2 on Line 198

Clock Cycle 1255:
Started sw 3816 7040 on Line 192
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1256:
Completed 2/22

Clock Cycle 1257:
Completed 3/22

Clock Cycle 1258:
Completed 4/22

Clock Cycle 1259:
Completed 5/22

Clock Cycle 1260:
Completed 6/22

Clock Cycle 1261:
Completed 7/22

Clock Cycle 1262:
Completed 8/22

Clock Cycle 1263:
Completed 9/22

Clock Cycle 1264:
Completed 10/22

Clock Cycle 1265:
Completed 11/22

Clock Cycle 1266:
Completed 12/22

Clock Cycle 1267:
Completed 13/22

Clock Cycle 1268:
Completed 14/22

Clock Cycle 1269:
Completed 15/22

Clock Cycle 1270:
Completed 16/22

Clock Cycle 1271:
Completed 17/22

Clock Cycle 1272:
Completed 18/22

Clock Cycle 1273:
Completed 19/22

Clock Cycle 1274:
Completed 20/22

Clock Cycle 1275:
Completed 21/22

Clock Cycle 1276:
Completed 22/22
Finished Instruction sw 3816 7040 on Line 192

Clock Cycle 1277:
Started lw 496 $t2 on Line 198
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1278:
Completed 2/22

Clock Cycle 1279:
Completed 3/22

Clock Cycle 1280:
Completed 4/22

Clock Cycle 1281:
Completed 5/22

Clock Cycle 1282:
Completed 6/22

Clock Cycle 1283:
Completed 7/22

Clock Cycle 1284:
Completed 8/22

Clock Cycle 1285:
Completed 9/22

Clock Cycle 1286:
Completed 10/22
Memory at 3816 = 7040

Clock Cycle 1287:
Completed 11/22

Clock Cycle 1288:
Completed 12/22

Clock Cycle 1289:
Completed 13/22

Clock Cycle 1290:
Completed 14/22

Clock Cycle 1291:
Completed 15/22

Clock Cycle 1292:
Completed 16/22

Clock Cycle 1293:
Completed 17/22

Clock Cycle 1294:
Completed 18/22

Clock Cycle 1295:
Completed 19/22

Clock Cycle 1296:
Completed 20/22

Clock Cycle 1297:
Completed 21/22

Clock Cycle 1298:
Completed 22/22
$t2 = 2992
Finished Instruction lw 496 $t2 on Line 198

Clock Cycle 1299:
Started sw 2576 0 on Line 197
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t4,1756
$t2 = 1756

Clock Cycle 1300:
Completed 2/12
addi$t2,$t1,552
$t2 = 7592

Clock Cycle 1301:
Completed 3/12
DRAM Request(Write) Issued for sw 1664 0 on Line 201

Clock Cycle 1302:
Completed 4/12
addi$t3,$t3,2316
$t3 = 3228

Clock Cycle 1303:
Completed 5/12
addi$t0,$t4,1580
$t0 = 1580

Clock Cycle 1304:
Completed 6/12
DRAM Request(Read) Issued for lw 860 $t1 on Line 204

Clock Cycle 1305:
Completed 7/12
addi$t0,$t2,2248
$t0 = 9840

Clock Cycle 1306:
Completed 8/12

Clock Cycle 1307:
Completed 9/12

Clock Cycle 1308:
Completed 10/12

Clock Cycle 1309:
Completed 11/12

Clock Cycle 1310:
Completed 12/12
Finished Instruction sw 2576 0 on Line 197

Clock Cycle 1311:
Started lw 860 $t1 on Line 204
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1312:
Completed 2/22

Clock Cycle 1313:
Completed 3/22

Clock Cycle 1314:
Completed 4/22

Clock Cycle 1315:
Completed 5/22

Clock Cycle 1316:
Completed 6/22

Clock Cycle 1317:
Completed 7/22

Clock Cycle 1318:
Completed 8/22

Clock Cycle 1319:
Completed 9/22

Clock Cycle 1320:
Completed 10/22

Clock Cycle 1321:
Completed 11/22

Clock Cycle 1322:
Completed 12/22

Clock Cycle 1323:
Completed 13/22

Clock Cycle 1324:
Completed 14/22

Clock Cycle 1325:
Completed 15/22

Clock Cycle 1326:
Completed 16/22

Clock Cycle 1327:
Completed 17/22

Clock Cycle 1328:
Completed 18/22

Clock Cycle 1329:
Completed 19/22

Clock Cycle 1330:
Completed 20/22

Clock Cycle 1331:
Completed 21/22

Clock Cycle 1332:
Completed 22/22
$t1 = 0
Finished Instruction lw 860 $t1 on Line 204

Clock Cycle 1333:
Started sw 1664 0 on Line 201
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1028 0 on Line 206

Clock Cycle 1334:
Completed 2/12
addi$t3,$t2,852
$t3 = 8444

Clock Cycle 1335:
Completed 3/12
DRAM Request(Read) Issued for lw 1484 $t0 on Line 208

Clock Cycle 1336:
Completed 4/12
DRAM Request(Write) Issued for sw 116 0 on Line 209

Clock Cycle 1337:
Completed 5/12
DRAM Request(Read) Issued for lw 3276 $t2 on Line 210

Clock Cycle 1338:
Completed 6/12

Clock Cycle 1339:
Completed 7/12

Clock Cycle 1340:
Completed 8/12

Clock Cycle 1341:
Completed 9/12

Clock Cycle 1342:
Completed 10/12

Clock Cycle 1343:
Completed 11/12

Clock Cycle 1344:
Completed 12/12
Finished Instruction sw 1664 0 on Line 201

Clock Cycle 1345:
Started sw 1028 0 on Line 206
Completed 1/2

Clock Cycle 1346:
Completed 2/2
Finished Instruction sw 1028 0 on Line 206

Clock Cycle 1347:
Started lw 1484 $t0 on Line 208
Completed 1/2

Clock Cycle 1348:
Completed 2/2
$t0 = 0
Finished Instruction lw 1484 $t0 on Line 208

Clock Cycle 1349:
Started lw 3276 $t2 on Line 210
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1350:
Completed 2/22

Clock Cycle 1351:
Completed 3/22

Clock Cycle 1352:
Completed 4/22

Clock Cycle 1353:
Completed 5/22

Clock Cycle 1354:
Completed 6/22

Clock Cycle 1355:
Completed 7/22

Clock Cycle 1356:
Completed 8/22

Clock Cycle 1357:
Completed 9/22

Clock Cycle 1358:
Completed 10/22

Clock Cycle 1359:
Completed 11/22

Clock Cycle 1360:
Completed 12/22

Clock Cycle 1361:
Completed 13/22

Clock Cycle 1362:
Completed 14/22

Clock Cycle 1363:
Completed 15/22

Clock Cycle 1364:
Completed 16/22

Clock Cycle 1365:
Completed 17/22

Clock Cycle 1366:
Completed 18/22

Clock Cycle 1367:
Completed 19/22

Clock Cycle 1368:
Completed 20/22

Clock Cycle 1369:
Completed 21/22

Clock Cycle 1370:
Completed 22/22
$t2 = 0
Finished Instruction lw 3276 $t2 on Line 210

Clock Cycle 1371:
Started sw 116 0 on Line 209
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 788 0 on Line 211

Clock Cycle 1372:
Completed 2/12
DRAM Request(Write) Issued for sw 3336 0 on Line 212

Clock Cycle 1373:
Completed 3/12
DRAM Request(Read) Issued for lw 328 $t1 on Line 213

Clock Cycle 1374:
Completed 4/12

Clock Cycle 1375:
Completed 5/12

Clock Cycle 1376:
Completed 6/12

Clock Cycle 1377:
Completed 7/12

Clock Cycle 1378:
Completed 8/12

Clock Cycle 1379:
Completed 9/12

Clock Cycle 1380:
Completed 10/12

Clock Cycle 1381:
Completed 11/12

Clock Cycle 1382:
Completed 12/12
Finished Instruction sw 116 0 on Line 209

Clock Cycle 1383:
Started lw 328 $t1 on Line 213
Completed 1/2

Clock Cycle 1384:
Completed 2/2
$t1 = 0
Finished Instruction lw 328 $t1 on Line 213

Clock Cycle 1385:
Started sw 788 0 on Line 211
Completed 1/2
addi$t2,$t1,1704
$t2 = 1704

Clock Cycle 1386:
Completed 2/2
Finished Instruction sw 788 0 on Line 211
addi$t1,$t0,1796
$t1 = 1796

Clock Cycle 1387:
Started sw 3336 0 on Line 212
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 192 1796 on Line 216

Clock Cycle 1388:
Completed 2/22
DRAM Request(Write) Issued for sw 740 1704 on Line 217

Clock Cycle 1389:
Completed 3/22
DRAM Request(Read) Issued for lw 1756 $t3 on Line 218

Clock Cycle 1390:
Completed 4/22
addi$t2,$t4,916
$t2 = 916

Clock Cycle 1391:
Completed 5/22
DRAM Request(Write) Issued for sw 740 916 on Line 220

Clock Cycle 1392:
Completed 6/22
DRAM Request(Write) Issued for sw 1664 0 on Line 221

Clock Cycle 1393:
Completed 7/22

Clock Cycle 1394:
Completed 8/22

Clock Cycle 1395:
Completed 9/22

Clock Cycle 1396:
Completed 10/22
Memory at 116 = 0

Clock Cycle 1397:
Completed 11/22

Clock Cycle 1398:
Completed 12/22

Clock Cycle 1399:
Completed 13/22

Clock Cycle 1400:
Completed 14/22

Clock Cycle 1401:
Completed 15/22

Clock Cycle 1402:
Completed 16/22

Clock Cycle 1403:
Completed 17/22

Clock Cycle 1404:
Completed 18/22

Clock Cycle 1405:
Completed 19/22

Clock Cycle 1406:
Completed 20/22

Clock Cycle 1407:
Completed 21/22

Clock Cycle 1408:
Completed 22/22
Finished Instruction sw 3336 0 on Line 212

Clock Cycle 1409:
Started lw 1756 $t3 on Line 218
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1410:
Completed 2/22

Clock Cycle 1411:
Completed 3/22

Clock Cycle 1412:
Completed 4/22

Clock Cycle 1413:
Completed 5/22

Clock Cycle 1414:
Completed 6/22

Clock Cycle 1415:
Completed 7/22

Clock Cycle 1416:
Completed 8/22

Clock Cycle 1417:
Completed 9/22

Clock Cycle 1418:
Completed 10/22

Clock Cycle 1419:
Completed 11/22

Clock Cycle 1420:
Completed 12/22

Clock Cycle 1421:
Completed 13/22

Clock Cycle 1422:
Completed 14/22

Clock Cycle 1423:
Completed 15/22

Clock Cycle 1424:
Completed 16/22

Clock Cycle 1425:
Completed 17/22

Clock Cycle 1426:
Completed 18/22

Clock Cycle 1427:
Completed 19/22

Clock Cycle 1428:
Completed 20/22

Clock Cycle 1429:
Completed 21/22

Clock Cycle 1430:
Completed 22/22
$t3 = 0
Finished Instruction lw 1756 $t3 on Line 218

Clock Cycle 1431:
Started sw 1664 0 on Line 221
Completed 1/2
DRAM Request(Write) Issued for sw 12 0 on Line 222

Clock Cycle 1432:
Completed 2/2
Finished Instruction sw 1664 0 on Line 221
DRAM Request(Read) Issued for lw 2400 $t3 on Line 223

Clock Cycle 1433:
Started sw 192 1796 on Line 216
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t0,3156
$t0 = 3156

Clock Cycle 1434:
Completed 2/22
DRAM Request(Read) Issued for lw 3396 $t4 on Line 225

Clock Cycle 1435:
Completed 3/22

Clock Cycle 1436:
Completed 4/22

Clock Cycle 1437:
Completed 5/22

Clock Cycle 1438:
Completed 6/22

Clock Cycle 1439:
Completed 7/22

Clock Cycle 1440:
Completed 8/22

Clock Cycle 1441:
Completed 9/22

Clock Cycle 1442:
Completed 10/22

Clock Cycle 1443:
Completed 11/22

Clock Cycle 1444:
Completed 12/22

Clock Cycle 1445:
Completed 13/22

Clock Cycle 1446:
Completed 14/22

Clock Cycle 1447:
Completed 15/22

Clock Cycle 1448:
Completed 16/22

Clock Cycle 1449:
Completed 17/22

Clock Cycle 1450:
Completed 18/22

Clock Cycle 1451:
Completed 19/22

Clock Cycle 1452:
Completed 20/22

Clock Cycle 1453:
Completed 21/22

Clock Cycle 1454:
Completed 22/22
Finished Instruction sw 192 1796 on Line 216

Clock Cycle 1455:
Started sw 740 1704 on Line 217
Completed 1/2

Clock Cycle 1456:
Completed 2/2
Finished Instruction sw 740 1704 on Line 217

Clock Cycle 1457:
Started sw 740 916 on Line 220
Completed 1/2

Clock Cycle 1458:
Completed 2/2
Finished Instruction sw 740 916 on Line 220

Clock Cycle 1459:
Started sw 12 0 on Line 222
Completed 1/2

Clock Cycle 1460:
Completed 2/2
Finished Instruction sw 12 0 on Line 222

Clock Cycle 1461:
Started lw 2400 $t3 on Line 223
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1462:
Completed 2/22

Clock Cycle 1463:
Completed 3/22

Clock Cycle 1464:
Completed 4/22

Clock Cycle 1465:
Completed 5/22

Clock Cycle 1466:
Completed 6/22

Clock Cycle 1467:
Completed 7/22

Clock Cycle 1468:
Completed 8/22

Clock Cycle 1469:
Completed 9/22

Clock Cycle 1470:
Completed 10/22
Memory at 192 = 1796
Memory at 740 = 916

Clock Cycle 1471:
Completed 11/22

Clock Cycle 1472:
Completed 12/22

Clock Cycle 1473:
Completed 13/22

Clock Cycle 1474:
Completed 14/22

Clock Cycle 1475:
Completed 15/22

Clock Cycle 1476:
Completed 16/22

Clock Cycle 1477:
Completed 17/22

Clock Cycle 1478:
Completed 18/22

Clock Cycle 1479:
Completed 19/22

Clock Cycle 1480:
Completed 20/22

Clock Cycle 1481:
Completed 21/22

Clock Cycle 1482:
Completed 22/22
$t3 = 0
Finished Instruction lw 2400 $t3 on Line 223

Clock Cycle 1483:
Started lw 3396 $t4 on Line 225
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2420 $t3 on Line 226

Clock Cycle 1484:
Completed 2/12
DRAM Request(Write) Issued for sw 3548 1796 on Line 227

Clock Cycle 1485:
Completed 3/12
addi$t0,$t2,760
$t0 = 1676

Clock Cycle 1486:
Completed 4/12

Clock Cycle 1487:
Completed 5/12

Clock Cycle 1488:
Completed 6/12

Clock Cycle 1489:
Completed 7/12

Clock Cycle 1490:
Completed 8/12

Clock Cycle 1491:
Completed 9/12

Clock Cycle 1492:
Completed 10/12

Clock Cycle 1493:
Completed 11/12

Clock Cycle 1494:
Completed 12/12
$t4 = 0
Finished Instruction lw 3396 $t4 on Line 225

Clock Cycle 1495:
Started sw 3548 1796 on Line 227
Completed 1/2
addi$t0,$t4,3164
$t0 = 3164

Clock Cycle 1496:
Completed 2/2
Finished Instruction sw 3548 1796 on Line 227
DRAM Request(Write) Issued for sw 456 0 on Line 230

Clock Cycle 1497:
Started lw 2420 $t3 on Line 226
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1498:
Completed 2/22

Clock Cycle 1499:
Completed 3/22

Clock Cycle 1500:
Completed 4/22

Clock Cycle 1501:
Completed 5/22

Clock Cycle 1502:
Completed 6/22

Clock Cycle 1503:
Completed 7/22

Clock Cycle 1504:
Completed 8/22

Clock Cycle 1505:
Completed 9/22

Clock Cycle 1506:
Completed 10/22
Memory at 3548 = 1796

Clock Cycle 1507:
Completed 11/22

Clock Cycle 1508:
Completed 12/22

Clock Cycle 1509:
Completed 13/22

Clock Cycle 1510:
Completed 14/22

Clock Cycle 1511:
Completed 15/22

Clock Cycle 1512:
Completed 16/22

Clock Cycle 1513:
Completed 17/22

Clock Cycle 1514:
Completed 18/22

Clock Cycle 1515:
Completed 19/22

Clock Cycle 1516:
Completed 20/22

Clock Cycle 1517:
Completed 21/22

Clock Cycle 1518:
Completed 22/22
$t3 = 0
Finished Instruction lw 2420 $t3 on Line 226

Clock Cycle 1519:
Started sw 456 0 on Line 230
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1516 $t3 on Line 231

Clock Cycle 1520:
Completed 2/12
DRAM Request(Read) Issued for lw 2900 $t4 on Line 232

Clock Cycle 1521:
Completed 3/12
addi$t0,$t2,3108
$t0 = 4024

Clock Cycle 1522:
Completed 4/12

Clock Cycle 1523:
Completed 5/12

Clock Cycle 1524:
Completed 6/12

Clock Cycle 1525:
Completed 7/12

Clock Cycle 1526:
Completed 8/12

Clock Cycle 1527:
Completed 9/12

Clock Cycle 1528:
Completed 10/12

Clock Cycle 1529:
Completed 11/12

Clock Cycle 1530:
Completed 12/12
Finished Instruction sw 456 0 on Line 230

Clock Cycle 1531:
Started lw 1516 $t3 on Line 231
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1532:
Completed 2/22

Clock Cycle 1533:
Completed 3/22

Clock Cycle 1534:
Completed 4/22

Clock Cycle 1535:
Completed 5/22

Clock Cycle 1536:
Completed 6/22

Clock Cycle 1537:
Completed 7/22

Clock Cycle 1538:
Completed 8/22

Clock Cycle 1539:
Completed 9/22

Clock Cycle 1540:
Completed 10/22

Clock Cycle 1541:
Completed 11/22

Clock Cycle 1542:
Completed 12/22

Clock Cycle 1543:
Completed 13/22

Clock Cycle 1544:
Completed 14/22

Clock Cycle 1545:
Completed 15/22

Clock Cycle 1546:
Completed 16/22

Clock Cycle 1547:
Completed 17/22

Clock Cycle 1548:
Completed 18/22

Clock Cycle 1549:
Completed 19/22

Clock Cycle 1550:
Completed 20/22

Clock Cycle 1551:
Completed 21/22

Clock Cycle 1552:
Completed 22/22
$t3 = 0
Finished Instruction lw 1516 $t3 on Line 231

Clock Cycle 1553:
Started lw 2900 $t4 on Line 232
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3692 $t3 on Line 234

Clock Cycle 1554:
Completed 2/12
DRAM Request(Write) Issued for sw 48 916 on Line 235

Clock Cycle 1555:
Completed 3/12

Clock Cycle 1556:
Completed 4/12

Clock Cycle 1557:
Completed 5/12

Clock Cycle 1558:
Completed 6/12

Clock Cycle 1559:
Completed 7/12

Clock Cycle 1560:
Completed 8/12

Clock Cycle 1561:
Completed 9/12

Clock Cycle 1562:
Completed 10/12

Clock Cycle 1563:
Completed 11/12

Clock Cycle 1564:
Completed 12/12
$t4 = 0
Finished Instruction lw 2900 $t4 on Line 232

Clock Cycle 1565:
Started lw 3692 $t3 on Line 234
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1566:
Completed 2/12

Clock Cycle 1567:
Completed 3/12

Clock Cycle 1568:
Completed 4/12

Clock Cycle 1569:
Completed 5/12

Clock Cycle 1570:
Completed 6/12

Clock Cycle 1571:
Completed 7/12

Clock Cycle 1572:
Completed 8/12

Clock Cycle 1573:
Completed 9/12

Clock Cycle 1574:
Completed 10/12

Clock Cycle 1575:
Completed 11/12

Clock Cycle 1576:
Completed 12/12
$t3 = 0
Finished Instruction lw 3692 $t3 on Line 234

Clock Cycle 1577:
Started sw 48 916 on Line 235
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2840 $t3 on Line 236

Clock Cycle 1578:
Completed 2/12
DRAM Request(Write) Issued for sw 1588 0 on Line 237

Clock Cycle 1579:
Completed 3/12
addi$t4,$t2,2148
$t4 = 3064

Clock Cycle 1580:
Completed 4/12
addi$t2,$t0,1764
$t2 = 5788

Clock Cycle 1581:
Completed 5/12
DRAM Request(Read) Issued for lw 1892 $t1 on Line 240

Clock Cycle 1582:
Completed 6/12

Clock Cycle 1583:
Completed 7/12

Clock Cycle 1584:
Completed 8/12

Clock Cycle 1585:
Completed 9/12

Clock Cycle 1586:
Completed 10/12

Clock Cycle 1587:
Completed 11/12

Clock Cycle 1588:
Completed 12/12
Finished Instruction sw 48 916 on Line 235

Clock Cycle 1589:
Started lw 2840 $t3 on Line 236
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1590:
Completed 2/22

Clock Cycle 1591:
Completed 3/22

Clock Cycle 1592:
Completed 4/22

Clock Cycle 1593:
Completed 5/22

Clock Cycle 1594:
Completed 6/22

Clock Cycle 1595:
Completed 7/22

Clock Cycle 1596:
Completed 8/22

Clock Cycle 1597:
Completed 9/22

Clock Cycle 1598:
Completed 10/22
Memory at 48 = 916

Clock Cycle 1599:
Completed 11/22

Clock Cycle 1600:
Completed 12/22

Clock Cycle 1601:
Completed 13/22

Clock Cycle 1602:
Completed 14/22

Clock Cycle 1603:
Completed 15/22

Clock Cycle 1604:
Completed 16/22

Clock Cycle 1605:
Completed 17/22

Clock Cycle 1606:
Completed 18/22

Clock Cycle 1607:
Completed 19/22

Clock Cycle 1608:
Completed 20/22

Clock Cycle 1609:
Completed 21/22

Clock Cycle 1610:
Completed 22/22
$t3 = 0
Finished Instruction lw 2840 $t3 on Line 236

Clock Cycle 1611:
Started sw 1588 0 on Line 237
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1704 0 on Line 241

Clock Cycle 1612:
Completed 2/12

Clock Cycle 1613:
Completed 3/12

Clock Cycle 1614:
Completed 4/12

Clock Cycle 1615:
Completed 5/12

Clock Cycle 1616:
Completed 6/12

Clock Cycle 1617:
Completed 7/12

Clock Cycle 1618:
Completed 8/12

Clock Cycle 1619:
Completed 9/12

Clock Cycle 1620:
Completed 10/12

Clock Cycle 1621:
Completed 11/12

Clock Cycle 1622:
Completed 12/12
Finished Instruction sw 1588 0 on Line 237

Clock Cycle 1623:
Started lw 1892 $t1 on Line 240
Completed 1/2

Clock Cycle 1624:
Completed 2/2
$t1 = 0
Finished Instruction lw 1892 $t1 on Line 240

Clock Cycle 1625:
Started sw 1704 0 on Line 241
Completed 1/2
addi$t1,$t4,2912
$t1 = 5976

Clock Cycle 1626:
Completed 2/2
Finished Instruction sw 1704 0 on Line 241
DRAM Request(Write) Issued for sw 2444 4024 on Line 243

Clock Cycle 1627:
Started sw 2444 4024 on Line 243
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t3,$t3,1828
$t3 = 1828

Clock Cycle 1628:
Completed 2/22
DRAM Request(Write) Issued for sw 340 5976 on Line 245

Clock Cycle 1629:
Completed 3/22
DRAM Request(Write) Issued for sw 160 5788 on Line 246

Clock Cycle 1630:
Completed 4/22
addi$t2,$t1,3396
$t2 = 9372

Clock Cycle 1631:
Completed 5/22
addi$t4,$t2,576
$t4 = 9948

Clock Cycle 1632:
Completed 6/22
addi$t2,$t4,68
$t2 = 10016

Clock Cycle 1633:
Completed 7/22
DRAM Request(Write) Issued for sw 3408 5976 on Line 250

Clock Cycle 1634:
Completed 8/22
DRAM Request(Read) Issued for lw 2560 $t3 on Line 251

Clock Cycle 1635:
Completed 9/22
DRAM Request(Write) Issued for sw 352 10016 on Line 252

Clock Cycle 1636:
Completed 10/22
DRAM Request(Read) Issued for lw 2384 $t0 on Line 253

Clock Cycle 1637:
Completed 11/22
DRAM Request(Read) Issued for lw 3436 $t1 on Line 254

Clock Cycle 1638:
Completed 12/22

Clock Cycle 1639:
Completed 13/22

Clock Cycle 1640:
Completed 14/22

Clock Cycle 1641:
Completed 15/22

Clock Cycle 1642:
Completed 16/22

Clock Cycle 1643:
Completed 17/22

Clock Cycle 1644:
Completed 18/22

Clock Cycle 1645:
Completed 19/22

Clock Cycle 1646:
Completed 20/22

Clock Cycle 1647:
Completed 21/22

Clock Cycle 1648:
Completed 22/22
Finished Instruction sw 2444 4024 on Line 243

Clock Cycle 1649:
Started lw 2384 $t0 on Line 253
Completed 1/2

Clock Cycle 1650:
Completed 2/2
$t0 = 0
Finished Instruction lw 2384 $t0 on Line 253

Clock Cycle 1651:
Started lw 2560 $t3 on Line 251
Completed 1/2
addi$t0,$t4,2516
$t0 = 12464

Clock Cycle 1652:
Completed 2/2
$t3 = 0
Finished Instruction lw 2560 $t3 on Line 251

Clock Cycle 1653:
Started sw 340 5976 on Line 245
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2512 0 on Line 256

Clock Cycle 1654:
Completed 2/22
DRAM Request(Read) Issued for lw 1404 $t3 on Line 257

Clock Cycle 1655:
Completed 3/22
DRAM Request(Read) Issued for lw 2236 $t0 on Line 258

Clock Cycle 1656:
Completed 4/22
DRAM Request(Write) Issued for sw 160 9948 on Line 259

Clock Cycle 1657:
Completed 5/22

Clock Cycle 1658:
Completed 6/22

Clock Cycle 1659:
Completed 7/22

Clock Cycle 1660:
Completed 8/22

Clock Cycle 1661:
Completed 9/22

Clock Cycle 1662:
Completed 10/22
Memory at 2444 = 4024

Clock Cycle 1663:
Completed 11/22

Clock Cycle 1664:
Completed 12/22

Clock Cycle 1665:
Completed 13/22

Clock Cycle 1666:
Completed 14/22

Clock Cycle 1667:
Completed 15/22

Clock Cycle 1668:
Completed 16/22

Clock Cycle 1669:
Completed 17/22

Clock Cycle 1670:
Completed 18/22

Clock Cycle 1671:
Completed 19/22

Clock Cycle 1672:
Completed 20/22

Clock Cycle 1673:
Completed 21/22

Clock Cycle 1674:
Completed 22/22
Finished Instruction sw 340 5976 on Line 245

Clock Cycle 1675:
Started sw 160 5788 on Line 246
Completed 1/2

Clock Cycle 1676:
Completed 2/2
Finished Instruction sw 160 5788 on Line 246

Clock Cycle 1677:
Started sw 352 10016 on Line 252
Completed 1/2

Clock Cycle 1678:
Completed 2/2
Finished Instruction sw 352 10016 on Line 252

Clock Cycle 1679:
Started sw 160 9948 on Line 259
Completed 1/2

Clock Cycle 1680:
Completed 2/2
Finished Instruction sw 160 9948 on Line 259

Clock Cycle 1681:
Started lw 1404 $t3 on Line 257
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1682:
Completed 2/22

Clock Cycle 1683:
Completed 3/22

Clock Cycle 1684:
Completed 4/22

Clock Cycle 1685:
Completed 5/22

Clock Cycle 1686:
Completed 6/22

Clock Cycle 1687:
Completed 7/22

Clock Cycle 1688:
Completed 8/22

Clock Cycle 1689:
Completed 9/22

Clock Cycle 1690:
Completed 10/22
Memory at 160 = 9948
Memory at 340 = 5976
Memory at 352 = 10016

Clock Cycle 1691:
Completed 11/22

Clock Cycle 1692:
Completed 12/22

Clock Cycle 1693:
Completed 13/22

Clock Cycle 1694:
Completed 14/22

Clock Cycle 1695:
Completed 15/22

Clock Cycle 1696:
Completed 16/22

Clock Cycle 1697:
Completed 17/22

Clock Cycle 1698:
Completed 18/22

Clock Cycle 1699:
Completed 19/22

Clock Cycle 1700:
Completed 20/22

Clock Cycle 1701:
Completed 21/22

Clock Cycle 1702:
Completed 22/22
$t3 = 0
Finished Instruction lw 1404 $t3 on Line 257

Clock Cycle 1703:
Started sw 3408 5976 on Line 250
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1556 0 on Line 260

Clock Cycle 1704:
Completed 2/12
addi$t4,$t2,2316
$t4 = 12332

Clock Cycle 1705:
Completed 3/12
addi$t3,$t2,2872
$t3 = 12888

Clock Cycle 1706:
Completed 4/12

Clock Cycle 1707:
Completed 5/12

Clock Cycle 1708:
Completed 6/12

Clock Cycle 1709:
Completed 7/12

Clock Cycle 1710:
Completed 8/12

Clock Cycle 1711:
Completed 9/12

Clock Cycle 1712:
Completed 10/12

Clock Cycle 1713:
Completed 11/12

Clock Cycle 1714:
Completed 12/12
Finished Instruction sw 3408 5976 on Line 250

Clock Cycle 1715:
Started lw 3436 $t1 on Line 254
Completed 1/2

Clock Cycle 1716:
Completed 2/2
$t1 = 0
Finished Instruction lw 3436 $t1 on Line 254

Clock Cycle 1717:
Started sw 2512 0 on Line 256
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1718:
Completed 2/22

Clock Cycle 1719:
Completed 3/22

Clock Cycle 1720:
Completed 4/22

Clock Cycle 1721:
Completed 5/22

Clock Cycle 1722:
Completed 6/22

Clock Cycle 1723:
Completed 7/22

Clock Cycle 1724:
Completed 8/22

Clock Cycle 1725:
Completed 9/22

Clock Cycle 1726:
Completed 10/22
Memory at 3408 = 5976

Clock Cycle 1727:
Completed 11/22

Clock Cycle 1728:
Completed 12/22

Clock Cycle 1729:
Completed 13/22

Clock Cycle 1730:
Completed 14/22

Clock Cycle 1731:
Completed 15/22

Clock Cycle 1732:
Completed 16/22

Clock Cycle 1733:
Completed 17/22

Clock Cycle 1734:
Completed 18/22

Clock Cycle 1735:
Completed 19/22

Clock Cycle 1736:
Completed 20/22

Clock Cycle 1737:
Completed 21/22

Clock Cycle 1738:
Completed 22/22
Finished Instruction sw 2512 0 on Line 256

Clock Cycle 1739:
Started lw 2236 $t0 on Line 258
Completed 1/2

Clock Cycle 1740:
Completed 2/2
$t0 = 0
Finished Instruction lw 2236 $t0 on Line 258

Clock Cycle 1741:
Started sw 1556 0 on Line 260
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t1,4
$t0 = 4

Clock Cycle 1742:
Completed 2/22
DRAM Request(Read) Issued for lw 1172 $t3 on Line 264

Clock Cycle 1743:
Completed 3/22
DRAM Request(Read) Issued for lw 3716 $t2 on Line 265

Clock Cycle 1744:
Completed 4/22
DRAM Request(Write) Issued for sw 2164 4 on Line 266

Clock Cycle 1745:
Completed 5/22
DRAM Request(Read) Issued for lw 1512 $t4 on Line 267

Clock Cycle 1746:
Completed 6/22

Clock Cycle 1747:
Completed 7/22

Clock Cycle 1748:
Completed 8/22

Clock Cycle 1749:
Completed 9/22

Clock Cycle 1750:
Completed 10/22

Clock Cycle 1751:
Completed 11/22

Clock Cycle 1752:
Completed 12/22

Clock Cycle 1753:
Completed 13/22

Clock Cycle 1754:
Completed 14/22

Clock Cycle 1755:
Completed 15/22

Clock Cycle 1756:
Completed 16/22

Clock Cycle 1757:
Completed 17/22

Clock Cycle 1758:
Completed 18/22

Clock Cycle 1759:
Completed 19/22

Clock Cycle 1760:
Completed 20/22

Clock Cycle 1761:
Completed 21/22

Clock Cycle 1762:
Completed 22/22
Finished Instruction sw 1556 0 on Line 260

Clock Cycle 1763:
Started lw 1172 $t3 on Line 264
Completed 1/2

Clock Cycle 1764:
Completed 2/2
$t3 = 0
Finished Instruction lw 1172 $t3 on Line 264

Clock Cycle 1765:
Started lw 1512 $t4 on Line 267
Completed 1/2

Clock Cycle 1766:
Completed 2/2
$t4 = 0
Finished Instruction lw 1512 $t4 on Line 267

Clock Cycle 1767:
Started lw 3716 $t2 on Line 265
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1768:
Completed 2/22

Clock Cycle 1769:
Completed 3/22

Clock Cycle 1770:
Completed 4/22

Clock Cycle 1771:
Completed 5/22

Clock Cycle 1772:
Completed 6/22

Clock Cycle 1773:
Completed 7/22

Clock Cycle 1774:
Completed 8/22

Clock Cycle 1775:
Completed 9/22

Clock Cycle 1776:
Completed 10/22

Clock Cycle 1777:
Completed 11/22

Clock Cycle 1778:
Completed 12/22

Clock Cycle 1779:
Completed 13/22

Clock Cycle 1780:
Completed 14/22

Clock Cycle 1781:
Completed 15/22

Clock Cycle 1782:
Completed 16/22

Clock Cycle 1783:
Completed 17/22

Clock Cycle 1784:
Completed 18/22

Clock Cycle 1785:
Completed 19/22

Clock Cycle 1786:
Completed 20/22

Clock Cycle 1787:
Completed 21/22

Clock Cycle 1788:
Completed 22/22
$t2 = 0
Finished Instruction lw 3716 $t2 on Line 265

Clock Cycle 1789:
Started sw 2164 4 on Line 266
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 184 0 on Line 268

Clock Cycle 1790:
Completed 2/12
DRAM Request(Read) Issued for lw 932 $t3 on Line 269

Clock Cycle 1791:
Completed 3/12
addi$t2,$t0,2900
$t2 = 2904

Clock Cycle 1792:
Completed 4/12
DRAM Request(Write) Issued for sw 2656 2904 on Line 271

Clock Cycle 1793:
Completed 5/12

Clock Cycle 1794:
Completed 6/12

Clock Cycle 1795:
Completed 7/12

Clock Cycle 1796:
Completed 8/12

Clock Cycle 1797:
Completed 9/12

Clock Cycle 1798:
Completed 10/12

Clock Cycle 1799:
Completed 11/12

Clock Cycle 1800:
Completed 12/12
Finished Instruction sw 2164 4 on Line 266

Clock Cycle 1801:
Started sw 2656 2904 on Line 271
Completed 1/2

Clock Cycle 1802:
Completed 2/2
Finished Instruction sw 2656 2904 on Line 271

Clock Cycle 1803:
Started sw 184 0 on Line 268
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1804:
Completed 2/22

Clock Cycle 1805:
Completed 3/22

Clock Cycle 1806:
Completed 4/22

Clock Cycle 1807:
Completed 5/22

Clock Cycle 1808:
Completed 6/22

Clock Cycle 1809:
Completed 7/22

Clock Cycle 1810:
Completed 8/22

Clock Cycle 1811:
Completed 9/22

Clock Cycle 1812:
Completed 10/22
Memory at 2164 = 4
Memory at 2656 = 2904

Clock Cycle 1813:
Completed 11/22

Clock Cycle 1814:
Completed 12/22

Clock Cycle 1815:
Completed 13/22

Clock Cycle 1816:
Completed 14/22

Clock Cycle 1817:
Completed 15/22

Clock Cycle 1818:
Completed 16/22

Clock Cycle 1819:
Completed 17/22

Clock Cycle 1820:
Completed 18/22

Clock Cycle 1821:
Completed 19/22

Clock Cycle 1822:
Completed 20/22

Clock Cycle 1823:
Completed 21/22

Clock Cycle 1824:
Completed 22/22
Finished Instruction sw 184 0 on Line 268

Clock Cycle 1825:
Started lw 932 $t3 on Line 269
Completed 1/2

Clock Cycle 1826:
Completed 2/2
$t3 = 0
Finished Instruction lw 932 $t3 on Line 269

Clock Cycle 1827:
DRAM Request(Read) Issued for lw 2264 $t3 on Line 272

Clock Cycle 1828:
Started lw 2264 $t3 on Line 272
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t0,1924
$t2 = 1928

Clock Cycle 1829:
Completed 2/22
DRAM Request(Write) Issued for sw 3260 0 on Line 274

Clock Cycle 1830:
Completed 3/22
DRAM Request(Read) Issued for lw 2612 $t2 on Line 275

Clock Cycle 1831:
Completed 4/22
DRAM Request(Write) Issued for sw 3644 0 on Line 276

Clock Cycle 1832:
Completed 5/22
DRAM Request(Write) Issued for sw 952 0 on Line 277

Clock Cycle 1833:
Completed 6/22
DRAM Request(Write) Issued for sw 900 0 on Line 278

Clock Cycle 1834:
Completed 7/22
addi$t0,$t0,1572
$t0 = 1576

Clock Cycle 1835:
Completed 8/22

Clock Cycle 1836:
Completed 9/22

Clock Cycle 1837:
Completed 10/22

Clock Cycle 1838:
Completed 11/22

Clock Cycle 1839:
Completed 12/22

Clock Cycle 1840:
Completed 13/22

Clock Cycle 1841:
Completed 14/22

Clock Cycle 1842:
Completed 15/22

Clock Cycle 1843:
Completed 16/22

Clock Cycle 1844:
Completed 17/22

Clock Cycle 1845:
Completed 18/22

Clock Cycle 1846:
Completed 19/22

Clock Cycle 1847:
Completed 20/22

Clock Cycle 1848:
Completed 21/22

Clock Cycle 1849:
Completed 22/22
$t3 = 0
Finished Instruction lw 2264 $t3 on Line 272

Clock Cycle 1850:
Started lw 2612 $t2 on Line 275
Completed 1/2
DRAM Request(Read) Issued for lw 976 $t3 on Line 280

Clock Cycle 1851:
Completed 2/2
$t2 = 4652
Finished Instruction lw 2612 $t2 on Line 275
DRAM Request(Write) Issued for sw 3900 0 on Line 281

Clock Cycle 1852:
Started sw 3260 0 on Line 274
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2964 1576 on Line 282

Clock Cycle 1853:
Completed 2/12

Clock Cycle 1854:
Completed 3/12

Clock Cycle 1855:
Completed 4/12

Clock Cycle 1856:
Completed 5/12

Clock Cycle 1857:
Completed 6/12

Clock Cycle 1858:
Completed 7/12

Clock Cycle 1859:
Completed 8/12

Clock Cycle 1860:
Completed 9/12

Clock Cycle 1861:
Completed 10/12

Clock Cycle 1862:
Completed 11/12

Clock Cycle 1863:
Completed 12/12
Finished Instruction sw 3260 0 on Line 274

Clock Cycle 1864:
Started sw 3644 0 on Line 276
Completed 1/2

Clock Cycle 1865:
Completed 2/2
Finished Instruction sw 3644 0 on Line 276

Clock Cycle 1866:
Started sw 3900 0 on Line 281
Completed 1/2

Clock Cycle 1867:
Completed 2/2
Finished Instruction sw 3900 0 on Line 281

Clock Cycle 1868:
Started sw 952 0 on Line 277
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1869:
Completed 2/22

Clock Cycle 1870:
Completed 3/22

Clock Cycle 1871:
Completed 4/22

Clock Cycle 1872:
Completed 5/22

Clock Cycle 1873:
Completed 6/22

Clock Cycle 1874:
Completed 7/22

Clock Cycle 1875:
Completed 8/22

Clock Cycle 1876:
Completed 9/22

Clock Cycle 1877:
Completed 10/22

Clock Cycle 1878:
Completed 11/22

Clock Cycle 1879:
Completed 12/22

Clock Cycle 1880:
Completed 13/22

Clock Cycle 1881:
Completed 14/22

Clock Cycle 1882:
Completed 15/22

Clock Cycle 1883:
Completed 16/22

Clock Cycle 1884:
Completed 17/22

Clock Cycle 1885:
Completed 18/22

Clock Cycle 1886:
Completed 19/22

Clock Cycle 1887:
Completed 20/22

Clock Cycle 1888:
Completed 21/22

Clock Cycle 1889:
Completed 22/22
Finished Instruction sw 952 0 on Line 277

Clock Cycle 1890:
Started lw 976 $t3 on Line 280
Completed 1/2

Clock Cycle 1891:
Completed 2/2
$t3 = 0
Finished Instruction lw 976 $t3 on Line 280

Clock Cycle 1892:
Started sw 900 0 on Line 278
Completed 1/2
DRAM Request(Write) Issued for sw 1120 0 on Line 283

Clock Cycle 1893:
Completed 2/2
Finished Instruction sw 900 0 on Line 278
DRAM Request(Read) Issued for lw 1044 $t0 on Line 284

Clock Cycle 1894:
Started sw 2964 1576 on Line 282
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t1,$t4,2956
$t1 = 2956

Clock Cycle 1895:
Completed 2/22
addi$t4,$t4,2588
$t4 = 2588

Clock Cycle 1896:
Completed 3/22
DRAM Request(Read) Issued for lw 3612 $t1 on Line 287

Clock Cycle 1897:
Completed 4/22

Clock Cycle 1898:
Completed 5/22

Clock Cycle 1899:
Completed 6/22

Clock Cycle 1900:
Completed 7/22

Clock Cycle 1901:
Completed 8/22

Clock Cycle 1902:
Completed 9/22

Clock Cycle 1903:
Completed 10/22

Clock Cycle 1904:
Completed 11/22

Clock Cycle 1905:
Completed 12/22

Clock Cycle 1906:
Completed 13/22

Clock Cycle 1907:
Completed 14/22

Clock Cycle 1908:
Completed 15/22

Clock Cycle 1909:
Completed 16/22

Clock Cycle 1910:
Completed 17/22

Clock Cycle 1911:
Completed 18/22

Clock Cycle 1912:
Completed 19/22

Clock Cycle 1913:
Completed 20/22

Clock Cycle 1914:
Completed 21/22

Clock Cycle 1915:
Completed 22/22
Finished Instruction sw 2964 1576 on Line 282

Clock Cycle 1916:
Started sw 1120 0 on Line 283
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1917:
Completed 2/22

Clock Cycle 1918:
Completed 3/22

Clock Cycle 1919:
Completed 4/22

Clock Cycle 1920:
Completed 5/22

Clock Cycle 1921:
Completed 6/22

Clock Cycle 1922:
Completed 7/22

Clock Cycle 1923:
Completed 8/22

Clock Cycle 1924:
Completed 9/22

Clock Cycle 1925:
Completed 10/22
Memory at 2964 = 1576

Clock Cycle 1926:
Completed 11/22

Clock Cycle 1927:
Completed 12/22

Clock Cycle 1928:
Completed 13/22

Clock Cycle 1929:
Completed 14/22

Clock Cycle 1930:
Completed 15/22

Clock Cycle 1931:
Completed 16/22

Clock Cycle 1932:
Completed 17/22

Clock Cycle 1933:
Completed 18/22

Clock Cycle 1934:
Completed 19/22

Clock Cycle 1935:
Completed 20/22

Clock Cycle 1936:
Completed 21/22

Clock Cycle 1937:
Completed 22/22
Finished Instruction sw 1120 0 on Line 283

Clock Cycle 1938:
Started lw 1044 $t0 on Line 284
Completed 1/2

Clock Cycle 1939:
Completed 2/2
$t0 = 4096
Finished Instruction lw 1044 $t0 on Line 284

Clock Cycle 1940:
Started lw 3612 $t1 on Line 287
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1356 $t0 on Line 288

Clock Cycle 1941:
Completed 2/22
DRAM Request(Write) Issued for sw 1528 0 on Line 289

Clock Cycle 1942:
Completed 3/22

Clock Cycle 1943:
Completed 4/22

Clock Cycle 1944:
Completed 5/22

Clock Cycle 1945:
Completed 6/22

Clock Cycle 1946:
Completed 7/22

Clock Cycle 1947:
Completed 8/22

Clock Cycle 1948:
Completed 9/22

Clock Cycle 1949:
Completed 10/22

Clock Cycle 1950:
Completed 11/22

Clock Cycle 1951:
Completed 12/22

Clock Cycle 1952:
Completed 13/22

Clock Cycle 1953:
Completed 14/22

Clock Cycle 1954:
Completed 15/22

Clock Cycle 1955:
Completed 16/22

Clock Cycle 1956:
Completed 17/22

Clock Cycle 1957:
Completed 18/22

Clock Cycle 1958:
Completed 19/22

Clock Cycle 1959:
Completed 20/22

Clock Cycle 1960:
Completed 21/22

Clock Cycle 1961:
Completed 22/22
$t1 = 0
Finished Instruction lw 3612 $t1 on Line 287

Clock Cycle 1962:
Started lw 1356 $t0 on Line 288
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1963:
Completed 2/12

Clock Cycle 1964:
Completed 3/12

Clock Cycle 1965:
Completed 4/12

Clock Cycle 1966:
Completed 5/12

Clock Cycle 1967:
Completed 6/12

Clock Cycle 1968:
Completed 7/12

Clock Cycle 1969:
Completed 8/12

Clock Cycle 1970:
Completed 9/12

Clock Cycle 1971:
Completed 10/12

Clock Cycle 1972:
Completed 11/12

Clock Cycle 1973:
Completed 12/12
$t0 = 0
Finished Instruction lw 1356 $t0 on Line 288

Clock Cycle 1974:
Started sw 1528 0 on Line 289
Completed 1/2
DRAM Request(Read) Issued for lw 3704 $t0 on Line 290

Clock Cycle 1975:
Completed 2/2
Finished Instruction sw 1528 0 on Line 289
DRAM Request(Read) Issued for lw 2608 $t1 on Line 291

Clock Cycle 1976:
Started lw 3704 $t0 on Line 290
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1977:
Completed 2/22

Clock Cycle 1978:
Completed 3/22

Clock Cycle 1979:
Completed 4/22

Clock Cycle 1980:
Completed 5/22

Clock Cycle 1981:
Completed 6/22

Clock Cycle 1982:
Completed 7/22

Clock Cycle 1983:
Completed 8/22

Clock Cycle 1984:
Completed 9/22

Clock Cycle 1985:
Completed 10/22

Clock Cycle 1986:
Completed 11/22

Clock Cycle 1987:
Completed 12/22

Clock Cycle 1988:
Completed 13/22

Clock Cycle 1989:
Completed 14/22

Clock Cycle 1990:
Completed 15/22

Clock Cycle 1991:
Completed 16/22

Clock Cycle 1992:
Completed 17/22

Clock Cycle 1993:
Completed 18/22

Clock Cycle 1994:
Completed 19/22

Clock Cycle 1995:
Completed 20/22

Clock Cycle 1996:
Completed 21/22

Clock Cycle 1997:
Completed 22/22
$t0 = 0
Finished Instruction lw 3704 $t0 on Line 290

Clock Cycle 1998:
Started lw 2608 $t1 on Line 291
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t0,1168
$t0 = 1168

Clock Cycle 1999:
Completed 2/12
DRAM Request(Read) Issued for lw 96 $t3 on Line 293

Clock Cycle 2000:
Completed 3/12

Clock Cycle 2001:
Completed 4/12

Clock Cycle 2002:
Completed 5/12

Clock Cycle 2003:
Completed 6/12

Clock Cycle 2004:
Completed 7/12

Clock Cycle 2005:
Completed 8/12

Clock Cycle 2006:
Completed 9/12

Clock Cycle 2007:
Completed 10/12

Clock Cycle 2008:
Completed 11/12

Clock Cycle 2009:
Completed 12/12
$t1 = 0
Finished Instruction lw 2608 $t1 on Line 291

Clock Cycle 2010:
Started lw 96 $t3 on Line 293
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1308 0 on Line 294

Clock Cycle 2011:
Completed 2/12
DRAM Request(Write) Issued for sw 1492 1168 on Line 295

Clock Cycle 2012:
Completed 3/12
DRAM Request(Write) Issued for sw 2272 2588 on Line 296

Clock Cycle 2013:
Completed 4/12
DRAM Request(Write) Issued for sw 1664 2588 on Line 297

Clock Cycle 2014:
Completed 5/12
DRAM Request(Read) Issued for lw 3752 $t2 on Line 298

Clock Cycle 2015:
Completed 6/12

Clock Cycle 2016:
Completed 7/12

Clock Cycle 2017:
Completed 8/12

Clock Cycle 2018:
Completed 9/12

Clock Cycle 2019:
Completed 10/12

Clock Cycle 2020:
Completed 11/12

Clock Cycle 2021:
Completed 12/12
$t3 = 0
Finished Instruction lw 96 $t3 on Line 293

Clock Cycle 2022:
Started lw 3752 $t2 on Line 298
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2023:
Completed 2/12

Clock Cycle 2024:
Completed 3/12

Clock Cycle 2025:
Completed 4/12

Clock Cycle 2026:
Completed 5/12

Clock Cycle 2027:
Completed 6/12

Clock Cycle 2028:
Completed 7/12

Clock Cycle 2029:
Completed 8/12

Clock Cycle 2030:
Completed 9/12

Clock Cycle 2031:
Completed 10/12

Clock Cycle 2032:
Completed 11/12

Clock Cycle 2033:
Completed 12/12
$t2 = 0
Finished Instruction lw 3752 $t2 on Line 298

Clock Cycle 2034:
Started sw 1308 0 on Line 294
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t2,1936
$t4 = 1936

Clock Cycle 2035:
Completed 2/12
DRAM Request(Read) Issued for lw 3252 $t3 on Line 300

Clock Cycle 2036:
Completed 3/12
addi$t2,$t4,3660
$t2 = 5596

Clock Cycle 2037:
Completed 4/12
DRAM Request(Write) Issued for sw 784 1168 on Line 302

Clock Cycle 2038:
Completed 5/12

Clock Cycle 2039:
Completed 6/12

Clock Cycle 2040:
Completed 7/12

Clock Cycle 2041:
Completed 8/12

Clock Cycle 2042:
Completed 9/12

Clock Cycle 2043:
Completed 10/12

Clock Cycle 2044:
Completed 11/12

Clock Cycle 2045:
Completed 12/12
Finished Instruction sw 1308 0 on Line 294

Clock Cycle 2046:
Started sw 1492 1168 on Line 295
Completed 1/2

Clock Cycle 2047:
Completed 2/2
Finished Instruction sw 1492 1168 on Line 295

Clock Cycle 2048:
Started sw 1664 2588 on Line 297
Completed 1/2

Clock Cycle 2049:
Completed 2/2
Finished Instruction sw 1664 2588 on Line 297

Clock Cycle 2050:
Started lw 3252 $t3 on Line 300
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2051:
Completed 2/22

Clock Cycle 2052:
Completed 3/22

Clock Cycle 2053:
Completed 4/22

Clock Cycle 2054:
Completed 5/22

Clock Cycle 2055:
Completed 6/22

Clock Cycle 2056:
Completed 7/22

Clock Cycle 2057:
Completed 8/22

Clock Cycle 2058:
Completed 9/22

Clock Cycle 2059:
Completed 10/22
Memory at 1492 = 1168
Memory at 1664 = 2588

Clock Cycle 2060:
Completed 11/22

Clock Cycle 2061:
Completed 12/22

Clock Cycle 2062:
Completed 13/22

Clock Cycle 2063:
Completed 14/22

Clock Cycle 2064:
Completed 15/22

Clock Cycle 2065:
Completed 16/22

Clock Cycle 2066:
Completed 17/22

Clock Cycle 2067:
Completed 18/22

Clock Cycle 2068:
Completed 19/22

Clock Cycle 2069:
Completed 20/22

Clock Cycle 2070:
Completed 21/22

Clock Cycle 2071:
Completed 22/22
$t3 = 0
Finished Instruction lw 3252 $t3 on Line 300

Clock Cycle 2072:
Started sw 2272 2588 on Line 296
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2160 0 on Line 303

Clock Cycle 2073:
Completed 2/12
DRAM Request(Read) Issued for lw 2356 $t2 on Line 304

Clock Cycle 2074:
Completed 3/12
DRAM Request(Read) Issued for lw 3736 $t3 on Line 305

Clock Cycle 2075:
Completed 4/12
DRAM Request(Read) Issued for lw 3504 $t1 on Line 306

Clock Cycle 2076:
Completed 5/12

Clock Cycle 2077:
Completed 6/12

Clock Cycle 2078:
Completed 7/12

Clock Cycle 2079:
Completed 8/12

Clock Cycle 2080:
Completed 9/12

Clock Cycle 2081:
Completed 10/12

Clock Cycle 2082:
Completed 11/12

Clock Cycle 2083:
Completed 12/12
Finished Instruction sw 2272 2588 on Line 296

Clock Cycle 2084:
Started sw 2160 0 on Line 303
Completed 1/2

Clock Cycle 2085:
Completed 2/2
Finished Instruction sw 2160 0 on Line 303

Clock Cycle 2086:
Started lw 2356 $t2 on Line 304
Completed 1/2

Clock Cycle 2087:
Completed 2/2
$t2 = 0
Finished Instruction lw 2356 $t2 on Line 304

Clock Cycle 2088:
Started lw 3736 $t3 on Line 305
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2089:
Completed 2/22

Clock Cycle 2090:
Completed 3/22

Clock Cycle 2091:
Completed 4/22

Clock Cycle 2092:
Completed 5/22

Clock Cycle 2093:
Completed 6/22

Clock Cycle 2094:
Completed 7/22

Clock Cycle 2095:
Completed 8/22

Clock Cycle 2096:
Completed 9/22

Clock Cycle 2097:
Completed 10/22
Memory at 2272 = 2588

Clock Cycle 2098:
Completed 11/22

Clock Cycle 2099:
Completed 12/22

Clock Cycle 2100:
Completed 13/22

Clock Cycle 2101:
Completed 14/22

Clock Cycle 2102:
Completed 15/22

Clock Cycle 2103:
Completed 16/22

Clock Cycle 2104:
Completed 17/22

Clock Cycle 2105:
Completed 18/22

Clock Cycle 2106:
Completed 19/22

Clock Cycle 2107:
Completed 20/22

Clock Cycle 2108:
Completed 21/22

Clock Cycle 2109:
Completed 22/22
$t3 = 0
Finished Instruction lw 3736 $t3 on Line 305

Clock Cycle 2110:
Started lw 3504 $t1 on Line 306
Completed 1/2
DRAM Request(Write) Issued for sw 2532 0 on Line 307

Clock Cycle 2111:
Completed 2/2
$t1 = 0
Finished Instruction lw 3504 $t1 on Line 306
DRAM Request(Write) Issued for sw 696 0 on Line 308

Clock Cycle 2112:
Started sw 784 1168 on Line 302
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 312 0 on Line 309

Clock Cycle 2113:
Completed 2/12
addi$t3,$t1,1540
$t3 = 1540

Clock Cycle 2114:
Completed 3/12
addi$t2,$t0,2432
$t2 = 3600

Clock Cycle 2115:
Completed 4/12
addi$t3,$t1,940
$t3 = 940

Clock Cycle 2116:
Completed 5/12
DRAM Request(Read) Issued for lw 1284 $t4 on Line 313

Clock Cycle 2117:
Completed 6/12

Clock Cycle 2118:
Completed 7/12

Clock Cycle 2119:
Completed 8/12

Clock Cycle 2120:
Completed 9/12

Clock Cycle 2121:
Completed 10/12

Clock Cycle 2122:
Completed 11/12

Clock Cycle 2123:
Completed 12/12
Finished Instruction sw 784 1168 on Line 302

Clock Cycle 2124:
Started sw 696 0 on Line 308
Completed 1/2

Clock Cycle 2125:
Completed 2/2
Finished Instruction sw 696 0 on Line 308

Clock Cycle 2126:
Started sw 312 0 on Line 309
Completed 1/2

Clock Cycle 2127:
Completed 2/2
Finished Instruction sw 312 0 on Line 309

Clock Cycle 2128:
Started lw 1284 $t4 on Line 313
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2129:
Completed 2/22

Clock Cycle 2130:
Completed 3/22

Clock Cycle 2131:
Completed 4/22

Clock Cycle 2132:
Completed 5/22

Clock Cycle 2133:
Completed 6/22

Clock Cycle 2134:
Completed 7/22

Clock Cycle 2135:
Completed 8/22

Clock Cycle 2136:
Completed 9/22

Clock Cycle 2137:
Completed 10/22
Memory at 784 = 1168

Clock Cycle 2138:
Completed 11/22

Clock Cycle 2139:
Completed 12/22

Clock Cycle 2140:
Completed 13/22

Clock Cycle 2141:
Completed 14/22

Clock Cycle 2142:
Completed 15/22

Clock Cycle 2143:
Completed 16/22

Clock Cycle 2144:
Completed 17/22

Clock Cycle 2145:
Completed 18/22

Clock Cycle 2146:
Completed 19/22

Clock Cycle 2147:
Completed 20/22

Clock Cycle 2148:
Completed 21/22

Clock Cycle 2149:
Completed 22/22
$t4 = 0
Finished Instruction lw 1284 $t4 on Line 313

Clock Cycle 2150:
Started sw 2532 0 on Line 307
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t4,1392
$t0 = 1392

Clock Cycle 2151:
Completed 2/12
DRAM Request(Write) Issued for sw 1456 940 on Line 315

Clock Cycle 2152:
Completed 3/12
DRAM Request(Read) Issued for lw 3768 $t1 on Line 316

Clock Cycle 2153:
Completed 4/12
addi$t3,$t0,1796
$t3 = 3188

Clock Cycle 2154:
Completed 5/12
DRAM Request(Write) Issued for sw 608 3188 on Line 318

Clock Cycle 2155:
Completed 6/12
DRAM Request(Read) Issued for lw 328 $t3 on Line 319

Clock Cycle 2156:
Completed 7/12

Clock Cycle 2157:
Completed 8/12

Clock Cycle 2158:
Completed 9/12

Clock Cycle 2159:
Completed 10/12

Clock Cycle 2160:
Completed 11/12

Clock Cycle 2161:
Completed 12/12
Finished Instruction sw 2532 0 on Line 307

Clock Cycle 2162:
Started sw 608 3188 on Line 318
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2163:
Completed 2/22

Clock Cycle 2164:
Completed 3/22

Clock Cycle 2165:
Completed 4/22

Clock Cycle 2166:
Completed 5/22

Clock Cycle 2167:
Completed 6/22

Clock Cycle 2168:
Completed 7/22

Clock Cycle 2169:
Completed 8/22

Clock Cycle 2170:
Completed 9/22

Clock Cycle 2171:
Completed 10/22

Clock Cycle 2172:
Completed 11/22

Clock Cycle 2173:
Completed 12/22

Clock Cycle 2174:
Completed 13/22

Clock Cycle 2175:
Completed 14/22

Clock Cycle 2176:
Completed 15/22

Clock Cycle 2177:
Completed 16/22

Clock Cycle 2178:
Completed 17/22

Clock Cycle 2179:
Completed 18/22

Clock Cycle 2180:
Completed 19/22

Clock Cycle 2181:
Completed 20/22

Clock Cycle 2182:
Completed 21/22

Clock Cycle 2183:
Completed 22/22
Finished Instruction sw 608 3188 on Line 318

Clock Cycle 2184:
Started lw 328 $t3 on Line 319
Completed 1/2

Clock Cycle 2185:
Completed 2/2
$t3 = 0
Finished Instruction lw 328 $t3 on Line 319

Clock Cycle 2186:
Started sw 1456 940 on Line 315
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 968 0 on Line 320

Clock Cycle 2187:
Completed 2/22

Clock Cycle 2188:
Completed 3/22

Clock Cycle 2189:
Completed 4/22

Clock Cycle 2190:
Completed 5/22

Clock Cycle 2191:
Completed 6/22

Clock Cycle 2192:
Completed 7/22

Clock Cycle 2193:
Completed 8/22

Clock Cycle 2194:
Completed 9/22

Clock Cycle 2195:
Completed 10/22
Memory at 608 = 3188

Clock Cycle 2196:
Completed 11/22

Clock Cycle 2197:
Completed 12/22

Clock Cycle 2198:
Completed 13/22

Clock Cycle 2199:
Completed 14/22

Clock Cycle 2200:
Completed 15/22

Clock Cycle 2201:
Completed 16/22

Clock Cycle 2202:
Completed 17/22

Clock Cycle 2203:
Completed 18/22

Clock Cycle 2204:
Completed 19/22

Clock Cycle 2205:
Completed 20/22

Clock Cycle 2206:
Completed 21/22

Clock Cycle 2207:
Completed 22/22
Finished Instruction sw 1456 940 on Line 315

Clock Cycle 2208:
Started lw 3768 $t1 on Line 316
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2209:
Completed 2/22

Clock Cycle 2210:
Completed 3/22

Clock Cycle 2211:
Completed 4/22

Clock Cycle 2212:
Completed 5/22

Clock Cycle 2213:
Completed 6/22

Clock Cycle 2214:
Completed 7/22

Clock Cycle 2215:
Completed 8/22

Clock Cycle 2216:
Completed 9/22

Clock Cycle 2217:
Completed 10/22
Memory at 1456 = 940

Clock Cycle 2218:
Completed 11/22

Clock Cycle 2219:
Completed 12/22

Clock Cycle 2220:
Completed 13/22

Clock Cycle 2221:
Completed 14/22

Clock Cycle 2222:
Completed 15/22

Clock Cycle 2223:
Completed 16/22

Clock Cycle 2224:
Completed 17/22

Clock Cycle 2225:
Completed 18/22

Clock Cycle 2226:
Completed 19/22

Clock Cycle 2227:
Completed 20/22

Clock Cycle 2228:
Completed 21/22

Clock Cycle 2229:
Completed 22/22
$t1 = 0
Finished Instruction lw 3768 $t1 on Line 316

Clock Cycle 2230:
Started sw 968 0 on Line 320
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1312 0 on Line 321

Clock Cycle 2231:
Completed 2/12
addi$t1,$t0,436
$t1 = 1828

Clock Cycle 2232:
Completed 3/12
DRAM Request(Read) Issued for lw 3172 $t2 on Line 323

Clock Cycle 2233:
Completed 4/12

Clock Cycle 2234:
Completed 5/12

Clock Cycle 2235:
Completed 6/12

Clock Cycle 2236:
Completed 7/12

Clock Cycle 2237:
Completed 8/12

Clock Cycle 2238:
Completed 9/12

Clock Cycle 2239:
Completed 10/12

Clock Cycle 2240:
Completed 11/12

Clock Cycle 2241:
Completed 12/12
Finished Instruction sw 968 0 on Line 320

Clock Cycle 2242:
Started lw 3172 $t2 on Line 323
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2243:
Completed 2/22

Clock Cycle 2244:
Completed 3/22

Clock Cycle 2245:
Completed 4/22

Clock Cycle 2246:
Completed 5/22

Clock Cycle 2247:
Completed 6/22

Clock Cycle 2248:
Completed 7/22

Clock Cycle 2249:
Completed 8/22

Clock Cycle 2250:
Completed 9/22

Clock Cycle 2251:
Completed 10/22

Clock Cycle 2252:
Completed 11/22

Clock Cycle 2253:
Completed 12/22

Clock Cycle 2254:
Completed 13/22

Clock Cycle 2255:
Completed 14/22

Clock Cycle 2256:
Completed 15/22

Clock Cycle 2257:
Completed 16/22

Clock Cycle 2258:
Completed 17/22

Clock Cycle 2259:
Completed 18/22

Clock Cycle 2260:
Completed 19/22

Clock Cycle 2261:
Completed 20/22

Clock Cycle 2262:
Completed 21/22

Clock Cycle 2263:
Completed 22/22
$t2 = 0
Finished Instruction lw 3172 $t2 on Line 323

Clock Cycle 2264:
Started sw 1312 0 on Line 321
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 532 0 on Line 324

Clock Cycle 2265:
Completed 2/12
DRAM Request(Write) Issued for sw 2508 0 on Line 325

Clock Cycle 2266:
Completed 3/12
DRAM Request(Write) Issued for sw 2504 1828 on Line 326

Clock Cycle 2267:
Completed 4/12
DRAM Request(Write) Issued for sw 2068 0 on Line 327

Clock Cycle 2268:
Completed 5/12
DRAM Request(Read) Issued for lw 856 $t2 on Line 328

Clock Cycle 2269:
Completed 6/12
DRAM Request(Read) Issued for lw 296 $t1 on Line 329

Clock Cycle 2270:
Completed 7/12
DRAM Request(Read) Issued for lw 108 $t0 on Line 330

Clock Cycle 2271:
Completed 8/12
DRAM Request(Read) Issued for lw 3132 $t3 on Line 331

Clock Cycle 2272:
Completed 9/12

Clock Cycle 2273:
Completed 10/12

Clock Cycle 2274:
Completed 11/12

Clock Cycle 2275:
Completed 12/12
Finished Instruction sw 1312 0 on Line 321

Clock Cycle 2276:
Started lw 3132 $t3 on Line 331
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2277:
Completed 2/22

Clock Cycle 2278:
Completed 3/22

Clock Cycle 2279:
Completed 4/22

Clock Cycle 2280:
Completed 5/22

Clock Cycle 2281:
Completed 6/22

Clock Cycle 2282:
Completed 7/22

Clock Cycle 2283:
Completed 8/22

Clock Cycle 2284:
Completed 9/22

Clock Cycle 2285:
Completed 10/22

Clock Cycle 2286:
Completed 11/22

Clock Cycle 2287:
Completed 12/22

Clock Cycle 2288:
Completed 13/22

Clock Cycle 2289:
Completed 14/22

Clock Cycle 2290:
Completed 15/22

Clock Cycle 2291:
Completed 16/22

Clock Cycle 2292:
Completed 17/22

Clock Cycle 2293:
Completed 18/22

Clock Cycle 2294:
Completed 19/22

Clock Cycle 2295:
Completed 20/22

Clock Cycle 2296:
Completed 21/22

Clock Cycle 2297:
Completed 22/22
$t3 = 0
Finished Instruction lw 3132 $t3 on Line 331

Clock Cycle 2298:
Started sw 532 0 on Line 324
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1076 $t3 on Line 332

Clock Cycle 2299:
Completed 2/12

Clock Cycle 2300:
Completed 3/12

Clock Cycle 2301:
Completed 4/12

Clock Cycle 2302:
Completed 5/12

Clock Cycle 2303:
Completed 6/12

Clock Cycle 2304:
Completed 7/12

Clock Cycle 2305:
Completed 8/12

Clock Cycle 2306:
Completed 9/12

Clock Cycle 2307:
Completed 10/12

Clock Cycle 2308:
Completed 11/12

Clock Cycle 2309:
Completed 12/12
Finished Instruction sw 532 0 on Line 324

Clock Cycle 2310:
Started lw 296 $t1 on Line 329
Completed 1/2

Clock Cycle 2311:
Completed 2/2
$t1 = 0
Finished Instruction lw 296 $t1 on Line 329

Clock Cycle 2312:
Started lw 856 $t2 on Line 328
Completed 1/2
addi$t1,$t4,2240
$t1 = 2240

Clock Cycle 2313:
Completed 2/2
$t2 = 0
Finished Instruction lw 856 $t2 on Line 328

Clock Cycle 2314:
Started lw 108 $t0 on Line 330
Completed 1/2

Clock Cycle 2315:
Completed 2/2
$t0 = 0
Finished Instruction lw 108 $t0 on Line 330

Clock Cycle 2316:
Started lw 1076 $t3 on Line 332
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2317:
Completed 2/22

Clock Cycle 2318:
Completed 3/22

Clock Cycle 2319:
Completed 4/22

Clock Cycle 2320:
Completed 5/22

Clock Cycle 2321:
Completed 6/22

Clock Cycle 2322:
Completed 7/22

Clock Cycle 2323:
Completed 8/22

Clock Cycle 2324:
Completed 9/22

Clock Cycle 2325:
Completed 10/22

Clock Cycle 2326:
Completed 11/22

Clock Cycle 2327:
Completed 12/22

Clock Cycle 2328:
Completed 13/22

Clock Cycle 2329:
Completed 14/22

Clock Cycle 2330:
Completed 15/22

Clock Cycle 2331:
Completed 16/22

Clock Cycle 2332:
Completed 17/22

Clock Cycle 2333:
Completed 18/22

Clock Cycle 2334:
Completed 19/22

Clock Cycle 2335:
Completed 20/22

Clock Cycle 2336:
Completed 21/22

Clock Cycle 2337:
Completed 22/22
$t3 = 0
Finished Instruction lw 1076 $t3 on Line 332

Clock Cycle 2338:
Started sw 2508 0 on Line 325
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t3,740
$t2 = 740

Clock Cycle 2339:
Completed 2/12
addi$t3,$t2,400
$t3 = 1140

Clock Cycle 2340:
Completed 3/12
DRAM Request(Read) Issued for lw 3644 $t3 on Line 336

Clock Cycle 2341:
Completed 4/12
DRAM Request(Read) Issued for lw 2244 $t1 on Line 337

Clock Cycle 2342:
Completed 5/12
DRAM Request(Read) Issued for lw 2536 $t2 on Line 338

Clock Cycle 2343:
Completed 6/12
DRAM Request(Read) Issued for lw 2252 $t4 on Line 339

Clock Cycle 2344:
Completed 7/12

Clock Cycle 2345:
Completed 8/12

Clock Cycle 2346:
Completed 9/12

Clock Cycle 2347:
Completed 10/12

Clock Cycle 2348:
Completed 11/12

Clock Cycle 2349:
Completed 12/12
Finished Instruction sw 2508 0 on Line 325

Clock Cycle 2350:
Started sw 2504 1828 on Line 326
Completed 1/2

Clock Cycle 2351:
Completed 2/2
Finished Instruction sw 2504 1828 on Line 326

Clock Cycle 2352:
Started sw 2068 0 on Line 327
Completed 1/2

Clock Cycle 2353:
Completed 2/2
Finished Instruction sw 2068 0 on Line 327

Clock Cycle 2354:
Started lw 2244 $t1 on Line 337
Completed 1/2

Clock Cycle 2355:
Completed 2/2
$t1 = 0
Finished Instruction lw 2244 $t1 on Line 337

Clock Cycle 2356:
Started lw 2536 $t2 on Line 338
Completed 1/2

Clock Cycle 2357:
Completed 2/2
$t2 = 0
Finished Instruction lw 2536 $t2 on Line 338

Clock Cycle 2358:
Started lw 2252 $t4 on Line 339
Completed 1/2

Clock Cycle 2359:
Completed 2/2
$t4 = 0
Finished Instruction lw 2252 $t4 on Line 339

Clock Cycle 2360:
Started lw 3644 $t3 on Line 336
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2361:
Completed 2/22

Clock Cycle 2362:
Completed 3/22

Clock Cycle 2363:
Completed 4/22

Clock Cycle 2364:
Completed 5/22

Clock Cycle 2365:
Completed 6/22

Clock Cycle 2366:
Completed 7/22

Clock Cycle 2367:
Completed 8/22

Clock Cycle 2368:
Completed 9/22

Clock Cycle 2369:
Completed 10/22
Memory at 2504 = 1828

Clock Cycle 2370:
Completed 11/22

Clock Cycle 2371:
Completed 12/22

Clock Cycle 2372:
Completed 13/22

Clock Cycle 2373:
Completed 14/22

Clock Cycle 2374:
Completed 15/22

Clock Cycle 2375:
Completed 16/22

Clock Cycle 2376:
Completed 17/22

Clock Cycle 2377:
Completed 18/22

Clock Cycle 2378:
Completed 19/22

Clock Cycle 2379:
Completed 20/22

Clock Cycle 2380:
Completed 21/22

Clock Cycle 2381:
Completed 22/22
$t3 = 0
Finished Instruction lw 3644 $t3 on Line 336

Clock Cycle 2382:
DRAM Request(Read) Issued for lw 2644 $t3 on Line 340

Clock Cycle 2383:
Started lw 2644 $t3 on Line 340
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t1,3440
$t4 = 3440

Clock Cycle 2384:
Completed 2/12
DRAM Request(Read) Issued for lw 1880 $t0 on Line 342

Clock Cycle 2385:
Completed 3/12
DRAM Request(Read) Issued for lw 3688 $t2 on Line 343

Clock Cycle 2386:
Completed 4/12
DRAM Request(Read) Issued for lw 1484 $t1 on Line 344

Clock Cycle 2387:
Completed 5/12

Clock Cycle 2388:
Completed 6/12

Clock Cycle 2389:
Completed 7/12

Clock Cycle 2390:
Completed 8/12

Clock Cycle 2391:
Completed 9/12

Clock Cycle 2392:
Completed 10/12

Clock Cycle 2393:
Completed 11/12

Clock Cycle 2394:
Completed 12/12
$t3 = 0
Finished Instruction lw 2644 $t3 on Line 340

Clock Cycle 2395:
Started lw 1880 $t0 on Line 342
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1796 0 on Line 345

Clock Cycle 2396:
Completed 2/12
DRAM Request(Write) Issued for sw 2596 0 on Line 346

Clock Cycle 2397:
Completed 3/12

Clock Cycle 2398:
Completed 4/12

Clock Cycle 2399:
Completed 5/12

Clock Cycle 2400:
Completed 6/12

Clock Cycle 2401:
Completed 7/12

Clock Cycle 2402:
Completed 8/12

Clock Cycle 2403:
Completed 9/12

Clock Cycle 2404:
Completed 10/12

Clock Cycle 2405:
Completed 11/12

Clock Cycle 2406:
Completed 12/12
$t0 = 1568
Finished Instruction lw 1880 $t0 on Line 342

Clock Cycle 2407:
Started lw 1484 $t1 on Line 344
Completed 1/2

Clock Cycle 2408:
Completed 2/2
$t1 = 0
Finished Instruction lw 1484 $t1 on Line 344

Clock Cycle 2409:
Started sw 1796 0 on Line 345
Completed 1/2
addi$t4,$t1,1092
$t4 = 1092

Clock Cycle 2410:
Completed 2/2
Finished Instruction sw 1796 0 on Line 345
addi$t0,$t3,772
$t0 = 772

Clock Cycle 2411:
Started lw 3688 $t2 on Line 343
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2412:
Completed 2/22

Clock Cycle 2413:
Completed 3/22

Clock Cycle 2414:
Completed 4/22

Clock Cycle 2415:
Completed 5/22

Clock Cycle 2416:
Completed 6/22

Clock Cycle 2417:
Completed 7/22

Clock Cycle 2418:
Completed 8/22

Clock Cycle 2419:
Completed 9/22

Clock Cycle 2420:
Completed 10/22
Memory at 1796 = 0

Clock Cycle 2421:
Completed 11/22

Clock Cycle 2422:
Completed 12/22

Clock Cycle 2423:
Completed 13/22

Clock Cycle 2424:
Completed 14/22

Clock Cycle 2425:
Completed 15/22

Clock Cycle 2426:
Completed 16/22

Clock Cycle 2427:
Completed 17/22

Clock Cycle 2428:
Completed 18/22

Clock Cycle 2429:
Completed 19/22

Clock Cycle 2430:
Completed 20/22

Clock Cycle 2431:
Completed 21/22

Clock Cycle 2432:
Completed 22/22
$t2 = 0
Finished Instruction lw 3688 $t2 on Line 343

Clock Cycle 2433:
Started sw 2596 0 on Line 346
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2016 0 on Line 349

Clock Cycle 2434:
Completed 2/12
DRAM Request(Write) Issued for sw 2696 1092 on Line 350

Clock Cycle 2435:
Completed 3/12
DRAM Request(Read) Issued for lw 3356 $t3 on Line 351

Clock Cycle 2436:
Completed 4/12
DRAM Request(Read) Issued for lw 2148 $t1 on Line 352

Clock Cycle 2437:
Completed 5/12
addi$t4,$t0,740
$t4 = 1512

Clock Cycle 2438:
Completed 6/12
DRAM Request(Write) Issued for sw 3600 0 on Line 354

Clock Cycle 2439:
Completed 7/12

Clock Cycle 2440:
Completed 8/12

Clock Cycle 2441:
Completed 9/12

Clock Cycle 2442:
Completed 10/12

Clock Cycle 2443:
Completed 11/12

Clock Cycle 2444:
Completed 12/12
Finished Instruction sw 2596 0 on Line 346

Clock Cycle 2445:
Started lw 2148 $t1 on Line 352
Completed 1/2

Clock Cycle 2446:
Completed 2/2
$t1 = 0
Finished Instruction lw 2148 $t1 on Line 352

Clock Cycle 2447:
Started sw 2696 1092 on Line 350
Completed 1/2
addi$t1,$t1,1788
$t1 = 1788

Clock Cycle 2448:
Completed 2/2
Finished Instruction sw 2696 1092 on Line 350

Clock Cycle 2449:
Started sw 2016 0 on Line 349
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2450:
Completed 2/22

Clock Cycle 2451:
Completed 3/22

Clock Cycle 2452:
Completed 4/22

Clock Cycle 2453:
Completed 5/22

Clock Cycle 2454:
Completed 6/22

Clock Cycle 2455:
Completed 7/22

Clock Cycle 2456:
Completed 8/22

Clock Cycle 2457:
Completed 9/22

Clock Cycle 2458:
Completed 10/22
Memory at 2696 = 1092

Clock Cycle 2459:
Completed 11/22

Clock Cycle 2460:
Completed 12/22

Clock Cycle 2461:
Completed 13/22

Clock Cycle 2462:
Completed 14/22

Clock Cycle 2463:
Completed 15/22

Clock Cycle 2464:
Completed 16/22

Clock Cycle 2465:
Completed 17/22

Clock Cycle 2466:
Completed 18/22

Clock Cycle 2467:
Completed 19/22

Clock Cycle 2468:
Completed 20/22

Clock Cycle 2469:
Completed 21/22

Clock Cycle 2470:
Completed 22/22
Finished Instruction sw 2016 0 on Line 349

Clock Cycle 2471:
Started lw 3356 $t3 on Line 351
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2472:
Completed 2/22

Clock Cycle 2473:
Completed 3/22

Clock Cycle 2474:
Completed 4/22

Clock Cycle 2475:
Completed 5/22

Clock Cycle 2476:
Completed 6/22

Clock Cycle 2477:
Completed 7/22

Clock Cycle 2478:
Completed 8/22

Clock Cycle 2479:
Completed 9/22

Clock Cycle 2480:
Completed 10/22

Clock Cycle 2481:
Completed 11/22

Clock Cycle 2482:
Completed 12/22

Clock Cycle 2483:
Completed 13/22

Clock Cycle 2484:
Completed 14/22

Clock Cycle 2485:
Completed 15/22

Clock Cycle 2486:
Completed 16/22

Clock Cycle 2487:
Completed 17/22

Clock Cycle 2488:
Completed 18/22

Clock Cycle 2489:
Completed 19/22

Clock Cycle 2490:
Completed 20/22

Clock Cycle 2491:
Completed 21/22

Clock Cycle 2492:
Completed 22/22
$t3 = 0
Finished Instruction lw 3356 $t3 on Line 351

Clock Cycle 2493:
Started sw 3600 0 on Line 354
Completed 1/2
DRAM Request(Read) Issued for lw 1528 $t3 on Line 356

Clock Cycle 2494:
Completed 2/2
Finished Instruction sw 3600 0 on Line 354
DRAM Request(Write) Issued for sw 1620 772 on Line 357

Clock Cycle 2495:
Started lw 1528 $t3 on Line 356
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3532 $t2 on Line 358

Clock Cycle 2496:
Completed 2/22

Clock Cycle 2497:
Completed 3/22

Clock Cycle 2498:
Completed 4/22

Clock Cycle 2499:
Completed 5/22

Clock Cycle 2500:
Completed 6/22

Clock Cycle 2501:
Completed 7/22

Clock Cycle 2502:
Completed 8/22

Clock Cycle 2503:
Completed 9/22

Clock Cycle 2504:
Completed 10/22

Clock Cycle 2505:
Completed 11/22

Clock Cycle 2506:
Completed 12/22

Clock Cycle 2507:
Completed 13/22

Clock Cycle 2508:
Completed 14/22

Clock Cycle 2509:
Completed 15/22

Clock Cycle 2510:
Completed 16/22

Clock Cycle 2511:
Completed 17/22

Clock Cycle 2512:
Completed 18/22

Clock Cycle 2513:
Completed 19/22

Clock Cycle 2514:
Completed 20/22

Clock Cycle 2515:
Completed 21/22

Clock Cycle 2516:
Completed 22/22
$t3 = 0
Finished Instruction lw 1528 $t3 on Line 356

Clock Cycle 2517:
Started sw 1620 772 on Line 357
Completed 1/2

Clock Cycle 2518:
Completed 2/2
Finished Instruction sw 1620 772 on Line 357

Clock Cycle 2519:
Started lw 3532 $t2 on Line 358
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2520:
Completed 2/22

Clock Cycle 2521:
Completed 3/22

Clock Cycle 2522:
Completed 4/22

Clock Cycle 2523:
Completed 5/22

Clock Cycle 2524:
Completed 6/22

Clock Cycle 2525:
Completed 7/22

Clock Cycle 2526:
Completed 8/22

Clock Cycle 2527:
Completed 9/22

Clock Cycle 2528:
Completed 10/22
Memory at 1620 = 772

Clock Cycle 2529:
Completed 11/22

Clock Cycle 2530:
Completed 12/22

Clock Cycle 2531:
Completed 13/22

Clock Cycle 2532:
Completed 14/22

Clock Cycle 2533:
Completed 15/22

Clock Cycle 2534:
Completed 16/22

Clock Cycle 2535:
Completed 17/22

Clock Cycle 2536:
Completed 18/22

Clock Cycle 2537:
Completed 19/22

Clock Cycle 2538:
Completed 20/22

Clock Cycle 2539:
Completed 21/22

Clock Cycle 2540:
Completed 22/22
$t2 = 0
Finished Instruction lw 3532 $t2 on Line 358

Clock Cycle 2541:
DRAM Request(Write) Issued for sw 848 0 on Line 359

Clock Cycle 2542:
Started sw 848 0 on Line 359
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1732 $t2 on Line 360

Clock Cycle 2543:
Completed 2/12

Clock Cycle 2544:
Completed 3/12

Clock Cycle 2545:
Completed 4/12

Clock Cycle 2546:
Completed 5/12

Clock Cycle 2547:
Completed 6/12

Clock Cycle 2548:
Completed 7/12

Clock Cycle 2549:
Completed 8/12

Clock Cycle 2550:
Completed 9/12

Clock Cycle 2551:
Completed 10/12

Clock Cycle 2552:
Completed 11/12

Clock Cycle 2553:
Completed 12/12
Finished Instruction sw 848 0 on Line 359

Clock Cycle 2554:
Started lw 1732 $t2 on Line 360
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2555:
Completed 2/22

Clock Cycle 2556:
Completed 3/22

Clock Cycle 2557:
Completed 4/22

Clock Cycle 2558:
Completed 5/22

Clock Cycle 2559:
Completed 6/22

Clock Cycle 2560:
Completed 7/22

Clock Cycle 2561:
Completed 8/22

Clock Cycle 2562:
Completed 9/22

Clock Cycle 2563:
Completed 10/22

Clock Cycle 2564:
Completed 11/22

Clock Cycle 2565:
Completed 12/22

Clock Cycle 2566:
Completed 13/22

Clock Cycle 2567:
Completed 14/22

Clock Cycle 2568:
Completed 15/22

Clock Cycle 2569:
Completed 16/22

Clock Cycle 2570:
Completed 17/22

Clock Cycle 2571:
Completed 18/22

Clock Cycle 2572:
Completed 19/22

Clock Cycle 2573:
Completed 20/22

Clock Cycle 2574:
Completed 21/22

Clock Cycle 2575:
Completed 22/22
$t2 = 0
Finished Instruction lw 1732 $t2 on Line 360

Clock Cycle 2576:
DRAM Request(Read) Issued for lw 404 $t2 on Line 361

Clock Cycle 2577:
Started lw 404 $t2 on Line 361
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2864 1512 on Line 362

Clock Cycle 2578:
Completed 2/12

Clock Cycle 2579:
Completed 3/12

Clock Cycle 2580:
Completed 4/12

Clock Cycle 2581:
Completed 5/12

Clock Cycle 2582:
Completed 6/12

Clock Cycle 2583:
Completed 7/12

Clock Cycle 2584:
Completed 8/12

Clock Cycle 2585:
Completed 9/12

Clock Cycle 2586:
Completed 10/12

Clock Cycle 2587:
Completed 11/12

Clock Cycle 2588:
Completed 12/12
$t2 = 0
Finished Instruction lw 404 $t2 on Line 361

Clock Cycle 2589:
Started sw 2864 1512 on Line 362
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t2,120
$t4 = 120

Clock Cycle 2590:
Completed 2/12
addi$t3,$t4,1240
$t3 = 1360

Clock Cycle 2591:
Completed 3/12
addi$t0,$t1,2452
$t0 = 4240

Clock Cycle 2592:
Completed 4/12
DRAM Request(Read) Issued for lw 652 $t4 on Line 366

Clock Cycle 2593:
Completed 5/12
addi$t2,$t3,356
$t2 = 1716

Clock Cycle 2594:
Completed 6/12
DRAM Request(Read) Issued for lw 3904 $t1 on Line 368

Clock Cycle 2595:
Completed 7/12
DRAM Request(Write) Issued for sw 1988 1716 on Line 369

Clock Cycle 2596:
Completed 8/12
DRAM Request(Read) Issued for lw 3424 $t0 on Line 370

Clock Cycle 2597:
Completed 9/12

Clock Cycle 2598:
Completed 10/12

Clock Cycle 2599:
Completed 11/12

Clock Cycle 2600:
Completed 12/12
Finished Instruction sw 2864 1512 on Line 362

Clock Cycle 2601:
Started lw 3904 $t1 on Line 368
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2602:
Completed 2/22

Clock Cycle 2603:
Completed 3/22

Clock Cycle 2604:
Completed 4/22

Clock Cycle 2605:
Completed 5/22

Clock Cycle 2606:
Completed 6/22

Clock Cycle 2607:
Completed 7/22

Clock Cycle 2608:
Completed 8/22

Clock Cycle 2609:
Completed 9/22

Clock Cycle 2610:
Completed 10/22
Memory at 2864 = 1512

Clock Cycle 2611:
Completed 11/22

Clock Cycle 2612:
Completed 12/22

Clock Cycle 2613:
Completed 13/22

Clock Cycle 2614:
Completed 14/22

Clock Cycle 2615:
Completed 15/22

Clock Cycle 2616:
Completed 16/22

Clock Cycle 2617:
Completed 17/22

Clock Cycle 2618:
Completed 18/22

Clock Cycle 2619:
Completed 19/22

Clock Cycle 2620:
Completed 20/22

Clock Cycle 2621:
Completed 21/22

Clock Cycle 2622:
Completed 22/22
$t1 = 0
Finished Instruction lw 3904 $t1 on Line 368

Clock Cycle 2623:
Started lw 3424 $t0 on Line 370
Completed 1/2

Clock Cycle 2624:
Completed 2/2
$t0 = 0
Finished Instruction lw 3424 $t0 on Line 370

Clock Cycle 2625:
Started lw 652 $t4 on Line 366
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 748 0 on Line 371

Clock Cycle 2626:
Completed 2/12
addi$t2,$t2,436
$t2 = 2152

Clock Cycle 2627:
Completed 3/12
DRAM Request(Read) Issued for lw 3784 $t3 on Line 373

Clock Cycle 2628:
Completed 4/12

Clock Cycle 2629:
Completed 5/12

Clock Cycle 2630:
Completed 6/12

Clock Cycle 2631:
Completed 7/12

Clock Cycle 2632:
Completed 8/12

Clock Cycle 2633:
Completed 9/12

Clock Cycle 2634:
Completed 10/12

Clock Cycle 2635:
Completed 11/12

Clock Cycle 2636:
Completed 12/12
$t4 = 0
Finished Instruction lw 652 $t4 on Line 366

Clock Cycle 2637:
Started sw 748 0 on Line 371
Completed 1/2

Clock Cycle 2638:
Completed 2/2
Finished Instruction sw 748 0 on Line 371

Clock Cycle 2639:
Started lw 3784 $t3 on Line 373
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2640:
Completed 2/22

Clock Cycle 2641:
Completed 3/22

Clock Cycle 2642:
Completed 4/22

Clock Cycle 2643:
Completed 5/22

Clock Cycle 2644:
Completed 6/22

Clock Cycle 2645:
Completed 7/22

Clock Cycle 2646:
Completed 8/22

Clock Cycle 2647:
Completed 9/22

Clock Cycle 2648:
Completed 10/22

Clock Cycle 2649:
Completed 11/22

Clock Cycle 2650:
Completed 12/22

Clock Cycle 2651:
Completed 13/22

Clock Cycle 2652:
Completed 14/22

Clock Cycle 2653:
Completed 15/22

Clock Cycle 2654:
Completed 16/22

Clock Cycle 2655:
Completed 17/22

Clock Cycle 2656:
Completed 18/22

Clock Cycle 2657:
Completed 19/22

Clock Cycle 2658:
Completed 20/22

Clock Cycle 2659:
Completed 21/22

Clock Cycle 2660:
Completed 22/22
$t3 = 0
Finished Instruction lw 3784 $t3 on Line 373

Clock Cycle 2661:
Started sw 1988 1716 on Line 369
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3888 $t3 on Line 374

Clock Cycle 2662:
Completed 2/12
DRAM Request(Read) Issued for lw 348 $t0 on Line 375

Clock Cycle 2663:
Completed 3/12

Clock Cycle 2664:
Completed 4/12

Clock Cycle 2665:
Completed 5/12

Clock Cycle 2666:
Completed 6/12

Clock Cycle 2667:
Completed 7/12

Clock Cycle 2668:
Completed 8/12

Clock Cycle 2669:
Completed 9/12

Clock Cycle 2670:
Completed 10/12

Clock Cycle 2671:
Completed 11/12

Clock Cycle 2672:
Completed 12/12
Finished Instruction sw 1988 1716 on Line 369

Clock Cycle 2673:
Started lw 3888 $t3 on Line 374
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2674:
Completed 2/22

Clock Cycle 2675:
Completed 3/22

Clock Cycle 2676:
Completed 4/22

Clock Cycle 2677:
Completed 5/22

Clock Cycle 2678:
Completed 6/22

Clock Cycle 2679:
Completed 7/22

Clock Cycle 2680:
Completed 8/22

Clock Cycle 2681:
Completed 9/22

Clock Cycle 2682:
Completed 10/22
Memory at 1988 = 1716

Clock Cycle 2683:
Completed 11/22

Clock Cycle 2684:
Completed 12/22

Clock Cycle 2685:
Completed 13/22

Clock Cycle 2686:
Completed 14/22

Clock Cycle 2687:
Completed 15/22

Clock Cycle 2688:
Completed 16/22

Clock Cycle 2689:
Completed 17/22

Clock Cycle 2690:
Completed 18/22

Clock Cycle 2691:
Completed 19/22

Clock Cycle 2692:
Completed 20/22

Clock Cycle 2693:
Completed 21/22

Clock Cycle 2694:
Completed 22/22
$t3 = 0
Finished Instruction lw 3888 $t3 on Line 374

Clock Cycle 2695:
Started lw 348 $t0 on Line 375
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1360 $t3 on Line 376

Clock Cycle 2696:
Completed 2/12
DRAM Request(Write) Issued for sw 1392 0 on Line 377

Clock Cycle 2697:
Completed 3/12

Clock Cycle 2698:
Completed 4/12

Clock Cycle 2699:
Completed 5/12

Clock Cycle 2700:
Completed 6/12

Clock Cycle 2701:
Completed 7/12

Clock Cycle 2702:
Completed 8/12

Clock Cycle 2703:
Completed 9/12

Clock Cycle 2704:
Completed 10/12

Clock Cycle 2705:
Completed 11/12

Clock Cycle 2706:
Completed 12/12
$t0 = 0
Finished Instruction lw 348 $t0 on Line 375

Clock Cycle 2707:
Started lw 1360 $t3 on Line 376
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2708:
Completed 2/12

Clock Cycle 2709:
Completed 3/12

Clock Cycle 2710:
Completed 4/12

Clock Cycle 2711:
Completed 5/12

Clock Cycle 2712:
Completed 6/12

Clock Cycle 2713:
Completed 7/12

Clock Cycle 2714:
Completed 8/12

Clock Cycle 2715:
Completed 9/12

Clock Cycle 2716:
Completed 10/12

Clock Cycle 2717:
Completed 11/12

Clock Cycle 2718:
Completed 12/12
$t3 = 0
Finished Instruction lw 1360 $t3 on Line 376

Clock Cycle 2719:
Started sw 1392 0 on Line 377
Completed 1/2
DRAM Request(Write) Issued for sw 2928 0 on Line 378

Clock Cycle 2720:
Completed 2/2
Finished Instruction sw 1392 0 on Line 377
addi$t4,$t0,3972
$t4 = 3972

Clock Cycle 2721:
Started sw 2928 0 on Line 378
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 736 0 on Line 380

Clock Cycle 2722:
Completed 2/22
DRAM Request(Read) Issued for lw 3300 $t0 on Line 381

Clock Cycle 2723:
Completed 3/22
DRAM Request(Read) Issued for lw 2156 $t3 on Line 382

Clock Cycle 2724:
Completed 4/22

Clock Cycle 2725:
Completed 5/22

Clock Cycle 2726:
Completed 6/22

Clock Cycle 2727:
Completed 7/22

Clock Cycle 2728:
Completed 8/22

Clock Cycle 2729:
Completed 9/22

Clock Cycle 2730:
Completed 10/22

Clock Cycle 2731:
Completed 11/22

Clock Cycle 2732:
Completed 12/22

Clock Cycle 2733:
Completed 13/22

Clock Cycle 2734:
Completed 14/22

Clock Cycle 2735:
Completed 15/22

Clock Cycle 2736:
Completed 16/22

Clock Cycle 2737:
Completed 17/22

Clock Cycle 2738:
Completed 18/22

Clock Cycle 2739:
Completed 19/22

Clock Cycle 2740:
Completed 20/22

Clock Cycle 2741:
Completed 21/22

Clock Cycle 2742:
Completed 22/22
Finished Instruction sw 2928 0 on Line 378

Clock Cycle 2743:
Started lw 2156 $t3 on Line 382
Completed 1/2

Clock Cycle 2744:
Completed 2/2
$t3 = 0
Finished Instruction lw 2156 $t3 on Line 382

Clock Cycle 2745:
Started lw 3300 $t0 on Line 381
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2746:
Completed 2/22

Clock Cycle 2747:
Completed 3/22

Clock Cycle 2748:
Completed 4/22

Clock Cycle 2749:
Completed 5/22

Clock Cycle 2750:
Completed 6/22

Clock Cycle 2751:
Completed 7/22

Clock Cycle 2752:
Completed 8/22

Clock Cycle 2753:
Completed 9/22

Clock Cycle 2754:
Completed 10/22

Clock Cycle 2755:
Completed 11/22

Clock Cycle 2756:
Completed 12/22

Clock Cycle 2757:
Completed 13/22

Clock Cycle 2758:
Completed 14/22

Clock Cycle 2759:
Completed 15/22

Clock Cycle 2760:
Completed 16/22

Clock Cycle 2761:
Completed 17/22

Clock Cycle 2762:
Completed 18/22

Clock Cycle 2763:
Completed 19/22

Clock Cycle 2764:
Completed 20/22

Clock Cycle 2765:
Completed 21/22

Clock Cycle 2766:
Completed 22/22
$t0 = 0
Finished Instruction lw 3300 $t0 on Line 381

Clock Cycle 2767:
Started sw 736 0 on Line 380
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t0,2692
$t2 = 2692

Clock Cycle 2768:
Completed 2/12
DRAM Request(Read) Issued for lw 1076 $t3 on Line 384

Clock Cycle 2769:
Completed 3/12
DRAM Request(Write) Issued for sw 3768 0 on Line 385

Clock Cycle 2770:
Completed 4/12

Clock Cycle 2771:
Completed 5/12

Clock Cycle 2772:
Completed 6/12

Clock Cycle 2773:
Completed 7/12

Clock Cycle 2774:
Completed 8/12

Clock Cycle 2775:
Completed 9/12

Clock Cycle 2776:
Completed 10/12

Clock Cycle 2777:
Completed 11/12

Clock Cycle 2778:
Completed 12/12
Finished Instruction sw 736 0 on Line 380

Clock Cycle 2779:
Started lw 1076 $t3 on Line 384
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2780:
Completed 2/22

Clock Cycle 2781:
Completed 3/22

Clock Cycle 2782:
Completed 4/22

Clock Cycle 2783:
Completed 5/22

Clock Cycle 2784:
Completed 6/22

Clock Cycle 2785:
Completed 7/22

Clock Cycle 2786:
Completed 8/22

Clock Cycle 2787:
Completed 9/22

Clock Cycle 2788:
Completed 10/22

Clock Cycle 2789:
Completed 11/22

Clock Cycle 2790:
Completed 12/22

Clock Cycle 2791:
Completed 13/22

Clock Cycle 2792:
Completed 14/22

Clock Cycle 2793:
Completed 15/22

Clock Cycle 2794:
Completed 16/22

Clock Cycle 2795:
Completed 17/22

Clock Cycle 2796:
Completed 18/22

Clock Cycle 2797:
Completed 19/22

Clock Cycle 2798:
Completed 20/22

Clock Cycle 2799:
Completed 21/22

Clock Cycle 2800:
Completed 22/22
$t3 = 0
Finished Instruction lw 1076 $t3 on Line 384

Clock Cycle 2801:
Started sw 3768 0 on Line 385
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t0,1524
$t3 = 1524

Clock Cycle 2802:
Completed 2/12
addi$t0,$t4,120
$t0 = 4092

Clock Cycle 2803:
Completed 3/12
DRAM Request(Write) Issued for sw 3652 1524 on Line 388

Clock Cycle 2804:
Completed 4/12
DRAM Request(Write) Issued for sw 1556 4092 on Line 389

Clock Cycle 2805:
Completed 5/12
DRAM Request(Read) Issued for lw 3696 $t2 on Line 390

Clock Cycle 2806:
Completed 6/12
DRAM Request(Write) Issued for sw 2844 4092 on Line 391

Clock Cycle 2807:
Completed 7/12
addi$t4,$t1,1040
$t4 = 1040

Clock Cycle 2808:
Completed 8/12

Clock Cycle 2809:
Completed 9/12

Clock Cycle 2810:
Completed 10/12

Clock Cycle 2811:
Completed 11/12

Clock Cycle 2812:
Completed 12/12
Finished Instruction sw 3768 0 on Line 385

Clock Cycle 2813:
Started lw 3696 $t2 on Line 390
Completed 1/2

Clock Cycle 2814:
Completed 2/2
$t2 = 0
Finished Instruction lw 3696 $t2 on Line 390

Clock Cycle 2815:
Started sw 3652 1524 on Line 388
Completed 1/2
DRAM Request(Write) Issued for sw 232 0 on Line 393

Clock Cycle 2816:
Completed 2/2
Finished Instruction sw 3652 1524 on Line 388
DRAM Request(Write) Issued for sw 3412 0 on Line 394

Clock Cycle 2817:
Started sw 1556 4092 on Line 389
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t3,3796
$t0 = 5320

Clock Cycle 2818:
Completed 2/22
DRAM Request(Read) Issued for lw 728 $t3 on Line 396

Clock Cycle 2819:
Completed 3/22

Clock Cycle 2820:
Completed 4/22

Clock Cycle 2821:
Completed 5/22

Clock Cycle 2822:
Completed 6/22

Clock Cycle 2823:
Completed 7/22

Clock Cycle 2824:
Completed 8/22

Clock Cycle 2825:
Completed 9/22

Clock Cycle 2826:
Completed 10/22
Memory at 3652 = 1524

Clock Cycle 2827:
Completed 11/22

Clock Cycle 2828:
Completed 12/22

Clock Cycle 2829:
Completed 13/22

Clock Cycle 2830:
Completed 14/22

Clock Cycle 2831:
Completed 15/22

Clock Cycle 2832:
Completed 16/22

Clock Cycle 2833:
Completed 17/22

Clock Cycle 2834:
Completed 18/22

Clock Cycle 2835:
Completed 19/22

Clock Cycle 2836:
Completed 20/22

Clock Cycle 2837:
Completed 21/22

Clock Cycle 2838:
Completed 22/22
Finished Instruction sw 1556 4092 on Line 389

Clock Cycle 2839:
Started sw 232 0 on Line 393
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2840:
Completed 2/22

Clock Cycle 2841:
Completed 3/22

Clock Cycle 2842:
Completed 4/22

Clock Cycle 2843:
Completed 5/22

Clock Cycle 2844:
Completed 6/22

Clock Cycle 2845:
Completed 7/22

Clock Cycle 2846:
Completed 8/22

Clock Cycle 2847:
Completed 9/22

Clock Cycle 2848:
Completed 10/22
Memory at 1556 = 4092

Clock Cycle 2849:
Completed 11/22

Clock Cycle 2850:
Completed 12/22

Clock Cycle 2851:
Completed 13/22

Clock Cycle 2852:
Completed 14/22

Clock Cycle 2853:
Completed 15/22

Clock Cycle 2854:
Completed 16/22

Clock Cycle 2855:
Completed 17/22

Clock Cycle 2856:
Completed 18/22

Clock Cycle 2857:
Completed 19/22

Clock Cycle 2858:
Completed 20/22

Clock Cycle 2859:
Completed 21/22

Clock Cycle 2860:
Completed 22/22
Finished Instruction sw 232 0 on Line 393

Clock Cycle 2861:
Started lw 728 $t3 on Line 396
Completed 1/2

Clock Cycle 2862:
Completed 2/2
$t3 = 0
Finished Instruction lw 728 $t3 on Line 396

Clock Cycle 2863:
Started sw 2844 4092 on Line 391
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3556 0 on Line 397

Clock Cycle 2864:
Completed 2/22
addi$t2,$t3,896
$t2 = 896

Clock Cycle 2865:
Completed 3/22
addi$t2,$t0,2780
$t2 = 8100

Clock Cycle 2866:
Completed 4/22
addi$t0,$t4,2996
$t0 = 4036

Clock Cycle 2867:
Completed 5/22
DRAM Request(Read) Issued for lw 3744 $t2 on Line 401

Clock Cycle 2868:
Completed 6/22
DRAM Request(Read) Issued for lw 1168 $t4 on Line 402

Clock Cycle 2869:
Completed 7/22

Clock Cycle 2870:
Completed 8/22

Clock Cycle 2871:
Completed 9/22

Clock Cycle 2872:
Completed 10/22

Clock Cycle 2873:
Completed 11/22

Clock Cycle 2874:
Completed 12/22

Clock Cycle 2875:
Completed 13/22

Clock Cycle 2876:
Completed 14/22

Clock Cycle 2877:
Completed 15/22

Clock Cycle 2878:
Completed 16/22

Clock Cycle 2879:
Completed 17/22

Clock Cycle 2880:
Completed 18/22

Clock Cycle 2881:
Completed 19/22

Clock Cycle 2882:
Completed 20/22

Clock Cycle 2883:
Completed 21/22

Clock Cycle 2884:
Completed 22/22
Finished Instruction sw 2844 4092 on Line 391

Clock Cycle 2885:
Started lw 1168 $t4 on Line 402
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2886:
Completed 2/22

Clock Cycle 2887:
Completed 3/22

Clock Cycle 2888:
Completed 4/22

Clock Cycle 2889:
Completed 5/22

Clock Cycle 2890:
Completed 6/22

Clock Cycle 2891:
Completed 7/22

Clock Cycle 2892:
Completed 8/22

Clock Cycle 2893:
Completed 9/22

Clock Cycle 2894:
Completed 10/22
Memory at 2844 = 4092

Clock Cycle 2895:
Completed 11/22

Clock Cycle 2896:
Completed 12/22

Clock Cycle 2897:
Completed 13/22

Clock Cycle 2898:
Completed 14/22

Clock Cycle 2899:
Completed 15/22

Clock Cycle 2900:
Completed 16/22

Clock Cycle 2901:
Completed 17/22

Clock Cycle 2902:
Completed 18/22

Clock Cycle 2903:
Completed 19/22

Clock Cycle 2904:
Completed 20/22

Clock Cycle 2905:
Completed 21/22

Clock Cycle 2906:
Completed 22/22
$t4 = 0
Finished Instruction lw 1168 $t4 on Line 402

Clock Cycle 2907:
Started sw 3412 0 on Line 394
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3268 $t4 on Line 403

Clock Cycle 2908:
Completed 2/12
DRAM Request(Write) Issued for sw 3460 0 on Line 404

Clock Cycle 2909:
Completed 3/12
DRAM Request(Write) Issued for sw 3880 0 on Line 405

Clock Cycle 2910:
Completed 4/12
DRAM Request(Write) Issued for sw 3648 0 on Line 406

Clock Cycle 2911:
Completed 5/12
DRAM Request(Read) Issued for lw 376 $t3 on Line 407

Clock Cycle 2912:
Completed 6/12

Clock Cycle 2913:
Completed 7/12

Clock Cycle 2914:
Completed 8/12

Clock Cycle 2915:
Completed 9/12

Clock Cycle 2916:
Completed 10/12

Clock Cycle 2917:
Completed 11/12

Clock Cycle 2918:
Completed 12/12
Finished Instruction sw 3412 0 on Line 394

Clock Cycle 2919:
Started sw 3556 0 on Line 397
Completed 1/2

Clock Cycle 2920:
Completed 2/2
Finished Instruction sw 3556 0 on Line 397

Clock Cycle 2921:
Started lw 3744 $t2 on Line 401
Completed 1/2

Clock Cycle 2922:
Completed 2/2
$t2 = 0
Finished Instruction lw 3744 $t2 on Line 401

Clock Cycle 2923:
Started lw 3268 $t4 on Line 403
Completed 1/2

Clock Cycle 2924:
Completed 2/2
$t4 = 0
Finished Instruction lw 3268 $t4 on Line 403

Clock Cycle 2925:
Started sw 3460 0 on Line 404
Completed 1/2

Clock Cycle 2926:
Completed 2/2
Finished Instruction sw 3460 0 on Line 404

Clock Cycle 2927:
Started sw 3880 0 on Line 405
Completed 1/2

Clock Cycle 2928:
Completed 2/2
Finished Instruction sw 3880 0 on Line 405

Clock Cycle 2929:
Started sw 3648 0 on Line 406
Completed 1/2

Clock Cycle 2930:
Completed 2/2
Finished Instruction sw 3648 0 on Line 406

Clock Cycle 2931:
Started lw 376 $t3 on Line 407
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2932:
Completed 2/22

Clock Cycle 2933:
Completed 3/22

Clock Cycle 2934:
Completed 4/22

Clock Cycle 2935:
Completed 5/22

Clock Cycle 2936:
Completed 6/22

Clock Cycle 2937:
Completed 7/22

Clock Cycle 2938:
Completed 8/22

Clock Cycle 2939:
Completed 9/22

Clock Cycle 2940:
Completed 10/22

Clock Cycle 2941:
Completed 11/22

Clock Cycle 2942:
Completed 12/22

Clock Cycle 2943:
Completed 13/22

Clock Cycle 2944:
Completed 14/22

Clock Cycle 2945:
Completed 15/22

Clock Cycle 2946:
Completed 16/22

Clock Cycle 2947:
Completed 17/22

Clock Cycle 2948:
Completed 18/22

Clock Cycle 2949:
Completed 19/22

Clock Cycle 2950:
Completed 20/22

Clock Cycle 2951:
Completed 21/22

Clock Cycle 2952:
Completed 22/22
$t3 = 0
Finished Instruction lw 376 $t3 on Line 407

Clock Cycle 2953:
addi$t3,$t2,2384
$t3 = 2384

Clock Cycle 2954:
DRAM Request(Read) Issued for lw 1172 $t4 on Line 409

Clock Cycle 2955:
Started lw 1172 $t4 on Line 409
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t2,756
$t3 = 756

Clock Cycle 2956:
Completed 2/12
addi$t0,$t1,1084
$t0 = 1084

Clock Cycle 2957:
Completed 3/12
addi$t0,$t1,2924
$t0 = 2924

Clock Cycle 2958:
Completed 4/12
addi$t2,$t1,964
$t2 = 964

Clock Cycle 2959:
Completed 5/12
DRAM Request(Read) Issued for lw 748 $t3 on Line 414

Clock Cycle 2960:
Completed 6/12

Clock Cycle 2961:
Completed 7/12

Clock Cycle 2962:
Completed 8/12

Clock Cycle 2963:
Completed 9/12

Clock Cycle 2964:
Completed 10/12

Clock Cycle 2965:
Completed 11/12

Clock Cycle 2966:
Completed 12/12
$t4 = 0
Finished Instruction lw 1172 $t4 on Line 409

Clock Cycle 2967:
Started lw 748 $t3 on Line 414
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t4,1300
$t4 = 1300

Clock Cycle 2968:
Completed 2/12
DRAM Request(Read) Issued for lw 2480 $t4 on Line 416

Clock Cycle 2969:
Completed 3/12
DRAM Request(Write) Issued for sw 2708 0 on Line 417

Clock Cycle 2970:
Completed 4/12

Clock Cycle 2971:
Completed 5/12

Clock Cycle 2972:
Completed 6/12

Clock Cycle 2973:
Completed 7/12

Clock Cycle 2974:
Completed 8/12

Clock Cycle 2975:
Completed 9/12

Clock Cycle 2976:
Completed 10/12

Clock Cycle 2977:
Completed 11/12

Clock Cycle 2978:
Completed 12/12
$t3 = 0
Finished Instruction lw 748 $t3 on Line 414

Clock Cycle 2979:
Started lw 2480 $t4 on Line 416
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t3,572
$t2 = 572

Clock Cycle 2980:
Completed 2/12
DRAM Request(Write) Issued for sw 1716 0 on Line 419

Clock Cycle 2981:
Completed 3/12
DRAM Request(Write) Issued for sw 2948 0 on Line 420

Clock Cycle 2982:
Completed 4/12

Clock Cycle 2983:
Completed 5/12

Clock Cycle 2984:
Completed 6/12

Clock Cycle 2985:
Completed 7/12

Clock Cycle 2986:
Completed 8/12

Clock Cycle 2987:
Completed 9/12

Clock Cycle 2988:
Completed 10/12

Clock Cycle 2989:
Completed 11/12

Clock Cycle 2990:
Completed 12/12
$t4 = 0
Finished Instruction lw 2480 $t4 on Line 416

Clock Cycle 2991:
Started sw 2708 0 on Line 417
Completed 1/2
DRAM Request(Write) Issued for sw 1692 0 on Line 421

Clock Cycle 2992:
Completed 2/2
Finished Instruction sw 2708 0 on Line 417
addi$t1,$t0,3080
$t1 = 6004

Clock Cycle 2993:
Started sw 2948 0 on Line 420
Completed 1/2
DRAM Request(Write) Issued for sw 876 0 on Line 423

Clock Cycle 2994:
Completed 2/2
Finished Instruction sw 2948 0 on Line 420
addi$t2,$t2,3392
$t2 = 3964

Clock Cycle 2995:
Started sw 1716 0 on Line 419
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2732 6004 on Line 425

Clock Cycle 2996:
Completed 2/22
addi$t0,$t0,1232
$t0 = 4156

Clock Cycle 2997:
Completed 3/22
addi$t1,$t3,3652
$t1 = 3652

Clock Cycle 2998:
Completed 4/22
DRAM Request(Write) Issued for sw 440 4156 on Line 428

Clock Cycle 2999:
Completed 5/22
addi$t3,$t2,3628
$t3 = 7592

Clock Cycle 3000:
Completed 6/22
DRAM Request(Read) Issued for lw 544 $t0 on Line 430

Clock Cycle 3001:
Completed 7/22
addi$t1,$t2,1932
$t1 = 5896

Clock Cycle 3002:
Completed 8/22

Clock Cycle 3003:
Completed 9/22

Clock Cycle 3004:
Completed 10/22

Clock Cycle 3005:
Completed 11/22

Clock Cycle 3006:
Completed 12/22

Clock Cycle 3007:
Completed 13/22

Clock Cycle 3008:
Completed 14/22

Clock Cycle 3009:
Completed 15/22

Clock Cycle 3010:
Completed 16/22

Clock Cycle 3011:
Completed 17/22

Clock Cycle 3012:
Completed 18/22

Clock Cycle 3013:
Completed 19/22

Clock Cycle 3014:
Completed 20/22

Clock Cycle 3015:
Completed 21/22

Clock Cycle 3016:
Completed 22/22
Finished Instruction sw 1716 0 on Line 419

Clock Cycle 3017:
Started sw 1692 0 on Line 421
Completed 1/2

Clock Cycle 3018:
Completed 2/2
Finished Instruction sw 1692 0 on Line 421

Clock Cycle 3019:
Started sw 876 0 on Line 423
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3020:
Completed 2/22

Clock Cycle 3021:
Completed 3/22

Clock Cycle 3022:
Completed 4/22

Clock Cycle 3023:
Completed 5/22

Clock Cycle 3024:
Completed 6/22

Clock Cycle 3025:
Completed 7/22

Clock Cycle 3026:
Completed 8/22

Clock Cycle 3027:
Completed 9/22

Clock Cycle 3028:
Completed 10/22

Clock Cycle 3029:
Completed 11/22

Clock Cycle 3030:
Completed 12/22

Clock Cycle 3031:
Completed 13/22

Clock Cycle 3032:
Completed 14/22

Clock Cycle 3033:
Completed 15/22

Clock Cycle 3034:
Completed 16/22

Clock Cycle 3035:
Completed 17/22

Clock Cycle 3036:
Completed 18/22

Clock Cycle 3037:
Completed 19/22

Clock Cycle 3038:
Completed 20/22

Clock Cycle 3039:
Completed 21/22

Clock Cycle 3040:
Completed 22/22
Finished Instruction sw 876 0 on Line 423

Clock Cycle 3041:
Started lw 544 $t0 on Line 430
Completed 1/2

Clock Cycle 3042:
Completed 2/2
$t0 = 0
Finished Instruction lw 544 $t0 on Line 430

Clock Cycle 3043:
Started sw 440 4156 on Line 428
Completed 1/2
DRAM Request(Write) Issued for sw 1336 0 on Line 432

Clock Cycle 3044:
Completed 2/2
Finished Instruction sw 440 4156 on Line 428
DRAM Request(Read) Issued for lw 1544 $t4 on Line 433

Clock Cycle 3045:
Started sw 2732 6004 on Line 425
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3046:
Completed 2/22

Clock Cycle 3047:
Completed 3/22

Clock Cycle 3048:
Completed 4/22

Clock Cycle 3049:
Completed 5/22

Clock Cycle 3050:
Completed 6/22

Clock Cycle 3051:
Completed 7/22

Clock Cycle 3052:
Completed 8/22

Clock Cycle 3053:
Completed 9/22

Clock Cycle 3054:
Completed 10/22
Memory at 440 = 4156

Clock Cycle 3055:
Completed 11/22

Clock Cycle 3056:
Completed 12/22

Clock Cycle 3057:
Completed 13/22

Clock Cycle 3058:
Completed 14/22

Clock Cycle 3059:
Completed 15/22

Clock Cycle 3060:
Completed 16/22

Clock Cycle 3061:
Completed 17/22

Clock Cycle 3062:
Completed 18/22

Clock Cycle 3063:
Completed 19/22

Clock Cycle 3064:
Completed 20/22

Clock Cycle 3065:
Completed 21/22

Clock Cycle 3066:
Completed 22/22
Finished Instruction sw 2732 6004 on Line 425

Clock Cycle 3067:
Started sw 1336 0 on Line 432
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3068:
Completed 2/22

Clock Cycle 3069:
Completed 3/22

Clock Cycle 3070:
Completed 4/22

Clock Cycle 3071:
Completed 5/22

Clock Cycle 3072:
Completed 6/22

Clock Cycle 3073:
Completed 7/22

Clock Cycle 3074:
Completed 8/22

Clock Cycle 3075:
Completed 9/22

Clock Cycle 3076:
Completed 10/22
Memory at 2732 = 6004

Clock Cycle 3077:
Completed 11/22

Clock Cycle 3078:
Completed 12/22

Clock Cycle 3079:
Completed 13/22

Clock Cycle 3080:
Completed 14/22

Clock Cycle 3081:
Completed 15/22

Clock Cycle 3082:
Completed 16/22

Clock Cycle 3083:
Completed 17/22

Clock Cycle 3084:
Completed 18/22

Clock Cycle 3085:
Completed 19/22

Clock Cycle 3086:
Completed 20/22

Clock Cycle 3087:
Completed 21/22

Clock Cycle 3088:
Completed 22/22
Finished Instruction sw 1336 0 on Line 432

Clock Cycle 3089:
Started lw 1544 $t4 on Line 433
Completed 1/2

Clock Cycle 3090:
Completed 2/2
$t4 = 0
Finished Instruction lw 1544 $t4 on Line 433

Clock Cycle 3091:
DRAM Request(Read) Issued for lw 2348 $t4 on Line 434

Clock Cycle 3092:
Started lw 2348 $t4 on Line 434
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3093:
Completed 2/22

Clock Cycle 3094:
Completed 3/22

Clock Cycle 3095:
Completed 4/22

Clock Cycle 3096:
Completed 5/22

Clock Cycle 3097:
Completed 6/22

Clock Cycle 3098:
Completed 7/22

Clock Cycle 3099:
Completed 8/22

Clock Cycle 3100:
Completed 9/22

Clock Cycle 3101:
Completed 10/22
Memory at 1336 = 0

Clock Cycle 3102:
Completed 11/22

Clock Cycle 3103:
Completed 12/22

Clock Cycle 3104:
Completed 13/22

Clock Cycle 3105:
Completed 14/22

Clock Cycle 3106:
Completed 15/22

Clock Cycle 3107:
Completed 16/22

Clock Cycle 3108:
Completed 17/22

Clock Cycle 3109:
Completed 18/22

Clock Cycle 3110:
Completed 19/22

Clock Cycle 3111:
Completed 20/22

Clock Cycle 3112:
Completed 21/22

Clock Cycle 3113:
Completed 22/22
$t4 = 0
Finished Instruction lw 2348 $t4 on Line 434

Clock Cycle 3114:
DRAM Request(Read) Issued for lw 908 $t4 on Line 435

Clock Cycle 3115:
Started lw 908 $t4 on Line 435
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3116:
Completed 2/12

Clock Cycle 3117:
Completed 3/12

Clock Cycle 3118:
Completed 4/12

Clock Cycle 3119:
Completed 5/12

Clock Cycle 3120:
Completed 6/12

Clock Cycle 3121:
Completed 7/12

Clock Cycle 3122:
Completed 8/12

Clock Cycle 3123:
Completed 9/12

Clock Cycle 3124:
Completed 10/12

Clock Cycle 3125:
Completed 11/12

Clock Cycle 3126:
Completed 12/12
$t4 = 0
Finished Instruction lw 908 $t4 on Line 435

Clock Cycle 3127:
DRAM Request(Read) Issued for lw 692 $t4 on Line 436

Clock Cycle 3128:
Started lw 692 $t4 on Line 436
Completed 1/2
DRAM Request(Read) Issued for lw 2176 $t1 on Line 437

Clock Cycle 3129:
Completed 2/2
$t4 = 3172
Finished Instruction lw 692 $t4 on Line 436
DRAM Request(Read) Issued for lw 940 $t2 on Line 438

Clock Cycle 3130:
Started lw 2176 $t1 on Line 437
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3131:
Completed 2/12

Clock Cycle 3132:
Completed 3/12

Clock Cycle 3133:
Completed 4/12

Clock Cycle 3134:
Completed 5/12

Clock Cycle 3135:
Completed 6/12

Clock Cycle 3136:
Completed 7/12

Clock Cycle 3137:
Completed 8/12

Clock Cycle 3138:
Completed 9/12

Clock Cycle 3139:
Completed 10/12

Clock Cycle 3140:
Completed 11/12

Clock Cycle 3141:
Completed 12/12
$t1 = 0
Finished Instruction lw 2176 $t1 on Line 437

Clock Cycle 3142:
Started lw 940 $t2 on Line 438
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t3,1360
$t1 = 8952

Clock Cycle 3143:
Completed 2/12
DRAM Request(Read) Issued for lw 3564 $t0 on Line 440

Clock Cycle 3144:
Completed 3/12

Clock Cycle 3145:
Completed 4/12

Clock Cycle 3146:
Completed 5/12

Clock Cycle 3147:
Completed 6/12

Clock Cycle 3148:
Completed 7/12

Clock Cycle 3149:
Completed 8/12

Clock Cycle 3150:
Completed 9/12

Clock Cycle 3151:
Completed 10/12

Clock Cycle 3152:
Completed 11/12

Clock Cycle 3153:
Completed 12/12
$t2 = 0
Finished Instruction lw 940 $t2 on Line 438

Clock Cycle 3154:
Started lw 3564 $t0 on Line 440
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2816 $t2 on Line 441

Clock Cycle 3155:
Completed 2/12
addi$t4,$t1,2052
$t4 = 11004

Clock Cycle 3156:
Completed 3/12

Clock Cycle 3157:
Completed 4/12

Clock Cycle 3158:
Completed 5/12

Clock Cycle 3159:
Completed 6/12

Clock Cycle 3160:
Completed 7/12

Clock Cycle 3161:
Completed 8/12

Clock Cycle 3162:
Completed 9/12

Clock Cycle 3163:
Completed 10/12

Clock Cycle 3164:
Completed 11/12

Clock Cycle 3165:
Completed 12/12
$t0 = 0
Finished Instruction lw 3564 $t0 on Line 440

Clock Cycle 3166:
Started lw 2816 $t2 on Line 441
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3167:
Completed 2/12

Clock Cycle 3168:
Completed 3/12

Clock Cycle 3169:
Completed 4/12

Clock Cycle 3170:
Completed 5/12

Clock Cycle 3171:
Completed 6/12

Clock Cycle 3172:
Completed 7/12

Clock Cycle 3173:
Completed 8/12

Clock Cycle 3174:
Completed 9/12

Clock Cycle 3175:
Completed 10/12

Clock Cycle 3176:
Completed 11/12

Clock Cycle 3177:
Completed 12/12
$t2 = 0
Finished Instruction lw 2816 $t2 on Line 441

Clock Cycle 3178:
addi$t4,$t2,3816
$t4 = 3816

Clock Cycle 3179:
addi$t2,$t0,1908
$t2 = 1908

Clock Cycle 3180:
addi$t0,$t0,3544
$t0 = 3544

Clock Cycle 3181:
DRAM Request(Write) Issued for sw 1408 7592 on Line 446

Clock Cycle 3182:
Started sw 1408 7592 on Line 446
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t2,1112
$t2 = 3020

Clock Cycle 3183:
Completed 2/12
DRAM Request(Write) Issued for sw 3120 8952 on Line 448

Clock Cycle 3184:
Completed 3/12
addi$t1,$t0,1540
$t1 = 5084

Clock Cycle 3185:
Completed 4/12
addi$t3,$t4,96
$t3 = 3912

Clock Cycle 3186:
Completed 5/12
DRAM Request(Write) Issued for sw 2556 5084 on Line 451

Clock Cycle 3187:
Completed 6/12
addi$t4,$t4,3072
$t4 = 6888

Clock Cycle 3188:
Completed 7/12
addi$t4,$t3,3256
$t4 = 7168

Clock Cycle 3189:
Completed 8/12
DRAM Request(Write) Issued for sw 1300 3020 on Line 454

Clock Cycle 3190:
Completed 9/12
addi$t3,$t4,2360
$t3 = 9528

Clock Cycle 3191:
Completed 10/12
DRAM Request(Read) Issued for lw 328 $t0 on Line 456

Clock Cycle 3192:
Completed 11/12
DRAM Request(Read) Issued for lw 88 $t4 on Line 457

Clock Cycle 3193:
Completed 12/12
Finished Instruction sw 1408 7592 on Line 446
DRAM Request(Read) Issued for lw 124 $t2 on Line 458

Clock Cycle 3194:
Started sw 1300 3020 on Line 454
Completed 1/2
addi$t1,$t3,2864
$t1 = 12392

Clock Cycle 3195:
Completed 2/2
Finished Instruction sw 1300 3020 on Line 454
DRAM Request(Write) Issued for sw 2612 9528 on Line 460

Clock Cycle 3196:
Started sw 3120 8952 on Line 448
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3197:
Completed 2/22

Clock Cycle 3198:
Completed 3/22

Clock Cycle 3199:
Completed 4/22

Clock Cycle 3200:
Completed 5/22

Clock Cycle 3201:
Completed 6/22

Clock Cycle 3202:
Completed 7/22

Clock Cycle 3203:
Completed 8/22

Clock Cycle 3204:
Completed 9/22

Clock Cycle 3205:
Completed 10/22
Memory at 1300 = 3020
Memory at 1408 = 7592

Clock Cycle 3206:
Completed 11/22

Clock Cycle 3207:
Completed 12/22

Clock Cycle 3208:
Completed 13/22

Clock Cycle 3209:
Completed 14/22

Clock Cycle 3210:
Completed 15/22

Clock Cycle 3211:
Completed 16/22

Clock Cycle 3212:
Completed 17/22

Clock Cycle 3213:
Completed 18/22

Clock Cycle 3214:
Completed 19/22

Clock Cycle 3215:
Completed 20/22

Clock Cycle 3216:
Completed 21/22

Clock Cycle 3217:
Completed 22/22
Finished Instruction sw 3120 8952 on Line 448

Clock Cycle 3218:
Started lw 328 $t0 on Line 456
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3219:
Completed 2/22

Clock Cycle 3220:
Completed 3/22

Clock Cycle 3221:
Completed 4/22

Clock Cycle 3222:
Completed 5/22

Clock Cycle 3223:
Completed 6/22

Clock Cycle 3224:
Completed 7/22

Clock Cycle 3225:
Completed 8/22

Clock Cycle 3226:
Completed 9/22

Clock Cycle 3227:
Completed 10/22
Memory at 3120 = 8952

Clock Cycle 3228:
Completed 11/22

Clock Cycle 3229:
Completed 12/22

Clock Cycle 3230:
Completed 13/22

Clock Cycle 3231:
Completed 14/22

Clock Cycle 3232:
Completed 15/22

Clock Cycle 3233:
Completed 16/22

Clock Cycle 3234:
Completed 17/22

Clock Cycle 3235:
Completed 18/22

Clock Cycle 3236:
Completed 19/22

Clock Cycle 3237:
Completed 20/22

Clock Cycle 3238:
Completed 21/22

Clock Cycle 3239:
Completed 22/22
$t0 = 0
Finished Instruction lw 328 $t0 on Line 456

Clock Cycle 3240:
Started lw 88 $t4 on Line 457
Completed 1/2

Clock Cycle 3241:
Completed 2/2
$t4 = 0
Finished Instruction lw 88 $t4 on Line 457

Clock Cycle 3242:
Started lw 124 $t2 on Line 458
Completed 1/2
DRAM Request(Write) Issued for sw 200 0 on Line 461

Clock Cycle 3243:
Completed 2/2
$t2 = 0
Finished Instruction lw 124 $t2 on Line 458
DRAM Request(Write) Issued for sw 392 0 on Line 462

Clock Cycle 3244:
Started sw 200 0 on Line 461
Completed 1/2
addi$t1,$t0,2416
$t1 = 2416

Clock Cycle 3245:
Completed 2/2
Finished Instruction sw 200 0 on Line 461
DRAM Request(Read) Issued for lw 1912 $t1 on Line 464

Clock Cycle 3246:
Started sw 392 0 on Line 462
Completed 1/2
DRAM Request(Write) Issued for sw 1484 0 on Line 465

Clock Cycle 3247:
Completed 2/2
Finished Instruction sw 392 0 on Line 462
DRAM Request(Write) Issued for sw 3372 0 on Line 466

Clock Cycle 3248:
Started sw 2556 5084 on Line 451
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1896 $t0 on Line 467

Clock Cycle 3249:
Completed 2/22

Clock Cycle 3250:
Completed 3/22

Clock Cycle 3251:
Completed 4/22

Clock Cycle 3252:
Completed 5/22

Clock Cycle 3253:
Completed 6/22

Clock Cycle 3254:
Completed 7/22

Clock Cycle 3255:
Completed 8/22

Clock Cycle 3256:
Completed 9/22

Clock Cycle 3257:
Completed 10/22

Clock Cycle 3258:
Completed 11/22

Clock Cycle 3259:
Completed 12/22

Clock Cycle 3260:
Completed 13/22

Clock Cycle 3261:
Completed 14/22

Clock Cycle 3262:
Completed 15/22

Clock Cycle 3263:
Completed 16/22

Clock Cycle 3264:
Completed 17/22

Clock Cycle 3265:
Completed 18/22

Clock Cycle 3266:
Completed 19/22

Clock Cycle 3267:
Completed 20/22

Clock Cycle 3268:
Completed 21/22

Clock Cycle 3269:
Completed 22/22
Finished Instruction sw 2556 5084 on Line 451

Clock Cycle 3270:
Started sw 2612 9528 on Line 460
Completed 1/2

Clock Cycle 3271:
Completed 2/2
Finished Instruction sw 2612 9528 on Line 460

Clock Cycle 3272:
Started lw 1912 $t1 on Line 464
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3273:
Completed 2/22

Clock Cycle 3274:
Completed 3/22

Clock Cycle 3275:
Completed 4/22

Clock Cycle 3276:
Completed 5/22

Clock Cycle 3277:
Completed 6/22

Clock Cycle 3278:
Completed 7/22

Clock Cycle 3279:
Completed 8/22

Clock Cycle 3280:
Completed 9/22

Clock Cycle 3281:
Completed 10/22
Memory at 2556 = 5084
Memory at 2612 = 9528

Clock Cycle 3282:
Completed 11/22

Clock Cycle 3283:
Completed 12/22

Clock Cycle 3284:
Completed 13/22

Clock Cycle 3285:
Completed 14/22

Clock Cycle 3286:
Completed 15/22

Clock Cycle 3287:
Completed 16/22

Clock Cycle 3288:
Completed 17/22

Clock Cycle 3289:
Completed 18/22

Clock Cycle 3290:
Completed 19/22

Clock Cycle 3291:
Completed 20/22

Clock Cycle 3292:
Completed 21/22

Clock Cycle 3293:
Completed 22/22
$t1 = 0
Finished Instruction lw 1912 $t1 on Line 464

Clock Cycle 3294:
Started sw 1484 0 on Line 465
Completed 1/2
DRAM Request(Read) Issued for lw 1628 $t1 on Line 468

Clock Cycle 3295:
Completed 2/2
Finished Instruction sw 1484 0 on Line 465
DRAM Request(Read) Issued for lw 1700 $t3 on Line 469

Clock Cycle 3296:
Started lw 1896 $t0 on Line 467
Completed 1/2

Clock Cycle 3297:
Completed 2/2
$t0 = 0
Finished Instruction lw 1896 $t0 on Line 467

Clock Cycle 3298:
Started lw 1628 $t1 on Line 468
Completed 1/2

Clock Cycle 3299:
Completed 2/2
$t1 = 0
Finished Instruction lw 1628 $t1 on Line 468

Clock Cycle 3300:
Started lw 1700 $t3 on Line 469
Completed 1/2
DRAM Request(Write) Issued for sw 1200 0 on Line 470

Clock Cycle 3301:
Completed 2/2
$t3 = 0
Finished Instruction lw 1700 $t3 on Line 469
DRAM Request(Write) Issued for sw 828 0 on Line 471

Clock Cycle 3302:
Started sw 1200 0 on Line 470
Completed 1/2
DRAM Request(Write) Issued for sw 1872 0 on Line 472

Clock Cycle 3303:
Completed 2/2
Finished Instruction sw 1200 0 on Line 470
DRAM Request(Read) Issued for lw 2264 $t0 on Line 473

Clock Cycle 3304:
Started sw 1872 0 on Line 472
Completed 1/2
DRAM Request(Write) Issued for sw 3164 0 on Line 474

Clock Cycle 3305:
Completed 2/2
Finished Instruction sw 1872 0 on Line 472
addi$t4,$t4,2560
$t4 = 2560

Clock Cycle 3306:
Started sw 3372 0 on Line 466
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 0 0 on Line 476

Clock Cycle 3307:
Completed 2/22
addi$t1,$t4,2700
$t1 = 5260

Clock Cycle 3308:
Completed 3/22
addi$t1,$t4,2820
$t1 = 5380

Clock Cycle 3309:
Completed 4/22
addi$t1,$t1,1792
$t1 = 7172

Clock Cycle 3310:
Completed 5/22
addi$t4,$t3,1444
$t4 = 1444

Clock Cycle 3311:
Completed 6/22
DRAM Request(Read) Issued for lw 2124 $t3 on Line 481

Clock Cycle 3312:
Completed 7/22

Clock Cycle 3313:
Completed 8/22

Clock Cycle 3314:
Completed 9/22

Clock Cycle 3315:
Completed 10/22
Memory at 1872 = 0

Clock Cycle 3316:
Completed 11/22

Clock Cycle 3317:
Completed 12/22

Clock Cycle 3318:
Completed 13/22

Clock Cycle 3319:
Completed 14/22

Clock Cycle 3320:
Completed 15/22

Clock Cycle 3321:
Completed 16/22

Clock Cycle 3322:
Completed 17/22

Clock Cycle 3323:
Completed 18/22

Clock Cycle 3324:
Completed 19/22

Clock Cycle 3325:
Completed 20/22

Clock Cycle 3326:
Completed 21/22

Clock Cycle 3327:
Completed 22/22
Finished Instruction sw 3372 0 on Line 466

Clock Cycle 3328:
Started sw 3164 0 on Line 474
Completed 1/2

Clock Cycle 3329:
Completed 2/2
Finished Instruction sw 3164 0 on Line 474

Clock Cycle 3330:
Started lw 2264 $t0 on Line 473
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3331:
Completed 2/22

Clock Cycle 3332:
Completed 3/22

Clock Cycle 3333:
Completed 4/22

Clock Cycle 3334:
Completed 5/22

Clock Cycle 3335:
Completed 6/22

Clock Cycle 3336:
Completed 7/22

Clock Cycle 3337:
Completed 8/22

Clock Cycle 3338:
Completed 9/22

Clock Cycle 3339:
Completed 10/22

Clock Cycle 3340:
Completed 11/22

Clock Cycle 3341:
Completed 12/22

Clock Cycle 3342:
Completed 13/22

Clock Cycle 3343:
Completed 14/22

Clock Cycle 3344:
Completed 15/22

Clock Cycle 3345:
Completed 16/22

Clock Cycle 3346:
Completed 17/22

Clock Cycle 3347:
Completed 18/22

Clock Cycle 3348:
Completed 19/22

Clock Cycle 3349:
Completed 20/22

Clock Cycle 3350:
Completed 21/22

Clock Cycle 3351:
Completed 22/22
$t0 = 0
Finished Instruction lw 2264 $t0 on Line 473

Clock Cycle 3352:
Started lw 2124 $t3 on Line 481
Completed 1/2

Clock Cycle 3353:
Completed 2/2
$t3 = 0
Finished Instruction lw 2124 $t3 on Line 481

Clock Cycle 3354:
Started sw 828 0 on Line 471
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t3,3436
$t3 = 3436

Clock Cycle 3355:
Completed 2/12
addi$t0,$t3,3240
$t0 = 6676

Clock Cycle 3356:
Completed 3/12
DRAM Request(Write) Issued for sw 2012 6676 on Line 484

Clock Cycle 3357:
Completed 4/12
addi$t4,$t1,156
$t4 = 7328

Clock Cycle 3358:
Completed 5/12
DRAM Request(Write) Issued for sw 552 0 on Line 486

Clock Cycle 3359:
Completed 6/12
addi$t4,$t3,2824
$t4 = 6260

Clock Cycle 3360:
Completed 7/12
DRAM Request(Write) Issued for sw 1928 3436 on Line 488

Clock Cycle 3361:
Completed 8/12
addi$t2,$t0,768
$t2 = 7444

Clock Cycle 3362:
Completed 9/12
DRAM Request(Read) Issued for lw 2612 $t1 on Line 490

Clock Cycle 3363:
Completed 10/12
DRAM Request(Read) Issued for lw 1440 $t2 on Line 491

Clock Cycle 3364:
Completed 11/12

Clock Cycle 3365:
Completed 12/12
Finished Instruction sw 828 0 on Line 471

Clock Cycle 3366:
Started sw 0 0 on Line 476
Completed 1/2

Clock Cycle 3367:
Completed 2/2
Finished Instruction sw 0 0 on Line 476

Clock Cycle 3368:
Started sw 552 0 on Line 486
Completed 1/2

Clock Cycle 3369:
Completed 2/2
Finished Instruction sw 552 0 on Line 486

Clock Cycle 3370:
Started sw 2012 6676 on Line 484
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3371:
Completed 2/22

Clock Cycle 3372:
Completed 3/22

Clock Cycle 3373:
Completed 4/22

Clock Cycle 3374:
Completed 5/22

Clock Cycle 3375:
Completed 6/22

Clock Cycle 3376:
Completed 7/22

Clock Cycle 3377:
Completed 8/22

Clock Cycle 3378:
Completed 9/22

Clock Cycle 3379:
Completed 10/22
Memory at 828 = 0

Clock Cycle 3380:
Completed 11/22

Clock Cycle 3381:
Completed 12/22

Clock Cycle 3382:
Completed 13/22

Clock Cycle 3383:
Completed 14/22

Clock Cycle 3384:
Completed 15/22

Clock Cycle 3385:
Completed 16/22

Clock Cycle 3386:
Completed 17/22

Clock Cycle 3387:
Completed 18/22

Clock Cycle 3388:
Completed 19/22

Clock Cycle 3389:
Completed 20/22

Clock Cycle 3390:
Completed 21/22

Clock Cycle 3391:
Completed 22/22
Finished Instruction sw 2012 6676 on Line 484

Clock Cycle 3392:
Started lw 1440 $t2 on Line 491
Completed 1/2

Clock Cycle 3393:
Completed 2/2
$t2 = 0
Finished Instruction lw 1440 $t2 on Line 491

Clock Cycle 3394:
Started sw 1928 3436 on Line 488
Completed 1/2
DRAM Request(Read) Issued for lw 236 $t2 on Line 492

Clock Cycle 3395:
Completed 2/2
Finished Instruction sw 1928 3436 on Line 488

Clock Cycle 3396:
Started lw 2612 $t1 on Line 490
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3397:
Completed 2/22

Clock Cycle 3398:
Completed 3/22

Clock Cycle 3399:
Completed 4/22

Clock Cycle 3400:
Completed 5/22

Clock Cycle 3401:
Completed 6/22

Clock Cycle 3402:
Completed 7/22

Clock Cycle 3403:
Completed 8/22

Clock Cycle 3404:
Completed 9/22

Clock Cycle 3405:
Completed 10/22
Memory at 1928 = 3436
Memory at 2012 = 6676

Clock Cycle 3406:
Completed 11/22

Clock Cycle 3407:
Completed 12/22

Clock Cycle 3408:
Completed 13/22

Clock Cycle 3409:
Completed 14/22

Clock Cycle 3410:
Completed 15/22

Clock Cycle 3411:
Completed 16/22

Clock Cycle 3412:
Completed 17/22

Clock Cycle 3413:
Completed 18/22

Clock Cycle 3414:
Completed 19/22

Clock Cycle 3415:
Completed 20/22

Clock Cycle 3416:
Completed 21/22

Clock Cycle 3417:
Completed 22/22
$t1 = 9528
Finished Instruction lw 2612 $t1 on Line 490

Clock Cycle 3418:
Started lw 236 $t2 on Line 492
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t0,3844
$t1 = 10520

Clock Cycle 3419:
Completed 2/12
DRAM Request(Read) Issued for lw 644 $t0 on Line 494

Clock Cycle 3420:
Completed 3/12
addi$t3,$t1,2952
$t3 = 13472

Clock Cycle 3421:
Completed 4/12
DRAM Request(Read) Issued for lw 1072 $t4 on Line 496

Clock Cycle 3422:
Completed 5/12

Clock Cycle 3423:
Completed 6/12

Clock Cycle 3424:
Completed 7/12

Clock Cycle 3425:
Completed 8/12

Clock Cycle 3426:
Completed 9/12

Clock Cycle 3427:
Completed 10/12

Clock Cycle 3428:
Completed 11/12

Clock Cycle 3429:
Completed 12/12
$t2 = 0
Finished Instruction lw 236 $t2 on Line 492

Clock Cycle 3430:
Started lw 644 $t0 on Line 494
Completed 1/2

Clock Cycle 3431:
Completed 2/2
$t0 = 0
Finished Instruction lw 644 $t0 on Line 494

Clock Cycle 3432:
Started lw 1072 $t4 on Line 496
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 3433:
Completed 2/12

Clock Cycle 3434:
Completed 3/12

Clock Cycle 3435:
Completed 4/12

Clock Cycle 3436:
Completed 5/12

Clock Cycle 3437:
Completed 6/12

Clock Cycle 3438:
Completed 7/12

Clock Cycle 3439:
Completed 8/12

Clock Cycle 3440:
Completed 9/12

Clock Cycle 3441:
Completed 10/12

Clock Cycle 3442:
Completed 11/12

Clock Cycle 3443:
Completed 12/12
$t4 = 0
Finished Instruction lw 1072 $t4 on Line 496

Clock Cycle 3444:
DRAM Request(Write) Issued for sw 600 0 on Line 497

Clock Cycle 3445:
Started sw 600 0 on Line 497
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t4,1040
$t4 = 1040

Clock Cycle 3446:
Completed 2/12
DRAM Request(Read) Issued for lw 2520 $t3 on Line 499

Clock Cycle 3447:
Completed 3/12
DRAM Request(Write) Issued for sw 264 1040 on Line 500

Clock Cycle 3448:
Completed 4/12
DRAM Request(Read) Issued for lw 3848 $t4 on Line 501

Clock Cycle 3449:
Completed 5/12
DRAM Request(Write) Issued for sw 3764 0 on Line 502

Clock Cycle 3450:
Completed 6/12
DRAM Request(Read) Issued for lw 2904 $t1 on Line 503

Clock Cycle 3451:
Completed 7/12
DRAM Request(Read) Issued for lw 2976 $t2 on Line 504

Clock Cycle 3452:
Completed 8/12

Clock Cycle 3453:
Completed 9/12

Clock Cycle 3454:
Completed 10/12

Clock Cycle 3455:
Completed 11/12

Clock Cycle 3456:
Completed 12/12
Finished Instruction sw 600 0 on Line 497

Clock Cycle 3457:
Started sw 264 1040 on Line 500
Completed 1/2

Clock Cycle 3458:
Completed 2/2
Finished Instruction sw 264 1040 on Line 500

Clock Cycle 3459:
Started lw 2520 $t3 on Line 499
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3460:
Completed 2/22

Clock Cycle 3461:
Completed 3/22

Clock Cycle 3462:
Completed 4/22

Clock Cycle 3463:
Completed 5/22

Clock Cycle 3464:
Completed 6/22

Clock Cycle 3465:
Completed 7/22

Clock Cycle 3466:
Completed 8/22

Clock Cycle 3467:
Completed 9/22

Clock Cycle 3468:
Completed 10/22
Memory at 264 = 1040

Clock Cycle 3469:
Completed 11/22

Clock Cycle 3470:
Completed 12/22

Clock Cycle 3471:
Completed 13/22

Clock Cycle 3472:
Completed 14/22

Clock Cycle 3473:
Completed 15/22

Clock Cycle 3474:
Completed 16/22

Clock Cycle 3475:
Completed 17/22

Clock Cycle 3476:
Completed 18/22

Clock Cycle 3477:
Completed 19/22

Clock Cycle 3478:
Completed 20/22

Clock Cycle 3479:
Completed 21/22

Clock Cycle 3480:
Completed 22/22
$t3 = 0
Finished Instruction lw 2520 $t3 on Line 499

Clock Cycle 3481:
Started lw 2976 $t2 on Line 504
Completed 1/2

Clock Cycle 3482:
Completed 2/2
$t2 = 0
Finished Instruction lw 2976 $t2 on Line 504

Clock Cycle 3483:
Started lw 2904 $t1 on Line 503
Completed 1/2
DRAM Request(Write) Issued for sw 732 0 on Line 505

Clock Cycle 3484:
Completed 2/2
$t1 = 0
Finished Instruction lw 2904 $t1 on Line 503

Clock Cycle 3485:
Started lw 3848 $t4 on Line 501
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3892 0 on Line 506

Clock Cycle 3486:
Completed 2/12
addi$t3,$t1,3164
$t3 = 3164

Clock Cycle 3487:
Completed 3/12
DRAM Request(Write) Issued for sw 2368 0 on Line 508

Clock Cycle 3488:
Completed 4/12
DRAM Request(Write) Issued for sw 3884 0 on Line 509

Clock Cycle 3489:
Completed 5/12
addi$t0,$t3,148
$t0 = 3312

Clock Cycle 3490:
Completed 6/12
DRAM Request(Write) Issued for sw 1808 3312 on Line 511

Clock Cycle 3491:
Completed 7/12
DRAM Request(Write) Issued for sw 3052 3312 on Line 512

Clock Cycle 3492:
Completed 8/12
DRAM Request(Read) Issued for lw 160 $t0 on Line 513

Clock Cycle 3493:
Completed 9/12
DRAM Request(Read) Issued for lw 1208 $t2 on Line 514

Clock Cycle 3494:
Completed 10/12

Clock Cycle 3495:
Completed 11/12

Clock Cycle 3496:
Completed 12/12
$t4 = 0
Finished Instruction lw 3848 $t4 on Line 501

Clock Cycle 3497:
Started sw 3764 0 on Line 502
Completed 1/2
DRAM Request(Read) Issued for lw 3360 $t4 on Line 515

Clock Cycle 3498:
Completed 2/2
Finished Instruction sw 3764 0 on Line 502

Clock Cycle 3499:
Started sw 3892 0 on Line 506
Completed 1/2

Clock Cycle 3500:
Completed 2/2
Finished Instruction sw 3892 0 on Line 506

Clock Cycle 3501:
Started lw 3360 $t4 on Line 515
Completed 1/2

Clock Cycle 3502:
Completed 2/2
$t4 = 0
Finished Instruction lw 3360 $t4 on Line 515

Clock Cycle 3503:
Started sw 3884 0 on Line 509
Completed 1/2
addi$t4,$t4,2696
$t4 = 2696

Clock Cycle 3504:
Completed 2/2
Finished Instruction sw 3884 0 on Line 509
addi$t1,$t4,3728
$t1 = 6424

Clock Cycle 3505:
Started sw 732 0 on Line 505
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3696 3164 on Line 518

Clock Cycle 3506:
Completed 2/22
DRAM Request(Read) Issued for lw 756 $t3 on Line 519

Clock Cycle 3507:
Completed 3/22

Clock Cycle 3508:
Completed 4/22

Clock Cycle 3509:
Completed 5/22

Clock Cycle 3510:
Completed 6/22

Clock Cycle 3511:
Completed 7/22

Clock Cycle 3512:
Completed 8/22

Clock Cycle 3513:
Completed 9/22

Clock Cycle 3514:
Completed 10/22

Clock Cycle 3515:
Completed 11/22

Clock Cycle 3516:
Completed 12/22

Clock Cycle 3517:
Completed 13/22

Clock Cycle 3518:
Completed 14/22

Clock Cycle 3519:
Completed 15/22

Clock Cycle 3520:
Completed 16/22

Clock Cycle 3521:
Completed 17/22

Clock Cycle 3522:
Completed 18/22

Clock Cycle 3523:
Completed 19/22

Clock Cycle 3524:
Completed 20/22

Clock Cycle 3525:
Completed 21/22

Clock Cycle 3526:
Completed 22/22
Finished Instruction sw 732 0 on Line 505

Clock Cycle 3527:
Started lw 160 $t0 on Line 513
Completed 1/2

Clock Cycle 3528:
Completed 2/2
$t0 = 9948
Finished Instruction lw 160 $t0 on Line 513

Clock Cycle 3529:
Started lw 756 $t3 on Line 519
Completed 1/2
DRAM Request(Write) Issued for sw 2032 9948 on Line 520

Clock Cycle 3530:
Completed 2/2
$t3 = 0
Finished Instruction lw 756 $t3 on Line 519
DRAM Request(Read) Issued for lw 3928 $t0 on Line 521

Clock Cycle 3531:
Started sw 2368 0 on Line 508
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3532:
Completed 2/22

Clock Cycle 3533:
Completed 3/22

Clock Cycle 3534:
Completed 4/22

Clock Cycle 3535:
Completed 5/22

Clock Cycle 3536:
Completed 6/22

Clock Cycle 3537:
Completed 7/22

Clock Cycle 3538:
Completed 8/22

Clock Cycle 3539:
Completed 9/22

Clock Cycle 3540:
Completed 10/22

Clock Cycle 3541:
Completed 11/22

Clock Cycle 3542:
Completed 12/22

Clock Cycle 3543:
Completed 13/22

Clock Cycle 3544:
Completed 14/22

Clock Cycle 3545:
Completed 15/22

Clock Cycle 3546:
Completed 16/22

Clock Cycle 3547:
Completed 17/22

Clock Cycle 3548:
Completed 18/22

Clock Cycle 3549:
Completed 19/22

Clock Cycle 3550:
Completed 20/22

Clock Cycle 3551:
Completed 21/22

Clock Cycle 3552:
Completed 22/22
Finished Instruction sw 2368 0 on Line 508

Clock Cycle 3553:
Started sw 3052 3312 on Line 512
Completed 1/2

Clock Cycle 3554:
Completed 2/2
Finished Instruction sw 3052 3312 on Line 512

Clock Cycle 3555:
Started sw 3696 3164 on Line 518
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3556:
Completed 2/22

Clock Cycle 3557:
Completed 3/22

Clock Cycle 3558:
Completed 4/22

Clock Cycle 3559:
Completed 5/22

Clock Cycle 3560:
Completed 6/22

Clock Cycle 3561:
Completed 7/22

Clock Cycle 3562:
Completed 8/22

Clock Cycle 3563:
Completed 9/22

Clock Cycle 3564:
Completed 10/22
Memory at 3052 = 3312

Clock Cycle 3565:
Completed 11/22

Clock Cycle 3566:
Completed 12/22

Clock Cycle 3567:
Completed 13/22

Clock Cycle 3568:
Completed 14/22

Clock Cycle 3569:
Completed 15/22

Clock Cycle 3570:
Completed 16/22

Clock Cycle 3571:
Completed 17/22

Clock Cycle 3572:
Completed 18/22

Clock Cycle 3573:
Completed 19/22

Clock Cycle 3574:
Completed 20/22

Clock Cycle 3575:
Completed 21/22

Clock Cycle 3576:
Completed 22/22
Finished Instruction sw 3696 3164 on Line 518

Clock Cycle 3577:
Started lw 3928 $t0 on Line 521
Completed 1/2

Clock Cycle 3578:
Completed 2/2
$t0 = 0
Finished Instruction lw 3928 $t0 on Line 521

Clock Cycle 3579:
Started sw 1808 3312 on Line 511
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 896 $t0 on Line 522

Clock Cycle 3580:
Completed 2/22
DRAM Request(Write) Issued for sw 2640 2696 on Line 523

Clock Cycle 3581:
Completed 3/22
DRAM Request(Write) Issued for sw 1832 2696 on Line 524

Clock Cycle 3582:
Completed 4/22
DRAM Request(Write) Issued for sw 488 6424 on Line 525

Clock Cycle 3583:
Completed 5/22
DRAM Request(Write) Issued for sw 2184 6424 on Line 526

Clock Cycle 3584:
Completed 6/22

Clock Cycle 3585:
Completed 7/22

Clock Cycle 3586:
Completed 8/22

Clock Cycle 3587:
Completed 9/22

Clock Cycle 3588:
Completed 10/22
Memory at 3696 = 3164

Clock Cycle 3589:
Completed 11/22

Clock Cycle 3590:
Completed 12/22

Clock Cycle 3591:
Completed 13/22

Clock Cycle 3592:
Completed 14/22

Clock Cycle 3593:
Completed 15/22

Clock Cycle 3594:
Completed 16/22

Clock Cycle 3595:
Completed 17/22

Clock Cycle 3596:
Completed 18/22

Clock Cycle 3597:
Completed 19/22

Clock Cycle 3598:
Completed 20/22

Clock Cycle 3599:
Completed 21/22

Clock Cycle 3600:
Completed 22/22
Finished Instruction sw 1808 3312 on Line 511

Clock Cycle 3601:
Started lw 1208 $t2 on Line 514
Completed 1/2

Clock Cycle 3602:
Completed 2/2
$t2 = 0
Finished Instruction lw 1208 $t2 on Line 514

Clock Cycle 3603:
Started sw 2032 9948 on Line 520
Completed 1/2
DRAM Request(Read) Issued for lw 1068 $t2 on Line 527

Clock Cycle 3604:
Completed 2/2
Finished Instruction sw 2032 9948 on Line 520
DRAM Request(Read) Issued for lw 3196 $t3 on Line 528

Clock Cycle 3605:
Started sw 1832 2696 on Line 524
Completed 1/2

Clock Cycle 3606:
Completed 2/2
Finished Instruction sw 1832 2696 on Line 524

Clock Cycle 3607:
Started lw 1068 $t2 on Line 527
Completed 1/2

Clock Cycle 3608:
Completed 2/2
$t2 = 0
Finished Instruction lw 1068 $t2 on Line 527

Clock Cycle 3609:
Started lw 896 $t0 on Line 522
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3610:
Completed 2/22

Clock Cycle 3611:
Completed 3/22

Clock Cycle 3612:
Completed 4/22

Clock Cycle 3613:
Completed 5/22

Clock Cycle 3614:
Completed 6/22

Clock Cycle 3615:
Completed 7/22

Clock Cycle 3616:
Completed 8/22

Clock Cycle 3617:
Completed 9/22

Clock Cycle 3618:
Completed 10/22
Memory at 1808 = 3312
Memory at 1832 = 2696
Memory at 2032 = 9948

Clock Cycle 3619:
Completed 11/22

Clock Cycle 3620:
Completed 12/22

Clock Cycle 3621:
Completed 13/22

Clock Cycle 3622:
Completed 14/22

Clock Cycle 3623:
Completed 15/22

Clock Cycle 3624:
Completed 16/22

Clock Cycle 3625:
Completed 17/22

Clock Cycle 3626:
Completed 18/22

Clock Cycle 3627:
Completed 19/22

Clock Cycle 3628:
Completed 20/22

Clock Cycle 3629:
Completed 21/22

Clock Cycle 3630:
Completed 22/22
$t0 = 0
Finished Instruction lw 896 $t0 on Line 522

Clock Cycle 3631:
Started sw 488 6424 on Line 525
Completed 1/2
DRAM Request(Write) Issued for sw 440 0 on Line 529

Clock Cycle 3632:
Completed 2/2
Finished Instruction sw 488 6424 on Line 525
DRAM Request(Read) Issued for lw 3028 $t4 on Line 530

Clock Cycle 3633:
Started sw 440 0 on Line 529
Completed 1/2
addi$t0,$t0,144
$t0 = 144

Clock Cycle 3634:
Completed 2/2
Finished Instruction sw 440 0 on Line 529
addi$t0,$t2,388
$t0 = 388

Clock Cycle 3635:
Started sw 2640 2696 on Line 523
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 560 0 on Line 533

Clock Cycle 3636:
Completed 2/22
DRAM Request(Read) Issued for lw 2056 $t1 on Line 534

Clock Cycle 3637:
Completed 3/22

Clock Cycle 3638:
Completed 4/22

Clock Cycle 3639:
Completed 5/22

Clock Cycle 3640:
Completed 6/22

Clock Cycle 3641:
Completed 7/22

Clock Cycle 3642:
Completed 8/22

Clock Cycle 3643:
Completed 9/22

Clock Cycle 3644:
Completed 10/22
Memory at 440 = 0
Memory at 488 = 6424

Clock Cycle 3645:
Completed 11/22

Clock Cycle 3646:
Completed 12/22

Clock Cycle 3647:
Completed 13/22

Clock Cycle 3648:
Completed 14/22

Clock Cycle 3649:
Completed 15/22

Clock Cycle 3650:
Completed 16/22

Clock Cycle 3651:
Completed 17/22

Clock Cycle 3652:
Completed 18/22

Clock Cycle 3653:
Completed 19/22

Clock Cycle 3654:
Completed 20/22

Clock Cycle 3655:
Completed 21/22

Clock Cycle 3656:
Completed 22/22
Finished Instruction sw 2640 2696 on Line 523

Clock Cycle 3657:
Started sw 2184 6424 on Line 526
Completed 1/2

Clock Cycle 3658:
Completed 2/2
Finished Instruction sw 2184 6424 on Line 526

Clock Cycle 3659:
Started lw 3028 $t4 on Line 530
Completed 1/2

Clock Cycle 3660:
Completed 2/2
$t4 = 0
Finished Instruction lw 3028 $t4 on Line 530

Clock Cycle 3661:
Started lw 2056 $t1 on Line 534
Completed 1/2

Clock Cycle 3662:
Completed 2/2
$t1 = 0
Finished Instruction lw 2056 $t1 on Line 534

Clock Cycle 3663:
Started lw 3196 $t3 on Line 528
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3664:
Completed 2/22

Clock Cycle 3665:
Completed 3/22

Clock Cycle 3666:
Completed 4/22

Clock Cycle 3667:
Completed 5/22

Clock Cycle 3668:
Completed 6/22

Clock Cycle 3669:
Completed 7/22

Clock Cycle 3670:
Completed 8/22

Clock Cycle 3671:
Completed 9/22

Clock Cycle 3672:
Completed 10/22
Memory at 2184 = 6424
Memory at 2640 = 2696

Clock Cycle 3673:
Completed 11/22

Clock Cycle 3674:
Completed 12/22

Clock Cycle 3675:
Completed 13/22

Clock Cycle 3676:
Completed 14/22

Clock Cycle 3677:
Completed 15/22

Clock Cycle 3678:
Completed 16/22

Clock Cycle 3679:
Completed 17/22

Clock Cycle 3680:
Completed 18/22

Clock Cycle 3681:
Completed 19/22

Clock Cycle 3682:
Completed 20/22

Clock Cycle 3683:
Completed 21/22

Clock Cycle 3684:
Completed 22/22
$t3 = 0
Finished Instruction lw 3196 $t3 on Line 528

Clock Cycle 3685:
Started sw 560 0 on Line 533
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2368 0 on Line 535

Clock Cycle 3686:
Completed 2/12
addi$t1,$t0,324
$t1 = 712

Clock Cycle 3687:
Completed 3/12
DRAM Request(Write) Issued for sw 1696 0 on Line 537

Clock Cycle 3688:
Completed 4/12
DRAM Request(Write) Issued for sw 124 712 on Line 538

Clock Cycle 3689:
Completed 5/12
DRAM Request(Read) Issued for lw 348 $t1 on Line 539

Clock Cycle 3690:
Completed 6/12
DRAM Request(Write) Issued for sw 2904 388 on Line 540

Clock Cycle 3691:
Completed 7/12

Clock Cycle 3692:
Completed 8/12

Clock Cycle 3693:
Completed 9/12

Clock Cycle 3694:
Completed 10/12

Clock Cycle 3695:
Completed 11/12

Clock Cycle 3696:
Completed 12/12
Finished Instruction sw 560 0 on Line 533

Clock Cycle 3697:
Started lw 348 $t1 on Line 539
Completed 1/2

Clock Cycle 3698:
Completed 2/2
$t1 = 0
Finished Instruction lw 348 $t1 on Line 539

Clock Cycle 3699:
Started sw 124 712 on Line 538
Completed 1/2
addi$t1,$t4,892
$t1 = 892

Clock Cycle 3700:
Completed 2/2
Finished Instruction sw 124 712 on Line 538
addi$t1,$t3,3684
$t1 = 3684

Clock Cycle 3701:
Started sw 2368 0 on Line 535
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 432 0 on Line 543

Clock Cycle 3702:
Completed 2/22
DRAM Request(Write) Issued for sw 1308 388 on Line 544

Clock Cycle 3703:
Completed 3/22
DRAM Request(Write) Issued for sw 3896 0 on Line 545

Clock Cycle 3704:
Completed 4/22
DRAM Request(Read) Issued for lw 136 $t1 on Line 546

Clock Cycle 3705:
Completed 5/22

Clock Cycle 3706:
Completed 6/22

Clock Cycle 3707:
Completed 7/22

Clock Cycle 3708:
Completed 8/22

Clock Cycle 3709:
Completed 9/22

Clock Cycle 3710:
Completed 10/22
Memory at 124 = 712

Clock Cycle 3711:
Completed 11/22

Clock Cycle 3712:
Completed 12/22

Clock Cycle 3713:
Completed 13/22

Clock Cycle 3714:
Completed 14/22

Clock Cycle 3715:
Completed 15/22

Clock Cycle 3716:
Completed 16/22

Clock Cycle 3717:
Completed 17/22

Clock Cycle 3718:
Completed 18/22

Clock Cycle 3719:
Completed 19/22

Clock Cycle 3720:
Completed 20/22

Clock Cycle 3721:
Completed 21/22

Clock Cycle 3722:
Completed 22/22
Finished Instruction sw 2368 0 on Line 535

Clock Cycle 3723:
Started sw 2904 388 on Line 540
Completed 1/2

Clock Cycle 3724:
Completed 2/2
Finished Instruction sw 2904 388 on Line 540

Clock Cycle 3725:
Started sw 432 0 on Line 543
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3726:
Completed 2/22

Clock Cycle 3727:
Completed 3/22

Clock Cycle 3728:
Completed 4/22

Clock Cycle 3729:
Completed 5/22

Clock Cycle 3730:
Completed 6/22

Clock Cycle 3731:
Completed 7/22

Clock Cycle 3732:
Completed 8/22

Clock Cycle 3733:
Completed 9/22

Clock Cycle 3734:
Completed 10/22
Memory at 2904 = 388

Clock Cycle 3735:
Completed 11/22

Clock Cycle 3736:
Completed 12/22

Clock Cycle 3737:
Completed 13/22

Clock Cycle 3738:
Completed 14/22

Clock Cycle 3739:
Completed 15/22

Clock Cycle 3740:
Completed 16/22

Clock Cycle 3741:
Completed 17/22

Clock Cycle 3742:
Completed 18/22

Clock Cycle 3743:
Completed 19/22

Clock Cycle 3744:
Completed 20/22

Clock Cycle 3745:
Completed 21/22

Clock Cycle 3746:
Completed 22/22
Finished Instruction sw 432 0 on Line 543

Clock Cycle 3747:
Started lw 136 $t1 on Line 546
Completed 1/2

Clock Cycle 3748:
Completed 2/2
$t1 = 0
Finished Instruction lw 136 $t1 on Line 546

Clock Cycle 3749:
Started sw 1696 0 on Line 537
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1124 0 on Line 547

Clock Cycle 3750:
Completed 2/22
addi$t4,$t1,3440
$t4 = 3440

Clock Cycle 3751:
Completed 3/22
DRAM Request(Write) Issued for sw 2604 0 on Line 549

Clock Cycle 3752:
Completed 4/22
DRAM Request(Read) Issued for lw 1808 $t2 on Line 550

Clock Cycle 3753:
Completed 5/22
DRAM Request(Write) Issued for sw 3348 388 on Line 551

Clock Cycle 3754:
Completed 6/22
DRAM Request(Read) Issued for lw 2964 $t1 on Line 552

Clock Cycle 3755:
Completed 7/22

Clock Cycle 3756:
Completed 8/22

Clock Cycle 3757:
Completed 9/22

Clock Cycle 3758:
Completed 10/22

Clock Cycle 3759:
Completed 11/22

Clock Cycle 3760:
Completed 12/22

Clock Cycle 3761:
Completed 13/22

Clock Cycle 3762:
Completed 14/22

Clock Cycle 3763:
Completed 15/22

Clock Cycle 3764:
Completed 16/22

Clock Cycle 3765:
Completed 17/22

Clock Cycle 3766:
Completed 18/22

Clock Cycle 3767:
Completed 19/22

Clock Cycle 3768:
Completed 20/22

Clock Cycle 3769:
Completed 21/22

Clock Cycle 3770:
Completed 22/22
Finished Instruction sw 1696 0 on Line 537

Clock Cycle 3771:
Started sw 1308 388 on Line 544
Completed 1/2

Clock Cycle 3772:
Completed 2/2
Finished Instruction sw 1308 388 on Line 544

Clock Cycle 3773:
Started sw 1124 0 on Line 547
Completed 1/2

Clock Cycle 3774:
Completed 2/2
Finished Instruction sw 1124 0 on Line 547

Clock Cycle 3775:
Started lw 1808 $t2 on Line 550
Completed 1/2

Clock Cycle 3776:
Completed 2/2
$t2 = 3312
Finished Instruction lw 1808 $t2 on Line 550

Clock Cycle 3777:
Started sw 2604 0 on Line 549
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3778:
Completed 2/22

Clock Cycle 3779:
Completed 3/22

Clock Cycle 3780:
Completed 4/22

Clock Cycle 3781:
Completed 5/22

Clock Cycle 3782:
Completed 6/22

Clock Cycle 3783:
Completed 7/22

Clock Cycle 3784:
Completed 8/22

Clock Cycle 3785:
Completed 9/22

Clock Cycle 3786:
Completed 10/22
Memory at 1308 = 388

Clock Cycle 3787:
Completed 11/22

Clock Cycle 3788:
Completed 12/22

Clock Cycle 3789:
Completed 13/22

Clock Cycle 3790:
Completed 14/22

Clock Cycle 3791:
Completed 15/22

Clock Cycle 3792:
Completed 16/22

Clock Cycle 3793:
Completed 17/22

Clock Cycle 3794:
Completed 18/22

Clock Cycle 3795:
Completed 19/22

Clock Cycle 3796:
Completed 20/22

Clock Cycle 3797:
Completed 21/22

Clock Cycle 3798:
Completed 22/22
Finished Instruction sw 2604 0 on Line 549

Clock Cycle 3799:
Started lw 2964 $t1 on Line 552
Completed 1/2

Clock Cycle 3800:
Completed 2/2
$t1 = 1576
Finished Instruction lw 2964 $t1 on Line 552

Clock Cycle 3801:
Started sw 3896 0 on Line 545
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2236 $t1 on Line 553

Clock Cycle 3802:
Completed 2/22

Clock Cycle 3803:
Completed 3/22

Clock Cycle 3804:
Completed 4/22

Clock Cycle 3805:
Completed 5/22

Clock Cycle 3806:
Completed 6/22

Clock Cycle 3807:
Completed 7/22

Clock Cycle 3808:
Completed 8/22

Clock Cycle 3809:
Completed 9/22

Clock Cycle 3810:
Completed 10/22

Clock Cycle 3811:
Completed 11/22

Clock Cycle 3812:
Completed 12/22

Clock Cycle 3813:
Completed 13/22

Clock Cycle 3814:
Completed 14/22

Clock Cycle 3815:
Completed 15/22

Clock Cycle 3816:
Completed 16/22

Clock Cycle 3817:
Completed 17/22

Clock Cycle 3818:
Completed 18/22

Clock Cycle 3819:
Completed 19/22

Clock Cycle 3820:
Completed 20/22

Clock Cycle 3821:
Completed 21/22

Clock Cycle 3822:
Completed 22/22
Finished Instruction sw 3896 0 on Line 545

Clock Cycle 3823:
Started sw 3348 388 on Line 551
Completed 1/2

Clock Cycle 3824:
Completed 2/2
Finished Instruction sw 3348 388 on Line 551

Clock Cycle 3825:
Started lw 2236 $t1 on Line 553
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3826:
Completed 2/22

Clock Cycle 3827:
Completed 3/22

Clock Cycle 3828:
Completed 4/22

Clock Cycle 3829:
Completed 5/22

Clock Cycle 3830:
Completed 6/22

Clock Cycle 3831:
Completed 7/22

Clock Cycle 3832:
Completed 8/22

Clock Cycle 3833:
Completed 9/22

Clock Cycle 3834:
Completed 10/22
Memory at 3348 = 388

Clock Cycle 3835:
Completed 11/22

Clock Cycle 3836:
Completed 12/22

Clock Cycle 3837:
Completed 13/22

Clock Cycle 3838:
Completed 14/22

Clock Cycle 3839:
Completed 15/22

Clock Cycle 3840:
Completed 16/22

Clock Cycle 3841:
Completed 17/22

Clock Cycle 3842:
Completed 18/22

Clock Cycle 3843:
Completed 19/22

Clock Cycle 3844:
Completed 20/22

Clock Cycle 3845:
Completed 21/22

Clock Cycle 3846:
Completed 22/22
$t1 = 0
Finished Instruction lw 2236 $t1 on Line 553

Clock Cycle 3847:
DRAM Request(Read) Issued for lw 3076 $t1 on Line 554

Clock Cycle 3848:
Started lw 3076 $t1 on Line 554
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 288 3440 on Line 555

Clock Cycle 3849:
Completed 2/12
DRAM Request(Write) Issued for sw 2384 388 on Line 556

Clock Cycle 3850:
Completed 3/12

Clock Cycle 3851:
Completed 4/12

Clock Cycle 3852:
Completed 5/12

Clock Cycle 3853:
Completed 6/12

Clock Cycle 3854:
Completed 7/12

Clock Cycle 3855:
Completed 8/12

Clock Cycle 3856:
Completed 9/12

Clock Cycle 3857:
Completed 10/12

Clock Cycle 3858:
Completed 11/12

Clock Cycle 3859:
Completed 12/12
$t1 = 0
Finished Instruction lw 3076 $t1 on Line 554

Clock Cycle 3860:
Started sw 288 3440 on Line 555
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t1,3256
$t4 = 3256

Clock Cycle 3861:
Completed 2/12
DRAM Request(Read) Issued for lw 2800 $t2 on Line 558

Clock Cycle 3862:
Completed 3/12
addi$t3,$t1,2796
$t3 = 2796

Clock Cycle 3863:
Completed 4/12

Clock Cycle 3864:
Completed 5/12

Clock Cycle 3865:
Completed 6/12

Clock Cycle 3866:
Completed 7/12

Clock Cycle 3867:
Completed 8/12

Clock Cycle 3868:
Completed 9/12

Clock Cycle 3869:
Completed 10/12

Clock Cycle 3870:
Completed 11/12

Clock Cycle 3871:
Completed 12/12
Finished Instruction sw 288 3440 on Line 555

Clock Cycle 3872:
Started sw 2384 388 on Line 556
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3873:
Completed 2/22

Clock Cycle 3874:
Completed 3/22

Clock Cycle 3875:
Completed 4/22

Clock Cycle 3876:
Completed 5/22

Clock Cycle 3877:
Completed 6/22

Clock Cycle 3878:
Completed 7/22

Clock Cycle 3879:
Completed 8/22

Clock Cycle 3880:
Completed 9/22

Clock Cycle 3881:
Completed 10/22
Memory at 288 = 3440

Clock Cycle 3882:
Completed 11/22

Clock Cycle 3883:
Completed 12/22

Clock Cycle 3884:
Completed 13/22

Clock Cycle 3885:
Completed 14/22

Clock Cycle 3886:
Completed 15/22

Clock Cycle 3887:
Completed 16/22

Clock Cycle 3888:
Completed 17/22

Clock Cycle 3889:
Completed 18/22

Clock Cycle 3890:
Completed 19/22

Clock Cycle 3891:
Completed 20/22

Clock Cycle 3892:
Completed 21/22

Clock Cycle 3893:
Completed 22/22
Finished Instruction sw 2384 388 on Line 556

Clock Cycle 3894:
Started lw 2800 $t2 on Line 558
Completed 1/2

Clock Cycle 3895:
Completed 2/2
$t2 = 0
Finished Instruction lw 2800 $t2 on Line 558

Clock Cycle 3896:
DRAM Request(Read) Issued for lw 1616 $t2 on Line 560

Clock Cycle 3897:
Started lw 1616 $t2 on Line 560
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t3,0
$t0 = 2796

Clock Cycle 3898:
Completed 2/22
DRAM Request(Read) Issued for lw 1032 $t1 on Line 562

Clock Cycle 3899:
Completed 3/22

Clock Cycle 3900:
Completed 4/22

Clock Cycle 3901:
Completed 5/22

Clock Cycle 3902:
Completed 6/22

Clock Cycle 3903:
Completed 7/22

Clock Cycle 3904:
Completed 8/22

Clock Cycle 3905:
Completed 9/22

Clock Cycle 3906:
Completed 10/22
Memory at 2384 = 388

Clock Cycle 3907:
Completed 11/22

Clock Cycle 3908:
Completed 12/22

Clock Cycle 3909:
Completed 13/22

Clock Cycle 3910:
Completed 14/22

Clock Cycle 3911:
Completed 15/22

Clock Cycle 3912:
Completed 16/22

Clock Cycle 3913:
Completed 17/22

Clock Cycle 3914:
Completed 18/22

Clock Cycle 3915:
Completed 19/22

Clock Cycle 3916:
Completed 20/22

Clock Cycle 3917:
Completed 21/22

Clock Cycle 3918:
Completed 22/22
$t2 = 0
Finished Instruction lw 1616 $t2 on Line 560

Clock Cycle 3919:
Started lw 1032 $t1 on Line 562
Completed 1/2
DRAM Request(Write) Issued for sw 2336 0 on Line 563

Clock Cycle 3920:
Completed 2/2
$t1 = 0
Finished Instruction lw 1032 $t1 on Line 562

Clock Cycle 3921:
Started sw 2336 0 on Line 563
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t3,2436
$t1 = 5232

Clock Cycle 3922:
Completed 2/12
DRAM Request(Read) Issued for lw 124 $t2 on Line 565

Clock Cycle 3923:
Completed 3/12

Clock Cycle 3924:
Completed 4/12

Clock Cycle 3925:
Completed 5/12

Clock Cycle 3926:
Completed 6/12

Clock Cycle 3927:
Completed 7/12

Clock Cycle 3928:
Completed 8/12

Clock Cycle 3929:
Completed 9/12

Clock Cycle 3930:
Completed 10/12

Clock Cycle 3931:
Completed 11/12

Clock Cycle 3932:
Completed 12/12
Finished Instruction sw 2336 0 on Line 563

Clock Cycle 3933:
Started lw 124 $t2 on Line 565
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3934:
Completed 2/22

Clock Cycle 3935:
Completed 3/22

Clock Cycle 3936:
Completed 4/22

Clock Cycle 3937:
Completed 5/22

Clock Cycle 3938:
Completed 6/22

Clock Cycle 3939:
Completed 7/22

Clock Cycle 3940:
Completed 8/22

Clock Cycle 3941:
Completed 9/22

Clock Cycle 3942:
Completed 10/22

Clock Cycle 3943:
Completed 11/22

Clock Cycle 3944:
Completed 12/22

Clock Cycle 3945:
Completed 13/22

Clock Cycle 3946:
Completed 14/22

Clock Cycle 3947:
Completed 15/22

Clock Cycle 3948:
Completed 16/22

Clock Cycle 3949:
Completed 17/22

Clock Cycle 3950:
Completed 18/22

Clock Cycle 3951:
Completed 19/22

Clock Cycle 3952:
Completed 20/22

Clock Cycle 3953:
Completed 21/22

Clock Cycle 3954:
Completed 22/22
$t2 = 712
Finished Instruction lw 124 $t2 on Line 565

Clock Cycle 3955:
addi$t0,$t2,1268
$t0 = 1980

Clock Cycle 3956:
DRAM Request(Read) Issued for lw 860 $t0 on Line 567

Clock Cycle 3957:
Started lw 860 $t0 on Line 567
Completed 1/2
DRAM Request(Write) Issued for sw 2172 712 on Line 568

Clock Cycle 3958:
Completed 2/2
$t0 = 0
Finished Instruction lw 860 $t0 on Line 567

Clock Cycle 3959:
Started sw 2172 712 on Line 568
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t3,3892
$t0 = 6688

Clock Cycle 3960:
Completed 2/12
DRAM Request(Write) Issued for sw 1016 5232 on Line 570

Clock Cycle 3961:
Completed 3/12
addi$t1,$t1,3532
$t1 = 8764

Clock Cycle 3962:
Completed 4/12
addi$t1,$t3,3772
$t1 = 6568

Clock Cycle 3963:
Completed 5/12
DRAM Request(Write) Issued for sw 2212 6688 on Line 573

Clock Cycle 3964:
Completed 6/12
DRAM Request(Read) Issued for lw 3268 $t3 on Line 574

Clock Cycle 3965:
Completed 7/12
DRAM Request(Read) Issued for lw 696 $t0 on Line 575

Clock Cycle 3966:
Completed 8/12

Clock Cycle 3967:
Completed 9/12

Clock Cycle 3968:
Completed 10/12

Clock Cycle 3969:
Completed 11/12

Clock Cycle 3970:
Completed 12/12
Finished Instruction sw 2172 712 on Line 568

Clock Cycle 3971:
Started sw 2212 6688 on Line 573
Completed 1/2

Clock Cycle 3972:
Completed 2/2
Finished Instruction sw 2212 6688 on Line 573

Clock Cycle 3973:
Started sw 1016 5232 on Line 570
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3974:
Completed 2/22

Clock Cycle 3975:
Completed 3/22

Clock Cycle 3976:
Completed 4/22

Clock Cycle 3977:
Completed 5/22

Clock Cycle 3978:
Completed 6/22

Clock Cycle 3979:
Completed 7/22

Clock Cycle 3980:
Completed 8/22

Clock Cycle 3981:
Completed 9/22

Clock Cycle 3982:
Completed 10/22
Memory at 2172 = 712
Memory at 2212 = 6688

Clock Cycle 3983:
Completed 11/22

Clock Cycle 3984:
Completed 12/22

Clock Cycle 3985:
Completed 13/22

Clock Cycle 3986:
Completed 14/22

Clock Cycle 3987:
Completed 15/22

Clock Cycle 3988:
Completed 16/22

Clock Cycle 3989:
Completed 17/22

Clock Cycle 3990:
Completed 18/22

Clock Cycle 3991:
Completed 19/22

Clock Cycle 3992:
Completed 20/22

Clock Cycle 3993:
Completed 21/22

Clock Cycle 3994:
Completed 22/22
Finished Instruction sw 1016 5232 on Line 570

Clock Cycle 3995:
Started lw 696 $t0 on Line 575
Completed 1/2

Clock Cycle 3996:
Completed 2/2
$t0 = 0
Finished Instruction lw 696 $t0 on Line 575

Clock Cycle 3997:
Started lw 3268 $t3 on Line 574
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 432 $t0 on Line 576

Clock Cycle 3998:
Completed 2/22
addi$t2,$t1,3920
$t2 = 10488

Clock Cycle 3999:
Completed 3/22

Clock Cycle 4000:
Completed 4/22

Clock Cycle 4001:
Completed 5/22

Clock Cycle 4002:
Completed 6/22

Clock Cycle 4003:
Completed 7/22

Clock Cycle 4004:
Completed 8/22

Clock Cycle 4005:
Completed 9/22

Clock Cycle 4006:
Completed 10/22
Memory at 1016 = 5232

Clock Cycle 4007:
Completed 11/22

Clock Cycle 4008:
Completed 12/22

Clock Cycle 4009:
Completed 13/22

Clock Cycle 4010:
Completed 14/22

Clock Cycle 4011:
Completed 15/22

Clock Cycle 4012:
Completed 16/22

Clock Cycle 4013:
Completed 17/22

Clock Cycle 4014:
Completed 18/22

Clock Cycle 4015:
Completed 19/22

Clock Cycle 4016:
Completed 20/22

Clock Cycle 4017:
Completed 21/22

Clock Cycle 4018:
Completed 22/22
$t3 = 0
Finished Instruction lw 3268 $t3 on Line 574

Clock Cycle 4019:
Started lw 432 $t0 on Line 576
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t4,2972
$t3 = 6228

Clock Cycle 4020:
Completed 2/12
DRAM Request(Write) Issued for sw 1860 3256 on Line 579

Clock Cycle 4021:
Completed 3/12

Clock Cycle 4022:
Completed 4/12

Clock Cycle 4023:
Completed 5/12

Clock Cycle 4024:
Completed 6/12

Clock Cycle 4025:
Completed 7/12

Clock Cycle 4026:
Completed 8/12

Clock Cycle 4027:
Completed 9/12

Clock Cycle 4028:
Completed 10/12

Clock Cycle 4029:
Completed 11/12

Clock Cycle 4030:
Completed 12/12
$t0 = 0
Finished Instruction lw 432 $t0 on Line 576

Clock Cycle 4031:
Started sw 1860 3256 on Line 579
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t0,3580
$t2 = 3580

Clock Cycle 4032:
Completed 2/12
DRAM Request(Read) Issued for lw 2636 $t0 on Line 581

Clock Cycle 4033:
Completed 3/12
DRAM Request(Write) Issued for sw 2432 6228 on Line 582

Clock Cycle 4034:
Completed 4/12

Clock Cycle 4035:
Completed 5/12

Clock Cycle 4036:
Completed 6/12

Clock Cycle 4037:
Completed 7/12

Clock Cycle 4038:
Completed 8/12

Clock Cycle 4039:
Completed 9/12

Clock Cycle 4040:
Completed 10/12

Clock Cycle 4041:
Completed 11/12

Clock Cycle 4042:
Completed 12/12
Finished Instruction sw 1860 3256 on Line 579

Clock Cycle 4043:
Started lw 2636 $t0 on Line 581
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4044:
Completed 2/22

Clock Cycle 4045:
Completed 3/22

Clock Cycle 4046:
Completed 4/22

Clock Cycle 4047:
Completed 5/22

Clock Cycle 4048:
Completed 6/22

Clock Cycle 4049:
Completed 7/22

Clock Cycle 4050:
Completed 8/22

Clock Cycle 4051:
Completed 9/22

Clock Cycle 4052:
Completed 10/22
Memory at 1860 = 3256

Clock Cycle 4053:
Completed 11/22

Clock Cycle 4054:
Completed 12/22

Clock Cycle 4055:
Completed 13/22

Clock Cycle 4056:
Completed 14/22

Clock Cycle 4057:
Completed 15/22

Clock Cycle 4058:
Completed 16/22

Clock Cycle 4059:
Completed 17/22

Clock Cycle 4060:
Completed 18/22

Clock Cycle 4061:
Completed 19/22

Clock Cycle 4062:
Completed 20/22

Clock Cycle 4063:
Completed 21/22

Clock Cycle 4064:
Completed 22/22
$t0 = 0
Finished Instruction lw 2636 $t0 on Line 581

Clock Cycle 4065:
Started sw 2432 6228 on Line 582
Completed 1/2
addi$t0,$t2,384
$t0 = 3964

Clock Cycle 4066:
Completed 2/2
Finished Instruction sw 2432 6228 on Line 582
addi$t4,$t1,2924
$t4 = 9492

Clock Cycle 4067:
DRAM Request(Read) Issued for lw 1660 $t3 on Line 585

Clock Cycle 4068:
Started lw 1660 $t3 on Line 585
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4069:
Completed 2/22

Clock Cycle 4070:
Completed 3/22

Clock Cycle 4071:
Completed 4/22

Clock Cycle 4072:
Completed 5/22

Clock Cycle 4073:
Completed 6/22

Clock Cycle 4074:
Completed 7/22

Clock Cycle 4075:
Completed 8/22

Clock Cycle 4076:
Completed 9/22

Clock Cycle 4077:
Completed 10/22
Memory at 2432 = 6228

Clock Cycle 4078:
Completed 11/22

Clock Cycle 4079:
Completed 12/22

Clock Cycle 4080:
Completed 13/22

Clock Cycle 4081:
Completed 14/22

Clock Cycle 4082:
Completed 15/22

Clock Cycle 4083:
Completed 16/22

Clock Cycle 4084:
Completed 17/22

Clock Cycle 4085:
Completed 18/22

Clock Cycle 4086:
Completed 19/22

Clock Cycle 4087:
Completed 20/22

Clock Cycle 4088:
Completed 21/22

Clock Cycle 4089:
Completed 22/22
$t3 = 0
Finished Instruction lw 1660 $t3 on Line 585

Clock Cycle 4090:
addi$t3,$t4,3416
$t3 = 12908

Clock Cycle 4091:
DRAM Request(Write) Issued for sw 1824 3580 on Line 587

Clock Cycle 4092:
Started sw 1824 3580 on Line 587
Completed 1/2
DRAM Request(Read) Issued for lw 1116 $t4 on Line 588

Clock Cycle 4093:
Completed 2/2
Finished Instruction sw 1824 3580 on Line 587
DRAM Request(Write) Issued for sw 2820 3964 on Line 589

Clock Cycle 4094:
Started lw 1116 $t4 on Line 588
Completed 1/2
DRAM Request(Write) Issued for sw 1676 12908 on Line 590

Clock Cycle 4095:
Completed 2/2
$t4 = 0
Finished Instruction lw 1116 $t4 on Line 588
addi$t2,$t2,2452
$t2 = 6032

Clock Cycle 4096:
Started sw 1676 12908 on Line 590
Completed 1/2
DRAM Request(Write) Issued for sw 3100 6568 on Line 592

Clock Cycle 4097:
Completed 2/2
Finished Instruction sw 1676 12908 on Line 590
DRAM Request(Write) Issued for sw 432 12908 on Line 593

Clock Cycle 4098:
Started sw 2820 3964 on Line 589
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3400 12908 on Line 594

Clock Cycle 4099:
Completed 2/22
DRAM Request(Read) Issued for lw 220 $t4 on Line 595

Clock Cycle 4100:
Completed 3/22
DRAM Request(Read) Issued for lw 384 $t2 on Line 596

Clock Cycle 4101:
Completed 4/22

Clock Cycle 4102:
Completed 5/22

Clock Cycle 4103:
Completed 6/22

Clock Cycle 4104:
Completed 7/22

Clock Cycle 4105:
Completed 8/22

Clock Cycle 4106:
Completed 9/22

Clock Cycle 4107:
Completed 10/22
Memory at 1676 = 12908
Memory at 1824 = 3580

Clock Cycle 4108:
Completed 11/22

Clock Cycle 4109:
Completed 12/22

Clock Cycle 4110:
Completed 13/22

Clock Cycle 4111:
Completed 14/22

Clock Cycle 4112:
Completed 15/22

Clock Cycle 4113:
Completed 16/22

Clock Cycle 4114:
Completed 17/22

Clock Cycle 4115:
Completed 18/22

Clock Cycle 4116:
Completed 19/22

Clock Cycle 4117:
Completed 20/22

Clock Cycle 4118:
Completed 21/22

Clock Cycle 4119:
Completed 22/22
Finished Instruction sw 2820 3964 on Line 589

Clock Cycle 4120:
Started sw 432 12908 on Line 593
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4121:
Completed 2/22

Clock Cycle 4122:
Completed 3/22

Clock Cycle 4123:
Completed 4/22

Clock Cycle 4124:
Completed 5/22

Clock Cycle 4125:
Completed 6/22

Clock Cycle 4126:
Completed 7/22

Clock Cycle 4127:
Completed 8/22

Clock Cycle 4128:
Completed 9/22

Clock Cycle 4129:
Completed 10/22
Memory at 2820 = 3964

Clock Cycle 4130:
Completed 11/22

Clock Cycle 4131:
Completed 12/22

Clock Cycle 4132:
Completed 13/22

Clock Cycle 4133:
Completed 14/22

Clock Cycle 4134:
Completed 15/22

Clock Cycle 4135:
Completed 16/22

Clock Cycle 4136:
Completed 17/22

Clock Cycle 4137:
Completed 18/22

Clock Cycle 4138:
Completed 19/22

Clock Cycle 4139:
Completed 20/22

Clock Cycle 4140:
Completed 21/22

Clock Cycle 4141:
Completed 22/22
Finished Instruction sw 432 12908 on Line 593

Clock Cycle 4142:
Started lw 220 $t4 on Line 595
Completed 1/2

Clock Cycle 4143:
Completed 2/2
$t4 = 0
Finished Instruction lw 220 $t4 on Line 595

Clock Cycle 4144:
Started lw 384 $t2 on Line 596
Completed 1/2
DRAM Request(Write) Issued for sw 968 0 on Line 597

Clock Cycle 4145:
Completed 2/2
$t2 = 0
Finished Instruction lw 384 $t2 on Line 596
DRAM Request(Read) Issued for lw 1084 $t1 on Line 598

Clock Cycle 4146:
Started sw 968 0 on Line 597
Completed 1/2
DRAM Request(Write) Issued for sw 3252 3964 on Line 599

Clock Cycle 4147:
Completed 2/2
Finished Instruction sw 968 0 on Line 597
DRAM Request(Write) Issued for sw 2872 0 on Line 600

Clock Cycle 4148:
Started sw 3100 6568 on Line 592
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 0 $t2 on Line 601

Clock Cycle 4149:
Completed 2/22
DRAM Request(Read) Issued for lw 3984 $t3 on Line 602

Clock Cycle 4150:
Completed 3/22

Clock Cycle 4151:
Completed 4/22

Clock Cycle 4152:
Completed 5/22

Clock Cycle 4153:
Completed 6/22

Clock Cycle 4154:
Completed 7/22

Clock Cycle 4155:
Completed 8/22

Clock Cycle 4156:
Completed 9/22

Clock Cycle 4157:
Completed 10/22
Memory at 432 = 12908

Clock Cycle 4158:
Completed 11/22

Clock Cycle 4159:
Completed 12/22

Clock Cycle 4160:
Completed 13/22

Clock Cycle 4161:
Completed 14/22

Clock Cycle 4162:
Completed 15/22

Clock Cycle 4163:
Completed 16/22

Clock Cycle 4164:
Completed 17/22

Clock Cycle 4165:
Completed 18/22

Clock Cycle 4166:
Completed 19/22

Clock Cycle 4167:
Completed 20/22

Clock Cycle 4168:
Completed 21/22

Clock Cycle 4169:
Completed 22/22
Finished Instruction sw 3100 6568 on Line 592

Clock Cycle 4170:
Started sw 3400 12908 on Line 594
Completed 1/2

Clock Cycle 4171:
Completed 2/2
Finished Instruction sw 3400 12908 on Line 594

Clock Cycle 4172:
Started sw 3252 3964 on Line 599
Completed 1/2

Clock Cycle 4173:
Completed 2/2
Finished Instruction sw 3252 3964 on Line 599

Clock Cycle 4174:
Started lw 3984 $t3 on Line 602
Completed 1/2

Clock Cycle 4175:
Completed 2/2
$t3 = 0
Finished Instruction lw 3984 $t3 on Line 602

Clock Cycle 4176:
Started lw 1084 $t1 on Line 598
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4177:
Completed 2/22

Clock Cycle 4178:
Completed 3/22

Clock Cycle 4179:
Completed 4/22

Clock Cycle 4180:
Completed 5/22

Clock Cycle 4181:
Completed 6/22

Clock Cycle 4182:
Completed 7/22

Clock Cycle 4183:
Completed 8/22

Clock Cycle 4184:
Completed 9/22

Clock Cycle 4185:
Completed 10/22
Memory at 3100 = 6568
Memory at 3252 = 3964
Memory at 3400 = 12908

Clock Cycle 4186:
Completed 11/22

Clock Cycle 4187:
Completed 12/22

Clock Cycle 4188:
Completed 13/22

Clock Cycle 4189:
Completed 14/22

Clock Cycle 4190:
Completed 15/22

Clock Cycle 4191:
Completed 16/22

Clock Cycle 4192:
Completed 17/22

Clock Cycle 4193:
Completed 18/22

Clock Cycle 4194:
Completed 19/22

Clock Cycle 4195:
Completed 20/22

Clock Cycle 4196:
Completed 21/22

Clock Cycle 4197:
Completed 22/22
$t1 = 0
Finished Instruction lw 1084 $t1 on Line 598

Clock Cycle 4198:
Started sw 2872 0 on Line 600
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t4,3532
$t1 = 3532

Clock Cycle 4199:
Completed 2/12
addi$t0,$t4,2728
$t0 = 2728

Clock Cycle 4200:
Completed 3/12
DRAM Request(Read) Issued for lw 1480 $t0 on Line 605

Clock Cycle 4201:
Completed 4/12

Clock Cycle 4202:
Completed 5/12

Clock Cycle 4203:
Completed 6/12

Clock Cycle 4204:
Completed 7/12

Clock Cycle 4205:
Completed 8/12

Clock Cycle 4206:
Completed 9/12

Clock Cycle 4207:
Completed 10/12

Clock Cycle 4208:
Completed 11/12

Clock Cycle 4209:
Completed 12/12
Finished Instruction sw 2872 0 on Line 600

Clock Cycle 4210:
Started lw 0 $t2 on Line 601
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4211:
Completed 2/22

Clock Cycle 4212:
Completed 3/22

Clock Cycle 4213:
Completed 4/22

Clock Cycle 4214:
Completed 5/22

Clock Cycle 4215:
Completed 6/22

Clock Cycle 4216:
Completed 7/22

Clock Cycle 4217:
Completed 8/22

Clock Cycle 4218:
Completed 9/22

Clock Cycle 4219:
Completed 10/22

Clock Cycle 4220:
Completed 11/22

Clock Cycle 4221:
Completed 12/22

Clock Cycle 4222:
Completed 13/22

Clock Cycle 4223:
Completed 14/22

Clock Cycle 4224:
Completed 15/22

Clock Cycle 4225:
Completed 16/22

Clock Cycle 4226:
Completed 17/22

Clock Cycle 4227:
Completed 18/22

Clock Cycle 4228:
Completed 19/22

Clock Cycle 4229:
Completed 20/22

Clock Cycle 4230:
Completed 21/22

Clock Cycle 4231:
Completed 22/22
$t2 = 0
Finished Instruction lw 0 $t2 on Line 601

Clock Cycle 4232:
Started lw 1480 $t0 on Line 605
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1772 $t2 on Line 606

Clock Cycle 4233:
Completed 2/12

Clock Cycle 4234:
Completed 3/12

Clock Cycle 4235:
Completed 4/12

Clock Cycle 4236:
Completed 5/12

Clock Cycle 4237:
Completed 6/12

Clock Cycle 4238:
Completed 7/12

Clock Cycle 4239:
Completed 8/12

Clock Cycle 4240:
Completed 9/12

Clock Cycle 4241:
Completed 10/12

Clock Cycle 4242:
Completed 11/12

Clock Cycle 4243:
Completed 12/12
$t0 = 0
Finished Instruction lw 1480 $t0 on Line 605

Clock Cycle 4244:
Started lw 1772 $t2 on Line 606
Completed 1/2

Clock Cycle 4245:
Completed 2/2
$t2 = 0
Finished Instruction lw 1772 $t2 on Line 606

Clock Cycle 4246:
addi$t3,$t2,2544
$t3 = 2544

Clock Cycle 4247:
DRAM Request(Read) Issued for lw 2740 $t2 on Line 608

Clock Cycle 4248:
Started lw 2740 $t2 on Line 608
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1116 $t1 on Line 609

Clock Cycle 4249:
Completed 2/12

Clock Cycle 4250:
Completed 3/12

Clock Cycle 4251:
Completed 4/12

Clock Cycle 4252:
Completed 5/12

Clock Cycle 4253:
Completed 6/12

Clock Cycle 4254:
Completed 7/12

Clock Cycle 4255:
Completed 8/12

Clock Cycle 4256:
Completed 9/12

Clock Cycle 4257:
Completed 10/12

Clock Cycle 4258:
Completed 11/12

Clock Cycle 4259:
Completed 12/12
$t2 = 11188
Finished Instruction lw 2740 $t2 on Line 608

Clock Cycle 4260:
Started lw 1116 $t1 on Line 609
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4261:
Completed 2/12

Clock Cycle 4262:
Completed 3/12

Clock Cycle 4263:
Completed 4/12

Clock Cycle 4264:
Completed 5/12

Clock Cycle 4265:
Completed 6/12

Clock Cycle 4266:
Completed 7/12

Clock Cycle 4267:
Completed 8/12

Clock Cycle 4268:
Completed 9/12

Clock Cycle 4269:
Completed 10/12

Clock Cycle 4270:
Completed 11/12

Clock Cycle 4271:
Completed 12/12
$t1 = 0
Finished Instruction lw 1116 $t1 on Line 609

Clock Cycle 4272:
DRAM Request(Write) Issued for sw 3056 0 on Line 610

Clock Cycle 4273:
Started sw 3056 0 on Line 610
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t0,3348
$t0 = 3348

Clock Cycle 4274:
Completed 2/12
DRAM Request(Read) Issued for lw 2664 $t3 on Line 612

Clock Cycle 4275:
Completed 3/12
DRAM Request(Write) Issued for sw 2328 11188 on Line 613

Clock Cycle 4276:
Completed 4/12
addi$t2,$t4,2868
$t2 = 2868

Clock Cycle 4277:
Completed 5/12
DRAM Request(Write) Issued for sw 904 0 on Line 615

Clock Cycle 4278:
Completed 6/12

Clock Cycle 4279:
Completed 7/12

Clock Cycle 4280:
Completed 8/12

Clock Cycle 4281:
Completed 9/12

Clock Cycle 4282:
Completed 10/12

Clock Cycle 4283:
Completed 11/12

Clock Cycle 4284:
Completed 12/12
Finished Instruction sw 3056 0 on Line 610

Clock Cycle 4285:
Started lw 2664 $t3 on Line 612
Completed 1/2

Clock Cycle 4286:
Completed 2/2
$t3 = 0
Finished Instruction lw 2664 $t3 on Line 612

Clock Cycle 4287:
Started sw 2328 11188 on Line 613
Completed 1/2
addi$t2,$t3,196
$t2 = 196

Clock Cycle 4288:
Completed 2/2
Finished Instruction sw 2328 11188 on Line 613
addi$t1,$t1,1208
$t1 = 1208

Clock Cycle 4289:
Started sw 904 0 on Line 615
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1688 1208 on Line 618

Clock Cycle 4290:
Completed 2/22
DRAM Request(Write) Issued for sw 2624 3348 on Line 619

Clock Cycle 4291:
Completed 3/22
DRAM Request(Write) Issued for sw 3552 196 on Line 620

Clock Cycle 4292:
Completed 4/22
DRAM Request(Write) Issued for sw 2844 3348 on Line 621

Clock Cycle 4293:
Completed 5/22
addi$t1,$t3,824
$t1 = 824

Clock Cycle 4294:
Completed 6/22
DRAM Request(Read) Issued for lw 152 $t3 on Line 623

Clock Cycle 4295:
Completed 7/22

Clock Cycle 4296:
Completed 8/22

Clock Cycle 4297:
Completed 9/22

Clock Cycle 4298:
Completed 10/22
Memory at 2328 = 11188

Clock Cycle 4299:
Completed 11/22

Clock Cycle 4300:
Completed 12/22

Clock Cycle 4301:
Completed 13/22

Clock Cycle 4302:
Completed 14/22

Clock Cycle 4303:
Completed 15/22

Clock Cycle 4304:
Completed 16/22

Clock Cycle 4305:
Completed 17/22

Clock Cycle 4306:
Completed 18/22

Clock Cycle 4307:
Completed 19/22

Clock Cycle 4308:
Completed 20/22

Clock Cycle 4309:
Completed 21/22

Clock Cycle 4310:
Completed 22/22
Finished Instruction sw 904 0 on Line 615

Clock Cycle 4311:
Started lw 152 $t3 on Line 623
Completed 1/2

Clock Cycle 4312:
Completed 2/2
$t3 = 0
Finished Instruction lw 152 $t3 on Line 623

Clock Cycle 4313:
Started sw 1688 1208 on Line 618
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t3,$t1,1728
$t3 = 2552

Clock Cycle 4314:
Completed 2/22
DRAM Request(Read) Issued for lw 92 $t4 on Line 625

Clock Cycle 4315:
Completed 3/22

Clock Cycle 4316:
Completed 4/22

Clock Cycle 4317:
Completed 5/22

Clock Cycle 4318:
Completed 6/22

Clock Cycle 4319:
Completed 7/22

Clock Cycle 4320:
Completed 8/22

Clock Cycle 4321:
Completed 9/22

Clock Cycle 4322:
Completed 10/22

Clock Cycle 4323:
Completed 11/22

Clock Cycle 4324:
Completed 12/22

Clock Cycle 4325:
Completed 13/22

Clock Cycle 4326:
Completed 14/22

Clock Cycle 4327:
Completed 15/22

Clock Cycle 4328:
Completed 16/22

Clock Cycle 4329:
Completed 17/22

Clock Cycle 4330:
Completed 18/22

Clock Cycle 4331:
Completed 19/22

Clock Cycle 4332:
Completed 20/22

Clock Cycle 4333:
Completed 21/22

Clock Cycle 4334:
Completed 22/22
Finished Instruction sw 1688 1208 on Line 618

Clock Cycle 4335:
Started lw 92 $t4 on Line 625
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4336:
Completed 2/22

Clock Cycle 4337:
Completed 3/22

Clock Cycle 4338:
Completed 4/22

Clock Cycle 4339:
Completed 5/22

Clock Cycle 4340:
Completed 6/22

Clock Cycle 4341:
Completed 7/22

Clock Cycle 4342:
Completed 8/22

Clock Cycle 4343:
Completed 9/22

Clock Cycle 4344:
Completed 10/22
Memory at 1688 = 1208

Clock Cycle 4345:
Completed 11/22

Clock Cycle 4346:
Completed 12/22

Clock Cycle 4347:
Completed 13/22

Clock Cycle 4348:
Completed 14/22

Clock Cycle 4349:
Completed 15/22

Clock Cycle 4350:
Completed 16/22

Clock Cycle 4351:
Completed 17/22

Clock Cycle 4352:
Completed 18/22

Clock Cycle 4353:
Completed 19/22

Clock Cycle 4354:
Completed 20/22

Clock Cycle 4355:
Completed 21/22

Clock Cycle 4356:
Completed 22/22
$t4 = 0
Finished Instruction lw 92 $t4 on Line 625

Clock Cycle 4357:
Started sw 2624 3348 on Line 619
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t4,1244
$t0 = 1244

Clock Cycle 4358:
Completed 2/12
DRAM Request(Write) Issued for sw 2360 824 on Line 627

Clock Cycle 4359:
Completed 3/12
addi$t4,$t4,20
$t4 = 20

Clock Cycle 4360:
Completed 4/12
addi$t0,$t2,840
$t0 = 1036

Clock Cycle 4361:
Completed 5/12
DRAM Request(Write) Issued for sw 1688 196 on Line 630

Clock Cycle 4362:
Completed 6/12
DRAM Request(Read) Issued for lw 2612 $t4 on Line 631

Clock Cycle 4363:
Completed 7/12
addi$t3,$t1,952
$t3 = 1776

Clock Cycle 4364:
Completed 8/12
addi$t1,$t3,340
$t1 = 2116

Clock Cycle 4365:
Completed 9/12

Clock Cycle 4366:
Completed 10/12

Clock Cycle 4367:
Completed 11/12

Clock Cycle 4368:
Completed 12/12
Finished Instruction sw 2624 3348 on Line 619

Clock Cycle 4369:
Started lw 2612 $t4 on Line 631
Completed 1/2

Clock Cycle 4370:
Completed 2/2
$t4 = 9528
Finished Instruction lw 2612 $t4 on Line 631

Clock Cycle 4371:
Started sw 2844 3348 on Line 621
Completed 1/2
addi$t3,$t4,3244
$t3 = 12772

Clock Cycle 4372:
Completed 2/2
Finished Instruction sw 2844 3348 on Line 621
DRAM Request(Read) Issued for lw 780 $t2 on Line 635

Clock Cycle 4373:
Started sw 2360 824 on Line 627
Completed 1/2
addi$t3,$t3,1476
$t3 = 14248

Clock Cycle 4374:
Completed 2/2
Finished Instruction sw 2360 824 on Line 627
DRAM Request(Write) Issued for sw 3868 2116 on Line 637

Clock Cycle 4375:
Started sw 3552 196 on Line 620
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4376:
Completed 2/22

Clock Cycle 4377:
Completed 3/22

Clock Cycle 4378:
Completed 4/22

Clock Cycle 4379:
Completed 5/22

Clock Cycle 4380:
Completed 6/22

Clock Cycle 4381:
Completed 7/22

Clock Cycle 4382:
Completed 8/22

Clock Cycle 4383:
Completed 9/22

Clock Cycle 4384:
Completed 10/22
Memory at 2360 = 824
Memory at 2624 = 3348
Memory at 2844 = 3348

Clock Cycle 4385:
Completed 11/22

Clock Cycle 4386:
Completed 12/22

Clock Cycle 4387:
Completed 13/22

Clock Cycle 4388:
Completed 14/22

Clock Cycle 4389:
Completed 15/22

Clock Cycle 4390:
Completed 16/22

Clock Cycle 4391:
Completed 17/22

Clock Cycle 4392:
Completed 18/22

Clock Cycle 4393:
Completed 19/22

Clock Cycle 4394:
Completed 20/22

Clock Cycle 4395:
Completed 21/22

Clock Cycle 4396:
Completed 22/22
Finished Instruction sw 3552 196 on Line 620

Clock Cycle 4397:
Started sw 3868 2116 on Line 637
Completed 1/2

Clock Cycle 4398:
Completed 2/2
Finished Instruction sw 3868 2116 on Line 637

Clock Cycle 4399:
Started lw 780 $t2 on Line 635
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4400:
Completed 2/22

Clock Cycle 4401:
Completed 3/22

Clock Cycle 4402:
Completed 4/22

Clock Cycle 4403:
Completed 5/22

Clock Cycle 4404:
Completed 6/22

Clock Cycle 4405:
Completed 7/22

Clock Cycle 4406:
Completed 8/22

Clock Cycle 4407:
Completed 9/22

Clock Cycle 4408:
Completed 10/22
Memory at 3552 = 196
Memory at 3868 = 2116

Clock Cycle 4409:
Completed 11/22

Clock Cycle 4410:
Completed 12/22

Clock Cycle 4411:
Completed 13/22

Clock Cycle 4412:
Completed 14/22

Clock Cycle 4413:
Completed 15/22

Clock Cycle 4414:
Completed 16/22

Clock Cycle 4415:
Completed 17/22

Clock Cycle 4416:
Completed 18/22

Clock Cycle 4417:
Completed 19/22

Clock Cycle 4418:
Completed 20/22

Clock Cycle 4419:
Completed 21/22

Clock Cycle 4420:
Completed 22/22
$t2 = 0
Finished Instruction lw 780 $t2 on Line 635

Clock Cycle 4421:
Started sw 1688 196 on Line 630
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t2,3260
$t3 = 3260

Clock Cycle 4422:
Completed 2/12
DRAM Request(Read) Issued for lw 3340 $t0 on Line 639

Clock Cycle 4423:
Completed 3/12
DRAM Request(Read) Issued for lw 512 $t3 on Line 640

Clock Cycle 4424:
Completed 4/12
addi$t1,$t2,3980
$t1 = 3980

Clock Cycle 4425:
Completed 5/12
addi$t1,$t1,3040
$t1 = 7020

Clock Cycle 4426:
Completed 6/12
DRAM Request(Write) Issued for sw 2372 0 on Line 643

Clock Cycle 4427:
Completed 7/12

Clock Cycle 4428:
Completed 8/12

Clock Cycle 4429:
Completed 9/12

Clock Cycle 4430:
Completed 10/12

Clock Cycle 4431:
Completed 11/12

Clock Cycle 4432:
Completed 12/12
Finished Instruction sw 1688 196 on Line 630

Clock Cycle 4433:
Started lw 3340 $t0 on Line 639
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4434:
Completed 2/22

Clock Cycle 4435:
Completed 3/22

Clock Cycle 4436:
Completed 4/22

Clock Cycle 4437:
Completed 5/22

Clock Cycle 4438:
Completed 6/22

Clock Cycle 4439:
Completed 7/22

Clock Cycle 4440:
Completed 8/22

Clock Cycle 4441:
Completed 9/22

Clock Cycle 4442:
Completed 10/22
Memory at 1688 = 196

Clock Cycle 4443:
Completed 11/22

Clock Cycle 4444:
Completed 12/22

Clock Cycle 4445:
Completed 13/22

Clock Cycle 4446:
Completed 14/22

Clock Cycle 4447:
Completed 15/22

Clock Cycle 4448:
Completed 16/22

Clock Cycle 4449:
Completed 17/22

Clock Cycle 4450:
Completed 18/22

Clock Cycle 4451:
Completed 19/22

Clock Cycle 4452:
Completed 20/22

Clock Cycle 4453:
Completed 21/22

Clock Cycle 4454:
Completed 22/22
$t0 = 0
Finished Instruction lw 3340 $t0 on Line 639

Clock Cycle 4455:
Started lw 512 $t3 on Line 640
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t0,1836
$t1 = 1836

Clock Cycle 4456:
Completed 2/12
addi$t1,$t1,604
$t1 = 2440

Clock Cycle 4457:
Completed 3/12

Clock Cycle 4458:
Completed 4/12

Clock Cycle 4459:
Completed 5/12

Clock Cycle 4460:
Completed 6/12

Clock Cycle 4461:
Completed 7/12

Clock Cycle 4462:
Completed 8/12

Clock Cycle 4463:
Completed 9/12

Clock Cycle 4464:
Completed 10/12

Clock Cycle 4465:
Completed 11/12

Clock Cycle 4466:
Completed 12/12
$t3 = 0
Finished Instruction lw 512 $t3 on Line 640

Clock Cycle 4467:
Started sw 2372 0 on Line 643
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 72 $t3 on Line 646

Clock Cycle 4468:
Completed 2/12

Clock Cycle 4469:
Completed 3/12

Clock Cycle 4470:
Completed 4/12

Clock Cycle 4471:
Completed 5/12

Clock Cycle 4472:
Completed 6/12

Clock Cycle 4473:
Completed 7/12

Clock Cycle 4474:
Completed 8/12

Clock Cycle 4475:
Completed 9/12

Clock Cycle 4476:
Completed 10/12

Clock Cycle 4477:
Completed 11/12

Clock Cycle 4478:
Completed 12/12
Finished Instruction sw 2372 0 on Line 643

Clock Cycle 4479:
Started lw 72 $t3 on Line 646
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4480:
Completed 2/22

Clock Cycle 4481:
Completed 3/22

Clock Cycle 4482:
Completed 4/22

Clock Cycle 4483:
Completed 5/22

Clock Cycle 4484:
Completed 6/22

Clock Cycle 4485:
Completed 7/22

Clock Cycle 4486:
Completed 8/22

Clock Cycle 4487:
Completed 9/22

Clock Cycle 4488:
Completed 10/22

Clock Cycle 4489:
Completed 11/22

Clock Cycle 4490:
Completed 12/22

Clock Cycle 4491:
Completed 13/22

Clock Cycle 4492:
Completed 14/22

Clock Cycle 4493:
Completed 15/22

Clock Cycle 4494:
Completed 16/22

Clock Cycle 4495:
Completed 17/22

Clock Cycle 4496:
Completed 18/22

Clock Cycle 4497:
Completed 19/22

Clock Cycle 4498:
Completed 20/22

Clock Cycle 4499:
Completed 21/22

Clock Cycle 4500:
Completed 22/22
$t3 = 0
Finished Instruction lw 72 $t3 on Line 646

Clock Cycle 4501:
addi$t3,$t2,1464
$t3 = 1464

Clock Cycle 4502:
DRAM Request(Read) Issued for lw 2132 $t0 on Line 648

Clock Cycle 4503:
Started lw 2132 $t0 on Line 648
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 4504:
Completed 2/12

Clock Cycle 4505:
Completed 3/12

Clock Cycle 4506:
Completed 4/12

Clock Cycle 4507:
Completed 5/12

Clock Cycle 4508:
Completed 6/12

Clock Cycle 4509:
Completed 7/12

Clock Cycle 4510:
Completed 8/12

Clock Cycle 4511:
Completed 9/12

Clock Cycle 4512:
Completed 10/12

Clock Cycle 4513:
Completed 11/12

Clock Cycle 4514:
Completed 12/12
$t0 = 0
Finished Instruction lw 2132 $t0 on Line 648

Clock Cycle 4515:
addi$t0,$t2,1192
$t0 = 1192

Clock Cycle 4516:
DRAM Request(Write) Issued for sw 1892 1192 on Line 650

Clock Cycle 4517:
Started sw 1892 1192 on Line 650
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t2,3276
$t0 = 3276

Clock Cycle 4518:
Completed 2/12
DRAM Request(Write) Issued for sw 2632 9528 on Line 652

Clock Cycle 4519:
Completed 3/12
DRAM Request(Read) Issued for lw 3892 $t2 on Line 653

Clock Cycle 4520:
Completed 4/12

Clock Cycle 4521:
Completed 5/12

Clock Cycle 4522:
Completed 6/12

Clock Cycle 4523:
Completed 7/12

Clock Cycle 4524:
Completed 8/12

Clock Cycle 4525:
Completed 9/12

Clock Cycle 4526:
Completed 10/12

Clock Cycle 4527:
Completed 11/12

Clock Cycle 4528:
Completed 12/12
Finished Instruction sw 1892 1192 on Line 650

Clock Cycle 4529:
Started lw 3892 $t2 on Line 653
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4530:
Completed 2/22

Clock Cycle 4531:
Completed 3/22

Clock Cycle 4532:
Completed 4/22

Clock Cycle 4533:
Completed 5/22

Clock Cycle 4534:
Completed 6/22

Clock Cycle 4535:
Completed 7/22

Clock Cycle 4536:
Completed 8/22

Clock Cycle 4537:
Completed 9/22

Clock Cycle 4538:
Completed 10/22
Memory at 1892 = 1192

Clock Cycle 4539:
Completed 11/22

Clock Cycle 4540:
Completed 12/22

Clock Cycle 4541:
Completed 13/22

Clock Cycle 4542:
Completed 14/22

Clock Cycle 4543:
Completed 15/22

Clock Cycle 4544:
Completed 16/22

Clock Cycle 4545:
Completed 17/22

Clock Cycle 4546:
Completed 18/22

Clock Cycle 4547:
Completed 19/22

Clock Cycle 4548:
Completed 20/22

Clock Cycle 4549:
Completed 21/22

Clock Cycle 4550:
Completed 22/22
$t2 = 0
Finished Instruction lw 3892 $t2 on Line 653

Clock Cycle 4551:
Started sw 2632 9528 on Line 652
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t2,1976
$t1 = 1976

Clock Cycle 4552:
Completed 2/12
addi$t3,$t3,1356
$t3 = 2820

Clock Cycle 4553:
Completed 3/12
DRAM Request(Read) Issued for lw 2460 $t4 on Line 656

Clock Cycle 4554:
Completed 4/12
DRAM Request(Read) Issued for lw 148 $t1 on Line 657

Clock Cycle 4555:
Completed 5/12
DRAM Request(Read) Issued for lw 2236 $t3 on Line 658

Clock Cycle 4556:
Completed 6/12
DRAM Request(Read) Issued for lw 852 $t0 on Line 659

Clock Cycle 4557:
Completed 7/12

Clock Cycle 4558:
Completed 8/12

Clock Cycle 4559:
Completed 9/12

Clock Cycle 4560:
Completed 10/12

Clock Cycle 4561:
Completed 11/12

Clock Cycle 4562:
Completed 12/12
Finished Instruction sw 2632 9528 on Line 652

Clock Cycle 4563:
Started lw 2236 $t3 on Line 658
Completed 1/2

Clock Cycle 4564:
Completed 2/2
$t3 = 0
Finished Instruction lw 2236 $t3 on Line 658

Clock Cycle 4565:
Started lw 2460 $t4 on Line 656
Completed 1/2
addi$t3,$t3,904
$t3 = 904

Clock Cycle 4566:
Completed 2/2
$t4 = 0
Finished Instruction lw 2460 $t4 on Line 656

Clock Cycle 4567:
Started lw 148 $t1 on Line 657
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4568:
Completed 2/22

Clock Cycle 4569:
Completed 3/22

Clock Cycle 4570:
Completed 4/22

Clock Cycle 4571:
Completed 5/22

Clock Cycle 4572:
Completed 6/22

Clock Cycle 4573:
Completed 7/22

Clock Cycle 4574:
Completed 8/22

Clock Cycle 4575:
Completed 9/22

Clock Cycle 4576:
Completed 10/22
Memory at 2632 = 9528

Clock Cycle 4577:
Completed 11/22

Clock Cycle 4578:
Completed 12/22

Clock Cycle 4579:
Completed 13/22

Clock Cycle 4580:
Completed 14/22

Clock Cycle 4581:
Completed 15/22

Clock Cycle 4582:
Completed 16/22

Clock Cycle 4583:
Completed 17/22

Clock Cycle 4584:
Completed 18/22

Clock Cycle 4585:
Completed 19/22

Clock Cycle 4586:
Completed 20/22

Clock Cycle 4587:
Completed 21/22

Clock Cycle 4588:
Completed 22/22
$t1 = 0
Finished Instruction lw 148 $t1 on Line 657

Clock Cycle 4589:
Started lw 852 $t0 on Line 659
Completed 1/2
addi$t4,$t1,828
$t4 = 828

Clock Cycle 4590:
Completed 2/2
$t0 = 0
Finished Instruction lw 852 $t0 on Line 659

Clock Cycle 4591:
DRAM Request(Write) Issued for sw 1024 0 on Line 662

Clock Cycle 4592:
Started sw 1024 0 on Line 662
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t4,492
$t4 = 1320

Clock Cycle 4593:
Completed 2/12
DRAM Request(Read) Issued for lw 3048 $t1 on Line 664

Clock Cycle 4594:
Completed 3/12

Clock Cycle 4595:
Completed 4/12

Clock Cycle 4596:
Completed 5/12

Clock Cycle 4597:
Completed 6/12

Clock Cycle 4598:
Completed 7/12

Clock Cycle 4599:
Completed 8/12

Clock Cycle 4600:
Completed 9/12

Clock Cycle 4601:
Completed 10/12

Clock Cycle 4602:
Completed 11/12

Clock Cycle 4603:
Completed 12/12
Finished Instruction sw 1024 0 on Line 662

Clock Cycle 4604:
Started lw 3048 $t1 on Line 664
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4605:
Completed 2/22

Clock Cycle 4606:
Completed 3/22

Clock Cycle 4607:
Completed 4/22

Clock Cycle 4608:
Completed 5/22

Clock Cycle 4609:
Completed 6/22

Clock Cycle 4610:
Completed 7/22

Clock Cycle 4611:
Completed 8/22

Clock Cycle 4612:
Completed 9/22

Clock Cycle 4613:
Completed 10/22

Clock Cycle 4614:
Completed 11/22

Clock Cycle 4615:
Completed 12/22

Clock Cycle 4616:
Completed 13/22

Clock Cycle 4617:
Completed 14/22

Clock Cycle 4618:
Completed 15/22

Clock Cycle 4619:
Completed 16/22

Clock Cycle 4620:
Completed 17/22

Clock Cycle 4621:
Completed 18/22

Clock Cycle 4622:
Completed 19/22

Clock Cycle 4623:
Completed 20/22

Clock Cycle 4624:
Completed 21/22

Clock Cycle 4625:
Completed 22/22
$t1 = 0
Finished Instruction lw 3048 $t1 on Line 664

Clock Cycle 4626:
addi$t1,$t1,456
$t1 = 456

Clock Cycle 4627:
DRAM Request(Write) Issued for sw 1232 1320 on Line 666

Clock Cycle 4628:
Started sw 1232 1320 on Line 666
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 148 0 on Line 667

Clock Cycle 4629:
Completed 2/12
DRAM Request(Read) Issued for lw 2116 $t3 on Line 668

Clock Cycle 4630:
Completed 3/12
addi$t1,$t1,176
$t1 = 632

Clock Cycle 4631:
Completed 4/12
addi$t4,$t4,64
$t4 = 1384

Clock Cycle 4632:
Completed 5/12
DRAM Request(Write) Issued for sw 2676 0 on Line 671

Clock Cycle 4633:
Completed 6/12
addi$t4,$t0,2072
$t4 = 2072

Clock Cycle 4634:
Completed 7/12

Clock Cycle 4635:
Completed 8/12

Clock Cycle 4636:
Completed 9/12

Clock Cycle 4637:
Completed 10/12

Clock Cycle 4638:
Completed 11/12

Clock Cycle 4639:
Completed 12/12
Finished Instruction sw 1232 1320 on Line 666

Clock Cycle 4640:
Started lw 2116 $t3 on Line 668
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4641:
Completed 2/22

Clock Cycle 4642:
Completed 3/22

Clock Cycle 4643:
Completed 4/22

Clock Cycle 4644:
Completed 5/22

Clock Cycle 4645:
Completed 6/22

Clock Cycle 4646:
Completed 7/22

Clock Cycle 4647:
Completed 8/22

Clock Cycle 4648:
Completed 9/22

Clock Cycle 4649:
Completed 10/22
Memory at 1232 = 1320

Clock Cycle 4650:
Completed 11/22

Clock Cycle 4651:
Completed 12/22

Clock Cycle 4652:
Completed 13/22

Clock Cycle 4653:
Completed 14/22

Clock Cycle 4654:
Completed 15/22

Clock Cycle 4655:
Completed 16/22

Clock Cycle 4656:
Completed 17/22

Clock Cycle 4657:
Completed 18/22

Clock Cycle 4658:
Completed 19/22

Clock Cycle 4659:
Completed 20/22

Clock Cycle 4660:
Completed 21/22

Clock Cycle 4661:
Completed 22/22
$t3 = 0
Finished Instruction lw 2116 $t3 on Line 668

Clock Cycle 4662:
Started sw 2676 0 on Line 671
Completed 1/2
addi$t3,$t0,2068
$t3 = 2068

Clock Cycle 4663:
Completed 2/2
Finished Instruction sw 2676 0 on Line 671
addi$t4,$t0,2740
$t4 = 2740

Clock Cycle 4664:
Started sw 148 0 on Line 667
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t3,$t4,2360
$t3 = 5100

Clock Cycle 4665:
Completed 2/22
DRAM Request(Write) Issued for sw 648 0 on Line 676

Clock Cycle 4666:
Completed 3/22
DRAM Request(Read) Issued for lw 1636 $t4 on Line 677

Clock Cycle 4667:
Completed 4/22
DRAM Request(Write) Issued for sw 1368 0 on Line 678

Clock Cycle 4668:
Completed 5/22

Clock Cycle 4669:
Completed 6/22

Clock Cycle 4670:
Completed 7/22

Clock Cycle 4671:
Completed 8/22

Clock Cycle 4672:
Completed 9/22

Clock Cycle 4673:
Completed 10/22

Clock Cycle 4674:
Completed 11/22

Clock Cycle 4675:
Completed 12/22

Clock Cycle 4676:
Completed 13/22

Clock Cycle 4677:
Completed 14/22

Clock Cycle 4678:
Completed 15/22

Clock Cycle 4679:
Completed 16/22

Clock Cycle 4680:
Completed 17/22

Clock Cycle 4681:
Completed 18/22

Clock Cycle 4682:
Completed 19/22

Clock Cycle 4683:
Completed 20/22

Clock Cycle 4684:
Completed 21/22

Clock Cycle 4685:
Completed 22/22
Finished Instruction sw 148 0 on Line 667

Clock Cycle 4686:
Started sw 648 0 on Line 676
Completed 1/2

Clock Cycle 4687:
Completed 2/2
Finished Instruction sw 648 0 on Line 676

Clock Cycle 4688:
Started lw 1636 $t4 on Line 677
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4689:
Completed 2/22

Clock Cycle 4690:
Completed 3/22

Clock Cycle 4691:
Completed 4/22

Clock Cycle 4692:
Completed 5/22

Clock Cycle 4693:
Completed 6/22

Clock Cycle 4694:
Completed 7/22

Clock Cycle 4695:
Completed 8/22

Clock Cycle 4696:
Completed 9/22

Clock Cycle 4697:
Completed 10/22

Clock Cycle 4698:
Completed 11/22

Clock Cycle 4699:
Completed 12/22

Clock Cycle 4700:
Completed 13/22

Clock Cycle 4701:
Completed 14/22

Clock Cycle 4702:
Completed 15/22

Clock Cycle 4703:
Completed 16/22

Clock Cycle 4704:
Completed 17/22

Clock Cycle 4705:
Completed 18/22

Clock Cycle 4706:
Completed 19/22

Clock Cycle 4707:
Completed 20/22

Clock Cycle 4708:
Completed 21/22

Clock Cycle 4709:
Completed 22/22
$t4 = 0
Finished Instruction lw 1636 $t4 on Line 677

Clock Cycle 4710:
Started sw 1368 0 on Line 678
Completed 1/2
addi$t3,$t4,2492
$t3 = 2492

Clock Cycle 4711:
Completed 2/2
Finished Instruction sw 1368 0 on Line 678
addi$t4,$t1,3348
$t4 = 3980

Clock Cycle 4712:
DRAM Request(Read) Issued for lw 1796 $t3 on Line 681

Clock Cycle 4713:
Started lw 1796 $t3 on Line 681
Completed 1/2
DRAM Request(Write) Issued for sw 3108 0 on Line 682

Clock Cycle 4714:
Completed 2/2
$t3 = 0
Finished Instruction lw 1796 $t3 on Line 681
addi$t4,$t2,2656
$t4 = 2656

Clock Cycle 4715:
Started sw 3108 0 on Line 682
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1820 $t2 on Line 684

Clock Cycle 4716:
Completed 2/22

Clock Cycle 4717:
Completed 3/22

Clock Cycle 4718:
Completed 4/22

Clock Cycle 4719:
Completed 5/22

Clock Cycle 4720:
Completed 6/22

Clock Cycle 4721:
Completed 7/22

Clock Cycle 4722:
Completed 8/22

Clock Cycle 4723:
Completed 9/22

Clock Cycle 4724:
Completed 10/22

Clock Cycle 4725:
Completed 11/22

Clock Cycle 4726:
Completed 12/22

Clock Cycle 4727:
Completed 13/22

Clock Cycle 4728:
Completed 14/22

Clock Cycle 4729:
Completed 15/22

Clock Cycle 4730:
Completed 16/22

Clock Cycle 4731:
Completed 17/22

Clock Cycle 4732:
Completed 18/22

Clock Cycle 4733:
Completed 19/22

Clock Cycle 4734:
Completed 20/22

Clock Cycle 4735:
Completed 21/22

Clock Cycle 4736:
Completed 22/22
Finished Instruction sw 3108 0 on Line 682

Clock Cycle 4737:
Started lw 1820 $t2 on Line 684
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4738:
Completed 2/22

Clock Cycle 4739:
Completed 3/22

Clock Cycle 4740:
Completed 4/22

Clock Cycle 4741:
Completed 5/22

Clock Cycle 4742:
Completed 6/22

Clock Cycle 4743:
Completed 7/22

Clock Cycle 4744:
Completed 8/22

Clock Cycle 4745:
Completed 9/22

Clock Cycle 4746:
Completed 10/22

Clock Cycle 4747:
Completed 11/22

Clock Cycle 4748:
Completed 12/22

Clock Cycle 4749:
Completed 13/22

Clock Cycle 4750:
Completed 14/22

Clock Cycle 4751:
Completed 15/22

Clock Cycle 4752:
Completed 16/22

Clock Cycle 4753:
Completed 17/22

Clock Cycle 4754:
Completed 18/22

Clock Cycle 4755:
Completed 19/22

Clock Cycle 4756:
Completed 20/22

Clock Cycle 4757:
Completed 21/22

Clock Cycle 4758:
Completed 22/22
$t2 = 0
Finished Instruction lw 1820 $t2 on Line 684

Clock Cycle 4759:
addi$t0,$t2,1280
$t0 = 1280

Clock Cycle 4760:
DRAM Request(Read) Issued for lw 3500 $t3 on Line 686

Clock Cycle 4761:
Started lw 3500 $t3 on Line 686
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3168 $t2 on Line 687

Clock Cycle 4762:
Completed 2/12

Clock Cycle 4763:
Completed 3/12

Clock Cycle 4764:
Completed 4/12

Clock Cycle 4765:
Completed 5/12

Clock Cycle 4766:
Completed 6/12

Clock Cycle 4767:
Completed 7/12

Clock Cycle 4768:
Completed 8/12

Clock Cycle 4769:
Completed 9/12

Clock Cycle 4770:
Completed 10/12

Clock Cycle 4771:
Completed 11/12

Clock Cycle 4772:
Completed 12/12
$t3 = 0
Finished Instruction lw 3500 $t3 on Line 686

Clock Cycle 4773:
Started lw 3168 $t2 on Line 687
Completed 1/2
addi$t3,$t1,2340
$t3 = 2972

Clock Cycle 4774:
Completed 2/2
$t2 = 0
Finished Instruction lw 3168 $t2 on Line 687
DRAM Request(Read) Issued for lw 1792 $t4 on Line 689

Clock Cycle 4775:
Started lw 1792 $t4 on Line 689
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 784 $t2 on Line 690

Clock Cycle 4776:
Completed 2/12

Clock Cycle 4777:
Completed 3/12

Clock Cycle 4778:
Completed 4/12

Clock Cycle 4779:
Completed 5/12

Clock Cycle 4780:
Completed 6/12

Clock Cycle 4781:
Completed 7/12

Clock Cycle 4782:
Completed 8/12

Clock Cycle 4783:
Completed 9/12

Clock Cycle 4784:
Completed 10/12

Clock Cycle 4785:
Completed 11/12

Clock Cycle 4786:
Completed 12/12
$t4 = 0
Finished Instruction lw 1792 $t4 on Line 689

Clock Cycle 4787:
Started lw 784 $t2 on Line 690
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 4788:
Completed 2/12

Clock Cycle 4789:
Completed 3/12

Clock Cycle 4790:
Completed 4/12

Clock Cycle 4791:
Completed 5/12

Clock Cycle 4792:
Completed 6/12

Clock Cycle 4793:
Completed 7/12

Clock Cycle 4794:
Completed 8/12

Clock Cycle 4795:
Completed 9/12

Clock Cycle 4796:
Completed 10/12

Clock Cycle 4797:
Completed 11/12

Clock Cycle 4798:
Completed 12/12
$t2 = 1168
Finished Instruction lw 784 $t2 on Line 690

Clock Cycle 4799:
DRAM Request(Write) Issued for sw 2596 1168 on Line 691

Clock Cycle 4800:
Started sw 2596 1168 on Line 691
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t0,1840
$t4 = 3120

Clock Cycle 4801:
Completed 2/12
DRAM Request(Write) Issued for sw 3832 1168 on Line 693

Clock Cycle 4802:
Completed 3/12
addi$t0,$t4,1844
$t0 = 4964

Clock Cycle 4803:
Completed 4/12
addi$t4,$t3,2148
$t4 = 5120

Clock Cycle 4804:
Completed 5/12
DRAM Request(Write) Issued for sw 1692 2972 on Line 696

Clock Cycle 4805:
Completed 6/12
DRAM Request(Write) Issued for sw 3896 4964 on Line 697

Clock Cycle 4806:
Completed 7/12
DRAM Request(Read) Issued for lw 752 $t2 on Line 698

Clock Cycle 4807:
Completed 8/12
DRAM Request(Write) Issued for sw 200 632 on Line 699

Clock Cycle 4808:
Completed 9/12

Clock Cycle 4809:
Completed 10/12

Clock Cycle 4810:
Completed 11/12

Clock Cycle 4811:
Completed 12/12
Finished Instruction sw 2596 1168 on Line 691

Clock Cycle 4812:
Started lw 752 $t2 on Line 698
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4813:
Completed 2/22

Clock Cycle 4814:
Completed 3/22

Clock Cycle 4815:
Completed 4/22

Clock Cycle 4816:
Completed 5/22

Clock Cycle 4817:
Completed 6/22

Clock Cycle 4818:
Completed 7/22

Clock Cycle 4819:
Completed 8/22

Clock Cycle 4820:
Completed 9/22

Clock Cycle 4821:
Completed 10/22
Memory at 2596 = 1168

Clock Cycle 4822:
Completed 11/22

Clock Cycle 4823:
Completed 12/22

Clock Cycle 4824:
Completed 13/22

Clock Cycle 4825:
Completed 14/22

Clock Cycle 4826:
Completed 15/22

Clock Cycle 4827:
Completed 16/22

Clock Cycle 4828:
Completed 17/22

Clock Cycle 4829:
Completed 18/22

Clock Cycle 4830:
Completed 19/22

Clock Cycle 4831:
Completed 20/22

Clock Cycle 4832:
Completed 21/22

Clock Cycle 4833:
Completed 22/22
$t2 = 0
Finished Instruction lw 752 $t2 on Line 698

Clock Cycle 4834:
Started sw 200 632 on Line 699
Completed 1/2
DRAM Request(Write) Issued for sw 556 0 on Line 700

Clock Cycle 4835:
Completed 2/2
Finished Instruction sw 200 632 on Line 699
DRAM Request(Read) Issued for lw 472 $t0 on Line 701

Clock Cycle 4836:
Started sw 556 0 on Line 700
Completed 1/2

Clock Cycle 4837:
Completed 2/2
Finished Instruction sw 556 0 on Line 700

Clock Cycle 4838:
Started lw 472 $t0 on Line 701
Completed 1/2

Clock Cycle 4839:
Completed 2/2
$t0 = 0
Finished Instruction lw 472 $t0 on Line 701

Clock Cycle 4840:
Started sw 3832 1168 on Line 693
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2344 $t0 on Line 702

Clock Cycle 4841:
Completed 2/22
addi$t3,$t4,1904
$t3 = 7024

Clock Cycle 4842:
Completed 3/22
addi$t1,$t4,3404
$t1 = 8524

Clock Cycle 4843:
Completed 4/22
DRAM Request(Read) Issued for lw 1328 $t4 on Line 705

Clock Cycle 4844:
Completed 5/22

Clock Cycle 4845:
Completed 6/22

Clock Cycle 4846:
Completed 7/22

Clock Cycle 4847:
Completed 8/22

Clock Cycle 4848:
Completed 9/22

Clock Cycle 4849:
Completed 10/22
Memory at 200 = 632
Memory at 556 = 0

Clock Cycle 4850:
Completed 11/22

Clock Cycle 4851:
Completed 12/22

Clock Cycle 4852:
Completed 13/22

Clock Cycle 4853:
Completed 14/22

Clock Cycle 4854:
Completed 15/22

Clock Cycle 4855:
Completed 16/22

Clock Cycle 4856:
Completed 17/22

Clock Cycle 4857:
Completed 18/22

Clock Cycle 4858:
Completed 19/22

Clock Cycle 4859:
Completed 20/22

Clock Cycle 4860:
Completed 21/22

Clock Cycle 4861:
Completed 22/22
Finished Instruction sw 3832 1168 on Line 693

Clock Cycle 4862:
Started sw 3896 4964 on Line 697
Completed 1/2

Clock Cycle 4863:
Completed 2/2
Finished Instruction sw 3896 4964 on Line 697

Clock Cycle 4864:
Started lw 2344 $t0 on Line 702
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4865:
Completed 2/22

Clock Cycle 4866:
Completed 3/22

Clock Cycle 4867:
Completed 4/22

Clock Cycle 4868:
Completed 5/22

Clock Cycle 4869:
Completed 6/22

Clock Cycle 4870:
Completed 7/22

Clock Cycle 4871:
Completed 8/22

Clock Cycle 4872:
Completed 9/22

Clock Cycle 4873:
Completed 10/22
Memory at 3832 = 1168
Memory at 3896 = 4964

Clock Cycle 4874:
Completed 11/22

Clock Cycle 4875:
Completed 12/22

Clock Cycle 4876:
Completed 13/22

Clock Cycle 4877:
Completed 14/22

Clock Cycle 4878:
Completed 15/22

Clock Cycle 4879:
Completed 16/22

Clock Cycle 4880:
Completed 17/22

Clock Cycle 4881:
Completed 18/22

Clock Cycle 4882:
Completed 19/22

Clock Cycle 4883:
Completed 20/22

Clock Cycle 4884:
Completed 21/22

Clock Cycle 4885:
Completed 22/22
$t0 = 0
Finished Instruction lw 2344 $t0 on Line 702

Clock Cycle 4886:
Started sw 1692 2972 on Line 696
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t3,3588
$t0 = 10612

Clock Cycle 4887:
Completed 2/12
DRAM Request(Read) Issued for lw 712 $t3 on Line 707

Clock Cycle 4888:
Completed 3/12
addi$t1,$t1,420
$t1 = 8944

Clock Cycle 4889:
Completed 4/12

Clock Cycle 4890:
Completed 5/12

Clock Cycle 4891:
Completed 6/12

Clock Cycle 4892:
Completed 7/12

Clock Cycle 4893:
Completed 8/12

Clock Cycle 4894:
Completed 9/12

Clock Cycle 4895:
Completed 10/12

Clock Cycle 4896:
Completed 11/12

Clock Cycle 4897:
Completed 12/12
Finished Instruction sw 1692 2972 on Line 696

Clock Cycle 4898:
Started lw 1328 $t4 on Line 705
Completed 1/2

Clock Cycle 4899:
Completed 2/2
$t4 = 0
Finished Instruction lw 1328 $t4 on Line 705

Clock Cycle 4900:
Started lw 712 $t3 on Line 707
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4901:
Completed 2/22

Clock Cycle 4902:
Completed 3/22

Clock Cycle 4903:
Completed 4/22

Clock Cycle 4904:
Completed 5/22

Clock Cycle 4905:
Completed 6/22

Clock Cycle 4906:
Completed 7/22

Clock Cycle 4907:
Completed 8/22

Clock Cycle 4908:
Completed 9/22

Clock Cycle 4909:
Completed 10/22
Memory at 1692 = 2972

Clock Cycle 4910:
Completed 11/22

Clock Cycle 4911:
Completed 12/22

Clock Cycle 4912:
Completed 13/22

Clock Cycle 4913:
Completed 14/22

Clock Cycle 4914:
Completed 15/22

Clock Cycle 4915:
Completed 16/22

Clock Cycle 4916:
Completed 17/22

Clock Cycle 4917:
Completed 18/22

Clock Cycle 4918:
Completed 19/22

Clock Cycle 4919:
Completed 20/22

Clock Cycle 4920:
Completed 21/22

Clock Cycle 4921:
Completed 22/22
$t3 = 0
Finished Instruction lw 712 $t3 on Line 707

Clock Cycle 4922:
DRAM Request(Write) Issued for sw 3940 0 on Line 709

Clock Cycle 4923:
Started sw 3940 0 on Line 709
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1156 $t2 on Line 710

Clock Cycle 4924:
Completed 2/12
addi$t1,$t0,1276
$t1 = 11888

Clock Cycle 4925:
Completed 3/12
DRAM Request(Read) Issued for lw 3608 $t1 on Line 712

Clock Cycle 4926:
Completed 4/12
DRAM Request(Write) Issued for sw 1448 0 on Line 713

Clock Cycle 4927:
Completed 5/12

Clock Cycle 4928:
Completed 6/12

Clock Cycle 4929:
Completed 7/12

Clock Cycle 4930:
Completed 8/12

Clock Cycle 4931:
Completed 9/12

Clock Cycle 4932:
Completed 10/12

Clock Cycle 4933:
Completed 11/12

Clock Cycle 4934:
Completed 12/12
Finished Instruction sw 3940 0 on Line 709

Clock Cycle 4935:
Started lw 3608 $t1 on Line 712
Completed 1/2

Clock Cycle 4936:
Completed 2/2
$t1 = 0
Finished Instruction lw 3608 $t1 on Line 712

Clock Cycle 4937:
Started lw 1156 $t2 on Line 710
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1040 0 on Line 714

Clock Cycle 4938:
Completed 2/22
DRAM Request(Write) Issued for sw 1908 0 on Line 715

Clock Cycle 4939:
Completed 3/22

Clock Cycle 4940:
Completed 4/22

Clock Cycle 4941:
Completed 5/22

Clock Cycle 4942:
Completed 6/22

Clock Cycle 4943:
Completed 7/22

Clock Cycle 4944:
Completed 8/22

Clock Cycle 4945:
Completed 9/22

Clock Cycle 4946:
Completed 10/22

Clock Cycle 4947:
Completed 11/22

Clock Cycle 4948:
Completed 12/22

Clock Cycle 4949:
Completed 13/22

Clock Cycle 4950:
Completed 14/22

Clock Cycle 4951:
Completed 15/22

Clock Cycle 4952:
Completed 16/22

Clock Cycle 4953:
Completed 17/22

Clock Cycle 4954:
Completed 18/22

Clock Cycle 4955:
Completed 19/22

Clock Cycle 4956:
Completed 20/22

Clock Cycle 4957:
Completed 21/22

Clock Cycle 4958:
Completed 22/22
$t2 = 0
Finished Instruction lw 1156 $t2 on Line 710

Clock Cycle 4959:
Started sw 1448 0 on Line 713
Completed 1/2
addi$t1,$t2,56
$t1 = 56

Clock Cycle 4960:
Completed 2/2
Finished Instruction sw 1448 0 on Line 713
addi$t0,$t2,1776
$t0 = 1776

Clock Cycle 4961:
Started sw 1040 0 on Line 714
Completed 1/2
DRAM Request(Write) Issued for sw 3972 56 on Line 718

Clock Cycle 4962:
Completed 2/2
Finished Instruction sw 1040 0 on Line 714
DRAM Request(Write) Issued for sw 1516 0 on Line 719

Clock Cycle 4963:
Started sw 1908 0 on Line 715
Completed 1/2
DRAM Request(Read) Issued for lw 2424 $t3 on Line 720

Clock Cycle 4964:
Completed 2/2
Finished Instruction sw 1908 0 on Line 715
DRAM Request(Write) Issued for sw 1092 56 on Line 721

Clock Cycle 4965:
Started sw 1516 0 on Line 719
Completed 1/2
DRAM Request(Read) Issued for lw 788 $t1 on Line 722

Clock Cycle 4966:
Completed 2/2
Finished Instruction sw 1516 0 on Line 719

Clock Cycle 4967:
Started sw 1092 56 on Line 721
Completed 1/2

Clock Cycle 4968:
Completed 2/2
Finished Instruction sw 1092 56 on Line 721

Clock Cycle 4969:
Started lw 2424 $t3 on Line 720
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4970:
Completed 2/22

Clock Cycle 4971:
Completed 3/22

Clock Cycle 4972:
Completed 4/22

Clock Cycle 4973:
Completed 5/22

Clock Cycle 4974:
Completed 6/22

Clock Cycle 4975:
Completed 7/22

Clock Cycle 4976:
Completed 8/22

Clock Cycle 4977:
Completed 9/22

Clock Cycle 4978:
Completed 10/22
Memory at 1092 = 56

Clock Cycle 4979:
Completed 11/22

Clock Cycle 4980:
Completed 12/22

Clock Cycle 4981:
Completed 13/22

Clock Cycle 4982:
Completed 14/22

Clock Cycle 4983:
Completed 15/22

Clock Cycle 4984:
Completed 16/22

Clock Cycle 4985:
Completed 17/22

Clock Cycle 4986:
Completed 18/22

Clock Cycle 4987:
Completed 19/22

Clock Cycle 4988:
Completed 20/22

Clock Cycle 4989:
Completed 21/22

Clock Cycle 4990:
Completed 22/22
$t3 = 0
Finished Instruction lw 2424 $t3 on Line 720

Clock Cycle 4991:
Started sw 3972 56 on Line 718
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t3,3988
$t3 = 3988

Clock Cycle 4992:
Completed 2/12
DRAM Request(Read) Issued for lw 2600 $t4 on Line 724

Clock Cycle 4993:
Completed 3/12

Clock Cycle 4994:
Completed 4/12

Clock Cycle 4995:
Completed 5/12

Clock Cycle 4996:
Completed 6/12

Clock Cycle 4997:
Completed 7/12

Clock Cycle 4998:
Completed 8/12

Clock Cycle 4999:
Completed 9/12

Clock Cycle 5000:
Completed 10/12

Clock Cycle 5001:
Completed 11/12

Clock Cycle 5002:
Completed 12/12
Finished Instruction sw 3972 56 on Line 718

Clock Cycle 5003:
Started lw 788 $t1 on Line 722
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5004:
Completed 2/22

Clock Cycle 5005:
Completed 3/22

Clock Cycle 5006:
Completed 4/22

Clock Cycle 5007:
Completed 5/22

Clock Cycle 5008:
Completed 6/22

Clock Cycle 5009:
Completed 7/22

Clock Cycle 5010:
Completed 8/22

Clock Cycle 5011:
Completed 9/22

Clock Cycle 5012:
Completed 10/22
Memory at 3972 = 56

Clock Cycle 5013:
Completed 11/22

Clock Cycle 5014:
Completed 12/22

Clock Cycle 5015:
Completed 13/22

Clock Cycle 5016:
Completed 14/22

Clock Cycle 5017:
Completed 15/22

Clock Cycle 5018:
Completed 16/22

Clock Cycle 5019:
Completed 17/22

Clock Cycle 5020:
Completed 18/22

Clock Cycle 5021:
Completed 19/22

Clock Cycle 5022:
Completed 20/22

Clock Cycle 5023:
Completed 21/22

Clock Cycle 5024:
Completed 22/22
$t1 = 0
Finished Instruction lw 788 $t1 on Line 722

Clock Cycle 5025:
Started lw 2600 $t4 on Line 724
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t3,$t1,1772
$t3 = 1772

Clock Cycle 5026:
Completed 2/12

Clock Cycle 5027:
Completed 3/12

Clock Cycle 5028:
Completed 4/12

Clock Cycle 5029:
Completed 5/12

Clock Cycle 5030:
Completed 6/12

Clock Cycle 5031:
Completed 7/12

Clock Cycle 5032:
Completed 8/12

Clock Cycle 5033:
Completed 9/12

Clock Cycle 5034:
Completed 10/12

Clock Cycle 5035:
Completed 11/12

Clock Cycle 5036:
Completed 12/12
$t4 = 0
Finished Instruction lw 2600 $t4 on Line 724

Clock Cycle 5037:
DRAM Request(Write) Issued for sw 2528 0 on Line 726

Clock Cycle 5038:
Started sw 2528 0 on Line 726
Completed 1/2
DRAM Request(Write) Issued for sw 60 0 on Line 727

Clock Cycle 5039:
Completed 2/2
Finished Instruction sw 2528 0 on Line 726
addi$t4,$t4,2276
$t4 = 2276

Clock Cycle 5040:
Started sw 60 0 on Line 727
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 188 2276 on Line 729

Clock Cycle 5041:
Completed 2/22
addi$t2,$t1,1976
$t2 = 1976

Clock Cycle 5042:
Completed 3/22
DRAM Request(Read) Issued for lw 940 $t3 on Line 731

Clock Cycle 5043:
Completed 4/22
DRAM Request(Write) Issued for sw 2904 0 on Line 732

Clock Cycle 5044:
Completed 5/22

Clock Cycle 5045:
Completed 6/22

Clock Cycle 5046:
Completed 7/22

Clock Cycle 5047:
Completed 8/22

Clock Cycle 5048:
Completed 9/22

Clock Cycle 5049:
Completed 10/22

Clock Cycle 5050:
Completed 11/22

Clock Cycle 5051:
Completed 12/22

Clock Cycle 5052:
Completed 13/22

Clock Cycle 5053:
Completed 14/22

Clock Cycle 5054:
Completed 15/22

Clock Cycle 5055:
Completed 16/22

Clock Cycle 5056:
Completed 17/22

Clock Cycle 5057:
Completed 18/22

Clock Cycle 5058:
Completed 19/22

Clock Cycle 5059:
Completed 20/22

Clock Cycle 5060:
Completed 21/22

Clock Cycle 5061:
Completed 22/22
Finished Instruction sw 60 0 on Line 727

Clock Cycle 5062:
Started lw 940 $t3 on Line 731
Completed 1/2

Clock Cycle 5063:
Completed 2/2
$t3 = 0
Finished Instruction lw 940 $t3 on Line 731

Clock Cycle 5064:
Started sw 188 2276 on Line 729
Completed 1/2
addi$t3,$t0,1416
$t3 = 3192

Clock Cycle 5065:
Completed 2/2
Finished Instruction sw 188 2276 on Line 729
addi$t0,$t2,3148
$t0 = 5124

Clock Cycle 5066:
Started sw 2904 0 on Line 732
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2820 $t1 on Line 735

Clock Cycle 5067:
Completed 2/22
DRAM Request(Write) Issued for sw 356 1976 on Line 736

Clock Cycle 5068:
Completed 3/22
addi$t3,$t4,2120
$t3 = 4396

Clock Cycle 5069:
Completed 4/22

Clock Cycle 5070:
Completed 5/22

Clock Cycle 5071:
Completed 6/22

Clock Cycle 5072:
Completed 7/22

Clock Cycle 5073:
Completed 8/22

Clock Cycle 5074:
Completed 9/22

Clock Cycle 5075:
Completed 10/22
Memory at 60 = 0
Memory at 188 = 2276

Clock Cycle 5076:
Completed 11/22

Clock Cycle 5077:
Completed 12/22

Clock Cycle 5078:
Completed 13/22

Clock Cycle 5079:
Completed 14/22

Clock Cycle 5080:
Completed 15/22

Clock Cycle 5081:
Completed 16/22

Clock Cycle 5082:
Completed 17/22

Clock Cycle 5083:
Completed 18/22

Clock Cycle 5084:
Completed 19/22

Clock Cycle 5085:
Completed 20/22

Clock Cycle 5086:
Completed 21/22

Clock Cycle 5087:
Completed 22/22
Finished Instruction sw 2904 0 on Line 732

Clock Cycle 5088:
Started lw 2820 $t1 on Line 735
Completed 1/2

Clock Cycle 5089:
Completed 2/2
$t1 = 3964
Finished Instruction lw 2820 $t1 on Line 735

Clock Cycle 5090:
Started sw 356 1976 on Line 736
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t1,3908
$t2 = 7872

Clock Cycle 5091:
Completed 2/22
DRAM Request(Write) Issued for sw 376 7872 on Line 739

Clock Cycle 5092:
Completed 3/22
DRAM Request(Write) Issued for sw 2584 2276 on Line 740

Clock Cycle 5093:
Completed 4/22
DRAM Request(Write) Issued for sw 3408 5124 on Line 741

Clock Cycle 5094:
Completed 5/22
DRAM Request(Read) Issued for lw 1728 $t2 on Line 742

Clock Cycle 5095:
Completed 6/22

Clock Cycle 5096:
Completed 7/22

Clock Cycle 5097:
Completed 8/22

Clock Cycle 5098:
Completed 9/22

Clock Cycle 5099:
Completed 10/22
Memory at 2904 = 0

Clock Cycle 5100:
Completed 11/22

Clock Cycle 5101:
Completed 12/22

Clock Cycle 5102:
Completed 13/22

Clock Cycle 5103:
Completed 14/22

Clock Cycle 5104:
Completed 15/22

Clock Cycle 5105:
Completed 16/22

Clock Cycle 5106:
Completed 17/22

Clock Cycle 5107:
Completed 18/22

Clock Cycle 5108:
Completed 19/22

Clock Cycle 5109:
Completed 20/22

Clock Cycle 5110:
Completed 21/22

Clock Cycle 5111:
Completed 22/22
Finished Instruction sw 356 1976 on Line 736

Clock Cycle 5112:
Started sw 376 7872 on Line 739
Completed 1/2

Clock Cycle 5113:
Completed 2/2
Finished Instruction sw 376 7872 on Line 739

Clock Cycle 5114:
Started lw 1728 $t2 on Line 742
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5115:
Completed 2/22

Clock Cycle 5116:
Completed 3/22

Clock Cycle 5117:
Completed 4/22

Clock Cycle 5118:
Completed 5/22

Clock Cycle 5119:
Completed 6/22

Clock Cycle 5120:
Completed 7/22

Clock Cycle 5121:
Completed 8/22

Clock Cycle 5122:
Completed 9/22

Clock Cycle 5123:
Completed 10/22
Memory at 356 = 1976
Memory at 376 = 7872

Clock Cycle 5124:
Completed 11/22

Clock Cycle 5125:
Completed 12/22

Clock Cycle 5126:
Completed 13/22

Clock Cycle 5127:
Completed 14/22

Clock Cycle 5128:
Completed 15/22

Clock Cycle 5129:
Completed 16/22

Clock Cycle 5130:
Completed 17/22

Clock Cycle 5131:
Completed 18/22

Clock Cycle 5132:
Completed 19/22

Clock Cycle 5133:
Completed 20/22

Clock Cycle 5134:
Completed 21/22

Clock Cycle 5135:
Completed 22/22
$t2 = 0
Finished Instruction lw 1728 $t2 on Line 742

Clock Cycle 5136:
Started sw 2584 2276 on Line 740
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2184 $t2 on Line 743

Clock Cycle 5137:
Completed 2/12
DRAM Request(Read) Issued for lw 1436 $t4 on Line 744

Clock Cycle 5138:
Completed 3/12
DRAM Request(Write) Issued for sw 1800 4396 on Line 745

Clock Cycle 5139:
Completed 4/12

Clock Cycle 5140:
Completed 5/12

Clock Cycle 5141:
Completed 6/12

Clock Cycle 5142:
Completed 7/12

Clock Cycle 5143:
Completed 8/12

Clock Cycle 5144:
Completed 9/12

Clock Cycle 5145:
Completed 10/12

Clock Cycle 5146:
Completed 11/12

Clock Cycle 5147:
Completed 12/12
Finished Instruction sw 2584 2276 on Line 740

Clock Cycle 5148:
Started lw 2184 $t2 on Line 743
Completed 1/2

Clock Cycle 5149:
Completed 2/2
$t2 = 6424
Finished Instruction lw 2184 $t2 on Line 743

Clock Cycle 5150:
Started sw 3408 5124 on Line 741
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 816 6424 on Line 746

Clock Cycle 5151:
Completed 2/22
addi$t0,$t1,736
$t0 = 4700

Clock Cycle 5152:
Completed 3/22
addi$t3,$t2,1916
$t3 = 8340

Clock Cycle 5153:
Completed 4/22
DRAM Request(Write) Issued for sw 140 4700 on Line 749

Clock Cycle 5154:
Completed 5/22
DRAM Request(Write) Issued for sw 980 3964 on Line 750

Clock Cycle 5155:
Completed 6/22
DRAM Request(Read) Issued for lw 2888 $t1 on Line 751

Clock Cycle 5156:
Completed 7/22

Clock Cycle 5157:
Completed 8/22

Clock Cycle 5158:
Completed 9/22

Clock Cycle 5159:
Completed 10/22
Memory at 2584 = 2276

Clock Cycle 5160:
Completed 11/22

Clock Cycle 5161:
Completed 12/22

Clock Cycle 5162:
Completed 13/22

Clock Cycle 5163:
Completed 14/22

Clock Cycle 5164:
Completed 15/22

Clock Cycle 5165:
Completed 16/22

Clock Cycle 5166:
Completed 17/22

Clock Cycle 5167:
Completed 18/22

Clock Cycle 5168:
Completed 19/22

Clock Cycle 5169:
Completed 20/22

Clock Cycle 5170:
Completed 21/22

Clock Cycle 5171:
Completed 22/22
Finished Instruction sw 3408 5124 on Line 741

Clock Cycle 5172:
Started lw 1436 $t4 on Line 744
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5173:
Completed 2/22

Clock Cycle 5174:
Completed 3/22

Clock Cycle 5175:
Completed 4/22

Clock Cycle 5176:
Completed 5/22

Clock Cycle 5177:
Completed 6/22

Clock Cycle 5178:
Completed 7/22

Clock Cycle 5179:
Completed 8/22

Clock Cycle 5180:
Completed 9/22

Clock Cycle 5181:
Completed 10/22
Memory at 3408 = 5124

Clock Cycle 5182:
Completed 11/22

Clock Cycle 5183:
Completed 12/22

Clock Cycle 5184:
Completed 13/22

Clock Cycle 5185:
Completed 14/22

Clock Cycle 5186:
Completed 15/22

Clock Cycle 5187:
Completed 16/22

Clock Cycle 5188:
Completed 17/22

Clock Cycle 5189:
Completed 18/22

Clock Cycle 5190:
Completed 19/22

Clock Cycle 5191:
Completed 20/22

Clock Cycle 5192:
Completed 21/22

Clock Cycle 5193:
Completed 22/22
$t4 = 0
Finished Instruction lw 1436 $t4 on Line 744

Clock Cycle 5194:
Started sw 1800 4396 on Line 745
Completed 1/2
addi$t4,$t3,2028
$t4 = 10368

Clock Cycle 5195:
Completed 2/2
Finished Instruction sw 1800 4396 on Line 745
DRAM Request(Write) Issued for sw 1924 8340 on Line 753

Clock Cycle 5196:
Started sw 816 6424 on Line 746
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3340 $t3 on Line 754

Clock Cycle 5197:
Completed 2/22

Clock Cycle 5198:
Completed 3/22

Clock Cycle 5199:
Completed 4/22

Clock Cycle 5200:
Completed 5/22

Clock Cycle 5201:
Completed 6/22

Clock Cycle 5202:
Completed 7/22

Clock Cycle 5203:
Completed 8/22

Clock Cycle 5204:
Completed 9/22

Clock Cycle 5205:
Completed 10/22
Memory at 1800 = 4396

Clock Cycle 5206:
Completed 11/22

Clock Cycle 5207:
Completed 12/22

Clock Cycle 5208:
Completed 13/22

Clock Cycle 5209:
Completed 14/22

Clock Cycle 5210:
Completed 15/22

Clock Cycle 5211:
Completed 16/22

Clock Cycle 5212:
Completed 17/22

Clock Cycle 5213:
Completed 18/22

Clock Cycle 5214:
Completed 19/22

Clock Cycle 5215:
Completed 20/22

Clock Cycle 5216:
Completed 21/22

Clock Cycle 5217:
Completed 22/22
Finished Instruction sw 816 6424 on Line 746

Clock Cycle 5218:
Started sw 140 4700 on Line 749
Completed 1/2

Clock Cycle 5219:
Completed 2/2
Finished Instruction sw 140 4700 on Line 749

Clock Cycle 5220:
Started sw 980 3964 on Line 750
Completed 1/2

Clock Cycle 5221:
Completed 2/2
Finished Instruction sw 980 3964 on Line 750

Clock Cycle 5222:
Started lw 3340 $t3 on Line 754
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5223:
Completed 2/22

Clock Cycle 5224:
Completed 3/22

Clock Cycle 5225:
Completed 4/22

Clock Cycle 5226:
Completed 5/22

Clock Cycle 5227:
Completed 6/22

Clock Cycle 5228:
Completed 7/22

Clock Cycle 5229:
Completed 8/22

Clock Cycle 5230:
Completed 9/22

Clock Cycle 5231:
Completed 10/22
Memory at 140 = 4700
Memory at 816 = 6424
Memory at 980 = 3964

Clock Cycle 5232:
Completed 11/22

Clock Cycle 5233:
Completed 12/22

Clock Cycle 5234:
Completed 13/22

Clock Cycle 5235:
Completed 14/22

Clock Cycle 5236:
Completed 15/22

Clock Cycle 5237:
Completed 16/22

Clock Cycle 5238:
Completed 17/22

Clock Cycle 5239:
Completed 18/22

Clock Cycle 5240:
Completed 19/22

Clock Cycle 5241:
Completed 20/22

Clock Cycle 5242:
Completed 21/22

Clock Cycle 5243:
Completed 22/22
$t3 = 0
Finished Instruction lw 3340 $t3 on Line 754

Clock Cycle 5244:
Started lw 2888 $t1 on Line 751
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2900 0 on Line 755

Clock Cycle 5245:
Completed 2/12
DRAM Request(Read) Issued for lw 2560 $t4 on Line 756

Clock Cycle 5246:
Completed 3/12
DRAM Request(Read) Issued for lw 900 $t2 on Line 757

Clock Cycle 5247:
Completed 4/12

Clock Cycle 5248:
Completed 5/12

Clock Cycle 5249:
Completed 6/12

Clock Cycle 5250:
Completed 7/12

Clock Cycle 5251:
Completed 8/12

Clock Cycle 5252:
Completed 9/12

Clock Cycle 5253:
Completed 10/12

Clock Cycle 5254:
Completed 11/12

Clock Cycle 5255:
Completed 12/12
$t1 = 0
Finished Instruction lw 2888 $t1 on Line 751

Clock Cycle 5256:
Started sw 2900 0 on Line 755
Completed 1/2

Clock Cycle 5257:
Completed 2/2
Finished Instruction sw 2900 0 on Line 755

Clock Cycle 5258:
Started lw 2560 $t4 on Line 756
Completed 1/2

Clock Cycle 5259:
Completed 2/2
$t4 = 0
Finished Instruction lw 2560 $t4 on Line 756

Clock Cycle 5260:
Started lw 900 $t2 on Line 757
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5261:
Completed 2/22

Clock Cycle 5262:
Completed 3/22

Clock Cycle 5263:
Completed 4/22

Clock Cycle 5264:
Completed 5/22

Clock Cycle 5265:
Completed 6/22

Clock Cycle 5266:
Completed 7/22

Clock Cycle 5267:
Completed 8/22

Clock Cycle 5268:
Completed 9/22

Clock Cycle 5269:
Completed 10/22

Clock Cycle 5270:
Completed 11/22

Clock Cycle 5271:
Completed 12/22

Clock Cycle 5272:
Completed 13/22

Clock Cycle 5273:
Completed 14/22

Clock Cycle 5274:
Completed 15/22

Clock Cycle 5275:
Completed 16/22

Clock Cycle 5276:
Completed 17/22

Clock Cycle 5277:
Completed 18/22

Clock Cycle 5278:
Completed 19/22

Clock Cycle 5279:
Completed 20/22

Clock Cycle 5280:
Completed 21/22

Clock Cycle 5281:
Completed 22/22
$t2 = 0
Finished Instruction lw 900 $t2 on Line 757

Clock Cycle 5282:
Started sw 1924 8340 on Line 753
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t0,3284
$t2 = 7984

Clock Cycle 5283:
Completed 2/12
DRAM Request(Read) Issued for lw 1328 $t2 on Line 759

Clock Cycle 5284:
Completed 3/12
addi$t3,$t4,1596
$t3 = 1596

Clock Cycle 5285:
Completed 4/12
DRAM Request(Read) Issued for lw 892 $t3 on Line 761

Clock Cycle 5286:
Completed 5/12

Clock Cycle 5287:
Completed 6/12

Clock Cycle 5288:
Completed 7/12

Clock Cycle 5289:
Completed 8/12

Clock Cycle 5290:
Completed 9/12

Clock Cycle 5291:
Completed 10/12

Clock Cycle 5292:
Completed 11/12

Clock Cycle 5293:
Completed 12/12
Finished Instruction sw 1924 8340 on Line 753

Clock Cycle 5294:
Started lw 1328 $t2 on Line 759
Completed 1/2

Clock Cycle 5295:
Completed 2/2
$t2 = 0
Finished Instruction lw 1328 $t2 on Line 759

Clock Cycle 5296:
Started lw 892 $t3 on Line 761
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5297:
Completed 2/22

Clock Cycle 5298:
Completed 3/22

Clock Cycle 5299:
Completed 4/22

Clock Cycle 5300:
Completed 5/22

Clock Cycle 5301:
Completed 6/22

Clock Cycle 5302:
Completed 7/22

Clock Cycle 5303:
Completed 8/22

Clock Cycle 5304:
Completed 9/22

Clock Cycle 5305:
Completed 10/22
Memory at 1924 = 8340

Clock Cycle 5306:
Completed 11/22

Clock Cycle 5307:
Completed 12/22

Clock Cycle 5308:
Completed 13/22

Clock Cycle 5309:
Completed 14/22

Clock Cycle 5310:
Completed 15/22

Clock Cycle 5311:
Completed 16/22

Clock Cycle 5312:
Completed 17/22

Clock Cycle 5313:
Completed 18/22

Clock Cycle 5314:
Completed 19/22

Clock Cycle 5315:
Completed 20/22

Clock Cycle 5316:
Completed 21/22

Clock Cycle 5317:
Completed 22/22
$t3 = 0
Finished Instruction lw 892 $t3 on Line 761

Clock Cycle 5318:
DRAM Request(Read) Issued for lw 3500 $t3 on Line 762

Clock Cycle 5319:
Started lw 3500 $t3 on Line 762
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3208 $t0 on Line 763

Clock Cycle 5320:
Completed 2/12

Clock Cycle 5321:
Completed 3/12

Clock Cycle 5322:
Completed 4/12

Clock Cycle 5323:
Completed 5/12

Clock Cycle 5324:
Completed 6/12

Clock Cycle 5325:
Completed 7/12

Clock Cycle 5326:
Completed 8/12

Clock Cycle 5327:
Completed 9/12

Clock Cycle 5328:
Completed 10/12

Clock Cycle 5329:
Completed 11/12

Clock Cycle 5330:
Completed 12/12
$t3 = 0
Finished Instruction lw 3500 $t3 on Line 762

Clock Cycle 5331:
Started lw 3208 $t0 on Line 763
Completed 1/2
DRAM Request(Write) Issued for sw 3188 0 on Line 764

Clock Cycle 5332:
Completed 2/2
$t0 = 0
Finished Instruction lw 3208 $t0 on Line 763
DRAM Request(Read) Issued for lw 2456 $t2 on Line 765

Clock Cycle 5333:
Started sw 3188 0 on Line 764
Completed 1/2

Clock Cycle 5334:
Completed 2/2
Finished Instruction sw 3188 0 on Line 764

Clock Cycle 5335:
Started lw 2456 $t2 on Line 765
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5336:
Completed 2/22

Clock Cycle 5337:
Completed 3/22

Clock Cycle 5338:
Completed 4/22

Clock Cycle 5339:
Completed 5/22

Clock Cycle 5340:
Completed 6/22

Clock Cycle 5341:
Completed 7/22

Clock Cycle 5342:
Completed 8/22

Clock Cycle 5343:
Completed 9/22

Clock Cycle 5344:
Completed 10/22

Clock Cycle 5345:
Completed 11/22

Clock Cycle 5346:
Completed 12/22

Clock Cycle 5347:
Completed 13/22

Clock Cycle 5348:
Completed 14/22

Clock Cycle 5349:
Completed 15/22

Clock Cycle 5350:
Completed 16/22

Clock Cycle 5351:
Completed 17/22

Clock Cycle 5352:
Completed 18/22

Clock Cycle 5353:
Completed 19/22

Clock Cycle 5354:
Completed 20/22

Clock Cycle 5355:
Completed 21/22

Clock Cycle 5356:
Completed 22/22
$t2 = 0
Finished Instruction lw 2456 $t2 on Line 765

Clock Cycle 5357:
DRAM Request(Write) Issued for sw 2864 0 on Line 766

Clock Cycle 5358:
Started sw 2864 0 on Line 766
Completed 1/2
DRAM Request(Write) Issued for sw 3960 0 on Line 767

Clock Cycle 5359:
Completed 2/2
Finished Instruction sw 2864 0 on Line 766
DRAM Request(Read) Issued for lw 2468 $t0 on Line 768

Clock Cycle 5360:
Started sw 3960 0 on Line 767
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2048 0 on Line 769

Clock Cycle 5361:
Completed 2/22

Clock Cycle 5362:
Completed 3/22

Clock Cycle 5363:
Completed 4/22

Clock Cycle 5364:
Completed 5/22

Clock Cycle 5365:
Completed 6/22

Clock Cycle 5366:
Completed 7/22

Clock Cycle 5367:
Completed 8/22

Clock Cycle 5368:
Completed 9/22

Clock Cycle 5369:
Completed 10/22
Memory at 2864 = 0

Clock Cycle 5370:
Completed 11/22

Clock Cycle 5371:
Completed 12/22

Clock Cycle 5372:
Completed 13/22

Clock Cycle 5373:
Completed 14/22

Clock Cycle 5374:
Completed 15/22

Clock Cycle 5375:
Completed 16/22

Clock Cycle 5376:
Completed 17/22

Clock Cycle 5377:
Completed 18/22

Clock Cycle 5378:
Completed 19/22

Clock Cycle 5379:
Completed 20/22

Clock Cycle 5380:
Completed 21/22

Clock Cycle 5381:
Completed 22/22
Finished Instruction sw 3960 0 on Line 767

Clock Cycle 5382:
Started lw 2468 $t0 on Line 768
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5383:
Completed 2/22

Clock Cycle 5384:
Completed 3/22

Clock Cycle 5385:
Completed 4/22

Clock Cycle 5386:
Completed 5/22

Clock Cycle 5387:
Completed 6/22

Clock Cycle 5388:
Completed 7/22

Clock Cycle 5389:
Completed 8/22

Clock Cycle 5390:
Completed 9/22

Clock Cycle 5391:
Completed 10/22

Clock Cycle 5392:
Completed 11/22

Clock Cycle 5393:
Completed 12/22

Clock Cycle 5394:
Completed 13/22

Clock Cycle 5395:
Completed 14/22

Clock Cycle 5396:
Completed 15/22

Clock Cycle 5397:
Completed 16/22

Clock Cycle 5398:
Completed 17/22

Clock Cycle 5399:
Completed 18/22

Clock Cycle 5400:
Completed 19/22

Clock Cycle 5401:
Completed 20/22

Clock Cycle 5402:
Completed 21/22

Clock Cycle 5403:
Completed 22/22
$t0 = 0
Finished Instruction lw 2468 $t0 on Line 768

Clock Cycle 5404:
Started sw 2048 0 on Line 769
Completed 1/2
DRAM Request(Write) Issued for sw 1968 0 on Line 770

Clock Cycle 5405:
Completed 2/2
Finished Instruction sw 2048 0 on Line 769
DRAM Request(Read) Issued for lw 352 $t1 on Line 771

Clock Cycle 5406:
Started sw 1968 0 on Line 770
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2776 0 on Line 772

Clock Cycle 5407:
Completed 2/22
DRAM Request(Write) Issued for sw 324 0 on Line 773

Clock Cycle 5408:
Completed 3/22

Clock Cycle 5409:
Completed 4/22

Clock Cycle 5410:
Completed 5/22

Clock Cycle 5411:
Completed 6/22

Clock Cycle 5412:
Completed 7/22

Clock Cycle 5413:
Completed 8/22

Clock Cycle 5414:
Completed 9/22

Clock Cycle 5415:
Completed 10/22

Clock Cycle 5416:
Completed 11/22

Clock Cycle 5417:
Completed 12/22

Clock Cycle 5418:
Completed 13/22

Clock Cycle 5419:
Completed 14/22

Clock Cycle 5420:
Completed 15/22

Clock Cycle 5421:
Completed 16/22

Clock Cycle 5422:
Completed 17/22

Clock Cycle 5423:
Completed 18/22

Clock Cycle 5424:
Completed 19/22

Clock Cycle 5425:
Completed 20/22

Clock Cycle 5426:
Completed 21/22

Clock Cycle 5427:
Completed 22/22
Finished Instruction sw 1968 0 on Line 770

Clock Cycle 5428:
Started lw 352 $t1 on Line 771
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5429:
Completed 2/22

Clock Cycle 5430:
Completed 3/22

Clock Cycle 5431:
Completed 4/22

Clock Cycle 5432:
Completed 5/22

Clock Cycle 5433:
Completed 6/22

Clock Cycle 5434:
Completed 7/22

Clock Cycle 5435:
Completed 8/22

Clock Cycle 5436:
Completed 9/22

Clock Cycle 5437:
Completed 10/22

Clock Cycle 5438:
Completed 11/22

Clock Cycle 5439:
Completed 12/22

Clock Cycle 5440:
Completed 13/22

Clock Cycle 5441:
Completed 14/22

Clock Cycle 5442:
Completed 15/22

Clock Cycle 5443:
Completed 16/22

Clock Cycle 5444:
Completed 17/22

Clock Cycle 5445:
Completed 18/22

Clock Cycle 5446:
Completed 19/22

Clock Cycle 5447:
Completed 20/22

Clock Cycle 5448:
Completed 21/22

Clock Cycle 5449:
Completed 22/22
$t1 = 10016
Finished Instruction lw 352 $t1 on Line 771

Clock Cycle 5450:
Started sw 324 0 on Line 773
Completed 1/2
addi$t1,$t1,732
$t1 = 10748

Clock Cycle 5451:
Completed 2/2
Finished Instruction sw 324 0 on Line 773
DRAM Request(Read) Issued for lw 296 $t2 on Line 775

Clock Cycle 5452:
Started sw 2776 0 on Line 772
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t3,$t0,648
$t3 = 648

Clock Cycle 5453:
Completed 2/22

Clock Cycle 5454:
Completed 3/22

Clock Cycle 5455:
Completed 4/22

Clock Cycle 5456:
Completed 5/22

Clock Cycle 5457:
Completed 6/22

Clock Cycle 5458:
Completed 7/22

Clock Cycle 5459:
Completed 8/22

Clock Cycle 5460:
Completed 9/22

Clock Cycle 5461:
Completed 10/22

Clock Cycle 5462:
Completed 11/22

Clock Cycle 5463:
Completed 12/22

Clock Cycle 5464:
Completed 13/22

Clock Cycle 5465:
Completed 14/22

Clock Cycle 5466:
Completed 15/22

Clock Cycle 5467:
Completed 16/22

Clock Cycle 5468:
Completed 17/22

Clock Cycle 5469:
Completed 18/22

Clock Cycle 5470:
Completed 19/22

Clock Cycle 5471:
Completed 20/22

Clock Cycle 5472:
Completed 21/22

Clock Cycle 5473:
Completed 22/22
Finished Instruction sw 2776 0 on Line 772

Clock Cycle 5474:
Started lw 296 $t2 on Line 775
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5475:
Completed 2/22

Clock Cycle 5476:
Completed 3/22

Clock Cycle 5477:
Completed 4/22

Clock Cycle 5478:
Completed 5/22

Clock Cycle 5479:
Completed 6/22

Clock Cycle 5480:
Completed 7/22

Clock Cycle 5481:
Completed 8/22

Clock Cycle 5482:
Completed 9/22

Clock Cycle 5483:
Completed 10/22

Clock Cycle 5484:
Completed 11/22

Clock Cycle 5485:
Completed 12/22

Clock Cycle 5486:
Completed 13/22

Clock Cycle 5487:
Completed 14/22

Clock Cycle 5488:
Completed 15/22

Clock Cycle 5489:
Completed 16/22

Clock Cycle 5490:
Completed 17/22

Clock Cycle 5491:
Completed 18/22

Clock Cycle 5492:
Completed 19/22

Clock Cycle 5493:
Completed 20/22

Clock Cycle 5494:
Completed 21/22

Clock Cycle 5495:
Completed 22/22
$t2 = 0
Finished Instruction lw 296 $t2 on Line 775

Clock Cycle 5496:
addi$t2,$t2,888
$t2 = 888

Clock Cycle 5497:
DRAM Request(Write) Issued for sw 1316 0 on Line 778

Clock Cycle 5498:
Started sw 1316 0 on Line 778
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t2,2844
$t2 = 3732

Clock Cycle 5499:
Completed 2/12
addi$t2,$t2,80
$t2 = 3812

Clock Cycle 5500:
Completed 3/12
DRAM Request(Write) Issued for sw 380 0 on Line 781

Clock Cycle 5501:
Completed 4/12
DRAM Request(Write) Issued for sw 1040 10748 on Line 782

Clock Cycle 5502:
Completed 5/12
DRAM Request(Write) Issued for sw 388 10748 on Line 783

Clock Cycle 5503:
Completed 6/12
DRAM Request(Read) Issued for lw 3068 $t2 on Line 784

Clock Cycle 5504:
Completed 7/12

Clock Cycle 5505:
Completed 8/12

Clock Cycle 5506:
Completed 9/12

Clock Cycle 5507:
Completed 10/12

Clock Cycle 5508:
Completed 11/12

Clock Cycle 5509:
Completed 12/12
Finished Instruction sw 1316 0 on Line 778

Clock Cycle 5510:
Started sw 1040 10748 on Line 782
Completed 1/2

Clock Cycle 5511:
Completed 2/2
Finished Instruction sw 1040 10748 on Line 782

Clock Cycle 5512:
Started lw 3068 $t2 on Line 784
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5513:
Completed 2/22

Clock Cycle 5514:
Completed 3/22

Clock Cycle 5515:
Completed 4/22

Clock Cycle 5516:
Completed 5/22

Clock Cycle 5517:
Completed 6/22

Clock Cycle 5518:
Completed 7/22

Clock Cycle 5519:
Completed 8/22

Clock Cycle 5520:
Completed 9/22

Clock Cycle 5521:
Completed 10/22
Memory at 1040 = 10748

Clock Cycle 5522:
Completed 11/22

Clock Cycle 5523:
Completed 12/22

Clock Cycle 5524:
Completed 13/22

Clock Cycle 5525:
Completed 14/22

Clock Cycle 5526:
Completed 15/22

Clock Cycle 5527:
Completed 16/22

Clock Cycle 5528:
Completed 17/22

Clock Cycle 5529:
Completed 18/22

Clock Cycle 5530:
Completed 19/22

Clock Cycle 5531:
Completed 20/22

Clock Cycle 5532:
Completed 21/22

Clock Cycle 5533:
Completed 22/22
$t2 = 912
Finished Instruction lw 3068 $t2 on Line 784

Clock Cycle 5534:
Started sw 380 0 on Line 781
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1152 912 on Line 785

Clock Cycle 5535:
Completed 2/12
DRAM Request(Read) Issued for lw 3972 $t3 on Line 786

Clock Cycle 5536:
Completed 3/12
addi$t0,$t2,812
$t0 = 1724

Clock Cycle 5537:
Completed 4/12
addi$t4,$t4,1260
$t4 = 1260

Clock Cycle 5538:
Completed 5/12
addi$t0,$t2,3236
$t0 = 4148

Clock Cycle 5539:
Completed 6/12
DRAM Request(Write) Issued for sw 992 10748 on Line 790

Clock Cycle 5540:
Completed 7/12
addi$t0,$t0,1032
$t0 = 5180

Clock Cycle 5541:
Completed 8/12
DRAM Request(Read) Issued for lw 2504 $t1 on Line 792

Clock Cycle 5542:
Completed 9/12

Clock Cycle 5543:
Completed 10/12

Clock Cycle 5544:
Completed 11/12

Clock Cycle 5545:
Completed 12/12
Finished Instruction sw 380 0 on Line 781

Clock Cycle 5546:
Started sw 388 10748 on Line 783
Completed 1/2

Clock Cycle 5547:
Completed 2/2
Finished Instruction sw 388 10748 on Line 783

Clock Cycle 5548:
Started sw 992 10748 on Line 790
Completed 1/2

Clock Cycle 5549:
Completed 2/2
Finished Instruction sw 992 10748 on Line 790

Clock Cycle 5550:
Started lw 3972 $t3 on Line 786
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5551:
Completed 2/22

Clock Cycle 5552:
Completed 3/22

Clock Cycle 5553:
Completed 4/22

Clock Cycle 5554:
Completed 5/22

Clock Cycle 5555:
Completed 6/22

Clock Cycle 5556:
Completed 7/22

Clock Cycle 5557:
Completed 8/22

Clock Cycle 5558:
Completed 9/22

Clock Cycle 5559:
Completed 10/22
Memory at 388 = 10748
Memory at 992 = 10748

Clock Cycle 5560:
Completed 11/22

Clock Cycle 5561:
Completed 12/22

Clock Cycle 5562:
Completed 13/22

Clock Cycle 5563:
Completed 14/22

Clock Cycle 5564:
Completed 15/22

Clock Cycle 5565:
Completed 16/22

Clock Cycle 5566:
Completed 17/22

Clock Cycle 5567:
Completed 18/22

Clock Cycle 5568:
Completed 19/22

Clock Cycle 5569:
Completed 20/22

Clock Cycle 5570:
Completed 21/22

Clock Cycle 5571:
Completed 22/22
$t3 = 56
Finished Instruction lw 3972 $t3 on Line 786

Clock Cycle 5572:
Started sw 1152 912 on Line 785
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1380 $t3 on Line 793

Clock Cycle 5573:
Completed 2/12
DRAM Request(Read) Issued for lw 2048 $t2 on Line 794

Clock Cycle 5574:
Completed 3/12
DRAM Request(Write) Issued for sw 2520 1260 on Line 795

Clock Cycle 5575:
Completed 4/12

Clock Cycle 5576:
Completed 5/12

Clock Cycle 5577:
Completed 6/12

Clock Cycle 5578:
Completed 7/12

Clock Cycle 5579:
Completed 8/12

Clock Cycle 5580:
Completed 9/12

Clock Cycle 5581:
Completed 10/12

Clock Cycle 5582:
Completed 11/12

Clock Cycle 5583:
Completed 12/12
Finished Instruction sw 1152 912 on Line 785

Clock Cycle 5584:
Started lw 1380 $t3 on Line 793
Completed 1/2

Clock Cycle 5585:
Completed 2/2
$t3 = 0
Finished Instruction lw 1380 $t3 on Line 793

Clock Cycle 5586:
Started lw 2504 $t1 on Line 792
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5587:
Completed 2/22

Clock Cycle 5588:
Completed 3/22

Clock Cycle 5589:
Completed 4/22

Clock Cycle 5590:
Completed 5/22

Clock Cycle 5591:
Completed 6/22

Clock Cycle 5592:
Completed 7/22

Clock Cycle 5593:
Completed 8/22

Clock Cycle 5594:
Completed 9/22

Clock Cycle 5595:
Completed 10/22
Memory at 1152 = 912

Clock Cycle 5596:
Completed 11/22

Clock Cycle 5597:
Completed 12/22

Clock Cycle 5598:
Completed 13/22

Clock Cycle 5599:
Completed 14/22

Clock Cycle 5600:
Completed 15/22

Clock Cycle 5601:
Completed 16/22

Clock Cycle 5602:
Completed 17/22

Clock Cycle 5603:
Completed 18/22

Clock Cycle 5604:
Completed 19/22

Clock Cycle 5605:
Completed 20/22

Clock Cycle 5606:
Completed 21/22

Clock Cycle 5607:
Completed 22/22
$t1 = 1828
Finished Instruction lw 2504 $t1 on Line 792

Clock Cycle 5608:
Started lw 2048 $t2 on Line 794
Completed 1/2
DRAM Request(Read) Issued for lw 3556 $t1 on Line 796

Clock Cycle 5609:
Completed 2/2
$t2 = 0
Finished Instruction lw 2048 $t2 on Line 794

Clock Cycle 5610:
Started sw 2520 1260 on Line 795
Completed 1/2
DRAM Request(Write) Issued for sw 2864 0 on Line 797

Clock Cycle 5611:
Completed 2/2
Finished Instruction sw 2520 1260 on Line 795
DRAM Request(Read) Issued for lw 3048 $t4 on Line 798

Clock Cycle 5612:
Started sw 2864 0 on Line 797
Completed 1/2
DRAM Request(Write) Issued for sw 2812 0 on Line 799

Clock Cycle 5613:
Completed 2/2
Finished Instruction sw 2864 0 on Line 797

Clock Cycle 5614:
Started lw 3048 $t4 on Line 798
Completed 1/2

Clock Cycle 5615:
Completed 2/2
$t4 = 0
Finished Instruction lw 3048 $t4 on Line 798

Clock Cycle 5616:
Started sw 2812 0 on Line 799
Completed 1/2
DRAM Request(Write) Issued for sw 2836 0 on Line 800

Clock Cycle 5617:
Completed 2/2
Finished Instruction sw 2812 0 on Line 799
DRAM Request(Write) Issued for sw 3580 0 on Line 801

Clock Cycle 5618:
Started sw 2836 0 on Line 800
Completed 1/2
DRAM Request(Read) Issued for lw 2228 $t3 on Line 802

Clock Cycle 5619:
Completed 2/2
Finished Instruction sw 2836 0 on Line 800

Clock Cycle 5620:
Started lw 2228 $t3 on Line 802
Completed 1/2

Clock Cycle 5621:
Completed 2/2
$t3 = 0
Finished Instruction lw 2228 $t3 on Line 802

Clock Cycle 5622:
Started lw 3556 $t1 on Line 796
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 220 $t3 on Line 803

Clock Cycle 5623:
Completed 2/22

Clock Cycle 5624:
Completed 3/22

Clock Cycle 5625:
Completed 4/22

Clock Cycle 5626:
Completed 5/22

Clock Cycle 5627:
Completed 6/22

Clock Cycle 5628:
Completed 7/22

Clock Cycle 5629:
Completed 8/22

Clock Cycle 5630:
Completed 9/22

Clock Cycle 5631:
Completed 10/22
Memory at 2520 = 1260

Clock Cycle 5632:
Completed 11/22

Clock Cycle 5633:
Completed 12/22

Clock Cycle 5634:
Completed 13/22

Clock Cycle 5635:
Completed 14/22

Clock Cycle 5636:
Completed 15/22

Clock Cycle 5637:
Completed 16/22

Clock Cycle 5638:
Completed 17/22

Clock Cycle 5639:
Completed 18/22

Clock Cycle 5640:
Completed 19/22

Clock Cycle 5641:
Completed 20/22

Clock Cycle 5642:
Completed 21/22

Clock Cycle 5643:
Completed 22/22
$t1 = 0
Finished Instruction lw 3556 $t1 on Line 796

Clock Cycle 5644:
Started sw 3580 0 on Line 801
Completed 1/2
DRAM Request(Write) Issued for sw 2324 0 on Line 804

Clock Cycle 5645:
Completed 2/2
Finished Instruction sw 3580 0 on Line 801
DRAM Request(Read) Issued for lw 3296 $t0 on Line 805

Clock Cycle 5646:
Started lw 220 $t3 on Line 803
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2044 $t2 on Line 806

Clock Cycle 5647:
Completed 2/22

Clock Cycle 5648:
Completed 3/22

Clock Cycle 5649:
Completed 4/22

Clock Cycle 5650:
Completed 5/22

Clock Cycle 5651:
Completed 6/22

Clock Cycle 5652:
Completed 7/22

Clock Cycle 5653:
Completed 8/22

Clock Cycle 5654:
Completed 9/22

Clock Cycle 5655:
Completed 10/22

Clock Cycle 5656:
Completed 11/22

Clock Cycle 5657:
Completed 12/22

Clock Cycle 5658:
Completed 13/22

Clock Cycle 5659:
Completed 14/22

Clock Cycle 5660:
Completed 15/22

Clock Cycle 5661:
Completed 16/22

Clock Cycle 5662:
Completed 17/22

Clock Cycle 5663:
Completed 18/22

Clock Cycle 5664:
Completed 19/22

Clock Cycle 5665:
Completed 20/22

Clock Cycle 5666:
Completed 21/22

Clock Cycle 5667:
Completed 22/22
$t3 = 0
Finished Instruction lw 220 $t3 on Line 803

Clock Cycle 5668:
Started lw 3296 $t0 on Line 805
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5669:
Completed 2/12

Clock Cycle 5670:
Completed 3/12

Clock Cycle 5671:
Completed 4/12

Clock Cycle 5672:
Completed 5/12

Clock Cycle 5673:
Completed 6/12

Clock Cycle 5674:
Completed 7/12

Clock Cycle 5675:
Completed 8/12

Clock Cycle 5676:
Completed 9/12

Clock Cycle 5677:
Completed 10/12

Clock Cycle 5678:
Completed 11/12

Clock Cycle 5679:
Completed 12/12
$t0 = 0
Finished Instruction lw 3296 $t0 on Line 805

Clock Cycle 5680:
Started sw 2324 0 on Line 804
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t0,3412
$t1 = 3412

Clock Cycle 5681:
Completed 2/12
DRAM Request(Write) Issued for sw 1048 0 on Line 808

Clock Cycle 5682:
Completed 3/12
DRAM Request(Write) Issued for sw 3792 3412 on Line 809

Clock Cycle 5683:
Completed 4/12
DRAM Request(Read) Issued for lw 2288 $t1 on Line 810

Clock Cycle 5684:
Completed 5/12

Clock Cycle 5685:
Completed 6/12

Clock Cycle 5686:
Completed 7/12

Clock Cycle 5687:
Completed 8/12

Clock Cycle 5688:
Completed 9/12

Clock Cycle 5689:
Completed 10/12

Clock Cycle 5690:
Completed 11/12

Clock Cycle 5691:
Completed 12/12
Finished Instruction sw 2324 0 on Line 804

Clock Cycle 5692:
Started lw 2288 $t1 on Line 810
Completed 1/2

Clock Cycle 5693:
Completed 2/2
$t1 = 0
Finished Instruction lw 2288 $t1 on Line 810

Clock Cycle 5694:
Started lw 2044 $t2 on Line 806
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 712 $t1 on Line 811

Clock Cycle 5695:
Completed 2/22

Clock Cycle 5696:
Completed 3/22

Clock Cycle 5697:
Completed 4/22

Clock Cycle 5698:
Completed 5/22

Clock Cycle 5699:
Completed 6/22

Clock Cycle 5700:
Completed 7/22

Clock Cycle 5701:
Completed 8/22

Clock Cycle 5702:
Completed 9/22

Clock Cycle 5703:
Completed 10/22
Memory at 2324 = 0

Clock Cycle 5704:
Completed 11/22

Clock Cycle 5705:
Completed 12/22

Clock Cycle 5706:
Completed 13/22

Clock Cycle 5707:
Completed 14/22

Clock Cycle 5708:
Completed 15/22

Clock Cycle 5709:
Completed 16/22

Clock Cycle 5710:
Completed 17/22

Clock Cycle 5711:
Completed 18/22

Clock Cycle 5712:
Completed 19/22

Clock Cycle 5713:
Completed 20/22

Clock Cycle 5714:
Completed 21/22

Clock Cycle 5715:
Completed 22/22
$t2 = 0
Finished Instruction lw 2044 $t2 on Line 806

Clock Cycle 5716:
Started sw 1048 0 on Line 808
Completed 1/2
addi$t2,$t4,3856
$t2 = 3856

Clock Cycle 5717:
Completed 2/2
Finished Instruction sw 1048 0 on Line 808
DRAM Request(Write) Issued for sw 1680 0 on Line 813

Clock Cycle 5718:
Started sw 3792 3412 on Line 809
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t0,3156
$t4 = 3156

Clock Cycle 5719:
Completed 2/22

Clock Cycle 5720:
Completed 3/22

Clock Cycle 5721:
Completed 4/22

Clock Cycle 5722:
Completed 5/22

Clock Cycle 5723:
Completed 6/22

Clock Cycle 5724:
Completed 7/22

Clock Cycle 5725:
Completed 8/22

Clock Cycle 5726:
Completed 9/22

Clock Cycle 5727:
Completed 10/22

Clock Cycle 5728:
Completed 11/22

Clock Cycle 5729:
Completed 12/22

Clock Cycle 5730:
Completed 13/22

Clock Cycle 5731:
Completed 14/22

Clock Cycle 5732:
Completed 15/22

Clock Cycle 5733:
Completed 16/22

Clock Cycle 5734:
Completed 17/22

Clock Cycle 5735:
Completed 18/22

Clock Cycle 5736:
Completed 19/22

Clock Cycle 5737:
Completed 20/22

Clock Cycle 5738:
Completed 21/22

Clock Cycle 5739:
Completed 22/22
Finished Instruction sw 3792 3412 on Line 809

Clock Cycle 5740:
Started lw 712 $t1 on Line 811
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5741:
Completed 2/22

Clock Cycle 5742:
Completed 3/22

Clock Cycle 5743:
Completed 4/22

Clock Cycle 5744:
Completed 5/22

Clock Cycle 5745:
Completed 6/22

Clock Cycle 5746:
Completed 7/22

Clock Cycle 5747:
Completed 8/22

Clock Cycle 5748:
Completed 9/22

Clock Cycle 5749:
Completed 10/22
Memory at 3792 = 3412

Clock Cycle 5750:
Completed 11/22

Clock Cycle 5751:
Completed 12/22

Clock Cycle 5752:
Completed 13/22

Clock Cycle 5753:
Completed 14/22

Clock Cycle 5754:
Completed 15/22

Clock Cycle 5755:
Completed 16/22

Clock Cycle 5756:
Completed 17/22

Clock Cycle 5757:
Completed 18/22

Clock Cycle 5758:
Completed 19/22

Clock Cycle 5759:
Completed 20/22

Clock Cycle 5760:
Completed 21/22

Clock Cycle 5761:
Completed 22/22
$t1 = 0
Finished Instruction lw 712 $t1 on Line 811

Clock Cycle 5762:
Started sw 1680 0 on Line 813
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t4,3168
$t1 = 6324

Clock Cycle 5763:
Completed 2/12
addi$t3,$t2,296
$t3 = 4152

Clock Cycle 5764:
Completed 3/12
addi$t2,$t1,1100
$t2 = 7424

Clock Cycle 5765:
Completed 4/12
DRAM Request(Read) Issued for lw 704 $t2 on Line 818

Clock Cycle 5766:
Completed 5/12
DRAM Request(Read) Issued for lw 1740 $t4 on Line 819

Clock Cycle 5767:
Completed 6/12
DRAM Request(Read) Issued for lw 1536 $t0 on Line 820

Clock Cycle 5768:
Completed 7/12
addi$t3,$t1,2836
$t3 = 9160

Clock Cycle 5769:
Completed 8/12

Clock Cycle 5770:
Completed 9/12

Clock Cycle 5771:
Completed 10/12

Clock Cycle 5772:
Completed 11/12

Clock Cycle 5773:
Completed 12/12
Finished Instruction sw 1680 0 on Line 813

Clock Cycle 5774:
Started lw 1536 $t0 on Line 820
Completed 1/2

Clock Cycle 5775:
Completed 2/2
$t0 = 0
Finished Instruction lw 1536 $t0 on Line 820

Clock Cycle 5776:
Started lw 1740 $t4 on Line 819
Completed 1/2
DRAM Request(Read) Issued for lw 252 $t0 on Line 822

Clock Cycle 5777:
Completed 2/2
$t4 = 0
Finished Instruction lw 1740 $t4 on Line 819

Clock Cycle 5778:
Started lw 704 $t2 on Line 818
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5779:
Completed 2/22

Clock Cycle 5780:
Completed 3/22

Clock Cycle 5781:
Completed 4/22

Clock Cycle 5782:
Completed 5/22

Clock Cycle 5783:
Completed 6/22

Clock Cycle 5784:
Completed 7/22

Clock Cycle 5785:
Completed 8/22

Clock Cycle 5786:
Completed 9/22

Clock Cycle 5787:
Completed 10/22

Clock Cycle 5788:
Completed 11/22

Clock Cycle 5789:
Completed 12/22

Clock Cycle 5790:
Completed 13/22

Clock Cycle 5791:
Completed 14/22

Clock Cycle 5792:
Completed 15/22

Clock Cycle 5793:
Completed 16/22

Clock Cycle 5794:
Completed 17/22

Clock Cycle 5795:
Completed 18/22

Clock Cycle 5796:
Completed 19/22

Clock Cycle 5797:
Completed 20/22

Clock Cycle 5798:
Completed 21/22

Clock Cycle 5799:
Completed 22/22
$t2 = 0
Finished Instruction lw 704 $t2 on Line 818

Clock Cycle 5800:
Started lw 252 $t0 on Line 822
Completed 1/2

Clock Cycle 5801:
Completed 2/2
$t0 = 0
Finished Instruction lw 252 $t0 on Line 822

Clock Cycle 5802:
DRAM Request(Read) Issued for lw 1448 $t0 on Line 823

Clock Cycle 5803:
Started lw 1448 $t0 on Line 823
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t3,3024
$t3 = 12184

Clock Cycle 5804:
Completed 2/12
DRAM Request(Read) Issued for lw 1764 $t3 on Line 825

Clock Cycle 5805:
Completed 3/12
DRAM Request(Write) Issued for sw 2032 0 on Line 826

Clock Cycle 5806:
Completed 4/12

Clock Cycle 5807:
Completed 5/12

Clock Cycle 5808:
Completed 6/12

Clock Cycle 5809:
Completed 7/12

Clock Cycle 5810:
Completed 8/12

Clock Cycle 5811:
Completed 9/12

Clock Cycle 5812:
Completed 10/12

Clock Cycle 5813:
Completed 11/12

Clock Cycle 5814:
Completed 12/12
$t0 = 0
Finished Instruction lw 1448 $t0 on Line 823

Clock Cycle 5815:
Started lw 1764 $t3 on Line 825
Completed 1/2

Clock Cycle 5816:
Completed 2/2
$t3 = 0
Finished Instruction lw 1764 $t3 on Line 825

Clock Cycle 5817:
Started sw 2032 0 on Line 826
Completed 1/2
DRAM Request(Read) Issued for lw 1980 $t3 on Line 827

Clock Cycle 5818:
Completed 2/2
Finished Instruction sw 2032 0 on Line 826

Clock Cycle 5819:
Started lw 1980 $t3 on Line 827
Completed 1/2

Clock Cycle 5820:
Completed 2/2
$t3 = 0
Finished Instruction lw 1980 $t3 on Line 827

Clock Cycle 5821:
addi$t1,$t3,2208
$t1 = 2208

Clock Cycle 5822:
DRAM Request(Read) Issued for lw 2736 $t2 on Line 829

Clock Cycle 5823:
Started lw 2736 $t2 on Line 829
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 936 0 on Line 830

Clock Cycle 5824:
Completed 2/22
DRAM Request(Write) Issued for sw 1220 0 on Line 831

Clock Cycle 5825:
Completed 3/22

Clock Cycle 5826:
Completed 4/22

Clock Cycle 5827:
Completed 5/22

Clock Cycle 5828:
Completed 6/22

Clock Cycle 5829:
Completed 7/22

Clock Cycle 5830:
Completed 8/22

Clock Cycle 5831:
Completed 9/22

Clock Cycle 5832:
Completed 10/22
Memory at 2032 = 0

Clock Cycle 5833:
Completed 11/22

Clock Cycle 5834:
Completed 12/22

Clock Cycle 5835:
Completed 13/22

Clock Cycle 5836:
Completed 14/22

Clock Cycle 5837:
Completed 15/22

Clock Cycle 5838:
Completed 16/22

Clock Cycle 5839:
Completed 17/22

Clock Cycle 5840:
Completed 18/22

Clock Cycle 5841:
Completed 19/22

Clock Cycle 5842:
Completed 20/22

Clock Cycle 5843:
Completed 21/22

Clock Cycle 5844:
Completed 22/22
$t2 = 0
Finished Instruction lw 2736 $t2 on Line 829

Clock Cycle 5845:
Started sw 936 0 on Line 830
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2368 $t2 on Line 832

Clock Cycle 5846:
Completed 2/12

Clock Cycle 5847:
Completed 3/12

Clock Cycle 5848:
Completed 4/12

Clock Cycle 5849:
Completed 5/12

Clock Cycle 5850:
Completed 6/12

Clock Cycle 5851:
Completed 7/12

Clock Cycle 5852:
Completed 8/12

Clock Cycle 5853:
Completed 9/12

Clock Cycle 5854:
Completed 10/12

Clock Cycle 5855:
Completed 11/12

Clock Cycle 5856:
Completed 12/12
Finished Instruction sw 936 0 on Line 830

Clock Cycle 5857:
Started lw 2368 $t2 on Line 832
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5858:
Completed 2/22

Clock Cycle 5859:
Completed 3/22

Clock Cycle 5860:
Completed 4/22

Clock Cycle 5861:
Completed 5/22

Clock Cycle 5862:
Completed 6/22

Clock Cycle 5863:
Completed 7/22

Clock Cycle 5864:
Completed 8/22

Clock Cycle 5865:
Completed 9/22

Clock Cycle 5866:
Completed 10/22

Clock Cycle 5867:
Completed 11/22

Clock Cycle 5868:
Completed 12/22

Clock Cycle 5869:
Completed 13/22

Clock Cycle 5870:
Completed 14/22

Clock Cycle 5871:
Completed 15/22

Clock Cycle 5872:
Completed 16/22

Clock Cycle 5873:
Completed 17/22

Clock Cycle 5874:
Completed 18/22

Clock Cycle 5875:
Completed 19/22

Clock Cycle 5876:
Completed 20/22

Clock Cycle 5877:
Completed 21/22

Clock Cycle 5878:
Completed 22/22
$t2 = 0
Finished Instruction lw 2368 $t2 on Line 832

Clock Cycle 5879:
Started sw 1220 0 on Line 831
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1484 0 on Line 833

Clock Cycle 5880:
Completed 2/12
DRAM Request(Read) Issued for lw 3976 $t2 on Line 834

Clock Cycle 5881:
Completed 3/12
DRAM Request(Write) Issued for sw 508 0 on Line 835

Clock Cycle 5882:
Completed 4/12
DRAM Request(Read) Issued for lw 3696 $t0 on Line 836

Clock Cycle 5883:
Completed 5/12

Clock Cycle 5884:
Completed 6/12

Clock Cycle 5885:
Completed 7/12

Clock Cycle 5886:
Completed 8/12

Clock Cycle 5887:
Completed 9/12

Clock Cycle 5888:
Completed 10/12

Clock Cycle 5889:
Completed 11/12

Clock Cycle 5890:
Completed 12/12
Finished Instruction sw 1220 0 on Line 831

Clock Cycle 5891:
Started sw 1484 0 on Line 833
Completed 1/2

Clock Cycle 5892:
Completed 2/2
Finished Instruction sw 1484 0 on Line 833

Clock Cycle 5893:
Started lw 3976 $t2 on Line 834
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5894:
Completed 2/22

Clock Cycle 5895:
Completed 3/22

Clock Cycle 5896:
Completed 4/22

Clock Cycle 5897:
Completed 5/22

Clock Cycle 5898:
Completed 6/22

Clock Cycle 5899:
Completed 7/22

Clock Cycle 5900:
Completed 8/22

Clock Cycle 5901:
Completed 9/22

Clock Cycle 5902:
Completed 10/22

Clock Cycle 5903:
Completed 11/22

Clock Cycle 5904:
Completed 12/22

Clock Cycle 5905:
Completed 13/22

Clock Cycle 5906:
Completed 14/22

Clock Cycle 5907:
Completed 15/22

Clock Cycle 5908:
Completed 16/22

Clock Cycle 5909:
Completed 17/22

Clock Cycle 5910:
Completed 18/22

Clock Cycle 5911:
Completed 19/22

Clock Cycle 5912:
Completed 20/22

Clock Cycle 5913:
Completed 21/22

Clock Cycle 5914:
Completed 22/22
$t2 = 0
Finished Instruction lw 3976 $t2 on Line 834

Clock Cycle 5915:
Started lw 3696 $t0 on Line 836
Completed 1/2
DRAM Request(Read) Issued for lw 112 $t2 on Line 837

Clock Cycle 5916:
Completed 2/2
$t0 = 3164
Finished Instruction lw 3696 $t0 on Line 836
addi$t3,$t1,2012
$t3 = 4220

Clock Cycle 5917:
Started sw 508 0 on Line 835
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3648 2208 on Line 839

Clock Cycle 5918:
Completed 2/12
DRAM Request(Write) Issued for sw 2460 2208 on Line 840

Clock Cycle 5919:
Completed 3/12
DRAM Request(Write) Issued for sw 1132 4220 on Line 841

Clock Cycle 5920:
Completed 4/12

Clock Cycle 5921:
Completed 5/12

Clock Cycle 5922:
Completed 6/12

Clock Cycle 5923:
Completed 7/12

Clock Cycle 5924:
Completed 8/12

Clock Cycle 5925:
Completed 9/12

Clock Cycle 5926:
Completed 10/12

Clock Cycle 5927:
Completed 11/12

Clock Cycle 5928:
Completed 12/12
Finished Instruction sw 508 0 on Line 835

Clock Cycle 5929:
Started lw 112 $t2 on Line 837
Completed 1/2

Clock Cycle 5930:
Completed 2/2
$t2 = 0
Finished Instruction lw 112 $t2 on Line 837

Clock Cycle 5931:
Started sw 3648 2208 on Line 839
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t2,2644
$t1 = 2644

Clock Cycle 5932:
Completed 2/22
addi$t1,$t3,1960
$t1 = 6180

Clock Cycle 5933:
Completed 3/22
addi$t3,$t0,3004
$t3 = 6168

Clock Cycle 5934:
Completed 4/22
DRAM Request(Read) Issued for lw 400 $t4 on Line 845

Clock Cycle 5935:
Completed 5/22
DRAM Request(Read) Issued for lw 1720 $t1 on Line 846

Clock Cycle 5936:
Completed 6/22
DRAM Request(Read) Issued for lw 280 $t0 on Line 847

Clock Cycle 5937:
Completed 7/22

Clock Cycle 5938:
Completed 8/22

Clock Cycle 5939:
Completed 9/22

Clock Cycle 5940:
Completed 10/22

Clock Cycle 5941:
Completed 11/22

Clock Cycle 5942:
Completed 12/22

Clock Cycle 5943:
Completed 13/22

Clock Cycle 5944:
Completed 14/22

Clock Cycle 5945:
Completed 15/22

Clock Cycle 5946:
Completed 16/22

Clock Cycle 5947:
Completed 17/22

Clock Cycle 5948:
Completed 18/22

Clock Cycle 5949:
Completed 19/22

Clock Cycle 5950:
Completed 20/22

Clock Cycle 5951:
Completed 21/22

Clock Cycle 5952:
Completed 22/22
Finished Instruction sw 3648 2208 on Line 839

Clock Cycle 5953:
Started lw 400 $t4 on Line 845
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5954:
Completed 2/22

Clock Cycle 5955:
Completed 3/22

Clock Cycle 5956:
Completed 4/22

Clock Cycle 5957:
Completed 5/22

Clock Cycle 5958:
Completed 6/22

Clock Cycle 5959:
Completed 7/22

Clock Cycle 5960:
Completed 8/22

Clock Cycle 5961:
Completed 9/22

Clock Cycle 5962:
Completed 10/22
Memory at 3648 = 2208

Clock Cycle 5963:
Completed 11/22

Clock Cycle 5964:
Completed 12/22

Clock Cycle 5965:
Completed 13/22

Clock Cycle 5966:
Completed 14/22

Clock Cycle 5967:
Completed 15/22

Clock Cycle 5968:
Completed 16/22

Clock Cycle 5969:
Completed 17/22

Clock Cycle 5970:
Completed 18/22

Clock Cycle 5971:
Completed 19/22

Clock Cycle 5972:
Completed 20/22

Clock Cycle 5973:
Completed 21/22

Clock Cycle 5974:
Completed 22/22
$t4 = 0
Finished Instruction lw 400 $t4 on Line 845

Clock Cycle 5975:
Started lw 280 $t0 on Line 847
Completed 1/2

Clock Cycle 5976:
Completed 2/2
$t0 = 0
Finished Instruction lw 280 $t0 on Line 847

Clock Cycle 5977:
Started sw 2460 2208 on Line 840
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1612 $t0 on Line 848

Clock Cycle 5978:
Completed 2/12
DRAM Request(Write) Issued for sw 3284 6168 on Line 849

Clock Cycle 5979:
Completed 3/12
DRAM Request(Read) Issued for lw 3912 $t3 on Line 850

Clock Cycle 5980:
Completed 4/12

Clock Cycle 5981:
Completed 5/12

Clock Cycle 5982:
Completed 6/12

Clock Cycle 5983:
Completed 7/12

Clock Cycle 5984:
Completed 8/12

Clock Cycle 5985:
Completed 9/12

Clock Cycle 5986:
Completed 10/12

Clock Cycle 5987:
Completed 11/12

Clock Cycle 5988:
Completed 12/12
Finished Instruction sw 2460 2208 on Line 840

Clock Cycle 5989:
Started sw 1132 4220 on Line 841
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5990:
Completed 2/22

Clock Cycle 5991:
Completed 3/22

Clock Cycle 5992:
Completed 4/22

Clock Cycle 5993:
Completed 5/22

Clock Cycle 5994:
Completed 6/22

Clock Cycle 5995:
Completed 7/22

Clock Cycle 5996:
Completed 8/22

Clock Cycle 5997:
Completed 9/22

Clock Cycle 5998:
Completed 10/22
Memory at 2460 = 2208

Clock Cycle 5999:
Completed 11/22

Clock Cycle 6000:
Completed 12/22

Clock Cycle 6001:
Completed 13/22

Clock Cycle 6002:
Completed 14/22

Clock Cycle 6003:
Completed 15/22

Clock Cycle 6004:
Completed 16/22

Clock Cycle 6005:
Completed 17/22

Clock Cycle 6006:
Completed 18/22

Clock Cycle 6007:
Completed 19/22

Clock Cycle 6008:
Completed 20/22

Clock Cycle 6009:
Completed 21/22

Clock Cycle 6010:
Completed 22/22
Finished Instruction sw 1132 4220 on Line 841

Clock Cycle 6011:
Started lw 1612 $t0 on Line 848
Completed 1/2

Clock Cycle 6012:
Completed 2/2
$t0 = 0
Finished Instruction lw 1612 $t0 on Line 848

Clock Cycle 6013:
Started lw 1720 $t1 on Line 846
Completed 1/2
DRAM Request(Read) Issued for lw 1504 $t0 on Line 851

Clock Cycle 6014:
Completed 2/2
$t1 = 0
Finished Instruction lw 1720 $t1 on Line 846

Clock Cycle 6015:
Started lw 1504 $t0 on Line 851
Completed 1/2

Clock Cycle 6016:
Completed 2/2
$t0 = 0
Finished Instruction lw 1504 $t0 on Line 851

Clock Cycle 6017:
Started sw 3284 6168 on Line 849
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t0,3884
$t4 = 3884

Clock Cycle 6018:
Completed 2/22
DRAM Request(Read) Issued for lw 1232 $t1 on Line 853

Clock Cycle 6019:
Completed 3/22
addi$t0,$t4,3668
$t0 = 7552

Clock Cycle 6020:
Completed 4/22

Clock Cycle 6021:
Completed 5/22

Clock Cycle 6022:
Completed 6/22

Clock Cycle 6023:
Completed 7/22

Clock Cycle 6024:
Completed 8/22

Clock Cycle 6025:
Completed 9/22

Clock Cycle 6026:
Completed 10/22
Memory at 1132 = 4220

Clock Cycle 6027:
Completed 11/22

Clock Cycle 6028:
Completed 12/22

Clock Cycle 6029:
Completed 13/22

Clock Cycle 6030:
Completed 14/22

Clock Cycle 6031:
Completed 15/22

Clock Cycle 6032:
Completed 16/22

Clock Cycle 6033:
Completed 17/22

Clock Cycle 6034:
Completed 18/22

Clock Cycle 6035:
Completed 19/22

Clock Cycle 6036:
Completed 20/22

Clock Cycle 6037:
Completed 21/22

Clock Cycle 6038:
Completed 22/22
Finished Instruction sw 3284 6168 on Line 849

Clock Cycle 6039:
Started lw 3912 $t3 on Line 850
Completed 1/2

Clock Cycle 6040:
Completed 2/2
$t3 = 0
Finished Instruction lw 3912 $t3 on Line 850

Clock Cycle 6041:
Started lw 1232 $t1 on Line 853
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2080 0 on Line 855

Clock Cycle 6042:
Completed 2/22
addi$t2,$t4,2348
$t2 = 6232

Clock Cycle 6043:
Completed 3/22
DRAM Request(Write) Issued for sw 2760 0 on Line 857

Clock Cycle 6044:
Completed 4/22
addi$t3,$t3,1124
$t3 = 1124

Clock Cycle 6045:
Completed 5/22

Clock Cycle 6046:
Completed 6/22

Clock Cycle 6047:
Completed 7/22

Clock Cycle 6048:
Completed 8/22

Clock Cycle 6049:
Completed 9/22

Clock Cycle 6050:
Completed 10/22
Memory at 3284 = 6168

Clock Cycle 6051:
Completed 11/22

Clock Cycle 6052:
Completed 12/22

Clock Cycle 6053:
Completed 13/22

Clock Cycle 6054:
Completed 14/22

Clock Cycle 6055:
Completed 15/22

Clock Cycle 6056:
Completed 16/22

Clock Cycle 6057:
Completed 17/22

Clock Cycle 6058:
Completed 18/22

Clock Cycle 6059:
Completed 19/22

Clock Cycle 6060:
Completed 20/22

Clock Cycle 6061:
Completed 21/22

Clock Cycle 6062:
Completed 22/22
$t1 = 1320
Finished Instruction lw 1232 $t1 on Line 853

Clock Cycle 6063:
Started sw 2080 0 on Line 855
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t1,3072
$t0 = 4392

Clock Cycle 6064:
Completed 2/12
DRAM Request(Read) Issued for lw 1868 $t3 on Line 860

Clock Cycle 6065:
Completed 3/12
DRAM Request(Write) Issued for sw 3136 6232 on Line 861

Clock Cycle 6066:
Completed 4/12
DRAM Request(Read) Issued for lw 568 $t2 on Line 862

Clock Cycle 6067:
Completed 5/12
DRAM Request(Read) Issued for lw 148 $t4 on Line 863

Clock Cycle 6068:
Completed 6/12

Clock Cycle 6069:
Completed 7/12

Clock Cycle 6070:
Completed 8/12

Clock Cycle 6071:
Completed 9/12

Clock Cycle 6072:
Completed 10/12

Clock Cycle 6073:
Completed 11/12

Clock Cycle 6074:
Completed 12/12
Finished Instruction sw 2080 0 on Line 855

Clock Cycle 6075:
Started sw 2760 0 on Line 857
Completed 1/2

Clock Cycle 6076:
Completed 2/2
Finished Instruction sw 2760 0 on Line 857

Clock Cycle 6077:
Started lw 1868 $t3 on Line 860
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6078:
Completed 2/22

Clock Cycle 6079:
Completed 3/22

Clock Cycle 6080:
Completed 4/22

Clock Cycle 6081:
Completed 5/22

Clock Cycle 6082:
Completed 6/22

Clock Cycle 6083:
Completed 7/22

Clock Cycle 6084:
Completed 8/22

Clock Cycle 6085:
Completed 9/22

Clock Cycle 6086:
Completed 10/22

Clock Cycle 6087:
Completed 11/22

Clock Cycle 6088:
Completed 12/22

Clock Cycle 6089:
Completed 13/22

Clock Cycle 6090:
Completed 14/22

Clock Cycle 6091:
Completed 15/22

Clock Cycle 6092:
Completed 16/22

Clock Cycle 6093:
Completed 17/22

Clock Cycle 6094:
Completed 18/22

Clock Cycle 6095:
Completed 19/22

Clock Cycle 6096:
Completed 20/22

Clock Cycle 6097:
Completed 21/22

Clock Cycle 6098:
Completed 22/22
$t3 = 0
Finished Instruction lw 1868 $t3 on Line 860

Clock Cycle 6099:
Started sw 3136 6232 on Line 861
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t1,3148
$t3 = 4468

Clock Cycle 6100:
Completed 2/12

Clock Cycle 6101:
Completed 3/12

Clock Cycle 6102:
Completed 4/12

Clock Cycle 6103:
Completed 5/12

Clock Cycle 6104:
Completed 6/12

Clock Cycle 6105:
Completed 7/12

Clock Cycle 6106:
Completed 8/12

Clock Cycle 6107:
Completed 9/12

Clock Cycle 6108:
Completed 10/12

Clock Cycle 6109:
Completed 11/12

Clock Cycle 6110:
Completed 12/12
Finished Instruction sw 3136 6232 on Line 861

Clock Cycle 6111:
Started lw 568 $t2 on Line 862
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6112:
Completed 2/22

Clock Cycle 6113:
Completed 3/22

Clock Cycle 6114:
Completed 4/22

Clock Cycle 6115:
Completed 5/22

Clock Cycle 6116:
Completed 6/22

Clock Cycle 6117:
Completed 7/22

Clock Cycle 6118:
Completed 8/22

Clock Cycle 6119:
Completed 9/22

Clock Cycle 6120:
Completed 10/22
Memory at 3136 = 6232

Clock Cycle 6121:
Completed 11/22

Clock Cycle 6122:
Completed 12/22

Clock Cycle 6123:
Completed 13/22

Clock Cycle 6124:
Completed 14/22

Clock Cycle 6125:
Completed 15/22

Clock Cycle 6126:
Completed 16/22

Clock Cycle 6127:
Completed 17/22

Clock Cycle 6128:
Completed 18/22

Clock Cycle 6129:
Completed 19/22

Clock Cycle 6130:
Completed 20/22

Clock Cycle 6131:
Completed 21/22

Clock Cycle 6132:
Completed 22/22
$t2 = 0
Finished Instruction lw 568 $t2 on Line 862

Clock Cycle 6133:
Started lw 148 $t4 on Line 863
Completed 1/2

Clock Cycle 6134:
Completed 2/2
$t4 = 0
Finished Instruction lw 148 $t4 on Line 863

Clock Cycle 6135:
DRAM Request(Write) Issued for sw 3452 0 on Line 865

Clock Cycle 6136:
Started sw 3452 0 on Line 865
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 716 4468 on Line 866

Clock Cycle 6137:
Completed 2/12
DRAM Request(Write) Issued for sw 3784 4468 on Line 867

Clock Cycle 6138:
Completed 3/12
DRAM Request(Write) Issued for sw 3716 0 on Line 868

Clock Cycle 6139:
Completed 4/12
DRAM Request(Write) Issued for sw 892 1320 on Line 869

Clock Cycle 6140:
Completed 5/12
addi$t1,$t1,532
$t1 = 1852

Clock Cycle 6141:
Completed 6/12
DRAM Request(Read) Issued for lw 3324 $t3 on Line 871

Clock Cycle 6142:
Completed 7/12

Clock Cycle 6143:
Completed 8/12

Clock Cycle 6144:
Completed 9/12

Clock Cycle 6145:
Completed 10/12

Clock Cycle 6146:
Completed 11/12

Clock Cycle 6147:
Completed 12/12
Finished Instruction sw 3452 0 on Line 865

Clock Cycle 6148:
Started lw 3324 $t3 on Line 871
Completed 1/2

Clock Cycle 6149:
Completed 2/2
$t3 = 0
Finished Instruction lw 3324 $t3 on Line 871

Clock Cycle 6150:
Started sw 3784 4468 on Line 867
Completed 1/2
DRAM Request(Write) Issued for sw 2172 0 on Line 872

Clock Cycle 6151:
Completed 2/2
Finished Instruction sw 3784 4468 on Line 867
DRAM Request(Write) Issued for sw 2740 4392 on Line 873

Clock Cycle 6152:
Started sw 3716 0 on Line 868
Completed 1/2
DRAM Request(Read) Issued for lw 1676 $t0 on Line 874

Clock Cycle 6153:
Completed 2/2
Finished Instruction sw 3716 0 on Line 868

Clock Cycle 6154:
Started sw 716 4468 on Line 866
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6155:
Completed 2/22

Clock Cycle 6156:
Completed 3/22

Clock Cycle 6157:
Completed 4/22

Clock Cycle 6158:
Completed 5/22

Clock Cycle 6159:
Completed 6/22

Clock Cycle 6160:
Completed 7/22

Clock Cycle 6161:
Completed 8/22

Clock Cycle 6162:
Completed 9/22

Clock Cycle 6163:
Completed 10/22
Memory at 3784 = 4468

Clock Cycle 6164:
Completed 11/22

Clock Cycle 6165:
Completed 12/22

Clock Cycle 6166:
Completed 13/22

Clock Cycle 6167:
Completed 14/22

Clock Cycle 6168:
Completed 15/22

Clock Cycle 6169:
Completed 16/22

Clock Cycle 6170:
Completed 17/22

Clock Cycle 6171:
Completed 18/22

Clock Cycle 6172:
Completed 19/22

Clock Cycle 6173:
Completed 20/22

Clock Cycle 6174:
Completed 21/22

Clock Cycle 6175:
Completed 22/22
Finished Instruction sw 716 4468 on Line 866

Clock Cycle 6176:
Started sw 892 1320 on Line 869
Completed 1/2

Clock Cycle 6177:
Completed 2/2
Finished Instruction sw 892 1320 on Line 869

Clock Cycle 6178:
Started lw 1676 $t0 on Line 874
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6179:
Completed 2/22

Clock Cycle 6180:
Completed 3/22

Clock Cycle 6181:
Completed 4/22

Clock Cycle 6182:
Completed 5/22

Clock Cycle 6183:
Completed 6/22

Clock Cycle 6184:
Completed 7/22

Clock Cycle 6185:
Completed 8/22

Clock Cycle 6186:
Completed 9/22

Clock Cycle 6187:
Completed 10/22
Memory at 716 = 4468
Memory at 892 = 1320

Clock Cycle 6188:
Completed 11/22

Clock Cycle 6189:
Completed 12/22

Clock Cycle 6190:
Completed 13/22

Clock Cycle 6191:
Completed 14/22

Clock Cycle 6192:
Completed 15/22

Clock Cycle 6193:
Completed 16/22

Clock Cycle 6194:
Completed 17/22

Clock Cycle 6195:
Completed 18/22

Clock Cycle 6196:
Completed 19/22

Clock Cycle 6197:
Completed 20/22

Clock Cycle 6198:
Completed 21/22

Clock Cycle 6199:
Completed 22/22
$t0 = 12908
Finished Instruction lw 1676 $t0 on Line 874

Clock Cycle 6200:
Started sw 2172 0 on Line 872
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t2,1968
$t0 = 1968

Clock Cycle 6201:
Completed 2/12
addi$t4,$t2,3648
$t4 = 3648

Clock Cycle 6202:
Completed 3/12
DRAM Request(Write) Issued for sw 2544 1968 on Line 877

Clock Cycle 6203:
Completed 4/12
addi$t2,$t1,2296
$t2 = 4148

Clock Cycle 6204:
Completed 5/12
DRAM Request(Write) Issued for sw 3464 3648 on Line 879

Clock Cycle 6205:
Completed 6/12
addi$t3,$t1,852
$t3 = 2704

Clock Cycle 6206:
Completed 7/12
addi$t1,$t3,3540
$t1 = 6244

Clock Cycle 6207:
Completed 8/12
DRAM Request(Read) Issued for lw 3324 $t4 on Line 882

Clock Cycle 6208:
Completed 9/12

Clock Cycle 6209:
Completed 10/12

Clock Cycle 6210:
Completed 11/12

Clock Cycle 6211:
Completed 12/12
Finished Instruction sw 2172 0 on Line 872

Clock Cycle 6212:
Started sw 2740 4392 on Line 873
Completed 1/2

Clock Cycle 6213:
Completed 2/2
Finished Instruction sw 2740 4392 on Line 873

Clock Cycle 6214:
Started sw 2544 1968 on Line 877
Completed 1/2

Clock Cycle 6215:
Completed 2/2
Finished Instruction sw 2544 1968 on Line 877

Clock Cycle 6216:
Started sw 3464 3648 on Line 879
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6217:
Completed 2/22

Clock Cycle 6218:
Completed 3/22

Clock Cycle 6219:
Completed 4/22

Clock Cycle 6220:
Completed 5/22

Clock Cycle 6221:
Completed 6/22

Clock Cycle 6222:
Completed 7/22

Clock Cycle 6223:
Completed 8/22

Clock Cycle 6224:
Completed 9/22

Clock Cycle 6225:
Completed 10/22
Memory at 2172 = 0
Memory at 2544 = 1968
Memory at 2740 = 4392

Clock Cycle 6226:
Completed 11/22

Clock Cycle 6227:
Completed 12/22

Clock Cycle 6228:
Completed 13/22

Clock Cycle 6229:
Completed 14/22

Clock Cycle 6230:
Completed 15/22

Clock Cycle 6231:
Completed 16/22

Clock Cycle 6232:
Completed 17/22

Clock Cycle 6233:
Completed 18/22

Clock Cycle 6234:
Completed 19/22

Clock Cycle 6235:
Completed 20/22

Clock Cycle 6236:
Completed 21/22

Clock Cycle 6237:
Completed 22/22
Finished Instruction sw 3464 3648 on Line 879

Clock Cycle 6238:
Started lw 3324 $t4 on Line 882
Completed 1/2

Clock Cycle 6239:
Completed 2/2
$t4 = 0
Finished Instruction lw 3324 $t4 on Line 882

Clock Cycle 6240:
addi$t4,$t0,1020
$t4 = 2988

Clock Cycle 6241:
addi$t1,$t0,2096
$t1 = 4064

Clock Cycle 6242:
DRAM Request(Write) Issued for sw 392 4148 on Line 885

Clock Cycle 6243:
Started sw 392 4148 on Line 885
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t2,3284
$t0 = 7432

Clock Cycle 6244:
Completed 2/22
addi$t2,$t0,2124
$t2 = 9556

Clock Cycle 6245:
Completed 3/22
DRAM Request(Write) Issued for sw 1196 2704 on Line 888

Clock Cycle 6246:
Completed 4/22
addi$t4,$t1,2424
$t4 = 6488

Clock Cycle 6247:
Completed 5/22
DRAM Request(Write) Issued for sw 700 2704 on Line 890

Clock Cycle 6248:
Completed 6/22
DRAM Request(Write) Issued for sw 1908 2704 on Line 891

Clock Cycle 6249:
Completed 7/22
DRAM Request(Write) Issued for sw 1716 7432 on Line 892

Clock Cycle 6250:
Completed 8/22
DRAM Request(Write) Issued for sw 2264 7432 on Line 893

Clock Cycle 6251:
Completed 9/22
DRAM Request(Read) Issued for lw 3508 $t4 on Line 894

Clock Cycle 6252:
Completed 10/22
Memory at 3464 = 3648
DRAM Request(Write) Issued for sw 644 9556 on Line 895

Clock Cycle 6253:
Completed 11/22

Clock Cycle 6254:
Completed 12/22

Clock Cycle 6255:
Completed 13/22

Clock Cycle 6256:
Completed 14/22

Clock Cycle 6257:
Completed 15/22

Clock Cycle 6258:
Completed 16/22

Clock Cycle 6259:
Completed 17/22

Clock Cycle 6260:
Completed 18/22

Clock Cycle 6261:
Completed 19/22

Clock Cycle 6262:
Completed 20/22

Clock Cycle 6263:
Completed 21/22

Clock Cycle 6264:
Completed 22/22
Finished Instruction sw 392 4148 on Line 885

Clock Cycle 6265:
Started sw 700 2704 on Line 890
Completed 1/2

Clock Cycle 6266:
Completed 2/2
Finished Instruction sw 700 2704 on Line 890

Clock Cycle 6267:
Started sw 644 9556 on Line 895
Completed 1/2

Clock Cycle 6268:
Completed 2/2
Finished Instruction sw 644 9556 on Line 895

Clock Cycle 6269:
Started lw 3508 $t4 on Line 894
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6270:
Completed 2/22

Clock Cycle 6271:
Completed 3/22

Clock Cycle 6272:
Completed 4/22

Clock Cycle 6273:
Completed 5/22

Clock Cycle 6274:
Completed 6/22

Clock Cycle 6275:
Completed 7/22

Clock Cycle 6276:
Completed 8/22

Clock Cycle 6277:
Completed 9/22

Clock Cycle 6278:
Completed 10/22
Memory at 392 = 4148
Memory at 644 = 9556
Memory at 700 = 2704

Clock Cycle 6279:
Completed 11/22

Clock Cycle 6280:
Completed 12/22

Clock Cycle 6281:
Completed 13/22

Clock Cycle 6282:
Completed 14/22

Clock Cycle 6283:
Completed 15/22

Clock Cycle 6284:
Completed 16/22

Clock Cycle 6285:
Completed 17/22

Clock Cycle 6286:
Completed 18/22

Clock Cycle 6287:
Completed 19/22

Clock Cycle 6288:
Completed 20/22

Clock Cycle 6289:
Completed 21/22

Clock Cycle 6290:
Completed 22/22
$t4 = 0
Finished Instruction lw 3508 $t4 on Line 894

Clock Cycle 6291:
Started sw 1196 2704 on Line 888
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2576 $t4 on Line 896

Clock Cycle 6292:
Completed 2/12
DRAM Request(Read) Issued for lw 1424 $t2 on Line 897

Clock Cycle 6293:
Completed 3/12
DRAM Request(Read) Issued for lw 1492 $t0 on Line 898

Clock Cycle 6294:
Completed 4/12
DRAM Request(Read) Issued for lw 3604 $t1 on Line 899

Clock Cycle 6295:
Completed 5/12

Clock Cycle 6296:
Completed 6/12

Clock Cycle 6297:
Completed 7/12

Clock Cycle 6298:
Completed 8/12

Clock Cycle 6299:
Completed 9/12

Clock Cycle 6300:
Completed 10/12

Clock Cycle 6301:
Completed 11/12

Clock Cycle 6302:
Completed 12/12
Finished Instruction sw 1196 2704 on Line 888

Clock Cycle 6303:
Started lw 1424 $t2 on Line 897
Completed 1/2

Clock Cycle 6304:
Completed 2/2
$t2 = 0
Finished Instruction lw 1424 $t2 on Line 897

Clock Cycle 6305:
Started sw 1908 2704 on Line 891
Completed 1/2
DRAM Request(Write) Issued for sw 1088 0 on Line 900

Clock Cycle 6306:
Completed 2/2
Finished Instruction sw 1908 2704 on Line 891

Clock Cycle 6307:
Started sw 1716 7432 on Line 892
Completed 1/2

Clock Cycle 6308:
Completed 2/2
Finished Instruction sw 1716 7432 on Line 892

Clock Cycle 6309:
Started lw 1492 $t0 on Line 898
Completed 1/2

Clock Cycle 6310:
Completed 2/2
$t0 = 1168
Finished Instruction lw 1492 $t0 on Line 898

Clock Cycle 6311:
Started sw 1088 0 on Line 900
Completed 1/2
DRAM Request(Write) Issued for sw 2912 1168 on Line 901

Clock Cycle 6312:
Completed 2/2
Finished Instruction sw 1088 0 on Line 900
DRAM Request(Write) Issued for sw 2968 2704 on Line 902

Clock Cycle 6313:
Started sw 2264 7432 on Line 893
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 256 2704 on Line 903

Clock Cycle 6314:
Completed 2/22

Clock Cycle 6315:
Completed 3/22

Clock Cycle 6316:
Completed 4/22

Clock Cycle 6317:
Completed 5/22

Clock Cycle 6318:
Completed 6/22

Clock Cycle 6319:
Completed 7/22

Clock Cycle 6320:
Completed 8/22

Clock Cycle 6321:
Completed 9/22

Clock Cycle 6322:
Completed 10/22
Memory at 1196 = 2704
Memory at 1716 = 7432
Memory at 1908 = 2704

Clock Cycle 6323:
Completed 11/22

Clock Cycle 6324:
Completed 12/22

Clock Cycle 6325:
Completed 13/22

Clock Cycle 6326:
Completed 14/22

Clock Cycle 6327:
Completed 15/22

Clock Cycle 6328:
Completed 16/22

Clock Cycle 6329:
Completed 17/22

Clock Cycle 6330:
Completed 18/22

Clock Cycle 6331:
Completed 19/22

Clock Cycle 6332:
Completed 20/22

Clock Cycle 6333:
Completed 21/22

Clock Cycle 6334:
Completed 22/22
Finished Instruction sw 2264 7432 on Line 893

Clock Cycle 6335:
Started lw 2576 $t4 on Line 896
Completed 1/2

Clock Cycle 6336:
Completed 2/2
$t4 = 0
Finished Instruction lw 2576 $t4 on Line 896

Clock Cycle 6337:
Started sw 2912 1168 on Line 901
Completed 1/2
addi$t3,$t4,2608
$t3 = 2608

Clock Cycle 6338:
Completed 2/2
Finished Instruction sw 2912 1168 on Line 901
DRAM Request(Read) Issued for lw 2876 $t2 on Line 905

Clock Cycle 6339:
Started sw 2968 2704 on Line 902
Completed 1/2
DRAM Request(Read) Issued for lw 2288 $t0 on Line 906

Clock Cycle 6340:
Completed 2/2
Finished Instruction sw 2968 2704 on Line 902

Clock Cycle 6341:
Started lw 2876 $t2 on Line 905
Completed 1/2

Clock Cycle 6342:
Completed 2/2
$t2 = 0
Finished Instruction lw 2876 $t2 on Line 905

Clock Cycle 6343:
Started lw 2288 $t0 on Line 906
Completed 1/2

Clock Cycle 6344:
Completed 2/2
$t0 = 0
Finished Instruction lw 2288 $t0 on Line 906

Clock Cycle 6345:
Started lw 3604 $t1 on Line 899
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6346:
Completed 2/22

Clock Cycle 6347:
Completed 3/22

Clock Cycle 6348:
Completed 4/22

Clock Cycle 6349:
Completed 5/22

Clock Cycle 6350:
Completed 6/22

Clock Cycle 6351:
Completed 7/22

Clock Cycle 6352:
Completed 8/22

Clock Cycle 6353:
Completed 9/22

Clock Cycle 6354:
Completed 10/22
Memory at 2264 = 7432
Memory at 2912 = 1168
Memory at 2968 = 2704

Clock Cycle 6355:
Completed 11/22

Clock Cycle 6356:
Completed 12/22

Clock Cycle 6357:
Completed 13/22

Clock Cycle 6358:
Completed 14/22

Clock Cycle 6359:
Completed 15/22

Clock Cycle 6360:
Completed 16/22

Clock Cycle 6361:
Completed 17/22

Clock Cycle 6362:
Completed 18/22

Clock Cycle 6363:
Completed 19/22

Clock Cycle 6364:
Completed 20/22

Clock Cycle 6365:
Completed 21/22

Clock Cycle 6366:
Completed 22/22
$t1 = 0
Finished Instruction lw 3604 $t1 on Line 899

Clock Cycle 6367:
Started sw 256 2704 on Line 903
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t1,2920
$t3 = 2920

Clock Cycle 6368:
Completed 2/12
DRAM Request(Write) Issued for sw 1804 0 on Line 908

Clock Cycle 6369:
Completed 3/12
DRAM Request(Read) Issued for lw 608 $t2 on Line 909

Clock Cycle 6370:
Completed 4/12

Clock Cycle 6371:
Completed 5/12

Clock Cycle 6372:
Completed 6/12

Clock Cycle 6373:
Completed 7/12

Clock Cycle 6374:
Completed 8/12

Clock Cycle 6375:
Completed 9/12

Clock Cycle 6376:
Completed 10/12

Clock Cycle 6377:
Completed 11/12

Clock Cycle 6378:
Completed 12/12
Finished Instruction sw 256 2704 on Line 903

Clock Cycle 6379:
Started lw 608 $t2 on Line 909
Completed 1/2

Clock Cycle 6380:
Completed 2/2
$t2 = 3188
Finished Instruction lw 608 $t2 on Line 909

Clock Cycle 6381:
Started sw 1804 0 on Line 908
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t4,$t2,3744
$t4 = 6932

Clock Cycle 6382:
Completed 2/22
DRAM Request(Read) Issued for lw 1300 $t2 on Line 911

Clock Cycle 6383:
Completed 3/22
DRAM Request(Read) Issued for lw 2008 $t0 on Line 912

Clock Cycle 6384:
Completed 4/22

Clock Cycle 6385:
Completed 5/22

Clock Cycle 6386:
Completed 6/22

Clock Cycle 6387:
Completed 7/22

Clock Cycle 6388:
Completed 8/22

Clock Cycle 6389:
Completed 9/22

Clock Cycle 6390:
Completed 10/22
Memory at 256 = 2704

Clock Cycle 6391:
Completed 11/22

Clock Cycle 6392:
Completed 12/22

Clock Cycle 6393:
Completed 13/22

Clock Cycle 6394:
Completed 14/22

Clock Cycle 6395:
Completed 15/22

Clock Cycle 6396:
Completed 16/22

Clock Cycle 6397:
Completed 17/22

Clock Cycle 6398:
Completed 18/22

Clock Cycle 6399:
Completed 19/22

Clock Cycle 6400:
Completed 20/22

Clock Cycle 6401:
Completed 21/22

Clock Cycle 6402:
Completed 22/22
Finished Instruction sw 1804 0 on Line 908

Clock Cycle 6403:
Started lw 2008 $t0 on Line 912
Completed 1/2

Clock Cycle 6404:
Completed 2/2
$t0 = 0
Finished Instruction lw 2008 $t0 on Line 912

Clock Cycle 6405:
Started lw 1300 $t2 on Line 911
Completed 1/2
addi$t3,$t0,1480
$t3 = 1480

Clock Cycle 6406:
Completed 2/2
$t2 = 3020
Finished Instruction lw 1300 $t2 on Line 911
DRAM Request(Read) Issued for lw 808 $t1 on Line 914

Clock Cycle 6407:
Started lw 808 $t1 on Line 914
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6408:
Completed 2/22

Clock Cycle 6409:
Completed 3/22

Clock Cycle 6410:
Completed 4/22

Clock Cycle 6411:
Completed 5/22

Clock Cycle 6412:
Completed 6/22

Clock Cycle 6413:
Completed 7/22

Clock Cycle 6414:
Completed 8/22

Clock Cycle 6415:
Completed 9/22

Clock Cycle 6416:
Completed 10/22

Clock Cycle 6417:
Completed 11/22

Clock Cycle 6418:
Completed 12/22

Clock Cycle 6419:
Completed 13/22

Clock Cycle 6420:
Completed 14/22

Clock Cycle 6421:
Completed 15/22

Clock Cycle 6422:
Completed 16/22

Clock Cycle 6423:
Completed 17/22

Clock Cycle 6424:
Completed 18/22

Clock Cycle 6425:
Completed 19/22

Clock Cycle 6426:
Completed 20/22

Clock Cycle 6427:
Completed 21/22

Clock Cycle 6428:
Completed 22/22
$t1 = 0
Finished Instruction lw 808 $t1 on Line 914

Clock Cycle 6429:
addi$t3,$t1,2132
$t3 = 2132

Clock Cycle 6430:
DRAM Request(Write) Issued for sw 1472 3020 on Line 916

Clock Cycle 6431:
Started sw 1472 3020 on Line 916
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 336 6932 on Line 917

Clock Cycle 6432:
Completed 2/12
DRAM Request(Write) Issued for sw 3272 3020 on Line 918

Clock Cycle 6433:
Completed 3/12
DRAM Request(Read) Issued for lw 1284 $t2 on Line 919

Clock Cycle 6434:
Completed 4/12
DRAM Request(Read) Issued for lw 1312 $t0 on Line 920

Clock Cycle 6435:
Completed 5/12
DRAM Request(Read) Issued for lw 2652 $t4 on Line 921

Clock Cycle 6436:
Completed 6/12
DRAM Request(Read) Issued for lw 3616 $t1 on Line 922

Clock Cycle 6437:
Completed 7/12
DRAM Request(Read) Issued for lw 1144 $t3 on Line 923

Clock Cycle 6438:
Completed 8/12

Clock Cycle 6439:
Completed 9/12

Clock Cycle 6440:
Completed 10/12

Clock Cycle 6441:
Completed 11/12

Clock Cycle 6442:
Completed 12/12
Finished Instruction sw 1472 3020 on Line 916

Clock Cycle 6443:
Started lw 1284 $t2 on Line 919
Completed 1/2

Clock Cycle 6444:
Completed 2/2
$t2 = 0
Finished Instruction lw 1284 $t2 on Line 919

Clock Cycle 6445:
Started lw 1312 $t0 on Line 920
Completed 1/2

Clock Cycle 6446:
Completed 2/2
$t0 = 0
Finished Instruction lw 1312 $t0 on Line 920

Clock Cycle 6447:
Started lw 1144 $t3 on Line 923
Completed 1/2

Clock Cycle 6448:
Completed 2/2
$t3 = 0
Finished Instruction lw 1144 $t3 on Line 923

Clock Cycle 6449:
Started lw 2652 $t4 on Line 921
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6450:
Completed 2/22

Clock Cycle 6451:
Completed 3/22

Clock Cycle 6452:
Completed 4/22

Clock Cycle 6453:
Completed 5/22

Clock Cycle 6454:
Completed 6/22

Clock Cycle 6455:
Completed 7/22

Clock Cycle 6456:
Completed 8/22

Clock Cycle 6457:
Completed 9/22

Clock Cycle 6458:
Completed 10/22
Memory at 1472 = 3020

Clock Cycle 6459:
Completed 11/22

Clock Cycle 6460:
Completed 12/22

Clock Cycle 6461:
Completed 13/22

Clock Cycle 6462:
Completed 14/22

Clock Cycle 6463:
Completed 15/22

Clock Cycle 6464:
Completed 16/22

Clock Cycle 6465:
Completed 17/22

Clock Cycle 6466:
Completed 18/22

Clock Cycle 6467:
Completed 19/22

Clock Cycle 6468:
Completed 20/22

Clock Cycle 6469:
Completed 21/22

Clock Cycle 6470:
Completed 22/22
$t4 = 0
Finished Instruction lw 2652 $t4 on Line 921

Clock Cycle 6471:
Started sw 336 6932 on Line 917
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2060 $t4 on Line 924

Clock Cycle 6472:
Completed 2/12
DRAM Request(Read) Issued for lw 2660 $t3 on Line 925

Clock Cycle 6473:
Completed 3/12

Clock Cycle 6474:
Completed 4/12

Clock Cycle 6475:
Completed 5/12

Clock Cycle 6476:
Completed 6/12

Clock Cycle 6477:
Completed 7/12

Clock Cycle 6478:
Completed 8/12

Clock Cycle 6479:
Completed 9/12

Clock Cycle 6480:
Completed 10/12

Clock Cycle 6481:
Completed 11/12

Clock Cycle 6482:
Completed 12/12
Finished Instruction sw 336 6932 on Line 917

Clock Cycle 6483:
Started sw 3272 3020 on Line 918
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6484:
Completed 2/22

Clock Cycle 6485:
Completed 3/22

Clock Cycle 6486:
Completed 4/22

Clock Cycle 6487:
Completed 5/22

Clock Cycle 6488:
Completed 6/22

Clock Cycle 6489:
Completed 7/22

Clock Cycle 6490:
Completed 8/22

Clock Cycle 6491:
Completed 9/22

Clock Cycle 6492:
Completed 10/22
Memory at 336 = 6932

Clock Cycle 6493:
Completed 11/22

Clock Cycle 6494:
Completed 12/22

Clock Cycle 6495:
Completed 13/22

Clock Cycle 6496:
Completed 14/22

Clock Cycle 6497:
Completed 15/22

Clock Cycle 6498:
Completed 16/22

Clock Cycle 6499:
Completed 17/22

Clock Cycle 6500:
Completed 18/22

Clock Cycle 6501:
Completed 19/22

Clock Cycle 6502:
Completed 20/22

Clock Cycle 6503:
Completed 21/22

Clock Cycle 6504:
Completed 22/22
Finished Instruction sw 3272 3020 on Line 918

Clock Cycle 6505:
Started lw 3616 $t1 on Line 922
Completed 1/2

Clock Cycle 6506:
Completed 2/2
$t1 = 0
Finished Instruction lw 3616 $t1 on Line 922

Clock Cycle 6507:
Started lw 2060 $t4 on Line 924
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t1,3740
$t2 = 3740

Clock Cycle 6508:
Completed 2/22

Clock Cycle 6509:
Completed 3/22

Clock Cycle 6510:
Completed 4/22

Clock Cycle 6511:
Completed 5/22

Clock Cycle 6512:
Completed 6/22

Clock Cycle 6513:
Completed 7/22

Clock Cycle 6514:
Completed 8/22

Clock Cycle 6515:
Completed 9/22

Clock Cycle 6516:
Completed 10/22
Memory at 3272 = 3020

Clock Cycle 6517:
Completed 11/22

Clock Cycle 6518:
Completed 12/22

Clock Cycle 6519:
Completed 13/22

Clock Cycle 6520:
Completed 14/22

Clock Cycle 6521:
Completed 15/22

Clock Cycle 6522:
Completed 16/22

Clock Cycle 6523:
Completed 17/22

Clock Cycle 6524:
Completed 18/22

Clock Cycle 6525:
Completed 19/22

Clock Cycle 6526:
Completed 20/22

Clock Cycle 6527:
Completed 21/22

Clock Cycle 6528:
Completed 22/22
$t4 = 0
Finished Instruction lw 2060 $t4 on Line 924

Clock Cycle 6529:
Started lw 2660 $t3 on Line 925
Completed 1/2

Clock Cycle 6530:
Completed 2/2
$t3 = 0
Finished Instruction lw 2660 $t3 on Line 925

Clock Cycle 6531:
addi$t1,$t3,2000
$t1 = 2000

Clock Cycle 6532:
addi$t1,$t3,1476
$t1 = 1476

Clock Cycle 6533:
DRAM Request(Write) Issued for sw 2928 1476 on Line 929

Clock Cycle 6534:
Started sw 2928 1476 on Line 929
Completed 1/2
addi$t4,$t2,3116
$t4 = 6856

Clock Cycle 6535:
Completed 2/2
Finished Instruction sw 2928 1476 on Line 929
DRAM Request(Read) Issued for lw 3512 $t4 on Line 931

Clock Cycle 6536:
Started lw 3512 $t4 on Line 931
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2200 1476 on Line 932

Clock Cycle 6537:
Completed 2/22
addi$t2,$t0,2044
$t2 = 2044

Clock Cycle 6538:
Completed 3/22
DRAM Request(Read) Issued for lw 1840 $t1 on Line 934

Clock Cycle 6539:
Completed 4/22

Clock Cycle 6540:
Completed 5/22

Clock Cycle 6541:
Completed 6/22

Clock Cycle 6542:
Completed 7/22

Clock Cycle 6543:
Completed 8/22

Clock Cycle 6544:
Completed 9/22

Clock Cycle 6545:
Completed 10/22
Memory at 2928 = 1476

Clock Cycle 6546:
Completed 11/22

Clock Cycle 6547:
Completed 12/22

Clock Cycle 6548:
Completed 13/22

Clock Cycle 6549:
Completed 14/22

Clock Cycle 6550:
Completed 15/22

Clock Cycle 6551:
Completed 16/22

Clock Cycle 6552:
Completed 17/22

Clock Cycle 6553:
Completed 18/22

Clock Cycle 6554:
Completed 19/22

Clock Cycle 6555:
Completed 20/22

Clock Cycle 6556:
Completed 21/22

Clock Cycle 6557:
Completed 22/22
$t4 = 0
Finished Instruction lw 3512 $t4 on Line 931

Clock Cycle 6558:
Started lw 1840 $t1 on Line 934
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6559:
Completed 2/12

Clock Cycle 6560:
Completed 3/12

Clock Cycle 6561:
Completed 4/12

Clock Cycle 6562:
Completed 5/12

Clock Cycle 6563:
Completed 6/12

Clock Cycle 6564:
Completed 7/12

Clock Cycle 6565:
Completed 8/12

Clock Cycle 6566:
Completed 9/12

Clock Cycle 6567:
Completed 10/12

Clock Cycle 6568:
Completed 11/12

Clock Cycle 6569:
Completed 12/12
$t1 = 0
Finished Instruction lw 1840 $t1 on Line 934

Clock Cycle 6570:
Started sw 2200 1476 on Line 932
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t1,228
$t0 = 228

Clock Cycle 6571:
Completed 2/12
DRAM Request(Write) Issued for sw 2412 0 on Line 936

Clock Cycle 6572:
Completed 3/12
DRAM Request(Write) Issued for sw 228 2044 on Line 937

Clock Cycle 6573:
Completed 4/12
DRAM Request(Read) Issued for lw 3576 $t3 on Line 938

Clock Cycle 6574:
Completed 5/12

Clock Cycle 6575:
Completed 6/12

Clock Cycle 6576:
Completed 7/12

Clock Cycle 6577:
Completed 8/12

Clock Cycle 6578:
Completed 9/12

Clock Cycle 6579:
Completed 10/12

Clock Cycle 6580:
Completed 11/12

Clock Cycle 6581:
Completed 12/12
Finished Instruction sw 2200 1476 on Line 932

Clock Cycle 6582:
Started sw 2412 0 on Line 936
Completed 1/2

Clock Cycle 6583:
Completed 2/2
Finished Instruction sw 2412 0 on Line 936

Clock Cycle 6584:
Started lw 3576 $t3 on Line 938
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6585:
Completed 2/22

Clock Cycle 6586:
Completed 3/22

Clock Cycle 6587:
Completed 4/22

Clock Cycle 6588:
Completed 5/22

Clock Cycle 6589:
Completed 6/22

Clock Cycle 6590:
Completed 7/22

Clock Cycle 6591:
Completed 8/22

Clock Cycle 6592:
Completed 9/22

Clock Cycle 6593:
Completed 10/22
Memory at 2200 = 1476

Clock Cycle 6594:
Completed 11/22

Clock Cycle 6595:
Completed 12/22

Clock Cycle 6596:
Completed 13/22

Clock Cycle 6597:
Completed 14/22

Clock Cycle 6598:
Completed 15/22

Clock Cycle 6599:
Completed 16/22

Clock Cycle 6600:
Completed 17/22

Clock Cycle 6601:
Completed 18/22

Clock Cycle 6602:
Completed 19/22

Clock Cycle 6603:
Completed 20/22

Clock Cycle 6604:
Completed 21/22

Clock Cycle 6605:
Completed 22/22
$t3 = 0
Finished Instruction lw 3576 $t3 on Line 938

Clock Cycle 6606:
Started sw 228 2044 on Line 937
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t2,708
$t3 = 2752

Clock Cycle 6607:
Completed 2/12
DRAM Request(Write) Issued for sw 660 2044 on Line 940

Clock Cycle 6608:
Completed 3/12
addi$t4,$t4,3156
$t4 = 3156

Clock Cycle 6609:
Completed 4/12
DRAM Request(Write) Issued for sw 1516 3156 on Line 942

Clock Cycle 6610:
Completed 5/12
addi$t4,$t2,2280
$t4 = 4324

Clock Cycle 6611:
Completed 6/12
DRAM Request(Write) Issued for sw 1488 228 on Line 944

Clock Cycle 6612:
Completed 7/12
DRAM Request(Read) Issued for lw 3916 $t2 on Line 945

Clock Cycle 6613:
Completed 8/12
addi$t3,$t1,3688
$t3 = 3688

Clock Cycle 6614:
Completed 9/12
DRAM Request(Read) Issued for lw 3776 $t4 on Line 947

Clock Cycle 6615:
Completed 10/12

Clock Cycle 6616:
Completed 11/12

Clock Cycle 6617:
Completed 12/12
Finished Instruction sw 228 2044 on Line 937

Clock Cycle 6618:
Started sw 660 2044 on Line 940
Completed 1/2

Clock Cycle 6619:
Completed 2/2
Finished Instruction sw 660 2044 on Line 940

Clock Cycle 6620:
Started lw 3916 $t2 on Line 945
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6621:
Completed 2/22

Clock Cycle 6622:
Completed 3/22

Clock Cycle 6623:
Completed 4/22

Clock Cycle 6624:
Completed 5/22

Clock Cycle 6625:
Completed 6/22

Clock Cycle 6626:
Completed 7/22

Clock Cycle 6627:
Completed 8/22

Clock Cycle 6628:
Completed 9/22

Clock Cycle 6629:
Completed 10/22
Memory at 228 = 2044
Memory at 660 = 2044

Clock Cycle 6630:
Completed 11/22

Clock Cycle 6631:
Completed 12/22

Clock Cycle 6632:
Completed 13/22

Clock Cycle 6633:
Completed 14/22

Clock Cycle 6634:
Completed 15/22

Clock Cycle 6635:
Completed 16/22

Clock Cycle 6636:
Completed 17/22

Clock Cycle 6637:
Completed 18/22

Clock Cycle 6638:
Completed 19/22

Clock Cycle 6639:
Completed 20/22

Clock Cycle 6640:
Completed 21/22

Clock Cycle 6641:
Completed 22/22
$t2 = 0
Finished Instruction lw 3916 $t2 on Line 945

Clock Cycle 6642:
Started lw 3776 $t4 on Line 947
Completed 1/2
addi$t3,$t2,2752
$t3 = 2752

Clock Cycle 6643:
Completed 2/2
$t4 = 0
Finished Instruction lw 3776 $t4 on Line 947

Clock Cycle 6644:
Started sw 1516 3156 on Line 942
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 692 $t4 on Line 949

Clock Cycle 6645:
Completed 2/12

Clock Cycle 6646:
Completed 3/12

Clock Cycle 6647:
Completed 4/12

Clock Cycle 6648:
Completed 5/12

Clock Cycle 6649:
Completed 6/12

Clock Cycle 6650:
Completed 7/12

Clock Cycle 6651:
Completed 8/12

Clock Cycle 6652:
Completed 9/12

Clock Cycle 6653:
Completed 10/12

Clock Cycle 6654:
Completed 11/12

Clock Cycle 6655:
Completed 12/12
Finished Instruction sw 1516 3156 on Line 942

Clock Cycle 6656:
Started sw 1488 228 on Line 944
Completed 1/2

Clock Cycle 6657:
Completed 2/2
Finished Instruction sw 1488 228 on Line 944

Clock Cycle 6658:
Started lw 692 $t4 on Line 949
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6659:
Completed 2/22

Clock Cycle 6660:
Completed 3/22

Clock Cycle 6661:
Completed 4/22

Clock Cycle 6662:
Completed 5/22

Clock Cycle 6663:
Completed 6/22

Clock Cycle 6664:
Completed 7/22

Clock Cycle 6665:
Completed 8/22

Clock Cycle 6666:
Completed 9/22

Clock Cycle 6667:
Completed 10/22
Memory at 1488 = 228
Memory at 1516 = 3156

Clock Cycle 6668:
Completed 11/22

Clock Cycle 6669:
Completed 12/22

Clock Cycle 6670:
Completed 13/22

Clock Cycle 6671:
Completed 14/22

Clock Cycle 6672:
Completed 15/22

Clock Cycle 6673:
Completed 16/22

Clock Cycle 6674:
Completed 17/22

Clock Cycle 6675:
Completed 18/22

Clock Cycle 6676:
Completed 19/22

Clock Cycle 6677:
Completed 20/22

Clock Cycle 6678:
Completed 21/22

Clock Cycle 6679:
Completed 22/22
$t4 = 3172
Finished Instruction lw 692 $t4 on Line 949

Clock Cycle 6680:
addi$t4,$t2,1176
$t4 = 1176

Clock Cycle 6681:
DRAM Request(Read) Issued for lw 2476 $t3 on Line 951

Clock Cycle 6682:
Started lw 2476 $t3 on Line 951
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1324 1176 on Line 952

Clock Cycle 6683:
Completed 2/12
DRAM Request(Write) Issued for sw 952 1176 on Line 953

Clock Cycle 6684:
Completed 3/12
DRAM Request(Read) Issued for lw 3152 $t1 on Line 954

Clock Cycle 6685:
Completed 4/12

Clock Cycle 6686:
Completed 5/12

Clock Cycle 6687:
Completed 6/12

Clock Cycle 6688:
Completed 7/12

Clock Cycle 6689:
Completed 8/12

Clock Cycle 6690:
Completed 9/12

Clock Cycle 6691:
Completed 10/12

Clock Cycle 6692:
Completed 11/12

Clock Cycle 6693:
Completed 12/12
$t3 = 0
Finished Instruction lw 2476 $t3 on Line 951

Clock Cycle 6694:
Started lw 3152 $t1 on Line 954
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 6695:
Completed 2/12

Clock Cycle 6696:
Completed 3/12

Clock Cycle 6697:
Completed 4/12

Clock Cycle 6698:
Completed 5/12

Clock Cycle 6699:
Completed 6/12

Clock Cycle 6700:
Completed 7/12

Clock Cycle 6701:
Completed 8/12

Clock Cycle 6702:
Completed 9/12

Clock Cycle 6703:
Completed 10/12

Clock Cycle 6704:
Completed 11/12

Clock Cycle 6705:
Completed 12/12
$t1 = 0
Finished Instruction lw 3152 $t1 on Line 954

Clock Cycle 6706:
Started sw 1324 1176 on Line 952
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t4,1360
$t1 = 2536

Clock Cycle 6707:
Completed 2/12
addi$t0,$t2,1056
$t0 = 1056

Clock Cycle 6708:
Completed 3/12
DRAM Request(Read) Issued for lw 2848 $t0 on Line 957

Clock Cycle 6709:
Completed 4/12
DRAM Request(Write) Issued for sw 308 2536 on Line 958

Clock Cycle 6710:
Completed 5/12

Clock Cycle 6711:
Completed 6/12

Clock Cycle 6712:
Completed 7/12

Clock Cycle 6713:
Completed 8/12

Clock Cycle 6714:
Completed 9/12

Clock Cycle 6715:
Completed 10/12

Clock Cycle 6716:
Completed 11/12

Clock Cycle 6717:
Completed 12/12
Finished Instruction sw 1324 1176 on Line 952

Clock Cycle 6718:
Started lw 2848 $t0 on Line 957
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6719:
Completed 2/22

Clock Cycle 6720:
Completed 3/22

Clock Cycle 6721:
Completed 4/22

Clock Cycle 6722:
Completed 5/22

Clock Cycle 6723:
Completed 6/22

Clock Cycle 6724:
Completed 7/22

Clock Cycle 6725:
Completed 8/22

Clock Cycle 6726:
Completed 9/22

Clock Cycle 6727:
Completed 10/22
Memory at 1324 = 1176

Clock Cycle 6728:
Completed 11/22

Clock Cycle 6729:
Completed 12/22

Clock Cycle 6730:
Completed 13/22

Clock Cycle 6731:
Completed 14/22

Clock Cycle 6732:
Completed 15/22

Clock Cycle 6733:
Completed 16/22

Clock Cycle 6734:
Completed 17/22

Clock Cycle 6735:
Completed 18/22

Clock Cycle 6736:
Completed 19/22

Clock Cycle 6737:
Completed 20/22

Clock Cycle 6738:
Completed 21/22

Clock Cycle 6739:
Completed 22/22
$t0 = 0
Finished Instruction lw 2848 $t0 on Line 957

Clock Cycle 6740:
Started sw 952 1176 on Line 953
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1620 0 on Line 959

Clock Cycle 6741:
Completed 2/12
DRAM Request(Write) Issued for sw 880 1176 on Line 960

Clock Cycle 6742:
Completed 3/12
DRAM Request(Write) Issued for sw 16 2536 on Line 961

Clock Cycle 6743:
Completed 4/12
addi$t1,$t4,3908
$t1 = 5084

Clock Cycle 6744:
Completed 5/12
addi$t2,$t3,3836
$t2 = 3836

Clock Cycle 6745:
Completed 6/12
addi$t0,$t4,336
$t0 = 1512

Clock Cycle 6746:
Completed 7/12
addi$t1,$t3,960
$t1 = 960

Clock Cycle 6747:
Completed 8/12
DRAM Request(Write) Issued for sw 1884 3836 on Line 966

Clock Cycle 6748:
Completed 9/12
DRAM Request(Read) Issued for lw 304 $t2 on Line 967

Clock Cycle 6749:
Completed 10/12

Clock Cycle 6750:
Completed 11/12

Clock Cycle 6751:
Completed 12/12
Finished Instruction sw 952 1176 on Line 953

Clock Cycle 6752:
Started lw 304 $t2 on Line 967
Completed 1/2

Clock Cycle 6753:
Completed 2/2
$t2 = 0
Finished Instruction lw 304 $t2 on Line 967

Clock Cycle 6754:
Started sw 308 2536 on Line 958
Completed 1/2
DRAM Request(Read) Issued for lw 212 $t2 on Line 968

Clock Cycle 6755:
Completed 2/2
Finished Instruction sw 308 2536 on Line 958
addi$t4,$t4,2188
$t4 = 3364

Clock Cycle 6756:
Started sw 880 1176 on Line 960
Completed 1/2
DRAM Request(Read) Issued for lw 2132 $t4 on Line 970

Clock Cycle 6757:
Completed 2/2
Finished Instruction sw 880 1176 on Line 960
DRAM Request(Read) Issued for lw 2076 $t3 on Line 971

Clock Cycle 6758:
Started sw 16 2536 on Line 961
Completed 1/2

Clock Cycle 6759:
Completed 2/2
Finished Instruction sw 16 2536 on Line 961

Clock Cycle 6760:
Started lw 212 $t2 on Line 968
Completed 1/2

Clock Cycle 6761:
Completed 2/2
$t2 = 0
Finished Instruction lw 212 $t2 on Line 968

Clock Cycle 6762:
Started lw 2132 $t4 on Line 970
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6763:
Completed 2/22

Clock Cycle 6764:
Completed 3/22

Clock Cycle 6765:
Completed 4/22

Clock Cycle 6766:
Completed 5/22

Clock Cycle 6767:
Completed 6/22

Clock Cycle 6768:
Completed 7/22

Clock Cycle 6769:
Completed 8/22

Clock Cycle 6770:
Completed 9/22

Clock Cycle 6771:
Completed 10/22
Memory at 16 = 2536
Memory at 308 = 2536
Memory at 880 = 1176
Memory at 952 = 1176

Clock Cycle 6772:
Completed 11/22

Clock Cycle 6773:
Completed 12/22

Clock Cycle 6774:
Completed 13/22

Clock Cycle 6775:
Completed 14/22

Clock Cycle 6776:
Completed 15/22

Clock Cycle 6777:
Completed 16/22

Clock Cycle 6778:
Completed 17/22

Clock Cycle 6779:
Completed 18/22

Clock Cycle 6780:
Completed 19/22

Clock Cycle 6781:
Completed 20/22

Clock Cycle 6782:
Completed 21/22

Clock Cycle 6783:
Completed 22/22
$t4 = 0
Finished Instruction lw 2132 $t4 on Line 970

Clock Cycle 6784:
Started lw 2076 $t3 on Line 971
Completed 1/2

Clock Cycle 6785:
Completed 2/2
$t3 = 912
Finished Instruction lw 2076 $t3 on Line 971

Clock Cycle 6786:
Started sw 1620 0 on Line 959
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t3,1596
$t1 = 2508

Clock Cycle 6787:
Completed 2/12
addi$t3,$t2,1540
$t3 = 1540

Clock Cycle 6788:
Completed 3/12
addi$t3,$t0,1900
$t3 = 3412

Clock Cycle 6789:
Completed 4/12
DRAM Request(Write) Issued for sw 2008 0 on Line 975

Clock Cycle 6790:
Completed 5/12
DRAM Request(Read) Issued for lw 3212 $t2 on Line 976

Clock Cycle 6791:
Completed 6/12
DRAM Request(Read) Issued for lw 496 $t4 on Line 977

Clock Cycle 6792:
Completed 7/12

Clock Cycle 6793:
Completed 8/12

Clock Cycle 6794:
Completed 9/12

Clock Cycle 6795:
Completed 10/12

Clock Cycle 6796:
Completed 11/12

Clock Cycle 6797:
Completed 12/12
Finished Instruction sw 1620 0 on Line 959

Clock Cycle 6798:
Started sw 1884 3836 on Line 966
Completed 1/2

Clock Cycle 6799:
Completed 2/2
Finished Instruction sw 1884 3836 on Line 966

Clock Cycle 6800:
Started sw 2008 0 on Line 975
Completed 1/2

Clock Cycle 6801:
Completed 2/2
Finished Instruction sw 2008 0 on Line 975

Clock Cycle 6802:
Started lw 496 $t4 on Line 977
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6803:
Completed 2/22

Clock Cycle 6804:
Completed 3/22

Clock Cycle 6805:
Completed 4/22

Clock Cycle 6806:
Completed 5/22

Clock Cycle 6807:
Completed 6/22

Clock Cycle 6808:
Completed 7/22

Clock Cycle 6809:
Completed 8/22

Clock Cycle 6810:
Completed 9/22

Clock Cycle 6811:
Completed 10/22
Memory at 1620 = 0
Memory at 1884 = 3836

Clock Cycle 6812:
Completed 11/22

Clock Cycle 6813:
Completed 12/22

Clock Cycle 6814:
Completed 13/22

Clock Cycle 6815:
Completed 14/22

Clock Cycle 6816:
Completed 15/22

Clock Cycle 6817:
Completed 16/22

Clock Cycle 6818:
Completed 17/22

Clock Cycle 6819:
Completed 18/22

Clock Cycle 6820:
Completed 19/22

Clock Cycle 6821:
Completed 20/22

Clock Cycle 6822:
Completed 21/22

Clock Cycle 6823:
Completed 22/22
$t4 = 2992
Finished Instruction lw 496 $t4 on Line 977

Clock Cycle 6824:
Started lw 3212 $t2 on Line 976
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 6825:
Completed 2/12

Clock Cycle 6826:
Completed 3/12

Clock Cycle 6827:
Completed 4/12

Clock Cycle 6828:
Completed 5/12

Clock Cycle 6829:
Completed 6/12

Clock Cycle 6830:
Completed 7/12

Clock Cycle 6831:
Completed 8/12

Clock Cycle 6832:
Completed 9/12

Clock Cycle 6833:
Completed 10/12

Clock Cycle 6834:
Completed 11/12

Clock Cycle 6835:
Completed 12/12
$t2 = 0
Finished Instruction lw 3212 $t2 on Line 976

Clock Cycle 6836:
addi$t4,$t2,2028
$t4 = 2028

Clock Cycle 6837:
DRAM Request(Read) Issued for lw 1464 $t3 on Line 979

Clock Cycle 6838:
Started lw 1464 $t3 on Line 979
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t1,2028
$t2 = 4536

Clock Cycle 6839:
Completed 2/12
addi$t4,$t4,2024
$t4 = 4052

Clock Cycle 6840:
Completed 3/12
DRAM Request(Write) Issued for sw 2764 4536 on Line 982

Clock Cycle 6841:
Completed 4/12

Clock Cycle 6842:
Completed 5/12

Clock Cycle 6843:
Completed 6/12

Clock Cycle 6844:
Completed 7/12

Clock Cycle 6845:
Completed 8/12

Clock Cycle 6846:
Completed 9/12

Clock Cycle 6847:
Completed 10/12

Clock Cycle 6848:
Completed 11/12

Clock Cycle 6849:
Completed 12/12
$t3 = 0
Finished Instruction lw 1464 $t3 on Line 979

Clock Cycle 6850:
Started sw 2764 4536 on Line 982
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3792 $t3 on Line 983

Clock Cycle 6851:
Completed 2/12

Clock Cycle 6852:
Completed 3/12

Clock Cycle 6853:
Completed 4/12

Clock Cycle 6854:
Completed 5/12

Clock Cycle 6855:
Completed 6/12

Clock Cycle 6856:
Completed 7/12

Clock Cycle 6857:
Completed 8/12

Clock Cycle 6858:
Completed 9/12

Clock Cycle 6859:
Completed 10/12

Clock Cycle 6860:
Completed 11/12

Clock Cycle 6861:
Completed 12/12
Finished Instruction sw 2764 4536 on Line 982

Clock Cycle 6862:
Started lw 3792 $t3 on Line 983
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6863:
Completed 2/22

Clock Cycle 6864:
Completed 3/22

Clock Cycle 6865:
Completed 4/22

Clock Cycle 6866:
Completed 5/22

Clock Cycle 6867:
Completed 6/22

Clock Cycle 6868:
Completed 7/22

Clock Cycle 6869:
Completed 8/22

Clock Cycle 6870:
Completed 9/22

Clock Cycle 6871:
Completed 10/22
Memory at 2764 = 4536

Clock Cycle 6872:
Completed 11/22

Clock Cycle 6873:
Completed 12/22

Clock Cycle 6874:
Completed 13/22

Clock Cycle 6875:
Completed 14/22

Clock Cycle 6876:
Completed 15/22

Clock Cycle 6877:
Completed 16/22

Clock Cycle 6878:
Completed 17/22

Clock Cycle 6879:
Completed 18/22

Clock Cycle 6880:
Completed 19/22

Clock Cycle 6881:
Completed 20/22

Clock Cycle 6882:
Completed 21/22

Clock Cycle 6883:
Completed 22/22
$t3 = 3412
Finished Instruction lw 3792 $t3 on Line 983

Clock Cycle 6884:
addi$t2,$t3,292
$t2 = 3704

Clock Cycle 6885:
DRAM Request(Read) Issued for lw 3920 $t3 on Line 985

Clock Cycle 6886:
Started lw 3920 $t3 on Line 985
Completed 1/2
DRAM Request(Write) Issued for sw 3228 1512 on Line 986

Clock Cycle 6887:
Completed 2/2
$t3 = 0
Finished Instruction lw 3920 $t3 on Line 985
DRAM Request(Write) Issued for sw 2488 2508 on Line 987

Clock Cycle 6888:
Started sw 3228 1512 on Line 986
Completed 1/2
DRAM Request(Write) Issued for sw 3052 1512 on Line 988

Clock Cycle 6889:
Completed 2/2
Finished Instruction sw 3228 1512 on Line 986
DRAM Request(Write) Issued for sw 1348 3704 on Line 989

Clock Cycle 6890:
Started sw 2488 2508 on Line 987
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2736 0 on Line 990

Clock Cycle 6891:
Completed 2/22
DRAM Request(Read) Issued for lw 1884 $t0 on Line 991

Clock Cycle 6892:
Completed 3/22

Clock Cycle 6893:
Completed 4/22

Clock Cycle 6894:
Completed 5/22

Clock Cycle 6895:
Completed 6/22

Clock Cycle 6896:
Completed 7/22

Clock Cycle 6897:
Completed 8/22

Clock Cycle 6898:
Completed 9/22

Clock Cycle 6899:
Completed 10/22
Memory at 3228 = 1512

Clock Cycle 6900:
Completed 11/22

Clock Cycle 6901:
Completed 12/22

Clock Cycle 6902:
Completed 13/22

Clock Cycle 6903:
Completed 14/22

Clock Cycle 6904:
Completed 15/22

Clock Cycle 6905:
Completed 16/22

Clock Cycle 6906:
Completed 17/22

Clock Cycle 6907:
Completed 18/22

Clock Cycle 6908:
Completed 19/22

Clock Cycle 6909:
Completed 20/22

Clock Cycle 6910:
Completed 21/22

Clock Cycle 6911:
Completed 22/22
Finished Instruction sw 2488 2508 on Line 987

Clock Cycle 6912:
Started sw 3052 1512 on Line 988
Completed 1/2

Clock Cycle 6913:
Completed 2/2
Finished Instruction sw 3052 1512 on Line 988

Clock Cycle 6914:
Started sw 2736 0 on Line 990
Completed 1/2

Clock Cycle 6915:
Completed 2/2
Finished Instruction sw 2736 0 on Line 990

Clock Cycle 6916:
Started sw 1348 3704 on Line 989
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6917:
Completed 2/22

Clock Cycle 6918:
Completed 3/22

Clock Cycle 6919:
Completed 4/22

Clock Cycle 6920:
Completed 5/22

Clock Cycle 6921:
Completed 6/22

Clock Cycle 6922:
Completed 7/22

Clock Cycle 6923:
Completed 8/22

Clock Cycle 6924:
Completed 9/22

Clock Cycle 6925:
Completed 10/22
Memory at 2488 = 2508
Memory at 3052 = 1512

Clock Cycle 6926:
Completed 11/22

Clock Cycle 6927:
Completed 12/22

Clock Cycle 6928:
Completed 13/22

Clock Cycle 6929:
Completed 14/22

Clock Cycle 6930:
Completed 15/22

Clock Cycle 6931:
Completed 16/22

Clock Cycle 6932:
Completed 17/22

Clock Cycle 6933:
Completed 18/22

Clock Cycle 6934:
Completed 19/22

Clock Cycle 6935:
Completed 20/22

Clock Cycle 6936:
Completed 21/22

Clock Cycle 6937:
Completed 22/22
Finished Instruction sw 1348 3704 on Line 989

Clock Cycle 6938:
Started lw 1884 $t0 on Line 991
Completed 1/2

Clock Cycle 6939:
Completed 2/2
$t0 = 3836
Finished Instruction lw 1884 $t0 on Line 991

Clock Cycle 6940:
DRAM Request(Read) Issued for lw 2236 $t0 on Line 992

Clock Cycle 6941:
Started lw 2236 $t0 on Line 992
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1556 $t2 on Line 993

Clock Cycle 6942:
Completed 2/22

Clock Cycle 6943:
Completed 3/22

Clock Cycle 6944:
Completed 4/22

Clock Cycle 6945:
Completed 5/22

Clock Cycle 6946:
Completed 6/22

Clock Cycle 6947:
Completed 7/22

Clock Cycle 6948:
Completed 8/22

Clock Cycle 6949:
Completed 9/22

Clock Cycle 6950:
Completed 10/22
Memory at 1348 = 3704

Clock Cycle 6951:
Completed 11/22

Clock Cycle 6952:
Completed 12/22

Clock Cycle 6953:
Completed 13/22

Clock Cycle 6954:
Completed 14/22

Clock Cycle 6955:
Completed 15/22

Clock Cycle 6956:
Completed 16/22

Clock Cycle 6957:
Completed 17/22

Clock Cycle 6958:
Completed 18/22

Clock Cycle 6959:
Completed 19/22

Clock Cycle 6960:
Completed 20/22

Clock Cycle 6961:
Completed 21/22

Clock Cycle 6962:
Completed 22/22
$t0 = 0
Finished Instruction lw 2236 $t0 on Line 992

Clock Cycle 6963:
Started lw 1556 $t2 on Line 993
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t0,1144
$t3 = 1144

Clock Cycle 6964:
Completed 2/12

Clock Cycle 6965:
Completed 3/12

Clock Cycle 6966:
Completed 4/12

Clock Cycle 6967:
Completed 5/12

Clock Cycle 6968:
Completed 6/12

Clock Cycle 6969:
Completed 7/12

Clock Cycle 6970:
Completed 8/12

Clock Cycle 6971:
Completed 9/12

Clock Cycle 6972:
Completed 10/12

Clock Cycle 6973:
Completed 11/12

Clock Cycle 6974:
Completed 12/12
$t2 = 4092
Finished Instruction lw 1556 $t2 on Line 993

Clock Cycle 6975:
addi$t2,$t3,2228
$t2 = 3372

Clock Cycle 6976:
DRAM Request(Write) Issued for sw 1856 4052 on Line 996

Clock Cycle 6977:
Started sw 1856 4052 on Line 996
Completed 1/2
addi$t1,$t3,2712
$t1 = 3856

Clock Cycle 6978:
Completed 2/2
Finished Instruction sw 1856 4052 on Line 996
DRAM Request(Write) Issued for sw 1544 4052 on Line 998

Clock Cycle 6979:
Started sw 1544 4052 on Line 998
Completed 1/2
DRAM Request(Read) Issued for lw 1792 $t3 on Line 999

Clock Cycle 6980:
Completed 2/2
Finished Instruction sw 1544 4052 on Line 998
addi$t2,$t0,2652
$t2 = 2652

Clock Cycle 6981:
Started lw 1792 $t3 on Line 999
Completed 1/2

Clock Cycle 6982:
Completed 2/2
$t3 = 0
Finished Instruction lw 1792 $t3 on Line 999

Clock Cycle 6983:
addi$t2,$t3,1172
$t2 = 1172

Clock Cycle 6984:
addi$t4,$t1,200
$t4 = 4056

Clock Cycle 6985:
addi$t0,$t4,1556
$t0 = 5612

Clock Cycle 6986:
addi$t0,$t3,3952
$t0 = 3952

Clock Cycle 6987:
addi$t3,$t1,1124
$t3 = 4980

Clock Cycle 6988:
DRAM Request(Write) Issued for sw 3576 3856 on Line 1006

Clock Cycle 6989:
Started sw 3576 3856 on Line 1006
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t0,212
$t1 = 4164

Clock Cycle 6990:
Completed 2/22
DRAM Request(Read) Issued for lw 696 $t4 on Line 1008

Clock Cycle 6991:
Completed 3/22

Clock Cycle 6992:
Completed 4/22

Clock Cycle 6993:
Completed 5/22

Clock Cycle 6994:
Completed 6/22

Clock Cycle 6995:
Completed 7/22

Clock Cycle 6996:
Completed 8/22

Clock Cycle 6997:
Completed 9/22

Clock Cycle 6998:
Completed 10/22
Memory at 1544 = 4052
Memory at 1856 = 4052

Clock Cycle 6999:
Completed 11/22

Clock Cycle 7000:
Completed 12/22

Clock Cycle 7001:
Completed 13/22

Clock Cycle 7002:
Completed 14/22

Clock Cycle 7003:
Completed 15/22

Clock Cycle 7004:
Completed 16/22

Clock Cycle 7005:
Completed 17/22

Clock Cycle 7006:
Completed 18/22

Clock Cycle 7007:
Completed 19/22

Clock Cycle 7008:
Completed 20/22

Clock Cycle 7009:
Completed 21/22

Clock Cycle 7010:
Completed 22/22
Finished Instruction sw 3576 3856 on Line 1006

Clock Cycle 7011:
Started lw 696 $t4 on Line 1008
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7012:
Completed 2/22

Clock Cycle 7013:
Completed 3/22

Clock Cycle 7014:
Completed 4/22

Clock Cycle 7015:
Completed 5/22

Clock Cycle 7016:
Completed 6/22

Clock Cycle 7017:
Completed 7/22

Clock Cycle 7018:
Completed 8/22

Clock Cycle 7019:
Completed 9/22

Clock Cycle 7020:
Completed 10/22
Memory at 3576 = 3856

Clock Cycle 7021:
Completed 11/22

Clock Cycle 7022:
Completed 12/22

Clock Cycle 7023:
Completed 13/22

Clock Cycle 7024:
Completed 14/22

Clock Cycle 7025:
Completed 15/22

Clock Cycle 7026:
Completed 16/22

Clock Cycle 7027:
Completed 17/22

Clock Cycle 7028:
Completed 18/22

Clock Cycle 7029:
Completed 19/22

Clock Cycle 7030:
Completed 20/22

Clock Cycle 7031:
Completed 21/22

Clock Cycle 7032:
Completed 22/22
$t4 = 0
Finished Instruction lw 696 $t4 on Line 1008

Clock Cycle 7033:
DRAM Request(Read) Issued for lw 3692 $t4 on Line 1009

Clock Cycle 7034:
Started lw 3692 $t4 on Line 1009
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t2,612
$t3 = 1784

Clock Cycle 7035:
Completed 2/12

Clock Cycle 7036:
Completed 3/12

Clock Cycle 7037:
Completed 4/12

Clock Cycle 7038:
Completed 5/12

Clock Cycle 7039:
Completed 6/12

Clock Cycle 7040:
Completed 7/12

Clock Cycle 7041:
Completed 8/12

Clock Cycle 7042:
Completed 9/12

Clock Cycle 7043:
Completed 10/12

Clock Cycle 7044:
Completed 11/12

Clock Cycle 7045:
Completed 12/12
$t4 = 0
Finished Instruction lw 3692 $t4 on Line 1009

Clock Cycle 7046:
addi$t1,$t4,1448
$t1 = 1448

Clock Cycle 7047:
addi$t2,$t2,3320
$t2 = 4492

Clock Cycle 7048:
DRAM Request(Read) Issued for lw 3832 $t1 on Line 1013

Clock Cycle 7049:
Started lw 3832 $t1 on Line 1013
Completed 1/2
DRAM Request(Write) Issued for sw 3096 0 on Line 1014

Clock Cycle 7050:
Completed 2/2
$t1 = 1168
Finished Instruction lw 3832 $t1 on Line 1013

Clock Cycle 7051:
Started sw 3096 0 on Line 1014
Completed 1/2
addi$t1,$t4,2888
$t1 = 2888

Clock Cycle 7052:
Completed 2/2
Finished Instruction sw 3096 0 on Line 1014
addi$t4,$t4,344
$t4 = 344

Clock Cycle 7053:
addi$t1,$t1,3820
$t1 = 6708

Clock Cycle 7054:
DRAM Request(Write) Issued for sw 436 1784 on Line 1018

Clock Cycle 7055:
Started sw 436 1784 on Line 1018
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t4,$t2,36
$t4 = 4528

Clock Cycle 7056:
Completed 2/22
addi$t2,$t4,52
$t2 = 4580

Clock Cycle 7057:
Completed 3/22
DRAM Request(Read) Issued for lw 2432 $t1 on Line 1021

Clock Cycle 7058:
Completed 4/22

Clock Cycle 7059:
Completed 5/22

Clock Cycle 7060:
Completed 6/22

Clock Cycle 7061:
Completed 7/22

Clock Cycle 7062:
Completed 8/22

Clock Cycle 7063:
Completed 9/22

Clock Cycle 7064:
Completed 10/22

Clock Cycle 7065:
Completed 11/22

Clock Cycle 7066:
Completed 12/22

Clock Cycle 7067:
Completed 13/22

Clock Cycle 7068:
Completed 14/22

Clock Cycle 7069:
Completed 15/22

Clock Cycle 7070:
Completed 16/22

Clock Cycle 7071:
Completed 17/22

Clock Cycle 7072:
Completed 18/22

Clock Cycle 7073:
Completed 19/22

Clock Cycle 7074:
Completed 20/22

Clock Cycle 7075:
Completed 21/22

Clock Cycle 7076:
Completed 22/22
Finished Instruction sw 436 1784 on Line 1018

Clock Cycle 7077:
Started lw 2432 $t1 on Line 1021
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7078:
Completed 2/22

Clock Cycle 7079:
Completed 3/22

Clock Cycle 7080:
Completed 4/22

Clock Cycle 7081:
Completed 5/22

Clock Cycle 7082:
Completed 6/22

Clock Cycle 7083:
Completed 7/22

Clock Cycle 7084:
Completed 8/22

Clock Cycle 7085:
Completed 9/22

Clock Cycle 7086:
Completed 10/22
Memory at 436 = 1784

Clock Cycle 7087:
Completed 11/22

Clock Cycle 7088:
Completed 12/22

Clock Cycle 7089:
Completed 13/22

Clock Cycle 7090:
Completed 14/22

Clock Cycle 7091:
Completed 15/22

Clock Cycle 7092:
Completed 16/22

Clock Cycle 7093:
Completed 17/22

Clock Cycle 7094:
Completed 18/22

Clock Cycle 7095:
Completed 19/22

Clock Cycle 7096:
Completed 20/22

Clock Cycle 7097:
Completed 21/22

Clock Cycle 7098:
Completed 22/22
$t1 = 6228
Finished Instruction lw 2432 $t1 on Line 1021

Clock Cycle 7099:
DRAM Request(Read) Issued for lw 2412 $t1 on Line 1022

Clock Cycle 7100:
Started lw 2412 $t1 on Line 1022
Completed 1/2

Clock Cycle 7101:
Completed 2/2
$t1 = 0
Finished Instruction lw 2412 $t1 on Line 1022

Clock Cycle 7102:
addi$t1,$t2,1328
$t1 = 5908

Clock Cycle 7103:
DRAM Request(Write) Issued for sw 20 3952 on Line 1024

Clock Cycle 7104:
Started sw 20 3952 on Line 1024
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t3,760
$t1 = 2544

Clock Cycle 7105:
Completed 2/12
addi$t2,$t0,1396
$t2 = 5348

Clock Cycle 7106:
Completed 3/12
addi$t3,$t0,3020
$t3 = 6972

Clock Cycle 7107:
Completed 4/12
DRAM Request(Write) Issued for sw 2848 3952 on Line 1028

Clock Cycle 7108:
Completed 5/12
DRAM Request(Write) Issued for sw 1572 5348 on Line 1029

Clock Cycle 7109:
Completed 6/12
DRAM Request(Read) Issued for lw 3640 $t3 on Line 1030

Clock Cycle 7110:
Completed 7/12
DRAM Request(Read) Issued for lw 1504 $t0 on Line 1031

Clock Cycle 7111:
Completed 8/12
DRAM Request(Write) Issued for sw 1224 5348 on Line 1032

Clock Cycle 7112:
Completed 9/12

Clock Cycle 7113:
Completed 10/12

Clock Cycle 7114:
Completed 11/12

Clock Cycle 7115:
Completed 12/12
Finished Instruction sw 20 3952 on Line 1024

Clock Cycle 7116:
Started lw 3640 $t3 on Line 1030
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7117:
Completed 2/22

Clock Cycle 7118:
Completed 3/22

Clock Cycle 7119:
Completed 4/22

Clock Cycle 7120:
Completed 5/22

Clock Cycle 7121:
Completed 6/22

Clock Cycle 7122:
Completed 7/22

Clock Cycle 7123:
Completed 8/22

Clock Cycle 7124:
Completed 9/22

Clock Cycle 7125:
Completed 10/22
Memory at 20 = 3952

Clock Cycle 7126:
Completed 11/22

Clock Cycle 7127:
Completed 12/22

Clock Cycle 7128:
Completed 13/22

Clock Cycle 7129:
Completed 14/22

Clock Cycle 7130:
Completed 15/22

Clock Cycle 7131:
Completed 16/22

Clock Cycle 7132:
Completed 17/22

Clock Cycle 7133:
Completed 18/22

Clock Cycle 7134:
Completed 19/22

Clock Cycle 7135:
Completed 20/22

Clock Cycle 7136:
Completed 21/22

Clock Cycle 7137:
Completed 22/22
$t3 = 0
Finished Instruction lw 3640 $t3 on Line 1030

Clock Cycle 7138:
Started sw 2848 3952 on Line 1028
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2372 0 on Line 1033

Clock Cycle 7139:
Completed 2/12
addi$t3,$t3,2408
$t3 = 2408

Clock Cycle 7140:
Completed 3/12
DRAM Request(Read) Issued for lw 1536 $t2 on Line 1035

Clock Cycle 7141:
Completed 4/12

Clock Cycle 7142:
Completed 5/12

Clock Cycle 7143:
Completed 6/12

Clock Cycle 7144:
Completed 7/12

Clock Cycle 7145:
Completed 8/12

Clock Cycle 7146:
Completed 9/12

Clock Cycle 7147:
Completed 10/12

Clock Cycle 7148:
Completed 11/12

Clock Cycle 7149:
Completed 12/12
Finished Instruction sw 2848 3952 on Line 1028

Clock Cycle 7150:
Started sw 2372 0 on Line 1033
Completed 1/2

Clock Cycle 7151:
Completed 2/2
Finished Instruction sw 2372 0 on Line 1033

Clock Cycle 7152:
Started sw 1572 5348 on Line 1029
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7153:
Completed 2/22

Clock Cycle 7154:
Completed 3/22

Clock Cycle 7155:
Completed 4/22

Clock Cycle 7156:
Completed 5/22

Clock Cycle 7157:
Completed 6/22

Clock Cycle 7158:
Completed 7/22

Clock Cycle 7159:
Completed 8/22

Clock Cycle 7160:
Completed 9/22

Clock Cycle 7161:
Completed 10/22
Memory at 2848 = 3952

Clock Cycle 7162:
Completed 11/22

Clock Cycle 7163:
Completed 12/22

Clock Cycle 7164:
Completed 13/22

Clock Cycle 7165:
Completed 14/22

Clock Cycle 7166:
Completed 15/22

Clock Cycle 7167:
Completed 16/22

Clock Cycle 7168:
Completed 17/22

Clock Cycle 7169:
Completed 18/22

Clock Cycle 7170:
Completed 19/22

Clock Cycle 7171:
Completed 20/22

Clock Cycle 7172:
Completed 21/22

Clock Cycle 7173:
Completed 22/22
Finished Instruction sw 1572 5348 on Line 1029

Clock Cycle 7174:
Started lw 1504 $t0 on Line 1031
Completed 1/2

Clock Cycle 7175:
Completed 2/2
$t0 = 0
Finished Instruction lw 1504 $t0 on Line 1031

Clock Cycle 7176:
Started sw 1224 5348 on Line 1032
Completed 1/2
DRAM Request(Read) Issued for lw 704 $t0 on Line 1036

Clock Cycle 7177:
Completed 2/2
Finished Instruction sw 1224 5348 on Line 1032

Clock Cycle 7178:
Started lw 1536 $t2 on Line 1035
Completed 1/2

Clock Cycle 7179:
Completed 2/2
$t2 = 0
Finished Instruction lw 1536 $t2 on Line 1035

Clock Cycle 7180:
Started lw 704 $t0 on Line 1036
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t3,1712
$t2 = 4120

Clock Cycle 7181:
Completed 2/22

Clock Cycle 7182:
Completed 3/22

Clock Cycle 7183:
Completed 4/22

Clock Cycle 7184:
Completed 5/22

Clock Cycle 7185:
Completed 6/22

Clock Cycle 7186:
Completed 7/22

Clock Cycle 7187:
Completed 8/22

Clock Cycle 7188:
Completed 9/22

Clock Cycle 7189:
Completed 10/22
Memory at 1224 = 5348
Memory at 1572 = 5348

Clock Cycle 7190:
Completed 11/22

Clock Cycle 7191:
Completed 12/22

Clock Cycle 7192:
Completed 13/22

Clock Cycle 7193:
Completed 14/22

Clock Cycle 7194:
Completed 15/22

Clock Cycle 7195:
Completed 16/22

Clock Cycle 7196:
Completed 17/22

Clock Cycle 7197:
Completed 18/22

Clock Cycle 7198:
Completed 19/22

Clock Cycle 7199:
Completed 20/22

Clock Cycle 7200:
Completed 21/22

Clock Cycle 7201:
Completed 22/22
$t0 = 0
Finished Instruction lw 704 $t0 on Line 1036

Clock Cycle 7202:
DRAM Request(Read) Issued for lw 3540 $t0 on Line 1038

Clock Cycle 7203:
Started lw 3540 $t0 on Line 1038
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t4,3200
$t3 = 7728

Clock Cycle 7204:
Completed 2/12
addi$t1,$t3,488
$t1 = 8216

Clock Cycle 7205:
Completed 3/12
addi$t2,$t2,2952
$t2 = 7072

Clock Cycle 7206:
Completed 4/12
DRAM Request(Write) Issued for sw 1276 8216 on Line 1042

Clock Cycle 7207:
Completed 5/12
DRAM Request(Write) Issued for sw 1136 4528 on Line 1043

Clock Cycle 7208:
Completed 6/12
addi$t3,$t1,3256
$t3 = 11472

Clock Cycle 7209:
Completed 7/12
addi$t1,$t2,1808
$t1 = 8880

Clock Cycle 7210:
Completed 8/12
DRAM Request(Read) Issued for lw 1392 $t1 on Line 1046

Clock Cycle 7211:
Completed 9/12
DRAM Request(Read) Issued for lw 216 $t2 on Line 1047

Clock Cycle 7212:
Completed 10/12
DRAM Request(Write) Issued for sw 3556 11472 on Line 1048

Clock Cycle 7213:
Completed 11/12

Clock Cycle 7214:
Completed 12/12
$t0 = 0
Finished Instruction lw 3540 $t0 on Line 1038

Clock Cycle 7215:
Started sw 3556 11472 on Line 1048
Completed 1/2

Clock Cycle 7216:
Completed 2/2
Finished Instruction sw 3556 11472 on Line 1048

Clock Cycle 7217:
Started sw 1276 8216 on Line 1042
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7218:
Completed 2/22

Clock Cycle 7219:
Completed 3/22

Clock Cycle 7220:
Completed 4/22

Clock Cycle 7221:
Completed 5/22

Clock Cycle 7222:
Completed 6/22

Clock Cycle 7223:
Completed 7/22

Clock Cycle 7224:
Completed 8/22

Clock Cycle 7225:
Completed 9/22

Clock Cycle 7226:
Completed 10/22
Memory at 3556 = 11472

Clock Cycle 7227:
Completed 11/22

Clock Cycle 7228:
Completed 12/22

Clock Cycle 7229:
Completed 13/22

Clock Cycle 7230:
Completed 14/22

Clock Cycle 7231:
Completed 15/22

Clock Cycle 7232:
Completed 16/22

Clock Cycle 7233:
Completed 17/22

Clock Cycle 7234:
Completed 18/22

Clock Cycle 7235:
Completed 19/22

Clock Cycle 7236:
Completed 20/22

Clock Cycle 7237:
Completed 21/22

Clock Cycle 7238:
Completed 22/22
Finished Instruction sw 1276 8216 on Line 1042

Clock Cycle 7239:
Started lw 1392 $t1 on Line 1046
Completed 1/2

Clock Cycle 7240:
Completed 2/2
$t1 = 0
Finished Instruction lw 1392 $t1 on Line 1046

Clock Cycle 7241:
Started sw 1136 4528 on Line 1043
Completed 1/2
DRAM Request(Write) Issued for sw 1312 0 on Line 1049

Clock Cycle 7242:
Completed 2/2
Finished Instruction sw 1136 4528 on Line 1043
DRAM Request(Write) Issued for sw 1108 11472 on Line 1050

Clock Cycle 7243:
Started sw 1312 0 on Line 1049
Completed 1/2
DRAM Request(Write) Issued for sw 2540 0 on Line 1051

Clock Cycle 7244:
Completed 2/2
Finished Instruction sw 1312 0 on Line 1049
DRAM Request(Read) Issued for lw 1632 $t1 on Line 1052

Clock Cycle 7245:
Started sw 1108 11472 on Line 1050
Completed 1/2
DRAM Request(Read) Issued for lw 2852 $t0 on Line 1053

Clock Cycle 7246:
Completed 2/2
Finished Instruction sw 1108 11472 on Line 1050

Clock Cycle 7247:
Started lw 1632 $t1 on Line 1052
Completed 1/2

Clock Cycle 7248:
Completed 2/2
$t1 = 0
Finished Instruction lw 1632 $t1 on Line 1052

Clock Cycle 7249:
Started sw 2540 0 on Line 1051
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7250:
Completed 2/22

Clock Cycle 7251:
Completed 3/22

Clock Cycle 7252:
Completed 4/22

Clock Cycle 7253:
Completed 5/22

Clock Cycle 7254:
Completed 6/22

Clock Cycle 7255:
Completed 7/22

Clock Cycle 7256:
Completed 8/22

Clock Cycle 7257:
Completed 9/22

Clock Cycle 7258:
Completed 10/22
Memory at 1108 = 11472
Memory at 1136 = 4528
Memory at 1276 = 8216

Clock Cycle 7259:
Completed 11/22

Clock Cycle 7260:
Completed 12/22

Clock Cycle 7261:
Completed 13/22

Clock Cycle 7262:
Completed 14/22

Clock Cycle 7263:
Completed 15/22

Clock Cycle 7264:
Completed 16/22

Clock Cycle 7265:
Completed 17/22

Clock Cycle 7266:
Completed 18/22

Clock Cycle 7267:
Completed 19/22

Clock Cycle 7268:
Completed 20/22

Clock Cycle 7269:
Completed 21/22

Clock Cycle 7270:
Completed 22/22
Finished Instruction sw 2540 0 on Line 1051

Clock Cycle 7271:
Started lw 2852 $t0 on Line 1053
Completed 1/2

Clock Cycle 7272:
Completed 2/2
$t0 = 0
Finished Instruction lw 2852 $t0 on Line 1053

Clock Cycle 7273:
Started lw 216 $t2 on Line 1047
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t4,2616
$t0 = 7144

Clock Cycle 7274:
Completed 2/22
addi$t1,$t3,1104
$t1 = 12576

Clock Cycle 7275:
Completed 3/22
DRAM Request(Write) Issued for sw 2840 11472 on Line 1056

Clock Cycle 7276:
Completed 4/22
DRAM Request(Write) Issued for sw 3808 11472 on Line 1057

Clock Cycle 7277:
Completed 5/22

Clock Cycle 7278:
Completed 6/22

Clock Cycle 7279:
Completed 7/22

Clock Cycle 7280:
Completed 8/22

Clock Cycle 7281:
Completed 9/22

Clock Cycle 7282:
Completed 10/22

Clock Cycle 7283:
Completed 11/22

Clock Cycle 7284:
Completed 12/22

Clock Cycle 7285:
Completed 13/22

Clock Cycle 7286:
Completed 14/22

Clock Cycle 7287:
Completed 15/22

Clock Cycle 7288:
Completed 16/22

Clock Cycle 7289:
Completed 17/22

Clock Cycle 7290:
Completed 18/22

Clock Cycle 7291:
Completed 19/22

Clock Cycle 7292:
Completed 20/22

Clock Cycle 7293:
Completed 21/22

Clock Cycle 7294:
Completed 22/22
$t2 = 0
Finished Instruction lw 216 $t2 on Line 1047

Clock Cycle 7295:
Started sw 2840 11472 on Line 1056
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t0,3688
$t2 = 10832

Clock Cycle 7296:
Completed 2/12
DRAM Request(Read) Issued for lw 584 $t3 on Line 1059

Clock Cycle 7297:
Completed 3/12
addi$t4,$t4,3300
$t4 = 7828

Clock Cycle 7298:
Completed 4/12
addi$t1,$t0,1832
$t1 = 8976

Clock Cycle 7299:
Completed 5/12
DRAM Request(Read) Issued for lw 3452 $t1 on Line 1062

Clock Cycle 7300:
Completed 6/12
DRAM Request(Read) Issued for lw 1076 $t0 on Line 1063

Clock Cycle 7301:
Completed 7/12

Clock Cycle 7302:
Completed 8/12

Clock Cycle 7303:
Completed 9/12

Clock Cycle 7304:
Completed 10/12

Clock Cycle 7305:
Completed 11/12

Clock Cycle 7306:
Completed 12/12
Finished Instruction sw 2840 11472 on Line 1056

Clock Cycle 7307:
Started lw 1076 $t0 on Line 1063
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7308:
Completed 2/22

Clock Cycle 7309:
Completed 3/22

Clock Cycle 7310:
Completed 4/22

Clock Cycle 7311:
Completed 5/22

Clock Cycle 7312:
Completed 6/22

Clock Cycle 7313:
Completed 7/22

Clock Cycle 7314:
Completed 8/22

Clock Cycle 7315:
Completed 9/22

Clock Cycle 7316:
Completed 10/22
Memory at 2840 = 11472

Clock Cycle 7317:
Completed 11/22

Clock Cycle 7318:
Completed 12/22

Clock Cycle 7319:
Completed 13/22

Clock Cycle 7320:
Completed 14/22

Clock Cycle 7321:
Completed 15/22

Clock Cycle 7322:
Completed 16/22

Clock Cycle 7323:
Completed 17/22

Clock Cycle 7324:
Completed 18/22

Clock Cycle 7325:
Completed 19/22

Clock Cycle 7326:
Completed 20/22

Clock Cycle 7327:
Completed 21/22

Clock Cycle 7328:
Completed 22/22
$t0 = 0
Finished Instruction lw 1076 $t0 on Line 1063

Clock Cycle 7329:
Started sw 3808 11472 on Line 1057
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t0,$t2,1188
$t0 = 12020

Clock Cycle 7330:
Completed 2/12
addi$t0,$t0,2484
$t0 = 14504

Clock Cycle 7331:
Completed 3/12

Clock Cycle 7332:
Completed 4/12

Clock Cycle 7333:
Completed 5/12

Clock Cycle 7334:
Completed 6/12

Clock Cycle 7335:
Completed 7/12

Clock Cycle 7336:
Completed 8/12

Clock Cycle 7337:
Completed 9/12

Clock Cycle 7338:
Completed 10/12

Clock Cycle 7339:
Completed 11/12

Clock Cycle 7340:
Completed 12/12
Finished Instruction sw 3808 11472 on Line 1057

Clock Cycle 7341:
Started lw 3452 $t1 on Line 1062
Completed 1/2

Clock Cycle 7342:
Completed 2/2
$t1 = 0
Finished Instruction lw 3452 $t1 on Line 1062

Clock Cycle 7343:
Started lw 584 $t3 on Line 1059
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7344:
Completed 2/22

Clock Cycle 7345:
Completed 3/22

Clock Cycle 7346:
Completed 4/22

Clock Cycle 7347:
Completed 5/22

Clock Cycle 7348:
Completed 6/22

Clock Cycle 7349:
Completed 7/22

Clock Cycle 7350:
Completed 8/22

Clock Cycle 7351:
Completed 9/22

Clock Cycle 7352:
Completed 10/22
Memory at 3808 = 11472

Clock Cycle 7353:
Completed 11/22

Clock Cycle 7354:
Completed 12/22

Clock Cycle 7355:
Completed 13/22

Clock Cycle 7356:
Completed 14/22

Clock Cycle 7357:
Completed 15/22

Clock Cycle 7358:
Completed 16/22

Clock Cycle 7359:
Completed 17/22

Clock Cycle 7360:
Completed 18/22

Clock Cycle 7361:
Completed 19/22

Clock Cycle 7362:
Completed 20/22

Clock Cycle 7363:
Completed 21/22

Clock Cycle 7364:
Completed 22/22
$t3 = 0
Finished Instruction lw 584 $t3 on Line 1059

Clock Cycle 7365:
DRAM Request(Write) Issued for sw 1168 0 on Line 1066

Clock Cycle 7366:
Started sw 1168 0 on Line 1066
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t0,1640
$t3 = 16144

Clock Cycle 7367:
Completed 2/12
DRAM Request(Write) Issued for sw 2280 16144 on Line 1068

Clock Cycle 7368:
Completed 3/12
DRAM Request(Write) Issued for sw 1596 16144 on Line 1069

Clock Cycle 7369:
Completed 4/12
DRAM Request(Write) Issued for sw 888 10832 on Line 1070

Clock Cycle 7370:
Completed 5/12
addi$t4,$t1,3884
$t4 = 3884

Clock Cycle 7371:
Completed 6/12
addi$t3,$t1,2684
$t3 = 2684

Clock Cycle 7372:
Completed 7/12
DRAM Request(Read) Issued for lw 3208 $t3 on Line 1073

Clock Cycle 7373:
Completed 8/12
addi$t1,$t2,1996
$t1 = 12828

Clock Cycle 7374:
Completed 9/12
DRAM Request(Read) Issued for lw 2052 $t0 on Line 1075

Clock Cycle 7375:
Completed 10/12
DRAM Request(Read) Issued for lw 3648 $t1 on Line 1076

Clock Cycle 7376:
Completed 11/12
DRAM Request(Read) Issued for lw 1628 $t2 on Line 1077

Clock Cycle 7377:
Completed 12/12
Finished Instruction sw 1168 0 on Line 1066

Clock Cycle 7378:
Started sw 1596 16144 on Line 1069
Completed 1/2

Clock Cycle 7379:
Completed 2/2
Finished Instruction sw 1596 16144 on Line 1069

Clock Cycle 7380:
Started lw 1628 $t2 on Line 1077
Completed 1/2

Clock Cycle 7381:
Completed 2/2
$t2 = 0
Finished Instruction lw 1628 $t2 on Line 1077

Clock Cycle 7382:
Started sw 2280 16144 on Line 1068
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7383:
Completed 2/22

Clock Cycle 7384:
Completed 3/22

Clock Cycle 7385:
Completed 4/22

Clock Cycle 7386:
Completed 5/22

Clock Cycle 7387:
Completed 6/22

Clock Cycle 7388:
Completed 7/22

Clock Cycle 7389:
Completed 8/22

Clock Cycle 7390:
Completed 9/22

Clock Cycle 7391:
Completed 10/22
Memory at 1596 = 16144

Clock Cycle 7392:
Completed 11/22

Clock Cycle 7393:
Completed 12/22

Clock Cycle 7394:
Completed 13/22

Clock Cycle 7395:
Completed 14/22

Clock Cycle 7396:
Completed 15/22

Clock Cycle 7397:
Completed 16/22

Clock Cycle 7398:
Completed 17/22

Clock Cycle 7399:
Completed 18/22

Clock Cycle 7400:
Completed 19/22

Clock Cycle 7401:
Completed 20/22

Clock Cycle 7402:
Completed 21/22

Clock Cycle 7403:
Completed 22/22
Finished Instruction sw 2280 16144 on Line 1068

Clock Cycle 7404:
Started lw 2052 $t0 on Line 1075
Completed 1/2

Clock Cycle 7405:
Completed 2/2
$t0 = 0
Finished Instruction lw 2052 $t0 on Line 1075

Clock Cycle 7406:
Started sw 888 10832 on Line 1070
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3236 $t0 on Line 1078

Clock Cycle 7407:
Completed 2/22

Clock Cycle 7408:
Completed 3/22

Clock Cycle 7409:
Completed 4/22

Clock Cycle 7410:
Completed 5/22

Clock Cycle 7411:
Completed 6/22

Clock Cycle 7412:
Completed 7/22

Clock Cycle 7413:
Completed 8/22

Clock Cycle 7414:
Completed 9/22

Clock Cycle 7415:
Completed 10/22
Memory at 2280 = 16144

Clock Cycle 7416:
Completed 11/22

Clock Cycle 7417:
Completed 12/22

Clock Cycle 7418:
Completed 13/22

Clock Cycle 7419:
Completed 14/22

Clock Cycle 7420:
Completed 15/22

Clock Cycle 7421:
Completed 16/22

Clock Cycle 7422:
Completed 17/22

Clock Cycle 7423:
Completed 18/22

Clock Cycle 7424:
Completed 19/22

Clock Cycle 7425:
Completed 20/22

Clock Cycle 7426:
Completed 21/22

Clock Cycle 7427:
Completed 22/22
Finished Instruction sw 888 10832 on Line 1070

Clock Cycle 7428:
Started lw 3208 $t3 on Line 1073
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7429:
Completed 2/22

Clock Cycle 7430:
Completed 3/22

Clock Cycle 7431:
Completed 4/22

Clock Cycle 7432:
Completed 5/22

Clock Cycle 7433:
Completed 6/22

Clock Cycle 7434:
Completed 7/22

Clock Cycle 7435:
Completed 8/22

Clock Cycle 7436:
Completed 9/22

Clock Cycle 7437:
Completed 10/22
Memory at 888 = 10832

Clock Cycle 7438:
Completed 11/22

Clock Cycle 7439:
Completed 12/22

Clock Cycle 7440:
Completed 13/22

Clock Cycle 7441:
Completed 14/22

Clock Cycle 7442:
Completed 15/22

Clock Cycle 7443:
Completed 16/22

Clock Cycle 7444:
Completed 17/22

Clock Cycle 7445:
Completed 18/22

Clock Cycle 7446:
Completed 19/22

Clock Cycle 7447:
Completed 20/22

Clock Cycle 7448:
Completed 21/22

Clock Cycle 7449:
Completed 22/22
$t3 = 0
Finished Instruction lw 3208 $t3 on Line 1073

Clock Cycle 7450:
Started lw 3236 $t0 on Line 1078
Completed 1/2

Clock Cycle 7451:
Completed 2/2
$t0 = 0
Finished Instruction lw 3236 $t0 on Line 1078

Clock Cycle 7452:
Started lw 3648 $t1 on Line 1076
Completed 1/2
DRAM Request(Read) Issued for lw 3092 $t0 on Line 1079

Clock Cycle 7453:
Completed 2/2
$t1 = 2208
Finished Instruction lw 3648 $t1 on Line 1076

Clock Cycle 7454:
Started lw 3092 $t0 on Line 1079
Completed 1/2
DRAM Request(Read) Issued for lw 2656 $t1 on Line 1080

Clock Cycle 7455:
Completed 2/2
$t0 = 0
Finished Instruction lw 3092 $t0 on Line 1079
DRAM Request(Write) Issued for sw 3316 0 on Line 1081

Clock Cycle 7456:
Started lw 2656 $t1 on Line 1080
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3444 0 on Line 1082

Clock Cycle 7457:
Completed 2/12

Clock Cycle 7458:
Completed 3/12

Clock Cycle 7459:
Completed 4/12

Clock Cycle 7460:
Completed 5/12

Clock Cycle 7461:
Completed 6/12

Clock Cycle 7462:
Completed 7/12

Clock Cycle 7463:
Completed 8/12

Clock Cycle 7464:
Completed 9/12

Clock Cycle 7465:
Completed 10/12

Clock Cycle 7466:
Completed 11/12

Clock Cycle 7467:
Completed 12/12
$t1 = 2904
Finished Instruction lw 2656 $t1 on Line 1080

Clock Cycle 7468:
Started sw 3316 0 on Line 1081
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t0,$t1,2712
$t0 = 5616

Clock Cycle 7469:
Completed 2/12
DRAM Request(Read) Issued for lw 2108 $t1 on Line 1084

Clock Cycle 7470:
Completed 3/12
DRAM Request(Read) Issued for lw 3324 $t3 on Line 1085

Clock Cycle 7471:
Completed 4/12
DRAM Request(Read) Issued for lw 1608 $t4 on Line 1086

Clock Cycle 7472:
Completed 5/12
DRAM Request(Write) Issued for sw 172 5616 on Line 1087

Clock Cycle 7473:
Completed 6/12
addi$t0,$t0,2376
$t0 = 7992

Clock Cycle 7474:
Completed 7/12

Clock Cycle 7475:
Completed 8/12

Clock Cycle 7476:
Completed 9/12

Clock Cycle 7477:
Completed 10/12

Clock Cycle 7478:
Completed 11/12

Clock Cycle 7479:
Completed 12/12
Finished Instruction sw 3316 0 on Line 1081

Clock Cycle 7480:
Started sw 3444 0 on Line 1082
Completed 1/2

Clock Cycle 7481:
Completed 2/2
Finished Instruction sw 3444 0 on Line 1082

Clock Cycle 7482:
Started lw 3324 $t3 on Line 1085
Completed 1/2

Clock Cycle 7483:
Completed 2/2
$t3 = 0
Finished Instruction lw 3324 $t3 on Line 1085

Clock Cycle 7484:
Started lw 2108 $t1 on Line 1084
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7485:
Completed 2/22

Clock Cycle 7486:
Completed 3/22

Clock Cycle 7487:
Completed 4/22

Clock Cycle 7488:
Completed 5/22

Clock Cycle 7489:
Completed 6/22

Clock Cycle 7490:
Completed 7/22

Clock Cycle 7491:
Completed 8/22

Clock Cycle 7492:
Completed 9/22

Clock Cycle 7493:
Completed 10/22

Clock Cycle 7494:
Completed 11/22

Clock Cycle 7495:
Completed 12/22

Clock Cycle 7496:
Completed 13/22

Clock Cycle 7497:
Completed 14/22

Clock Cycle 7498:
Completed 15/22

Clock Cycle 7499:
Completed 16/22

Clock Cycle 7500:
Completed 17/22

Clock Cycle 7501:
Completed 18/22

Clock Cycle 7502:
Completed 19/22

Clock Cycle 7503:
Completed 20/22

Clock Cycle 7504:
Completed 21/22

Clock Cycle 7505:
Completed 22/22
$t1 = 0
Finished Instruction lw 2108 $t1 on Line 1084

Clock Cycle 7506:
Started lw 1608 $t4 on Line 1086
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t1,224
$t0 = 224

Clock Cycle 7507:
Completed 2/12
DRAM Request(Read) Issued for lw 2380 $t3 on Line 1090

Clock Cycle 7508:
Completed 3/12

Clock Cycle 7509:
Completed 4/12

Clock Cycle 7510:
Completed 5/12

Clock Cycle 7511:
Completed 6/12

Clock Cycle 7512:
Completed 7/12

Clock Cycle 7513:
Completed 8/12

Clock Cycle 7514:
Completed 9/12

Clock Cycle 7515:
Completed 10/12

Clock Cycle 7516:
Completed 11/12

Clock Cycle 7517:
Completed 12/12
$t4 = 0
Finished Instruction lw 1608 $t4 on Line 1086

Clock Cycle 7518:
Started lw 2380 $t3 on Line 1090
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 7519:
Completed 2/12

Clock Cycle 7520:
Completed 3/12

Clock Cycle 7521:
Completed 4/12

Clock Cycle 7522:
Completed 5/12

Clock Cycle 7523:
Completed 6/12

Clock Cycle 7524:
Completed 7/12

Clock Cycle 7525:
Completed 8/12

Clock Cycle 7526:
Completed 9/12

Clock Cycle 7527:
Completed 10/12

Clock Cycle 7528:
Completed 11/12

Clock Cycle 7529:
Completed 12/12
$t3 = 0
Finished Instruction lw 2380 $t3 on Line 1090

Clock Cycle 7530:
Started sw 172 5616 on Line 1087
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1128 $t3 on Line 1091

Clock Cycle 7531:
Completed 2/12
DRAM Request(Write) Issued for sw 3512 0 on Line 1092

Clock Cycle 7532:
Completed 3/12

Clock Cycle 7533:
Completed 4/12

Clock Cycle 7534:
Completed 5/12

Clock Cycle 7535:
Completed 6/12

Clock Cycle 7536:
Completed 7/12

Clock Cycle 7537:
Completed 8/12

Clock Cycle 7538:
Completed 9/12

Clock Cycle 7539:
Completed 10/12

Clock Cycle 7540:
Completed 11/12

Clock Cycle 7541:
Completed 12/12
Finished Instruction sw 172 5616 on Line 1087

Clock Cycle 7542:
Started lw 1128 $t3 on Line 1091
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7543:
Completed 2/22

Clock Cycle 7544:
Completed 3/22

Clock Cycle 7545:
Completed 4/22

Clock Cycle 7546:
Completed 5/22

Clock Cycle 7547:
Completed 6/22

Clock Cycle 7548:
Completed 7/22

Clock Cycle 7549:
Completed 8/22

Clock Cycle 7550:
Completed 9/22

Clock Cycle 7551:
Completed 10/22
Memory at 172 = 5616

Clock Cycle 7552:
Completed 11/22

Clock Cycle 7553:
Completed 12/22

Clock Cycle 7554:
Completed 13/22

Clock Cycle 7555:
Completed 14/22

Clock Cycle 7556:
Completed 15/22

Clock Cycle 7557:
Completed 16/22

Clock Cycle 7558:
Completed 17/22

Clock Cycle 7559:
Completed 18/22

Clock Cycle 7560:
Completed 19/22

Clock Cycle 7561:
Completed 20/22

Clock Cycle 7562:
Completed 21/22

Clock Cycle 7563:
Completed 22/22
$t3 = 0
Finished Instruction lw 1128 $t3 on Line 1091

Clock Cycle 7564:
Started sw 3512 0 on Line 1092
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t3,3548
$t4 = 3548

Clock Cycle 7565:
Completed 2/12
DRAM Request(Write) Issued for sw 600 0 on Line 1094

Clock Cycle 7566:
Completed 3/12
DRAM Request(Read) Issued for lw 560 $t0 on Line 1095

Clock Cycle 7567:
Completed 4/12
addi$t3,$t1,612
$t3 = 612

Clock Cycle 7568:
Completed 5/12

Clock Cycle 7569:
Completed 6/12

Clock Cycle 7570:
Completed 7/12

Clock Cycle 7571:
Completed 8/12

Clock Cycle 7572:
Completed 9/12

Clock Cycle 7573:
Completed 10/12

Clock Cycle 7574:
Completed 11/12

Clock Cycle 7575:
Completed 12/12
Finished Instruction sw 3512 0 on Line 1092

Clock Cycle 7576:
Started sw 600 0 on Line 1094
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7577:
Completed 2/22

Clock Cycle 7578:
Completed 3/22

Clock Cycle 7579:
Completed 4/22

Clock Cycle 7580:
Completed 5/22

Clock Cycle 7581:
Completed 6/22

Clock Cycle 7582:
Completed 7/22

Clock Cycle 7583:
Completed 8/22

Clock Cycle 7584:
Completed 9/22

Clock Cycle 7585:
Completed 10/22

Clock Cycle 7586:
Completed 11/22

Clock Cycle 7587:
Completed 12/22

Clock Cycle 7588:
Completed 13/22

Clock Cycle 7589:
Completed 14/22

Clock Cycle 7590:
Completed 15/22

Clock Cycle 7591:
Completed 16/22

Clock Cycle 7592:
Completed 17/22

Clock Cycle 7593:
Completed 18/22

Clock Cycle 7594:
Completed 19/22

Clock Cycle 7595:
Completed 20/22

Clock Cycle 7596:
Completed 21/22

Clock Cycle 7597:
Completed 22/22
Finished Instruction sw 600 0 on Line 1094

Clock Cycle 7598:
Started lw 560 $t0 on Line 1095
Completed 1/2

Clock Cycle 7599:
Completed 2/2
$t0 = 0
Finished Instruction lw 560 $t0 on Line 1095

Clock Cycle 7600:
DRAM Request(Read) Issued for lw 872 $t0 on Line 1097

Clock Cycle 7601:
Started lw 872 $t0 on Line 1097
Completed 1/2
DRAM Request(Read) Issued for lw 3008 $t4 on Line 1098

Clock Cycle 7602:
Completed 2/2
$t0 = 0
Finished Instruction lw 872 $t0 on Line 1097

Clock Cycle 7603:
Started lw 3008 $t4 on Line 1098
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3308 0 on Line 1099

Clock Cycle 7604:
Completed 2/22
addi$t2,$t1,2368
$t2 = 2368

Clock Cycle 7605:
Completed 3/22
DRAM Request(Read) Issued for lw 1508 $t3 on Line 1101

Clock Cycle 7606:
Completed 4/22
DRAM Request(Read) Issued for lw 1424 $t0 on Line 1102

Clock Cycle 7607:
Completed 5/22

Clock Cycle 7608:
Completed 6/22

Clock Cycle 7609:
Completed 7/22

Clock Cycle 7610:
Completed 8/22

Clock Cycle 7611:
Completed 9/22

Clock Cycle 7612:
Completed 10/22

Clock Cycle 7613:
Completed 11/22

Clock Cycle 7614:
Completed 12/22

Clock Cycle 7615:
Completed 13/22

Clock Cycle 7616:
Completed 14/22

Clock Cycle 7617:
Completed 15/22

Clock Cycle 7618:
Completed 16/22

Clock Cycle 7619:
Completed 17/22

Clock Cycle 7620:
Completed 18/22

Clock Cycle 7621:
Completed 19/22

Clock Cycle 7622:
Completed 20/22

Clock Cycle 7623:
Completed 21/22

Clock Cycle 7624:
Completed 22/22
$t4 = 0
Finished Instruction lw 3008 $t4 on Line 1098

Clock Cycle 7625:
Started sw 3308 0 on Line 1099
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t2,660
$t4 = 3028

Clock Cycle 7626:
Completed 2/12

Clock Cycle 7627:
Completed 3/12

Clock Cycle 7628:
Completed 4/12

Clock Cycle 7629:
Completed 5/12

Clock Cycle 7630:
Completed 6/12

Clock Cycle 7631:
Completed 7/12

Clock Cycle 7632:
Completed 8/12

Clock Cycle 7633:
Completed 9/12

Clock Cycle 7634:
Completed 10/12

Clock Cycle 7635:
Completed 11/12

Clock Cycle 7636:
Completed 12/12
Finished Instruction sw 3308 0 on Line 1099

Clock Cycle 7637:
Started lw 1508 $t3 on Line 1101
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7638:
Completed 2/22

Clock Cycle 7639:
Completed 3/22

Clock Cycle 7640:
Completed 4/22

Clock Cycle 7641:
Completed 5/22

Clock Cycle 7642:
Completed 6/22

Clock Cycle 7643:
Completed 7/22

Clock Cycle 7644:
Completed 8/22

Clock Cycle 7645:
Completed 9/22

Clock Cycle 7646:
Completed 10/22

Clock Cycle 7647:
Completed 11/22

Clock Cycle 7648:
Completed 12/22

Clock Cycle 7649:
Completed 13/22

Clock Cycle 7650:
Completed 14/22

Clock Cycle 7651:
Completed 15/22

Clock Cycle 7652:
Completed 16/22

Clock Cycle 7653:
Completed 17/22

Clock Cycle 7654:
Completed 18/22

Clock Cycle 7655:
Completed 19/22

Clock Cycle 7656:
Completed 20/22

Clock Cycle 7657:
Completed 21/22

Clock Cycle 7658:
Completed 22/22
$t3 = 0
Finished Instruction lw 1508 $t3 on Line 1101

Clock Cycle 7659:
Started lw 1424 $t0 on Line 1102
Completed 1/2

Clock Cycle 7660:
Completed 2/2
$t0 = 0
Finished Instruction lw 1424 $t0 on Line 1102

Clock Cycle 7661:
DRAM Request(Write) Issued for sw 2004 0 on Line 1104

Clock Cycle 7662:
Started sw 2004 0 on Line 1104
Completed 1/2
DRAM Request(Read) Issued for lw 3852 $t3 on Line 1105

Clock Cycle 7663:
Completed 2/2
Finished Instruction sw 2004 0 on Line 1104

Clock Cycle 7664:
Started lw 3852 $t3 on Line 1105
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7665:
Completed 2/22

Clock Cycle 7666:
Completed 3/22

Clock Cycle 7667:
Completed 4/22

Clock Cycle 7668:
Completed 5/22

Clock Cycle 7669:
Completed 6/22

Clock Cycle 7670:
Completed 7/22

Clock Cycle 7671:
Completed 8/22

Clock Cycle 7672:
Completed 9/22

Clock Cycle 7673:
Completed 10/22

Clock Cycle 7674:
Completed 11/22

Clock Cycle 7675:
Completed 12/22

Clock Cycle 7676:
Completed 13/22

Clock Cycle 7677:
Completed 14/22

Clock Cycle 7678:
Completed 15/22

Clock Cycle 7679:
Completed 16/22

Clock Cycle 7680:
Completed 17/22

Clock Cycle 7681:
Completed 18/22

Clock Cycle 7682:
Completed 19/22

Clock Cycle 7683:
Completed 20/22

Clock Cycle 7684:
Completed 21/22

Clock Cycle 7685:
Completed 22/22
$t3 = 0
Finished Instruction lw 3852 $t3 on Line 1105

Clock Cycle 7686:
DRAM Request(Write) Issued for sw 3424 0 on Line 1106

Clock Cycle 7687:
Started sw 3424 0 on Line 1106
Completed 1/2
DRAM Request(Write) Issued for sw 744 0 on Line 1107

Clock Cycle 7688:
Completed 2/2
Finished Instruction sw 3424 0 on Line 1106
addi$t2,$t2,2880
$t2 = 5248

Clock Cycle 7689:
Started sw 744 0 on Line 1107
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t1,$t0,1596
$t1 = 1596

Clock Cycle 7690:
Completed 2/22
DRAM Request(Write) Issued for sw 676 0 on Line 1110

Clock Cycle 7691:
Completed 3/22
addi$t2,$t0,3820
$t2 = 3820

Clock Cycle 7692:
Completed 4/22
DRAM Request(Read) Issued for lw 140 $t4 on Line 1112

Clock Cycle 7693:
Completed 5/22
addi$t0,$t0,616
$t0 = 616

Clock Cycle 7694:
Completed 6/22

Clock Cycle 7695:
Completed 7/22

Clock Cycle 7696:
Completed 8/22

Clock Cycle 7697:
Completed 9/22

Clock Cycle 7698:
Completed 10/22

Clock Cycle 7699:
Completed 11/22

Clock Cycle 7700:
Completed 12/22

Clock Cycle 7701:
Completed 13/22

Clock Cycle 7702:
Completed 14/22

Clock Cycle 7703:
Completed 15/22

Clock Cycle 7704:
Completed 16/22

Clock Cycle 7705:
Completed 17/22

Clock Cycle 7706:
Completed 18/22

Clock Cycle 7707:
Completed 19/22

Clock Cycle 7708:
Completed 20/22

Clock Cycle 7709:
Completed 21/22

Clock Cycle 7710:
Completed 22/22
Finished Instruction sw 744 0 on Line 1107

Clock Cycle 7711:
Started lw 140 $t4 on Line 1112
Completed 1/2

Clock Cycle 7712:
Completed 2/2
$t4 = 4700
Finished Instruction lw 140 $t4 on Line 1112

Clock Cycle 7713:
Started sw 676 0 on Line 1110
Completed 1/2
DRAM Request(Write) Issued for sw 2512 4700 on Line 1114

Clock Cycle 7714:
Completed 2/2
Finished Instruction sw 676 0 on Line 1110
DRAM Request(Write) Issued for sw 1940 4700 on Line 1115

Clock Cycle 7715:
Started sw 2512 4700 on Line 1114
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 92 0 on Line 1116

Clock Cycle 7716:
Completed 2/22
DRAM Request(Write) Issued for sw 2648 4700 on Line 1117

Clock Cycle 7717:
Completed 3/22
addi$t0,$t4,56
$t0 = 4756

Clock Cycle 7718:
Completed 4/22
DRAM Request(Read) Issued for lw 624 $t3 on Line 1119

Clock Cycle 7719:
Completed 5/22
DRAM Request(Write) Issued for sw 328 4700 on Line 1120

Clock Cycle 7720:
Completed 6/22
addi$t4,$t4,744
$t4 = 5444

Clock Cycle 7721:
Completed 7/22
addi$t4,$t2,1032
$t4 = 4852

Clock Cycle 7722:
Completed 8/22

Clock Cycle 7723:
Completed 9/22

Clock Cycle 7724:
Completed 10/22

Clock Cycle 7725:
Completed 11/22

Clock Cycle 7726:
Completed 12/22

Clock Cycle 7727:
Completed 13/22

Clock Cycle 7728:
Completed 14/22

Clock Cycle 7729:
Completed 15/22

Clock Cycle 7730:
Completed 16/22

Clock Cycle 7731:
Completed 17/22

Clock Cycle 7732:
Completed 18/22

Clock Cycle 7733:
Completed 19/22

Clock Cycle 7734:
Completed 20/22

Clock Cycle 7735:
Completed 21/22

Clock Cycle 7736:
Completed 22/22
Finished Instruction sw 2512 4700 on Line 1114

Clock Cycle 7737:
Started sw 2648 4700 on Line 1117
Completed 1/2

Clock Cycle 7738:
Completed 2/2
Finished Instruction sw 2648 4700 on Line 1117

Clock Cycle 7739:
Started sw 92 0 on Line 1116
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7740:
Completed 2/22

Clock Cycle 7741:
Completed 3/22

Clock Cycle 7742:
Completed 4/22

Clock Cycle 7743:
Completed 5/22

Clock Cycle 7744:
Completed 6/22

Clock Cycle 7745:
Completed 7/22

Clock Cycle 7746:
Completed 8/22

Clock Cycle 7747:
Completed 9/22

Clock Cycle 7748:
Completed 10/22
Memory at 2512 = 4700
Memory at 2648 = 4700

Clock Cycle 7749:
Completed 11/22

Clock Cycle 7750:
Completed 12/22

Clock Cycle 7751:
Completed 13/22

Clock Cycle 7752:
Completed 14/22

Clock Cycle 7753:
Completed 15/22

Clock Cycle 7754:
Completed 16/22

Clock Cycle 7755:
Completed 17/22

Clock Cycle 7756:
Completed 18/22

Clock Cycle 7757:
Completed 19/22

Clock Cycle 7758:
Completed 20/22

Clock Cycle 7759:
Completed 21/22

Clock Cycle 7760:
Completed 22/22
Finished Instruction sw 92 0 on Line 1116

Clock Cycle 7761:
Started lw 624 $t3 on Line 1119
Completed 1/2

Clock Cycle 7762:
Completed 2/2
$t3 = 0
Finished Instruction lw 624 $t3 on Line 1119

Clock Cycle 7763:
Started sw 328 4700 on Line 1120
Completed 1/2
addi$t3,$t0,1888
$t3 = 6644

Clock Cycle 7764:
Completed 2/2
Finished Instruction sw 328 4700 on Line 1120
DRAM Request(Read) Issued for lw 224 $t0 on Line 1124

Clock Cycle 7765:
Started sw 1940 4700 on Line 1115
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7766:
Completed 2/22

Clock Cycle 7767:
Completed 3/22

Clock Cycle 7768:
Completed 4/22

Clock Cycle 7769:
Completed 5/22

Clock Cycle 7770:
Completed 6/22

Clock Cycle 7771:
Completed 7/22

Clock Cycle 7772:
Completed 8/22

Clock Cycle 7773:
Completed 9/22

Clock Cycle 7774:
Completed 10/22
Memory at 328 = 4700

Clock Cycle 7775:
Completed 11/22

Clock Cycle 7776:
Completed 12/22

Clock Cycle 7777:
Completed 13/22

Clock Cycle 7778:
Completed 14/22

Clock Cycle 7779:
Completed 15/22

Clock Cycle 7780:
Completed 16/22

Clock Cycle 7781:
Completed 17/22

Clock Cycle 7782:
Completed 18/22

Clock Cycle 7783:
Completed 19/22

Clock Cycle 7784:
Completed 20/22

Clock Cycle 7785:
Completed 21/22

Clock Cycle 7786:
Completed 22/22
Finished Instruction sw 1940 4700 on Line 1115

Clock Cycle 7787:
Started lw 224 $t0 on Line 1124
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7788:
Completed 2/22

Clock Cycle 7789:
Completed 3/22

Clock Cycle 7790:
Completed 4/22

Clock Cycle 7791:
Completed 5/22

Clock Cycle 7792:
Completed 6/22

Clock Cycle 7793:
Completed 7/22

Clock Cycle 7794:
Completed 8/22

Clock Cycle 7795:
Completed 9/22

Clock Cycle 7796:
Completed 10/22
Memory at 1940 = 4700

Clock Cycle 7797:
Completed 11/22

Clock Cycle 7798:
Completed 12/22

Clock Cycle 7799:
Completed 13/22

Clock Cycle 7800:
Completed 14/22

Clock Cycle 7801:
Completed 15/22

Clock Cycle 7802:
Completed 16/22

Clock Cycle 7803:
Completed 17/22

Clock Cycle 7804:
Completed 18/22

Clock Cycle 7805:
Completed 19/22

Clock Cycle 7806:
Completed 20/22

Clock Cycle 7807:
Completed 21/22

Clock Cycle 7808:
Completed 22/22
$t0 = 0
Finished Instruction lw 224 $t0 on Line 1124

Clock Cycle 7809:
addi$t3,$t0,952
$t3 = 952

Clock Cycle 7810:
addi$t0,$t3,2860
$t0 = 3812

Clock Cycle 7811:
DRAM Request(Read) Issued for lw 480 $t3 on Line 1127

Clock Cycle 7812:
Started lw 480 $t3 on Line 1127
Completed 1/2

Clock Cycle 7813:
Completed 2/2
$t3 = 0
Finished Instruction lw 480 $t3 on Line 1127

Clock Cycle 7814:
DRAM Request(Write) Issued for sw 3276 0 on Line 1128

Clock Cycle 7815:
Started sw 3276 0 on Line 1128
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t4,1504
$t4 = 6356

Clock Cycle 7816:
Completed 2/12
addi$t3,$t1,856
$t3 = 2452

Clock Cycle 7817:
Completed 3/12
addi$t3,$t1,248
$t3 = 1844

Clock Cycle 7818:
Completed 4/12
DRAM Request(Write) Issued for sw 2308 6356 on Line 1132

Clock Cycle 7819:
Completed 5/12
DRAM Request(Read) Issued for lw 2212 $t1 on Line 1133

Clock Cycle 7820:
Completed 6/12
DRAM Request(Write) Issued for sw 696 3812 on Line 1134

Clock Cycle 7821:
Completed 7/12
DRAM Request(Read) Issued for lw 2072 $t0 on Line 1135

Clock Cycle 7822:
Completed 8/12

Clock Cycle 7823:
Completed 9/12

Clock Cycle 7824:
Completed 10/12

Clock Cycle 7825:
Completed 11/12

Clock Cycle 7826:
Completed 12/12
Finished Instruction sw 3276 0 on Line 1128

Clock Cycle 7827:
Started sw 2308 6356 on Line 1132
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7828:
Completed 2/22

Clock Cycle 7829:
Completed 3/22

Clock Cycle 7830:
Completed 4/22

Clock Cycle 7831:
Completed 5/22

Clock Cycle 7832:
Completed 6/22

Clock Cycle 7833:
Completed 7/22

Clock Cycle 7834:
Completed 8/22

Clock Cycle 7835:
Completed 9/22

Clock Cycle 7836:
Completed 10/22

Clock Cycle 7837:
Completed 11/22

Clock Cycle 7838:
Completed 12/22

Clock Cycle 7839:
Completed 13/22

Clock Cycle 7840:
Completed 14/22

Clock Cycle 7841:
Completed 15/22

Clock Cycle 7842:
Completed 16/22

Clock Cycle 7843:
Completed 17/22

Clock Cycle 7844:
Completed 18/22

Clock Cycle 7845:
Completed 19/22

Clock Cycle 7846:
Completed 20/22

Clock Cycle 7847:
Completed 21/22

Clock Cycle 7848:
Completed 22/22
Finished Instruction sw 2308 6356 on Line 1132

Clock Cycle 7849:
Started lw 2212 $t1 on Line 1133
Completed 1/2

Clock Cycle 7850:
Completed 2/2
$t1 = 6688
Finished Instruction lw 2212 $t1 on Line 1133

Clock Cycle 7851:
Started lw 2072 $t0 on Line 1135
Completed 1/2
DRAM Request(Read) Issued for lw 2884 $t1 on Line 1136

Clock Cycle 7852:
Completed 2/2
$t0 = 0
Finished Instruction lw 2072 $t0 on Line 1135
DRAM Request(Write) Issued for sw 1432 1844 on Line 1137

Clock Cycle 7853:
Started lw 2884 $t1 on Line 1136
Completed 1/2
DRAM Request(Write) Issued for sw 2884 0 on Line 1138

Clock Cycle 7854:
Completed 2/2
$t1 = 0
Finished Instruction lw 2884 $t1 on Line 1136
addi$t0,$t2,1792
$t0 = 5612

Clock Cycle 7855:
Started sw 2884 0 on Line 1138
Completed 1/2
addi$t2,$t0,3304
$t2 = 8916

Clock Cycle 7856:
Completed 2/2
Finished Instruction sw 2884 0 on Line 1138
DRAM Request(Write) Issued for sw 980 1844 on Line 1141

Clock Cycle 7857:
Started sw 696 3812 on Line 1134
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t4,$t0,3348
$t4 = 8960

Clock Cycle 7858:
Completed 2/22
DRAM Request(Write) Issued for sw 2860 1844 on Line 1143

Clock Cycle 7859:
Completed 3/22
DRAM Request(Read) Issued for lw 1008 $t4 on Line 1144

Clock Cycle 7860:
Completed 4/22
DRAM Request(Read) Issued for lw 1908 $t0 on Line 1145

Clock Cycle 7861:
Completed 5/22

Clock Cycle 7862:
Completed 6/22

Clock Cycle 7863:
Completed 7/22

Clock Cycle 7864:
Completed 8/22

Clock Cycle 7865:
Completed 9/22

Clock Cycle 7866:
Completed 10/22
Memory at 2308 = 6356

Clock Cycle 7867:
Completed 11/22

Clock Cycle 7868:
Completed 12/22

Clock Cycle 7869:
Completed 13/22

Clock Cycle 7870:
Completed 14/22

Clock Cycle 7871:
Completed 15/22

Clock Cycle 7872:
Completed 16/22

Clock Cycle 7873:
Completed 17/22

Clock Cycle 7874:
Completed 18/22

Clock Cycle 7875:
Completed 19/22

Clock Cycle 7876:
Completed 20/22

Clock Cycle 7877:
Completed 21/22

Clock Cycle 7878:
Completed 22/22
Finished Instruction sw 696 3812 on Line 1134

Clock Cycle 7879:
Started lw 1008 $t4 on Line 1144
Completed 1/2

Clock Cycle 7880:
Completed 2/2
$t4 = 0
Finished Instruction lw 1008 $t4 on Line 1144

Clock Cycle 7881:
Started sw 980 1844 on Line 1141
Completed 1/2
DRAM Request(Write) Issued for sw 420 0 on Line 1146

Clock Cycle 7882:
Completed 2/2
Finished Instruction sw 980 1844 on Line 1141
addi$t2,$t3,596
$t2 = 2440

Clock Cycle 7883:
Started sw 420 0 on Line 1146
Completed 1/2
DRAM Request(Read) Issued for lw 2512 $t2 on Line 1148

Clock Cycle 7884:
Completed 2/2
Finished Instruction sw 420 0 on Line 1146

Clock Cycle 7885:
Started sw 1432 1844 on Line 1137
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7886:
Completed 2/22

Clock Cycle 7887:
Completed 3/22

Clock Cycle 7888:
Completed 4/22

Clock Cycle 7889:
Completed 5/22

Clock Cycle 7890:
Completed 6/22

Clock Cycle 7891:
Completed 7/22

Clock Cycle 7892:
Completed 8/22

Clock Cycle 7893:
Completed 9/22

Clock Cycle 7894:
Completed 10/22
Memory at 696 = 3812
Memory at 980 = 1844

Clock Cycle 7895:
Completed 11/22

Clock Cycle 7896:
Completed 12/22

Clock Cycle 7897:
Completed 13/22

Clock Cycle 7898:
Completed 14/22

Clock Cycle 7899:
Completed 15/22

Clock Cycle 7900:
Completed 16/22

Clock Cycle 7901:
Completed 17/22

Clock Cycle 7902:
Completed 18/22

Clock Cycle 7903:
Completed 19/22

Clock Cycle 7904:
Completed 20/22

Clock Cycle 7905:
Completed 21/22

Clock Cycle 7906:
Completed 22/22
Finished Instruction sw 1432 1844 on Line 1137

Clock Cycle 7907:
Started lw 1908 $t0 on Line 1145
Completed 1/2

Clock Cycle 7908:
Completed 2/2
$t0 = 2704
Finished Instruction lw 1908 $t0 on Line 1145

Clock Cycle 7909:
Started sw 2860 1844 on Line 1143
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t1,$t0,3864
$t1 = 6568

Clock Cycle 7910:
Completed 2/22
DRAM Request(Read) Issued for lw 3264 $t0 on Line 1150

Clock Cycle 7911:
Completed 3/22

Clock Cycle 7912:
Completed 4/22

Clock Cycle 7913:
Completed 5/22

Clock Cycle 7914:
Completed 6/22

Clock Cycle 7915:
Completed 7/22

Clock Cycle 7916:
Completed 8/22

Clock Cycle 7917:
Completed 9/22

Clock Cycle 7918:
Completed 10/22
Memory at 1432 = 1844

Clock Cycle 7919:
Completed 11/22

Clock Cycle 7920:
Completed 12/22

Clock Cycle 7921:
Completed 13/22

Clock Cycle 7922:
Completed 14/22

Clock Cycle 7923:
Completed 15/22

Clock Cycle 7924:
Completed 16/22

Clock Cycle 7925:
Completed 17/22

Clock Cycle 7926:
Completed 18/22

Clock Cycle 7927:
Completed 19/22

Clock Cycle 7928:
Completed 20/22

Clock Cycle 7929:
Completed 21/22

Clock Cycle 7930:
Completed 22/22
Finished Instruction sw 2860 1844 on Line 1143

Clock Cycle 7931:
Started lw 2512 $t2 on Line 1148
Completed 1/2

Clock Cycle 7932:
Completed 2/2
$t2 = 4700
Finished Instruction lw 2512 $t2 on Line 1148

Clock Cycle 7933:
Started lw 3264 $t0 on Line 1150
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7934:
Completed 2/22

Clock Cycle 7935:
Completed 3/22

Clock Cycle 7936:
Completed 4/22

Clock Cycle 7937:
Completed 5/22

Clock Cycle 7938:
Completed 6/22

Clock Cycle 7939:
Completed 7/22

Clock Cycle 7940:
Completed 8/22

Clock Cycle 7941:
Completed 9/22

Clock Cycle 7942:
Completed 10/22
Memory at 2860 = 1844

Clock Cycle 7943:
Completed 11/22

Clock Cycle 7944:
Completed 12/22

Clock Cycle 7945:
Completed 13/22

Clock Cycle 7946:
Completed 14/22

Clock Cycle 7947:
Completed 15/22

Clock Cycle 7948:
Completed 16/22

Clock Cycle 7949:
Completed 17/22

Clock Cycle 7950:
Completed 18/22

Clock Cycle 7951:
Completed 19/22

Clock Cycle 7952:
Completed 20/22

Clock Cycle 7953:
Completed 21/22

Clock Cycle 7954:
Completed 22/22
$t0 = 0
Finished Instruction lw 3264 $t0 on Line 1150

Clock Cycle 7955:
addi$t2,$t0,1816
$t2 = 1816

Clock Cycle 7956:
DRAM Request(Read) Issued for lw 2068 $t3 on Line 1152

Clock Cycle 7957:
Started lw 2068 $t3 on Line 1152
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2312 $t4 on Line 1153

Clock Cycle 7958:
Completed 2/12

Clock Cycle 7959:
Completed 3/12

Clock Cycle 7960:
Completed 4/12

Clock Cycle 7961:
Completed 5/12

Clock Cycle 7962:
Completed 6/12

Clock Cycle 7963:
Completed 7/12

Clock Cycle 7964:
Completed 8/12

Clock Cycle 7965:
Completed 9/12

Clock Cycle 7966:
Completed 10/12

Clock Cycle 7967:
Completed 11/12

Clock Cycle 7968:
Completed 12/12
$t3 = 0
Finished Instruction lw 2068 $t3 on Line 1152

Clock Cycle 7969:
Started lw 2312 $t4 on Line 1153
Completed 1/2

Clock Cycle 7970:
Completed 2/2
$t4 = 0
Finished Instruction lw 2312 $t4 on Line 1153

Clock Cycle 7971:
addi$t4,$t1,3880
$t4 = 10448

Clock Cycle 7972:
DRAM Request(Read) Issued for lw 3452 $t0 on Line 1155

Clock Cycle 7973:
Started lw 3452 $t0 on Line 1155
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 292 $t1 on Line 1156

Clock Cycle 7974:
Completed 2/12

Clock Cycle 7975:
Completed 3/12

Clock Cycle 7976:
Completed 4/12

Clock Cycle 7977:
Completed 5/12

Clock Cycle 7978:
Completed 6/12

Clock Cycle 7979:
Completed 7/12

Clock Cycle 7980:
Completed 8/12

Clock Cycle 7981:
Completed 9/12

Clock Cycle 7982:
Completed 10/12

Clock Cycle 7983:
Completed 11/12

Clock Cycle 7984:
Completed 12/12
$t0 = 0
Finished Instruction lw 3452 $t0 on Line 1155

Clock Cycle 7985:
Started lw 292 $t1 on Line 1156
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3104 0 on Line 1157

Clock Cycle 7986:
Completed 2/12
DRAM Request(Write) Issued for sw 1108 0 on Line 1158

Clock Cycle 7987:
Completed 3/12
DRAM Request(Write) Issued for sw 2948 10448 on Line 1159

Clock Cycle 7988:
Completed 4/12
addi$t4,$t3,2488
$t4 = 2488

Clock Cycle 7989:
Completed 5/12
addi$t2,$t0,3504
$t2 = 3504

Clock Cycle 7990:
Completed 6/12
DRAM Request(Write) Issued for sw 3112 0 on Line 1162

Clock Cycle 7991:
Completed 7/12
DRAM Request(Write) Issued for sw 948 3504 on Line 1163

Clock Cycle 7992:
Completed 8/12
DRAM Request(Read) Issued for lw 3756 $t2 on Line 1164

Clock Cycle 7993:
Completed 9/12
DRAM Request(Read) Issued for lw 1752 $t0 on Line 1165

Clock Cycle 7994:
Completed 10/12
DRAM Request(Write) Issued for sw 3036 0 on Line 1166

Clock Cycle 7995:
Completed 11/12

Clock Cycle 7996:
Completed 12/12
$t1 = 0
Finished Instruction lw 292 $t1 on Line 1156

Clock Cycle 7997:
Started sw 948 3504 on Line 1163
Completed 1/2

Clock Cycle 7998:
Completed 2/2
Finished Instruction sw 948 3504 on Line 1163

Clock Cycle 7999:
Started sw 1108 0 on Line 1158
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8000:
Completed 2/22

Clock Cycle 8001:
Completed 3/22

Clock Cycle 8002:
Completed 4/22

Clock Cycle 8003:
Completed 5/22

Clock Cycle 8004:
Completed 6/22

Clock Cycle 8005:
Completed 7/22

Clock Cycle 8006:
Completed 8/22

Clock Cycle 8007:
Completed 9/22

Clock Cycle 8008:
Completed 10/22
Memory at 948 = 3504

Clock Cycle 8009:
Completed 11/22

Clock Cycle 8010:
Completed 12/22

Clock Cycle 8011:
Completed 13/22

Clock Cycle 8012:
Completed 14/22

Clock Cycle 8013:
Completed 15/22

Clock Cycle 8014:
Completed 16/22

Clock Cycle 8015:
Completed 17/22

Clock Cycle 8016:
Completed 18/22

Clock Cycle 8017:
Completed 19/22

Clock Cycle 8018:
Completed 20/22

Clock Cycle 8019:
Completed 21/22

Clock Cycle 8020:
Completed 22/22
Finished Instruction sw 1108 0 on Line 1158

Clock Cycle 8021:
Started lw 1752 $t0 on Line 1165
Completed 1/2

Clock Cycle 8022:
Completed 2/2
$t0 = 0
Finished Instruction lw 1752 $t0 on Line 1165

Clock Cycle 8023:
Started sw 3104 0 on Line 1157
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t0,3876
$t4 = 3876

Clock Cycle 8024:
Completed 2/22
DRAM Request(Read) Issued for lw 944 $t3 on Line 1168

Clock Cycle 8025:
Completed 3/22

Clock Cycle 8026:
Completed 4/22

Clock Cycle 8027:
Completed 5/22

Clock Cycle 8028:
Completed 6/22

Clock Cycle 8029:
Completed 7/22

Clock Cycle 8030:
Completed 8/22

Clock Cycle 8031:
Completed 9/22

Clock Cycle 8032:
Completed 10/22
Memory at 1108 = 0

Clock Cycle 8033:
Completed 11/22

Clock Cycle 8034:
Completed 12/22

Clock Cycle 8035:
Completed 13/22

Clock Cycle 8036:
Completed 14/22

Clock Cycle 8037:
Completed 15/22

Clock Cycle 8038:
Completed 16/22

Clock Cycle 8039:
Completed 17/22

Clock Cycle 8040:
Completed 18/22

Clock Cycle 8041:
Completed 19/22

Clock Cycle 8042:
Completed 20/22

Clock Cycle 8043:
Completed 21/22

Clock Cycle 8044:
Completed 22/22
Finished Instruction sw 3104 0 on Line 1157

Clock Cycle 8045:
Started sw 3112 0 on Line 1162
Completed 1/2

Clock Cycle 8046:
Completed 2/2
Finished Instruction sw 3112 0 on Line 1162

Clock Cycle 8047:
Started lw 3756 $t2 on Line 1164
Completed 1/2

Clock Cycle 8048:
Completed 2/2
$t2 = 0
Finished Instruction lw 3756 $t2 on Line 1164

Clock Cycle 8049:
Started lw 944 $t3 on Line 1168
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8050:
Completed 2/22

Clock Cycle 8051:
Completed 3/22

Clock Cycle 8052:
Completed 4/22

Clock Cycle 8053:
Completed 5/22

Clock Cycle 8054:
Completed 6/22

Clock Cycle 8055:
Completed 7/22

Clock Cycle 8056:
Completed 8/22

Clock Cycle 8057:
Completed 9/22

Clock Cycle 8058:
Completed 10/22

Clock Cycle 8059:
Completed 11/22

Clock Cycle 8060:
Completed 12/22

Clock Cycle 8061:
Completed 13/22

Clock Cycle 8062:
Completed 14/22

Clock Cycle 8063:
Completed 15/22

Clock Cycle 8064:
Completed 16/22

Clock Cycle 8065:
Completed 17/22

Clock Cycle 8066:
Completed 18/22

Clock Cycle 8067:
Completed 19/22

Clock Cycle 8068:
Completed 20/22

Clock Cycle 8069:
Completed 21/22

Clock Cycle 8070:
Completed 22/22
$t3 = 0
Finished Instruction lw 944 $t3 on Line 1168

Clock Cycle 8071:
Started sw 2948 10448 on Line 1159
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t3,1644
$t4 = 1644

Clock Cycle 8072:
Completed 2/12
DRAM Request(Write) Issued for sw 1768 0 on Line 1170

Clock Cycle 8073:
Completed 3/12
addi$t2,$t4,184
$t2 = 1828

Clock Cycle 8074:
Completed 4/12
addi$t1,$t1,556
$t1 = 556

Clock Cycle 8075:
Completed 5/12
DRAM Request(Write) Issued for sw 3792 1828 on Line 1173

Clock Cycle 8076:
Completed 6/12
DRAM Request(Write) Issued for sw 3416 556 on Line 1174

Clock Cycle 8077:
Completed 7/12
addi$t3,$t4,1828
$t3 = 3472

Clock Cycle 8078:
Completed 8/12
DRAM Request(Write) Issued for sw 2652 1644 on Line 1176

Clock Cycle 8079:
Completed 9/12
DRAM Request(Read) Issued for lw 0 $t2 on Line 1177

Clock Cycle 8080:
Completed 10/12
addi$t1,$t1,2280
$t1 = 2836

Clock Cycle 8081:
Completed 11/12
DRAM Request(Write) Issued for sw 1680 0 on Line 1179

Clock Cycle 8082:
Completed 12/12
Finished Instruction sw 2948 10448 on Line 1159
DRAM Request(Read) Issued for lw 848 $t3 on Line 1180

Clock Cycle 8083:
Started sw 3036 0 on Line 1166
Completed 1/2
DRAM Request(Write) Issued for sw 672 0 on Line 1181

Clock Cycle 8084:
Completed 2/2
Finished Instruction sw 3036 0 on Line 1166
DRAM Request(Read) Issued for lw 3108 $t1 on Line 1182

Clock Cycle 8085:
Started sw 2652 1644 on Line 1176
Completed 1/2

Clock Cycle 8086:
Completed 2/2
Finished Instruction sw 2652 1644 on Line 1176

Clock Cycle 8087:
Started sw 3792 1828 on Line 1173
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8088:
Completed 2/22

Clock Cycle 8089:
Completed 3/22

Clock Cycle 8090:
Completed 4/22

Clock Cycle 8091:
Completed 5/22

Clock Cycle 8092:
Completed 6/22

Clock Cycle 8093:
Completed 7/22

Clock Cycle 8094:
Completed 8/22

Clock Cycle 8095:
Completed 9/22

Clock Cycle 8096:
Completed 10/22
Memory at 2652 = 1644
Memory at 2948 = 10448

Clock Cycle 8097:
Completed 11/22

Clock Cycle 8098:
Completed 12/22

Clock Cycle 8099:
Completed 13/22

Clock Cycle 8100:
Completed 14/22

Clock Cycle 8101:
Completed 15/22

Clock Cycle 8102:
Completed 16/22

Clock Cycle 8103:
Completed 17/22

Clock Cycle 8104:
Completed 18/22

Clock Cycle 8105:
Completed 19/22

Clock Cycle 8106:
Completed 20/22

Clock Cycle 8107:
Completed 21/22

Clock Cycle 8108:
Completed 22/22
Finished Instruction sw 3792 1828 on Line 1173

Clock Cycle 8109:
Started lw 3108 $t1 on Line 1182
Completed 1/2

Clock Cycle 8110:
Completed 2/2
$t1 = 0
Finished Instruction lw 3108 $t1 on Line 1182

Clock Cycle 8111:
Started sw 3416 556 on Line 1174
Completed 1/2

Clock Cycle 8112:
Completed 2/2
Finished Instruction sw 3416 556 on Line 1174

Clock Cycle 8113:
Started lw 0 $t2 on Line 1177
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8114:
Completed 2/22

Clock Cycle 8115:
Completed 3/22

Clock Cycle 8116:
Completed 4/22

Clock Cycle 8117:
Completed 5/22

Clock Cycle 8118:
Completed 6/22

Clock Cycle 8119:
Completed 7/22

Clock Cycle 8120:
Completed 8/22

Clock Cycle 8121:
Completed 9/22

Clock Cycle 8122:
Completed 10/22
Memory at 3416 = 556
Memory at 3792 = 1828

Clock Cycle 8123:
Completed 11/22

Clock Cycle 8124:
Completed 12/22

Clock Cycle 8125:
Completed 13/22

Clock Cycle 8126:
Completed 14/22

Clock Cycle 8127:
Completed 15/22

Clock Cycle 8128:
Completed 16/22

Clock Cycle 8129:
Completed 17/22

Clock Cycle 8130:
Completed 18/22

Clock Cycle 8131:
Completed 19/22

Clock Cycle 8132:
Completed 20/22

Clock Cycle 8133:
Completed 21/22

Clock Cycle 8134:
Completed 22/22
$t2 = 0
Finished Instruction lw 0 $t2 on Line 1177

Clock Cycle 8135:
Started lw 848 $t3 on Line 1180
Completed 1/2

Clock Cycle 8136:
Completed 2/2
$t3 = 0
Finished Instruction lw 848 $t3 on Line 1180

Clock Cycle 8137:
Started sw 672 0 on Line 1181
Completed 1/2
addi$t1,$t3,1080
$t1 = 1080

Clock Cycle 8138:
Completed 2/2
Finished Instruction sw 672 0 on Line 1181
DRAM Request(Write) Issued for sw 744 0 on Line 1184

Clock Cycle 8139:
Started sw 1768 0 on Line 1170
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 888 $t2 on Line 1185

Clock Cycle 8140:
Completed 2/22
DRAM Request(Read) Issued for lw 2436 $t0 on Line 1186

Clock Cycle 8141:
Completed 3/22

Clock Cycle 8142:
Completed 4/22

Clock Cycle 8143:
Completed 5/22

Clock Cycle 8144:
Completed 6/22

Clock Cycle 8145:
Completed 7/22

Clock Cycle 8146:
Completed 8/22

Clock Cycle 8147:
Completed 9/22

Clock Cycle 8148:
Completed 10/22

Clock Cycle 8149:
Completed 11/22

Clock Cycle 8150:
Completed 12/22

Clock Cycle 8151:
Completed 13/22

Clock Cycle 8152:
Completed 14/22

Clock Cycle 8153:
Completed 15/22

Clock Cycle 8154:
Completed 16/22

Clock Cycle 8155:
Completed 17/22

Clock Cycle 8156:
Completed 18/22

Clock Cycle 8157:
Completed 19/22

Clock Cycle 8158:
Completed 20/22

Clock Cycle 8159:
Completed 21/22

Clock Cycle 8160:
Completed 22/22
Finished Instruction sw 1768 0 on Line 1170

Clock Cycle 8161:
Started sw 1680 0 on Line 1179
Completed 1/2

Clock Cycle 8162:
Completed 2/2
Finished Instruction sw 1680 0 on Line 1179

Clock Cycle 8163:
Started lw 2436 $t0 on Line 1186
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8164:
Completed 2/22

Clock Cycle 8165:
Completed 3/22

Clock Cycle 8166:
Completed 4/22

Clock Cycle 8167:
Completed 5/22

Clock Cycle 8168:
Completed 6/22

Clock Cycle 8169:
Completed 7/22

Clock Cycle 8170:
Completed 8/22

Clock Cycle 8171:
Completed 9/22

Clock Cycle 8172:
Completed 10/22

Clock Cycle 8173:
Completed 11/22

Clock Cycle 8174:
Completed 12/22

Clock Cycle 8175:
Completed 13/22

Clock Cycle 8176:
Completed 14/22

Clock Cycle 8177:
Completed 15/22

Clock Cycle 8178:
Completed 16/22

Clock Cycle 8179:
Completed 17/22

Clock Cycle 8180:
Completed 18/22

Clock Cycle 8181:
Completed 19/22

Clock Cycle 8182:
Completed 20/22

Clock Cycle 8183:
Completed 21/22

Clock Cycle 8184:
Completed 22/22
$t0 = 0
Finished Instruction lw 2436 $t0 on Line 1186

Clock Cycle 8185:
Started sw 744 0 on Line 1184
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t4,3832
$t0 = 5476

Clock Cycle 8186:
Completed 2/12

Clock Cycle 8187:
Completed 3/12

Clock Cycle 8188:
Completed 4/12

Clock Cycle 8189:
Completed 5/12

Clock Cycle 8190:
Completed 6/12

Clock Cycle 8191:
Completed 7/12

Clock Cycle 8192:
Completed 8/12

Clock Cycle 8193:
Completed 9/12

Clock Cycle 8194:
Completed 10/12

Clock Cycle 8195:
Completed 11/12

Clock Cycle 8196:
Completed 12/12
Finished Instruction sw 744 0 on Line 1184

Clock Cycle 8197:
Started lw 888 $t2 on Line 1185
Completed 1/2

Clock Cycle 8198:
Completed 2/2
$t2 = 10832
Finished Instruction lw 888 $t2 on Line 1185

Clock Cycle 8199:
addi$t2,$t4,1912
$t2 = 3556

Clock Cycle 8200:
DRAM Request(Write) Issued for sw 692 5476 on Line 1189

Clock Cycle 8201:
Started sw 692 5476 on Line 1189
Completed 1/2
DRAM Request(Read) Issued for lw 784 $t1 on Line 1190

Clock Cycle 8202:
Completed 2/2
Finished Instruction sw 692 5476 on Line 1189
addi$t0,$t4,1960
$t0 = 3604

Clock Cycle 8203:
Started lw 784 $t1 on Line 1190
Completed 1/2

Clock Cycle 8204:
Completed 2/2
$t1 = 1168
Finished Instruction lw 784 $t1 on Line 1190

Clock Cycle 8205:
DRAM Request(Read) Issued for lw 3712 $t1 on Line 1192

Clock Cycle 8206:
Started lw 3712 $t1 on Line 1192
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8207:
Completed 2/22

Clock Cycle 8208:
Completed 3/22

Clock Cycle 8209:
Completed 4/22

Clock Cycle 8210:
Completed 5/22

Clock Cycle 8211:
Completed 6/22

Clock Cycle 8212:
Completed 7/22

Clock Cycle 8213:
Completed 8/22

Clock Cycle 8214:
Completed 9/22

Clock Cycle 8215:
Completed 10/22
Memory at 692 = 5476

Clock Cycle 8216:
Completed 11/22

Clock Cycle 8217:
Completed 12/22

Clock Cycle 8218:
Completed 13/22

Clock Cycle 8219:
Completed 14/22

Clock Cycle 8220:
Completed 15/22

Clock Cycle 8221:
Completed 16/22

Clock Cycle 8222:
Completed 17/22

Clock Cycle 8223:
Completed 18/22

Clock Cycle 8224:
Completed 19/22

Clock Cycle 8225:
Completed 20/22

Clock Cycle 8226:
Completed 21/22

Clock Cycle 8227:
Completed 22/22
$t1 = 0
Finished Instruction lw 3712 $t1 on Line 1192

Clock Cycle 8228:
addi$t3,$t1,3600
$t3 = 3600

Clock Cycle 8229:
DRAM Request(Read) Issued for lw 852 $t3 on Line 1194

Clock Cycle 8230:
Started lw 852 $t3 on Line 1194
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1604 $t0 on Line 1195

Clock Cycle 8231:
Completed 2/12
DRAM Request(Write) Issued for sw 1092 0 on Line 1196

Clock Cycle 8232:
Completed 3/12
DRAM Request(Read) Issued for lw 3596 $t2 on Line 1197

Clock Cycle 8233:
Completed 4/12

Clock Cycle 8234:
Completed 5/12

Clock Cycle 8235:
Completed 6/12

Clock Cycle 8236:
Completed 7/12

Clock Cycle 8237:
Completed 8/12

Clock Cycle 8238:
Completed 9/12

Clock Cycle 8239:
Completed 10/12

Clock Cycle 8240:
Completed 11/12

Clock Cycle 8241:
Completed 12/12
$t3 = 0
Finished Instruction lw 852 $t3 on Line 1194

Clock Cycle 8242:
Started lw 3596 $t2 on Line 1197
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 8243:
Completed 2/12

Clock Cycle 8244:
Completed 3/12

Clock Cycle 8245:
Completed 4/12

Clock Cycle 8246:
Completed 5/12

Clock Cycle 8247:
Completed 6/12

Clock Cycle 8248:
Completed 7/12

Clock Cycle 8249:
Completed 8/12

Clock Cycle 8250:
Completed 9/12

Clock Cycle 8251:
Completed 10/12

Clock Cycle 8252:
Completed 11/12

Clock Cycle 8253:
Completed 12/12
$t2 = 0
Finished Instruction lw 3596 $t2 on Line 1197

Clock Cycle 8254:
Started lw 1604 $t0 on Line 1195
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1456 $t2 on Line 1198

Clock Cycle 8255:
Completed 2/12
DRAM Request(Write) Issued for sw 296 1644 on Line 1199

Clock Cycle 8256:
Completed 3/12

Clock Cycle 8257:
Completed 4/12

Clock Cycle 8258:
Completed 5/12

Clock Cycle 8259:
Completed 6/12

Clock Cycle 8260:
Completed 7/12

Clock Cycle 8261:
Completed 8/12

Clock Cycle 8262:
Completed 9/12

Clock Cycle 8263:
Completed 10/12

Clock Cycle 8264:
Completed 11/12

Clock Cycle 8265:
Completed 12/12
$t0 = 0
Finished Instruction lw 1604 $t0 on Line 1195

Clock Cycle 8266:
Started sw 1092 0 on Line 1196
Completed 1/2
DRAM Request(Read) Issued for lw 3296 $t0 on Line 1200

Clock Cycle 8267:
Completed 2/2
Finished Instruction sw 1092 0 on Line 1196
DRAM Request(Write) Issued for sw 2288 0 on Line 1201

Clock Cycle 8268:
Started lw 1456 $t2 on Line 1198
Completed 1/2

Clock Cycle 8269:
Completed 2/2
$t2 = 940
Finished Instruction lw 1456 $t2 on Line 1198

Clock Cycle 8270:
Started lw 3296 $t0 on Line 1200
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8271:
Completed 2/22

Clock Cycle 8272:
Completed 3/22

Clock Cycle 8273:
Completed 4/22

Clock Cycle 8274:
Completed 5/22

Clock Cycle 8275:
Completed 6/22

Clock Cycle 8276:
Completed 7/22

Clock Cycle 8277:
Completed 8/22

Clock Cycle 8278:
Completed 9/22

Clock Cycle 8279:
Completed 10/22
Memory at 1092 = 0

Clock Cycle 8280:
Completed 11/22

Clock Cycle 8281:
Completed 12/22

Clock Cycle 8282:
Completed 13/22

Clock Cycle 8283:
Completed 14/22

Clock Cycle 8284:
Completed 15/22

Clock Cycle 8285:
Completed 16/22

Clock Cycle 8286:
Completed 17/22

Clock Cycle 8287:
Completed 18/22

Clock Cycle 8288:
Completed 19/22

Clock Cycle 8289:
Completed 20/22

Clock Cycle 8290:
Completed 21/22

Clock Cycle 8291:
Completed 22/22
$t0 = 0
Finished Instruction lw 3296 $t0 on Line 1200

Clock Cycle 8292:
Started sw 296 1644 on Line 1199
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 696 0 on Line 1202

Clock Cycle 8293:
Completed 2/12
addi$t1,$t2,3720
$t1 = 4660

Clock Cycle 8294:
Completed 3/12
DRAM Request(Read) Issued for lw 3220 $t3 on Line 1204

Clock Cycle 8295:
Completed 4/12
DRAM Request(Write) Issued for sw 1944 940 on Line 1205

Clock Cycle 8296:
Completed 5/12
DRAM Request(Read) Issued for lw 1200 $t4 on Line 1206

Clock Cycle 8297:
Completed 6/12
DRAM Request(Read) Issued for lw 3200 $t0 on Line 1207

Clock Cycle 8298:
Completed 7/12

Clock Cycle 8299:
Completed 8/12

Clock Cycle 8300:
Completed 9/12

Clock Cycle 8301:
Completed 10/12

Clock Cycle 8302:
Completed 11/12

Clock Cycle 8303:
Completed 12/12
Finished Instruction sw 296 1644 on Line 1199

Clock Cycle 8304:
Started sw 696 0 on Line 1202
Completed 1/2

Clock Cycle 8305:
Completed 2/2
Finished Instruction sw 696 0 on Line 1202

Clock Cycle 8306:
Started sw 1944 940 on Line 1205
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8307:
Completed 2/22

Clock Cycle 8308:
Completed 3/22

Clock Cycle 8309:
Completed 4/22

Clock Cycle 8310:
Completed 5/22

Clock Cycle 8311:
Completed 6/22

Clock Cycle 8312:
Completed 7/22

Clock Cycle 8313:
Completed 8/22

Clock Cycle 8314:
Completed 9/22

Clock Cycle 8315:
Completed 10/22
Memory at 296 = 1644
Memory at 696 = 0

Clock Cycle 8316:
Completed 11/22

Clock Cycle 8317:
Completed 12/22

Clock Cycle 8318:
Completed 13/22

Clock Cycle 8319:
Completed 14/22

Clock Cycle 8320:
Completed 15/22

Clock Cycle 8321:
Completed 16/22

Clock Cycle 8322:
Completed 17/22

Clock Cycle 8323:
Completed 18/22

Clock Cycle 8324:
Completed 19/22

Clock Cycle 8325:
Completed 20/22

Clock Cycle 8326:
Completed 21/22

Clock Cycle 8327:
Completed 22/22
Finished Instruction sw 1944 940 on Line 1205

Clock Cycle 8328:
Started lw 1200 $t4 on Line 1206
Completed 1/2

Clock Cycle 8329:
Completed 2/2
$t4 = 0
Finished Instruction lw 1200 $t4 on Line 1206

Clock Cycle 8330:
Started sw 2288 0 on Line 1201
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 680 0 on Line 1208

Clock Cycle 8331:
Completed 2/22
DRAM Request(Write) Issued for sw 1840 4660 on Line 1209

Clock Cycle 8332:
Completed 3/22
DRAM Request(Read) Issued for lw 1452 $t4 on Line 1210

Clock Cycle 8333:
Completed 4/22

Clock Cycle 8334:
Completed 5/22

Clock Cycle 8335:
Completed 6/22

Clock Cycle 8336:
Completed 7/22

Clock Cycle 8337:
Completed 8/22

Clock Cycle 8338:
Completed 9/22

Clock Cycle 8339:
Completed 10/22
Memory at 1944 = 940

Clock Cycle 8340:
Completed 11/22

Clock Cycle 8341:
Completed 12/22

Clock Cycle 8342:
Completed 13/22

Clock Cycle 8343:
Completed 14/22

Clock Cycle 8344:
Completed 15/22

Clock Cycle 8345:
Completed 16/22

Clock Cycle 8346:
Completed 17/22

Clock Cycle 8347:
Completed 18/22

Clock Cycle 8348:
Completed 19/22

Clock Cycle 8349:
Completed 20/22

Clock Cycle 8350:
Completed 21/22

Clock Cycle 8351:
Completed 22/22
Finished Instruction sw 2288 0 on Line 1201

Clock Cycle 8352:
Started sw 1840 4660 on Line 1209
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8353:
Completed 2/22

Clock Cycle 8354:
Completed 3/22

Clock Cycle 8355:
Completed 4/22

Clock Cycle 8356:
Completed 5/22

Clock Cycle 8357:
Completed 6/22

Clock Cycle 8358:
Completed 7/22

Clock Cycle 8359:
Completed 8/22

Clock Cycle 8360:
Completed 9/22

Clock Cycle 8361:
Completed 10/22

Clock Cycle 8362:
Completed 11/22

Clock Cycle 8363:
Completed 12/22

Clock Cycle 8364:
Completed 13/22

Clock Cycle 8365:
Completed 14/22

Clock Cycle 8366:
Completed 15/22

Clock Cycle 8367:
Completed 16/22

Clock Cycle 8368:
Completed 17/22

Clock Cycle 8369:
Completed 18/22

Clock Cycle 8370:
Completed 19/22

Clock Cycle 8371:
Completed 20/22

Clock Cycle 8372:
Completed 21/22

Clock Cycle 8373:
Completed 22/22
Finished Instruction sw 1840 4660 on Line 1209

Clock Cycle 8374:
Started lw 1452 $t4 on Line 1210
Completed 1/2

Clock Cycle 8375:
Completed 2/2
$t4 = 0
Finished Instruction lw 1452 $t4 on Line 1210

Clock Cycle 8376:
Started lw 3220 $t3 on Line 1204
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 852 0 on Line 1211

Clock Cycle 8377:
Completed 2/22
addi$t4,$t4,2964
$t4 = 2964

Clock Cycle 8378:
Completed 3/22

Clock Cycle 8379:
Completed 4/22

Clock Cycle 8380:
Completed 5/22

Clock Cycle 8381:
Completed 6/22

Clock Cycle 8382:
Completed 7/22

Clock Cycle 8383:
Completed 8/22

Clock Cycle 8384:
Completed 9/22

Clock Cycle 8385:
Completed 10/22
Memory at 1840 = 4660

Clock Cycle 8386:
Completed 11/22

Clock Cycle 8387:
Completed 12/22

Clock Cycle 8388:
Completed 13/22

Clock Cycle 8389:
Completed 14/22

Clock Cycle 8390:
Completed 15/22

Clock Cycle 8391:
Completed 16/22

Clock Cycle 8392:
Completed 17/22

Clock Cycle 8393:
Completed 18/22

Clock Cycle 8394:
Completed 19/22

Clock Cycle 8395:
Completed 20/22

Clock Cycle 8396:
Completed 21/22

Clock Cycle 8397:
Completed 22/22
$t3 = 0
Finished Instruction lw 3220 $t3 on Line 1204

Clock Cycle 8398:
Started lw 3200 $t0 on Line 1207
Completed 1/2

Clock Cycle 8399:
Completed 2/2
$t0 = 0
Finished Instruction lw 3200 $t0 on Line 1207

Clock Cycle 8400:
Started sw 680 0 on Line 1208
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2776 $t0 on Line 1213

Clock Cycle 8401:
Completed 2/12
addi$t2,$t2,2520
$t2 = 3460

Clock Cycle 8402:
Completed 3/12
DRAM Request(Read) Issued for lw 3712 $t2 on Line 1215

Clock Cycle 8403:
Completed 4/12
addi$t1,$t3,1200
$t1 = 1200

Clock Cycle 8404:
Completed 5/12
DRAM Request(Write) Issued for sw 636 1200 on Line 1217

Clock Cycle 8405:
Completed 6/12

Clock Cycle 8406:
Completed 7/12

Clock Cycle 8407:
Completed 8/12

Clock Cycle 8408:
Completed 9/12

Clock Cycle 8409:
Completed 10/12

Clock Cycle 8410:
Completed 11/12

Clock Cycle 8411:
Completed 12/12
Finished Instruction sw 680 0 on Line 1208

Clock Cycle 8412:
Started sw 852 0 on Line 1211
Completed 1/2

Clock Cycle 8413:
Completed 2/2
Finished Instruction sw 852 0 on Line 1211

Clock Cycle 8414:
Started sw 636 1200 on Line 1217
Completed 1/2

Clock Cycle 8415:
Completed 2/2
Finished Instruction sw 636 1200 on Line 1217

Clock Cycle 8416:
Started lw 3712 $t2 on Line 1215
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8417:
Completed 2/22

Clock Cycle 8418:
Completed 3/22

Clock Cycle 8419:
Completed 4/22

Clock Cycle 8420:
Completed 5/22

Clock Cycle 8421:
Completed 6/22

Clock Cycle 8422:
Completed 7/22

Clock Cycle 8423:
Completed 8/22

Clock Cycle 8424:
Completed 9/22

Clock Cycle 8425:
Completed 10/22
Memory at 636 = 1200

Clock Cycle 8426:
Completed 11/22

Clock Cycle 8427:
Completed 12/22

Clock Cycle 8428:
Completed 13/22

Clock Cycle 8429:
Completed 14/22

Clock Cycle 8430:
Completed 15/22

Clock Cycle 8431:
Completed 16/22

Clock Cycle 8432:
Completed 17/22

Clock Cycle 8433:
Completed 18/22

Clock Cycle 8434:
Completed 19/22

Clock Cycle 8435:
Completed 20/22

Clock Cycle 8436:
Completed 21/22

Clock Cycle 8437:
Completed 22/22
$t2 = 0
Finished Instruction lw 3712 $t2 on Line 1215

Clock Cycle 8438:
Started lw 2776 $t0 on Line 1213
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3064 $t2 on Line 1218

Clock Cycle 8439:
Completed 2/12

Clock Cycle 8440:
Completed 3/12

Clock Cycle 8441:
Completed 4/12

Clock Cycle 8442:
Completed 5/12

Clock Cycle 8443:
Completed 6/12

Clock Cycle 8444:
Completed 7/12

Clock Cycle 8445:
Completed 8/12

Clock Cycle 8446:
Completed 9/12

Clock Cycle 8447:
Completed 10/12

Clock Cycle 8448:
Completed 11/12

Clock Cycle 8449:
Completed 12/12
$t0 = 0
Finished Instruction lw 2776 $t0 on Line 1213

Clock Cycle 8450:
Started lw 3064 $t2 on Line 1218
Completed 1/2

Clock Cycle 8451:
Completed 2/2
$t2 = 0
Finished Instruction lw 3064 $t2 on Line 1218

Clock Cycle 8452:
DRAM Request(Read) Issued for lw 688 $t2 on Line 1219

Clock Cycle 8453:
Started lw 688 $t2 on Line 1219
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2876 $t3 on Line 1220

Clock Cycle 8454:
Completed 2/12

Clock Cycle 8455:
Completed 3/12

Clock Cycle 8456:
Completed 4/12

Clock Cycle 8457:
Completed 5/12

Clock Cycle 8458:
Completed 6/12

Clock Cycle 8459:
Completed 7/12

Clock Cycle 8460:
Completed 8/12

Clock Cycle 8461:
Completed 9/12

Clock Cycle 8462:
Completed 10/12

Clock Cycle 8463:
Completed 11/12

Clock Cycle 8464:
Completed 12/12
$t2 = 1892
Finished Instruction lw 688 $t2 on Line 1219

Clock Cycle 8465:
Started lw 2876 $t3 on Line 1220
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1340 $t2 on Line 1221

Clock Cycle 8466:
Completed 2/12

Clock Cycle 8467:
Completed 3/12

Clock Cycle 8468:
Completed 4/12

Clock Cycle 8469:
Completed 5/12

Clock Cycle 8470:
Completed 6/12

Clock Cycle 8471:
Completed 7/12

Clock Cycle 8472:
Completed 8/12

Clock Cycle 8473:
Completed 9/12

Clock Cycle 8474:
Completed 10/12

Clock Cycle 8475:
Completed 11/12

Clock Cycle 8476:
Completed 12/12
$t3 = 0
Finished Instruction lw 2876 $t3 on Line 1220

Clock Cycle 8477:
Started lw 1340 $t2 on Line 1221
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 8478:
Completed 2/12

Clock Cycle 8479:
Completed 3/12

Clock Cycle 8480:
Completed 4/12

Clock Cycle 8481:
Completed 5/12

Clock Cycle 8482:
Completed 6/12

Clock Cycle 8483:
Completed 7/12

Clock Cycle 8484:
Completed 8/12

Clock Cycle 8485:
Completed 9/12

Clock Cycle 8486:
Completed 10/12

Clock Cycle 8487:
Completed 11/12

Clock Cycle 8488:
Completed 12/12
$t2 = 0
Finished Instruction lw 1340 $t2 on Line 1221

Clock Cycle 8489:
DRAM Request(Write) Issued for sw 3456 0 on Line 1222

Clock Cycle 8490:
Started sw 3456 0 on Line 1222
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 540 0 on Line 1223

Clock Cycle 8491:
Completed 2/12
addi$t4,$t3,864
$t4 = 864

Clock Cycle 8492:
Completed 3/12
addi$t2,$t4,3524
$t2 = 4388

Clock Cycle 8493:
Completed 4/12
DRAM Request(Write) Issued for sw 2972 1200 on Line 1226

Clock Cycle 8494:
Completed 5/12
DRAM Request(Write) Issued for sw 3372 1200 on Line 1227

Clock Cycle 8495:
Completed 6/12
DRAM Request(Write) Issued for sw 1664 4388 on Line 1228

Clock Cycle 8496:
Completed 7/12
addi$t0,$t1,3540
$t0 = 4740

Clock Cycle 8497:
Completed 8/12
DRAM Request(Read) Issued for lw 476 $t3 on Line 1230

Clock Cycle 8498:
Completed 9/12
DRAM Request(Read) Issued for lw 176 $t0 on Line 1231

Clock Cycle 8499:
Completed 10/12

Clock Cycle 8500:
Completed 11/12

Clock Cycle 8501:
Completed 12/12
Finished Instruction sw 3456 0 on Line 1222

Clock Cycle 8502:
Started sw 3372 1200 on Line 1227
Completed 1/2

Clock Cycle 8503:
Completed 2/2
Finished Instruction sw 3372 1200 on Line 1227

Clock Cycle 8504:
Started sw 540 0 on Line 1223
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8505:
Completed 2/22

Clock Cycle 8506:
Completed 3/22

Clock Cycle 8507:
Completed 4/22

Clock Cycle 8508:
Completed 5/22

Clock Cycle 8509:
Completed 6/22

Clock Cycle 8510:
Completed 7/22

Clock Cycle 8511:
Completed 8/22

Clock Cycle 8512:
Completed 9/22

Clock Cycle 8513:
Completed 10/22
Memory at 3372 = 1200

Clock Cycle 8514:
Completed 11/22

Clock Cycle 8515:
Completed 12/22

Clock Cycle 8516:
Completed 13/22

Clock Cycle 8517:
Completed 14/22

Clock Cycle 8518:
Completed 15/22

Clock Cycle 8519:
Completed 16/22

Clock Cycle 8520:
Completed 17/22

Clock Cycle 8521:
Completed 18/22

Clock Cycle 8522:
Completed 19/22

Clock Cycle 8523:
Completed 20/22

Clock Cycle 8524:
Completed 21/22

Clock Cycle 8525:
Completed 22/22
Finished Instruction sw 540 0 on Line 1223

Clock Cycle 8526:
Started lw 476 $t3 on Line 1230
Completed 1/2

Clock Cycle 8527:
Completed 2/2
$t3 = 0
Finished Instruction lw 476 $t3 on Line 1230

Clock Cycle 8528:
Started lw 176 $t0 on Line 1231
Completed 1/2
addi$t1,$t3,940
$t1 = 940

Clock Cycle 8529:
Completed 2/2
$t0 = 0
Finished Instruction lw 176 $t0 on Line 1231
DRAM Request(Read) Issued for lw 3048 $t4 on Line 1233

Clock Cycle 8530:
Started sw 2972 1200 on Line 1226
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8531:
Completed 2/22

Clock Cycle 8532:
Completed 3/22

Clock Cycle 8533:
Completed 4/22

Clock Cycle 8534:
Completed 5/22

Clock Cycle 8535:
Completed 6/22

Clock Cycle 8536:
Completed 7/22

Clock Cycle 8537:
Completed 8/22

Clock Cycle 8538:
Completed 9/22

Clock Cycle 8539:
Completed 10/22

Clock Cycle 8540:
Completed 11/22

Clock Cycle 8541:
Completed 12/22

Clock Cycle 8542:
Completed 13/22

Clock Cycle 8543:
Completed 14/22

Clock Cycle 8544:
Completed 15/22

Clock Cycle 8545:
Completed 16/22

Clock Cycle 8546:
Completed 17/22

Clock Cycle 8547:
Completed 18/22

Clock Cycle 8548:
Completed 19/22

Clock Cycle 8549:
Completed 20/22

Clock Cycle 8550:
Completed 21/22

Clock Cycle 8551:
Completed 22/22
Finished Instruction sw 2972 1200 on Line 1226

Clock Cycle 8552:
Started lw 3048 $t4 on Line 1233
Completed 1/2

Clock Cycle 8553:
Completed 2/2
$t4 = 0
Finished Instruction lw 3048 $t4 on Line 1233

Clock Cycle 8554:
Started sw 1664 4388 on Line 1228
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1676 0 on Line 1234

Clock Cycle 8555:
Completed 2/22
DRAM Request(Write) Issued for sw 2000 4388 on Line 1235

Clock Cycle 8556:
Completed 3/22
DRAM Request(Read) Issued for lw 52 $t0 on Line 1236

Clock Cycle 8557:
Completed 4/22

Clock Cycle 8558:
Completed 5/22

Clock Cycle 8559:
Completed 6/22

Clock Cycle 8560:
Completed 7/22

Clock Cycle 8561:
Completed 8/22

Clock Cycle 8562:
Completed 9/22

Clock Cycle 8563:
Completed 10/22
Memory at 2972 = 1200

Clock Cycle 8564:
Completed 11/22

Clock Cycle 8565:
Completed 12/22

Clock Cycle 8566:
Completed 13/22

Clock Cycle 8567:
Completed 14/22

Clock Cycle 8568:
Completed 15/22

Clock Cycle 8569:
Completed 16/22

Clock Cycle 8570:
Completed 17/22

Clock Cycle 8571:
Completed 18/22

Clock Cycle 8572:
Completed 19/22

Clock Cycle 8573:
Completed 20/22

Clock Cycle 8574:
Completed 21/22

Clock Cycle 8575:
Completed 22/22
Finished Instruction sw 1664 4388 on Line 1228

Clock Cycle 8576:
Started sw 1676 0 on Line 1234
Completed 1/2

Clock Cycle 8577:
Completed 2/2
Finished Instruction sw 1676 0 on Line 1234

Clock Cycle 8578:
Started sw 2000 4388 on Line 1235
Completed 1/2

Clock Cycle 8579:
Completed 2/2
Finished Instruction sw 2000 4388 on Line 1235

Clock Cycle 8580:
Started lw 52 $t0 on Line 1236
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8581:
Completed 2/22

Clock Cycle 8582:
Completed 3/22

Clock Cycle 8583:
Completed 4/22

Clock Cycle 8584:
Completed 5/22

Clock Cycle 8585:
Completed 6/22

Clock Cycle 8586:
Completed 7/22

Clock Cycle 8587:
Completed 8/22

Clock Cycle 8588:
Completed 9/22

Clock Cycle 8589:
Completed 10/22
Memory at 1664 = 4388
Memory at 1676 = 0
Memory at 2000 = 4388

Clock Cycle 8590:
Completed 11/22

Clock Cycle 8591:
Completed 12/22

Clock Cycle 8592:
Completed 13/22

Clock Cycle 8593:
Completed 14/22

Clock Cycle 8594:
Completed 15/22

Clock Cycle 8595:
Completed 16/22

Clock Cycle 8596:
Completed 17/22

Clock Cycle 8597:
Completed 18/22

Clock Cycle 8598:
Completed 19/22

Clock Cycle 8599:
Completed 20/22

Clock Cycle 8600:
Completed 21/22

Clock Cycle 8601:
Completed 22/22
$t0 = 0
Finished Instruction lw 52 $t0 on Line 1236

Clock Cycle 8602:
addi$t0,$t4,588
$t0 = 588

Clock Cycle 8603:
addi$t0,$t2,1000
$t0 = 5388

Clock Cycle 8604:
DRAM Request(Read) Issued for lw 980 $t3 on Line 1239

Clock Cycle 8605:
Started lw 980 $t3 on Line 1239
Completed 1/2
DRAM Request(Write) Issued for sw 3600 4388 on Line 1240

Clock Cycle 8606:
Completed 2/2
$t3 = 1844
Finished Instruction lw 980 $t3 on Line 1239

Clock Cycle 8607:
Started sw 3600 4388 on Line 1240
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3020 1844 on Line 1241

Clock Cycle 8608:
Completed 2/12
DRAM Request(Write) Issued for sw 684 940 on Line 1242

Clock Cycle 8609:
Completed 3/12
DRAM Request(Read) Issued for lw 600 $t2 on Line 1243

Clock Cycle 8610:
Completed 4/12

Clock Cycle 8611:
Completed 5/12

Clock Cycle 8612:
Completed 6/12

Clock Cycle 8613:
Completed 7/12

Clock Cycle 8614:
Completed 8/12

Clock Cycle 8615:
Completed 9/12

Clock Cycle 8616:
Completed 10/12

Clock Cycle 8617:
Completed 11/12

Clock Cycle 8618:
Completed 12/12
Finished Instruction sw 3600 4388 on Line 1240

Clock Cycle 8619:
Started sw 684 940 on Line 1242
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8620:
Completed 2/22

Clock Cycle 8621:
Completed 3/22

Clock Cycle 8622:
Completed 4/22

Clock Cycle 8623:
Completed 5/22

Clock Cycle 8624:
Completed 6/22

Clock Cycle 8625:
Completed 7/22

Clock Cycle 8626:
Completed 8/22

Clock Cycle 8627:
Completed 9/22

Clock Cycle 8628:
Completed 10/22
Memory at 3600 = 4388

Clock Cycle 8629:
Completed 11/22

Clock Cycle 8630:
Completed 12/22

Clock Cycle 8631:
Completed 13/22

Clock Cycle 8632:
Completed 14/22

Clock Cycle 8633:
Completed 15/22

Clock Cycle 8634:
Completed 16/22

Clock Cycle 8635:
Completed 17/22

Clock Cycle 8636:
Completed 18/22

Clock Cycle 8637:
Completed 19/22

Clock Cycle 8638:
Completed 20/22

Clock Cycle 8639:
Completed 21/22

Clock Cycle 8640:
Completed 22/22
Finished Instruction sw 684 940 on Line 1242

Clock Cycle 8641:
Started lw 600 $t2 on Line 1243
Completed 1/2

Clock Cycle 8642:
Completed 2/2
$t2 = 0
Finished Instruction lw 600 $t2 on Line 1243

Clock Cycle 8643:
Started sw 3020 1844 on Line 1241
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2400 0 on Line 1244

Clock Cycle 8644:
Completed 2/22
DRAM Request(Write) Issued for sw 308 940 on Line 1245

Clock Cycle 8645:
Completed 3/22
DRAM Request(Write) Issued for sw 2024 1844 on Line 1246

Clock Cycle 8646:
Completed 4/22
addi$t0,$t2,1112
$t0 = 1112

Clock Cycle 8647:
Completed 5/22
addi$t2,$t2,1052
$t2 = 1052

Clock Cycle 8648:
Completed 6/22
DRAM Request(Read) Issued for lw 2424 $t0 on Line 1249

Clock Cycle 8649:
Completed 7/22
DRAM Request(Read) Issued for lw 1148 $t4 on Line 1250

Clock Cycle 8650:
Completed 8/22

Clock Cycle 8651:
Completed 9/22

Clock Cycle 8652:
Completed 10/22
Memory at 684 = 940

Clock Cycle 8653:
Completed 11/22

Clock Cycle 8654:
Completed 12/22

Clock Cycle 8655:
Completed 13/22

Clock Cycle 8656:
Completed 14/22

Clock Cycle 8657:
Completed 15/22

Clock Cycle 8658:
Completed 16/22

Clock Cycle 8659:
Completed 17/22

Clock Cycle 8660:
Completed 18/22

Clock Cycle 8661:
Completed 19/22

Clock Cycle 8662:
Completed 20/22

Clock Cycle 8663:
Completed 21/22

Clock Cycle 8664:
Completed 22/22
Finished Instruction sw 3020 1844 on Line 1241

Clock Cycle 8665:
Started sw 2400 0 on Line 1244
Completed 1/2

Clock Cycle 8666:
Completed 2/2
Finished Instruction sw 2400 0 on Line 1244

Clock Cycle 8667:
Started lw 2424 $t0 on Line 1249
Completed 1/2

Clock Cycle 8668:
Completed 2/2
$t0 = 0
Finished Instruction lw 2424 $t0 on Line 1249

Clock Cycle 8669:
Started sw 2024 1844 on Line 1246
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8670:
Completed 2/22

Clock Cycle 8671:
Completed 3/22

Clock Cycle 8672:
Completed 4/22

Clock Cycle 8673:
Completed 5/22

Clock Cycle 8674:
Completed 6/22

Clock Cycle 8675:
Completed 7/22

Clock Cycle 8676:
Completed 8/22

Clock Cycle 8677:
Completed 9/22

Clock Cycle 8678:
Completed 10/22
Memory at 3020 = 1844

Clock Cycle 8679:
Completed 11/22

Clock Cycle 8680:
Completed 12/22

Clock Cycle 8681:
Completed 13/22

Clock Cycle 8682:
Completed 14/22

Clock Cycle 8683:
Completed 15/22

Clock Cycle 8684:
Completed 16/22

Clock Cycle 8685:
Completed 17/22

Clock Cycle 8686:
Completed 18/22

Clock Cycle 8687:
Completed 19/22

Clock Cycle 8688:
Completed 20/22

Clock Cycle 8689:
Completed 21/22

Clock Cycle 8690:
Completed 22/22
Finished Instruction sw 2024 1844 on Line 1246

Clock Cycle 8691:
Started lw 1148 $t4 on Line 1250
Completed 1/2

Clock Cycle 8692:
Completed 2/2
$t4 = 0
Finished Instruction lw 1148 $t4 on Line 1250

Clock Cycle 8693:
Started sw 308 940 on Line 1245
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3696 $t4 on Line 1251

Clock Cycle 8694:
Completed 2/22
DRAM Request(Read) Issued for lw 3668 $t3 on Line 1252

Clock Cycle 8695:
Completed 3/22

Clock Cycle 8696:
Completed 4/22

Clock Cycle 8697:
Completed 5/22

Clock Cycle 8698:
Completed 6/22

Clock Cycle 8699:
Completed 7/22

Clock Cycle 8700:
Completed 8/22

Clock Cycle 8701:
Completed 9/22

Clock Cycle 8702:
Completed 10/22
Memory at 2024 = 1844

Clock Cycle 8703:
Completed 11/22

Clock Cycle 8704:
Completed 12/22

Clock Cycle 8705:
Completed 13/22

Clock Cycle 8706:
Completed 14/22

Clock Cycle 8707:
Completed 15/22

Clock Cycle 8708:
Completed 16/22

Clock Cycle 8709:
Completed 17/22

Clock Cycle 8710:
Completed 18/22

Clock Cycle 8711:
Completed 19/22

Clock Cycle 8712:
Completed 20/22

Clock Cycle 8713:
Completed 21/22

Clock Cycle 8714:
Completed 22/22
Finished Instruction sw 308 940 on Line 1245

Clock Cycle 8715:
Started lw 3696 $t4 on Line 1251
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8716:
Completed 2/22

Clock Cycle 8717:
Completed 3/22

Clock Cycle 8718:
Completed 4/22

Clock Cycle 8719:
Completed 5/22

Clock Cycle 8720:
Completed 6/22

Clock Cycle 8721:
Completed 7/22

Clock Cycle 8722:
Completed 8/22

Clock Cycle 8723:
Completed 9/22

Clock Cycle 8724:
Completed 10/22
Memory at 308 = 940

Clock Cycle 8725:
Completed 11/22

Clock Cycle 8726:
Completed 12/22

Clock Cycle 8727:
Completed 13/22

Clock Cycle 8728:
Completed 14/22

Clock Cycle 8729:
Completed 15/22

Clock Cycle 8730:
Completed 16/22

Clock Cycle 8731:
Completed 17/22

Clock Cycle 8732:
Completed 18/22

Clock Cycle 8733:
Completed 19/22

Clock Cycle 8734:
Completed 20/22

Clock Cycle 8735:
Completed 21/22

Clock Cycle 8736:
Completed 22/22
$t4 = 3164
Finished Instruction lw 3696 $t4 on Line 1251

Clock Cycle 8737:
Started lw 3668 $t3 on Line 1252
Completed 1/2

Clock Cycle 8738:
Completed 2/2
$t3 = 0
Finished Instruction lw 3668 $t3 on Line 1252

Clock Cycle 8739:
addi$t3,$t1,780
$t3 = 1720

Clock Cycle 8740:
DRAM Request(Read) Issued for lw 1496 $t4 on Line 1254

Clock Cycle 8741:
Started lw 1496 $t4 on Line 1254
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 8742:
Completed 2/12

Clock Cycle 8743:
Completed 3/12

Clock Cycle 8744:
Completed 4/12

Clock Cycle 8745:
Completed 5/12

Clock Cycle 8746:
Completed 6/12

Clock Cycle 8747:
Completed 7/12

Clock Cycle 8748:
Completed 8/12

Clock Cycle 8749:
Completed 9/12

Clock Cycle 8750:
Completed 10/12

Clock Cycle 8751:
Completed 11/12

Clock Cycle 8752:
Completed 12/12
$t4 = 0
Finished Instruction lw 1496 $t4 on Line 1254

Clock Cycle 8753:
addi$t4,$t4,3308
$t4 = 3308

Clock Cycle 8754:
DRAM Request(Read) Issued for lw 2404 $t1 on Line 1256

Clock Cycle 8755:
Started lw 2404 $t1 on Line 1256
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t4,356
$t4 = 3664

Clock Cycle 8756:
Completed 2/12
DRAM Request(Write) Issued for sw 904 3664 on Line 1258

Clock Cycle 8757:
Completed 3/12
DRAM Request(Write) Issued for sw 1168 0 on Line 1259

Clock Cycle 8758:
Completed 4/12

Clock Cycle 8759:
Completed 5/12

Clock Cycle 8760:
Completed 6/12

Clock Cycle 8761:
Completed 7/12

Clock Cycle 8762:
Completed 8/12

Clock Cycle 8763:
Completed 9/12

Clock Cycle 8764:
Completed 10/12

Clock Cycle 8765:
Completed 11/12

Clock Cycle 8766:
Completed 12/12
$t1 = 0
Finished Instruction lw 2404 $t1 on Line 1256

Clock Cycle 8767:
Started sw 904 3664 on Line 1258
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2576 $t1 on Line 1260

Clock Cycle 8768:
Completed 2/12

Clock Cycle 8769:
Completed 3/12

Clock Cycle 8770:
Completed 4/12

Clock Cycle 8771:
Completed 5/12

Clock Cycle 8772:
Completed 6/12

Clock Cycle 8773:
Completed 7/12

Clock Cycle 8774:
Completed 8/12

Clock Cycle 8775:
Completed 9/12

Clock Cycle 8776:
Completed 10/12

Clock Cycle 8777:
Completed 11/12

Clock Cycle 8778:
Completed 12/12
Finished Instruction sw 904 3664 on Line 1258

Clock Cycle 8779:
Started lw 2576 $t1 on Line 1260
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8780:
Completed 2/22

Clock Cycle 8781:
Completed 3/22

Clock Cycle 8782:
Completed 4/22

Clock Cycle 8783:
Completed 5/22

Clock Cycle 8784:
Completed 6/22

Clock Cycle 8785:
Completed 7/22

Clock Cycle 8786:
Completed 8/22

Clock Cycle 8787:
Completed 9/22

Clock Cycle 8788:
Completed 10/22
Memory at 904 = 3664

Clock Cycle 8789:
Completed 11/22

Clock Cycle 8790:
Completed 12/22

Clock Cycle 8791:
Completed 13/22

Clock Cycle 8792:
Completed 14/22

Clock Cycle 8793:
Completed 15/22

Clock Cycle 8794:
Completed 16/22

Clock Cycle 8795:
Completed 17/22

Clock Cycle 8796:
Completed 18/22

Clock Cycle 8797:
Completed 19/22

Clock Cycle 8798:
Completed 20/22

Clock Cycle 8799:
Completed 21/22

Clock Cycle 8800:
Completed 22/22
$t1 = 0
Finished Instruction lw 2576 $t1 on Line 1260

Clock Cycle 8801:
Started sw 1168 0 on Line 1259
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1364 0 on Line 1261

Clock Cycle 8802:
Completed 2/12
addi$t0,$t0,1320
$t0 = 1320

Clock Cycle 8803:
Completed 3/12
addi$t2,$t2,524
$t2 = 1576

Clock Cycle 8804:
Completed 4/12
DRAM Request(Write) Issued for sw 3936 1720 on Line 1264

Clock Cycle 8805:
Completed 5/12
addi$t0,$t2,1416
$t0 = 2992

Clock Cycle 8806:
Completed 6/12
DRAM Request(Read) Issued for lw 1120 $t1 on Line 1266

Clock Cycle 8807:
Completed 7/12
addi$t0,$t0,3760
$t0 = 6752

Clock Cycle 8808:
Completed 8/12
DRAM Request(Read) Issued for lw 2608 $t2 on Line 1268

Clock Cycle 8809:
Completed 9/12
DRAM Request(Write) Issued for sw 2244 6752 on Line 1269

Clock Cycle 8810:
Completed 10/12
DRAM Request(Read) Issued for lw 768 $t3 on Line 1270

Clock Cycle 8811:
Completed 11/12

Clock Cycle 8812:
Completed 12/12
Finished Instruction sw 1168 0 on Line 1259

Clock Cycle 8813:
Started sw 1364 0 on Line 1261
Completed 1/2

Clock Cycle 8814:
Completed 2/2
Finished Instruction sw 1364 0 on Line 1261

Clock Cycle 8815:
Started lw 1120 $t1 on Line 1266
Completed 1/2

Clock Cycle 8816:
Completed 2/2
$t1 = 0
Finished Instruction lw 1120 $t1 on Line 1266

Clock Cycle 8817:
Started lw 2608 $t2 on Line 1268
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8818:
Completed 2/22

Clock Cycle 8819:
Completed 3/22

Clock Cycle 8820:
Completed 4/22

Clock Cycle 8821:
Completed 5/22

Clock Cycle 8822:
Completed 6/22

Clock Cycle 8823:
Completed 7/22

Clock Cycle 8824:
Completed 8/22

Clock Cycle 8825:
Completed 9/22

Clock Cycle 8826:
Completed 10/22
Memory at 1364 = 0

Clock Cycle 8827:
Completed 11/22

Clock Cycle 8828:
Completed 12/22

Clock Cycle 8829:
Completed 13/22

Clock Cycle 8830:
Completed 14/22

Clock Cycle 8831:
Completed 15/22

Clock Cycle 8832:
Completed 16/22

Clock Cycle 8833:
Completed 17/22

Clock Cycle 8834:
Completed 18/22

Clock Cycle 8835:
Completed 19/22

Clock Cycle 8836:
Completed 20/22

Clock Cycle 8837:
Completed 21/22

Clock Cycle 8838:
Completed 22/22
$t2 = 0
Finished Instruction lw 2608 $t2 on Line 1268

Clock Cycle 8839:
Started sw 2244 6752 on Line 1269
Completed 1/2
DRAM Request(Read) Issued for lw 1028 $t2 on Line 1271

Clock Cycle 8840:
Completed 2/2
Finished Instruction sw 2244 6752 on Line 1269
DRAM Request(Read) Issued for lw 3284 $t0 on Line 1272

Clock Cycle 8841:
Started sw 3936 1720 on Line 1264
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8842:
Completed 2/22

Clock Cycle 8843:
Completed 3/22

Clock Cycle 8844:
Completed 4/22

Clock Cycle 8845:
Completed 5/22

Clock Cycle 8846:
Completed 6/22

Clock Cycle 8847:
Completed 7/22

Clock Cycle 8848:
Completed 8/22

Clock Cycle 8849:
Completed 9/22

Clock Cycle 8850:
Completed 10/22
Memory at 2244 = 6752

Clock Cycle 8851:
Completed 11/22

Clock Cycle 8852:
Completed 12/22

Clock Cycle 8853:
Completed 13/22

Clock Cycle 8854:
Completed 14/22

Clock Cycle 8855:
Completed 15/22

Clock Cycle 8856:
Completed 16/22

Clock Cycle 8857:
Completed 17/22

Clock Cycle 8858:
Completed 18/22

Clock Cycle 8859:
Completed 19/22

Clock Cycle 8860:
Completed 20/22

Clock Cycle 8861:
Completed 21/22

Clock Cycle 8862:
Completed 22/22
Finished Instruction sw 3936 1720 on Line 1264

Clock Cycle 8863:
Started lw 3284 $t0 on Line 1272
Completed 1/2

Clock Cycle 8864:
Completed 2/2
$t0 = 6168
Finished Instruction lw 3284 $t0 on Line 1272

Clock Cycle 8865:
Started lw 1028 $t2 on Line 1271
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8866:
Completed 2/22

Clock Cycle 8867:
Completed 3/22

Clock Cycle 8868:
Completed 4/22

Clock Cycle 8869:
Completed 5/22

Clock Cycle 8870:
Completed 6/22

Clock Cycle 8871:
Completed 7/22

Clock Cycle 8872:
Completed 8/22

Clock Cycle 8873:
Completed 9/22

Clock Cycle 8874:
Completed 10/22
Memory at 3936 = 1720

Clock Cycle 8875:
Completed 11/22

Clock Cycle 8876:
Completed 12/22

Clock Cycle 8877:
Completed 13/22

Clock Cycle 8878:
Completed 14/22

Clock Cycle 8879:
Completed 15/22

Clock Cycle 8880:
Completed 16/22

Clock Cycle 8881:
Completed 17/22

Clock Cycle 8882:
Completed 18/22

Clock Cycle 8883:
Completed 19/22

Clock Cycle 8884:
Completed 20/22

Clock Cycle 8885:
Completed 21/22

Clock Cycle 8886:
Completed 22/22
$t2 = 0
Finished Instruction lw 1028 $t2 on Line 1271

Clock Cycle 8887:
Started lw 768 $t3 on Line 1270
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1296 0 on Line 1273

Clock Cycle 8888:
Completed 2/12
DRAM Request(Read) Issued for lw 1168 $t2 on Line 1274

Clock Cycle 8889:
Completed 3/12
DRAM Request(Read) Issued for lw 3948 $t4 on Line 1275

Clock Cycle 8890:
Completed 4/12

Clock Cycle 8891:
Completed 5/12

Clock Cycle 8892:
Completed 6/12

Clock Cycle 8893:
Completed 7/12

Clock Cycle 8894:
Completed 8/12

Clock Cycle 8895:
Completed 9/12

Clock Cycle 8896:
Completed 10/12

Clock Cycle 8897:
Completed 11/12

Clock Cycle 8898:
Completed 12/12
$t3 = 0
Finished Instruction lw 768 $t3 on Line 1270

Clock Cycle 8899:
Started sw 1296 0 on Line 1273
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3036 0 on Line 1276

Clock Cycle 8900:
Completed 2/12

Clock Cycle 8901:
Completed 3/12

Clock Cycle 8902:
Completed 4/12

Clock Cycle 8903:
Completed 5/12

Clock Cycle 8904:
Completed 6/12

Clock Cycle 8905:
Completed 7/12

Clock Cycle 8906:
Completed 8/12

Clock Cycle 8907:
Completed 9/12

Clock Cycle 8908:
Completed 10/12

Clock Cycle 8909:
Completed 11/12

Clock Cycle 8910:
Completed 12/12
Finished Instruction sw 1296 0 on Line 1273

Clock Cycle 8911:
Started lw 1168 $t2 on Line 1274
Completed 1/2

Clock Cycle 8912:
Completed 2/2
$t2 = 0
Finished Instruction lw 1168 $t2 on Line 1274

Clock Cycle 8913:
Started lw 3948 $t4 on Line 1275
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8914:
Completed 2/22

Clock Cycle 8915:
Completed 3/22

Clock Cycle 8916:
Completed 4/22

Clock Cycle 8917:
Completed 5/22

Clock Cycle 8918:
Completed 6/22

Clock Cycle 8919:
Completed 7/22

Clock Cycle 8920:
Completed 8/22

Clock Cycle 8921:
Completed 9/22

Clock Cycle 8922:
Completed 10/22

Clock Cycle 8923:
Completed 11/22

Clock Cycle 8924:
Completed 12/22

Clock Cycle 8925:
Completed 13/22

Clock Cycle 8926:
Completed 14/22

Clock Cycle 8927:
Completed 15/22

Clock Cycle 8928:
Completed 16/22

Clock Cycle 8929:
Completed 17/22

Clock Cycle 8930:
Completed 18/22

Clock Cycle 8931:
Completed 19/22

Clock Cycle 8932:
Completed 20/22

Clock Cycle 8933:
Completed 21/22

Clock Cycle 8934:
Completed 22/22
$t4 = 0
Finished Instruction lw 3948 $t4 on Line 1275

Clock Cycle 8935:
Started sw 3036 0 on Line 1276
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2024 0 on Line 1277

Clock Cycle 8936:
Completed 2/12
addi$t1,$t3,1224
$t1 = 1224

Clock Cycle 8937:
Completed 3/12
DRAM Request(Write) Issued for sw 2484 1224 on Line 1279

Clock Cycle 8938:
Completed 4/12
DRAM Request(Read) Issued for lw 544 $t2 on Line 1280

Clock Cycle 8939:
Completed 5/12
DRAM Request(Read) Issued for lw 552 $t3 on Line 1281

Clock Cycle 8940:
Completed 6/12

Clock Cycle 8941:
Completed 7/12

Clock Cycle 8942:
Completed 8/12

Clock Cycle 8943:
Completed 9/12

Clock Cycle 8944:
Completed 10/12

Clock Cycle 8945:
Completed 11/12

Clock Cycle 8946:
Completed 12/12
Finished Instruction sw 3036 0 on Line 1276

Clock Cycle 8947:
Started sw 2484 1224 on Line 1279
Completed 1/2

Clock Cycle 8948:
Completed 2/2
Finished Instruction sw 2484 1224 on Line 1279

Clock Cycle 8949:
Started lw 544 $t2 on Line 1280
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8950:
Completed 2/22

Clock Cycle 8951:
Completed 3/22

Clock Cycle 8952:
Completed 4/22

Clock Cycle 8953:
Completed 5/22

Clock Cycle 8954:
Completed 6/22

Clock Cycle 8955:
Completed 7/22

Clock Cycle 8956:
Completed 8/22

Clock Cycle 8957:
Completed 9/22

Clock Cycle 8958:
Completed 10/22
Memory at 2484 = 1224

Clock Cycle 8959:
Completed 11/22

Clock Cycle 8960:
Completed 12/22

Clock Cycle 8961:
Completed 13/22

Clock Cycle 8962:
Completed 14/22

Clock Cycle 8963:
Completed 15/22

Clock Cycle 8964:
Completed 16/22

Clock Cycle 8965:
Completed 17/22

Clock Cycle 8966:
Completed 18/22

Clock Cycle 8967:
Completed 19/22

Clock Cycle 8968:
Completed 20/22

Clock Cycle 8969:
Completed 21/22

Clock Cycle 8970:
Completed 22/22
$t2 = 0
Finished Instruction lw 544 $t2 on Line 1280

Clock Cycle 8971:
Started lw 552 $t3 on Line 1281
Completed 1/2
addi$t2,$t2,1812
$t2 = 1812

Clock Cycle 8972:
Completed 2/2
$t3 = 0
Finished Instruction lw 552 $t3 on Line 1281
addi$t2,$t1,776
$t2 = 2000

Clock Cycle 8973:
Started sw 2024 0 on Line 1277
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2092 $t4 on Line 1284

Clock Cycle 8974:
Completed 2/12

Clock Cycle 8975:
Completed 3/12

Clock Cycle 8976:
Completed 4/12

Clock Cycle 8977:
Completed 5/12

Clock Cycle 8978:
Completed 6/12

Clock Cycle 8979:
Completed 7/12

Clock Cycle 8980:
Completed 8/12

Clock Cycle 8981:
Completed 9/12

Clock Cycle 8982:
Completed 10/12

Clock Cycle 8983:
Completed 11/12

Clock Cycle 8984:
Completed 12/12
Finished Instruction sw 2024 0 on Line 1277

Clock Cycle 8985:
Started lw 2092 $t4 on Line 1284
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8986:
Completed 2/22

Clock Cycle 8987:
Completed 3/22

Clock Cycle 8988:
Completed 4/22

Clock Cycle 8989:
Completed 5/22

Clock Cycle 8990:
Completed 6/22

Clock Cycle 8991:
Completed 7/22

Clock Cycle 8992:
Completed 8/22

Clock Cycle 8993:
Completed 9/22

Clock Cycle 8994:
Completed 10/22
Memory at 2024 = 0

Clock Cycle 8995:
Completed 11/22

Clock Cycle 8996:
Completed 12/22

Clock Cycle 8997:
Completed 13/22

Clock Cycle 8998:
Completed 14/22

Clock Cycle 8999:
Completed 15/22

Clock Cycle 9000:
Completed 16/22

Clock Cycle 9001:
Completed 17/22

Clock Cycle 9002:
Completed 18/22

Clock Cycle 9003:
Completed 19/22

Clock Cycle 9004:
Completed 20/22

Clock Cycle 9005:
Completed 21/22

Clock Cycle 9006:
Completed 22/22
$t4 = 0
Finished Instruction lw 2092 $t4 on Line 1284

Clock Cycle 9007:
DRAM Request(Read) Issued for lw 2984 $t4 on Line 1285

Clock Cycle 9008:
Started lw 2984 $t4 on Line 1285
Completed 1/2

Clock Cycle 9009:
Completed 2/2
$t4 = 0
Finished Instruction lw 2984 $t4 on Line 1285

Clock Cycle 9010:
addi$t4,$t3,3532
$t4 = 3532

Clock Cycle 9011:
DRAM Request(Read) Issued for lw 852 $t4 on Line 1287

Clock Cycle 9012:
Started lw 852 $t4 on Line 1287
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1212 $t1 on Line 1288

Clock Cycle 9013:
Completed 2/12
addi$t0,$t0,620
$t0 = 6788

Clock Cycle 9014:
Completed 3/12
DRAM Request(Read) Issued for lw 2216 $t2 on Line 1290

Clock Cycle 9015:
Completed 4/12

Clock Cycle 9016:
Completed 5/12

Clock Cycle 9017:
Completed 6/12

Clock Cycle 9018:
Completed 7/12

Clock Cycle 9019:
Completed 8/12

Clock Cycle 9020:
Completed 9/12

Clock Cycle 9021:
Completed 10/12

Clock Cycle 9022:
Completed 11/12

Clock Cycle 9023:
Completed 12/12
$t4 = 0
Finished Instruction lw 852 $t4 on Line 1287

Clock Cycle 9024:
Started lw 1212 $t1 on Line 1288
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 9025:
Completed 2/12

Clock Cycle 9026:
Completed 3/12

Clock Cycle 9027:
Completed 4/12

Clock Cycle 9028:
Completed 5/12

Clock Cycle 9029:
Completed 6/12

Clock Cycle 9030:
Completed 7/12

Clock Cycle 9031:
Completed 8/12

Clock Cycle 9032:
Completed 9/12

Clock Cycle 9033:
Completed 10/12

Clock Cycle 9034:
Completed 11/12

Clock Cycle 9035:
Completed 12/12
$t1 = 0
Finished Instruction lw 1212 $t1 on Line 1288

Clock Cycle 9036:
Started lw 2216 $t2 on Line 1290
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2068 $t1 on Line 1291

Clock Cycle 9037:
Completed 2/12

Clock Cycle 9038:
Completed 3/12

Clock Cycle 9039:
Completed 4/12

Clock Cycle 9040:
Completed 5/12

Clock Cycle 9041:
Completed 6/12

Clock Cycle 9042:
Completed 7/12

Clock Cycle 9043:
Completed 8/12

Clock Cycle 9044:
Completed 9/12

Clock Cycle 9045:
Completed 10/12

Clock Cycle 9046:
Completed 11/12

Clock Cycle 9047:
Completed 12/12
$t2 = 0
Finished Instruction lw 2216 $t2 on Line 1290

Clock Cycle 9048:
Started lw 2068 $t1 on Line 1291
Completed 1/2

Clock Cycle 9049:
Completed 2/2
$t1 = 0
Finished Instruction lw 2068 $t1 on Line 1291

Clock Cycle 9050:
DRAM Request(Read) Issued for lw 2148 $t1 on Line 1292

Clock Cycle 9051:
Started lw 2148 $t1 on Line 1292
Completed 1/2
addi$t0,$t2,2092
$t0 = 2092

Clock Cycle 9052:
Completed 2/2
$t1 = 0
Finished Instruction lw 2148 $t1 on Line 1292
DRAM Request(Read) Issued for lw 3900 $t0 on Line 1294

Clock Cycle 9053:
Started lw 3900 $t0 on Line 1294
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2392 0 on Line 1295

Clock Cycle 9054:
Completed 2/12
addi$t1,$t3,576
$t1 = 576

Clock Cycle 9055:
Completed 3/12
addi$t2,$t4,3360
$t2 = 3360

Clock Cycle 9056:
Completed 4/12

Clock Cycle 9057:
Completed 5/12

Clock Cycle 9058:
Completed 6/12

Clock Cycle 9059:
Completed 7/12

Clock Cycle 9060:
Completed 8/12

Clock Cycle 9061:
Completed 9/12

Clock Cycle 9062:
Completed 10/12

Clock Cycle 9063:
Completed 11/12

Clock Cycle 9064:
Completed 12/12
$t0 = 0
Finished Instruction lw 3900 $t0 on Line 1294

Clock Cycle 9065:
Started sw 2392 0 on Line 1295
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 36 $t0 on Line 1298

Clock Cycle 9066:
Completed 2/12
DRAM Request(Write) Issued for sw 2532 0 on Line 1299

Clock Cycle 9067:
Completed 3/12

Clock Cycle 9068:
Completed 4/12

Clock Cycle 9069:
Completed 5/12

Clock Cycle 9070:
Completed 6/12

Clock Cycle 9071:
Completed 7/12

Clock Cycle 9072:
Completed 8/12

Clock Cycle 9073:
Completed 9/12

Clock Cycle 9074:
Completed 10/12

Clock Cycle 9075:
Completed 11/12

Clock Cycle 9076:
Completed 12/12
Finished Instruction sw 2392 0 on Line 1295

Clock Cycle 9077:
Started sw 2532 0 on Line 1299
Completed 1/2

Clock Cycle 9078:
Completed 2/2
Finished Instruction sw 2532 0 on Line 1299

Clock Cycle 9079:
Started lw 36 $t0 on Line 1298
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9080:
Completed 2/22

Clock Cycle 9081:
Completed 3/22

Clock Cycle 9082:
Completed 4/22

Clock Cycle 9083:
Completed 5/22

Clock Cycle 9084:
Completed 6/22

Clock Cycle 9085:
Completed 7/22

Clock Cycle 9086:
Completed 8/22

Clock Cycle 9087:
Completed 9/22

Clock Cycle 9088:
Completed 10/22

Clock Cycle 9089:
Completed 11/22

Clock Cycle 9090:
Completed 12/22

Clock Cycle 9091:
Completed 13/22

Clock Cycle 9092:
Completed 14/22

Clock Cycle 9093:
Completed 15/22

Clock Cycle 9094:
Completed 16/22

Clock Cycle 9095:
Completed 17/22

Clock Cycle 9096:
Completed 18/22

Clock Cycle 9097:
Completed 19/22

Clock Cycle 9098:
Completed 20/22

Clock Cycle 9099:
Completed 21/22

Clock Cycle 9100:
Completed 22/22
$t0 = 0
Finished Instruction lw 36 $t0 on Line 1298

Clock Cycle 9101:
DRAM Request(Write) Issued for sw 976 0 on Line 1300

Clock Cycle 9102:
Started sw 976 0 on Line 1300
Completed 1/2
addi$t3,$t0,1156
$t3 = 1156

Clock Cycle 9103:
Completed 2/2
Finished Instruction sw 976 0 on Line 1300
DRAM Request(Read) Issued for lw 3940 $t2 on Line 1302

Clock Cycle 9104:
Started lw 3940 $t2 on Line 1302
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t0,688
$t4 = 688

Clock Cycle 9105:
Completed 2/22

Clock Cycle 9106:
Completed 3/22

Clock Cycle 9107:
Completed 4/22

Clock Cycle 9108:
Completed 5/22

Clock Cycle 9109:
Completed 6/22

Clock Cycle 9110:
Completed 7/22

Clock Cycle 9111:
Completed 8/22

Clock Cycle 9112:
Completed 9/22

Clock Cycle 9113:
Completed 10/22

Clock Cycle 9114:
Completed 11/22

Clock Cycle 9115:
Completed 12/22

Clock Cycle 9116:
Completed 13/22

Clock Cycle 9117:
Completed 14/22

Clock Cycle 9118:
Completed 15/22

Clock Cycle 9119:
Completed 16/22

Clock Cycle 9120:
Completed 17/22

Clock Cycle 9121:
Completed 18/22

Clock Cycle 9122:
Completed 19/22

Clock Cycle 9123:
Completed 20/22

Clock Cycle 9124:
Completed 21/22

Clock Cycle 9125:
Completed 22/22
$t2 = 0
Finished Instruction lw 3940 $t2 on Line 1302

Clock Cycle 9126:
DRAM Request(Read) Issued for lw 3996 $t2 on Line 1304

Clock Cycle 9127:
Started lw 3996 $t2 on Line 1304
Completed 1/2

Clock Cycle 9128:
Completed 2/2
$t2 = 0
Finished Instruction lw 3996 $t2 on Line 1304

Clock Cycle 9129:
DRAM Request(Read) Issued for lw 2836 $t2 on Line 1305

Clock Cycle 9130:
Started lw 2836 $t2 on Line 1305
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1508 688 on Line 1306

Clock Cycle 9131:
Completed 2/12
addi$t1,$t3,3196
$t1 = 4352

Clock Cycle 9132:
Completed 3/12
DRAM Request(Read) Issued for lw 436 $t1 on Line 1308

Clock Cycle 9133:
Completed 4/12
DRAM Request(Write) Issued for sw 3364 0 on Line 1309

Clock Cycle 9134:
Completed 5/12

Clock Cycle 9135:
Completed 6/12

Clock Cycle 9136:
Completed 7/12

Clock Cycle 9137:
Completed 8/12

Clock Cycle 9138:
Completed 9/12

Clock Cycle 9139:
Completed 10/12

Clock Cycle 9140:
Completed 11/12

Clock Cycle 9141:
Completed 12/12
$t2 = 0
Finished Instruction lw 2836 $t2 on Line 1305

Clock Cycle 9142:
Started sw 1508 688 on Line 1306
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3064 $t2 on Line 1310

Clock Cycle 9143:
Completed 2/12
DRAM Request(Read) Issued for lw 2920 $t0 on Line 1311

Clock Cycle 9144:
Completed 3/12

Clock Cycle 9145:
Completed 4/12

Clock Cycle 9146:
Completed 5/12

Clock Cycle 9147:
Completed 6/12

Clock Cycle 9148:
Completed 7/12

Clock Cycle 9149:
Completed 8/12

Clock Cycle 9150:
Completed 9/12

Clock Cycle 9151:
Completed 10/12

Clock Cycle 9152:
Completed 11/12

Clock Cycle 9153:
Completed 12/12
Finished Instruction sw 1508 688 on Line 1306

Clock Cycle 9154:
Started lw 436 $t1 on Line 1308
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9155:
Completed 2/22

Clock Cycle 9156:
Completed 3/22

Clock Cycle 9157:
Completed 4/22

Clock Cycle 9158:
Completed 5/22

Clock Cycle 9159:
Completed 6/22

Clock Cycle 9160:
Completed 7/22

Clock Cycle 9161:
Completed 8/22

Clock Cycle 9162:
Completed 9/22

Clock Cycle 9163:
Completed 10/22
Memory at 1508 = 688

Clock Cycle 9164:
Completed 11/22

Clock Cycle 9165:
Completed 12/22

Clock Cycle 9166:
Completed 13/22

Clock Cycle 9167:
Completed 14/22

Clock Cycle 9168:
Completed 15/22

Clock Cycle 9169:
Completed 16/22

Clock Cycle 9170:
Completed 17/22

Clock Cycle 9171:
Completed 18/22

Clock Cycle 9172:
Completed 19/22

Clock Cycle 9173:
Completed 20/22

Clock Cycle 9174:
Completed 21/22

Clock Cycle 9175:
Completed 22/22
$t1 = 1784
Finished Instruction lw 436 $t1 on Line 1308

Clock Cycle 9176:
Started sw 3364 0 on Line 1309
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3488 1784 on Line 1312

Clock Cycle 9177:
Completed 2/12
DRAM Request(Read) Issued for lw 3540 $t1 on Line 1313

Clock Cycle 9178:
Completed 3/12

Clock Cycle 9179:
Completed 4/12

Clock Cycle 9180:
Completed 5/12

Clock Cycle 9181:
Completed 6/12

Clock Cycle 9182:
Completed 7/12

Clock Cycle 9183:
Completed 8/12

Clock Cycle 9184:
Completed 9/12

Clock Cycle 9185:
Completed 10/12

Clock Cycle 9186:
Completed 11/12

Clock Cycle 9187:
Completed 12/12
Finished Instruction sw 3364 0 on Line 1309

Clock Cycle 9188:
Started lw 3540 $t1 on Line 1313
Completed 1/2

Clock Cycle 9189:
Completed 2/2
$t1 = 0
Finished Instruction lw 3540 $t1 on Line 1313

Clock Cycle 9190:
Started sw 3488 1784 on Line 1312
Completed 1/2
addi$t4,$t1,4000
$t4 = 4000

Clock Cycle 9191:
Completed 2/2
Finished Instruction sw 3488 1784 on Line 1312

Clock Cycle 9192:
Started lw 3064 $t2 on Line 1310
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9193:
Completed 2/22

Clock Cycle 9194:
Completed 3/22

Clock Cycle 9195:
Completed 4/22

Clock Cycle 9196:
Completed 5/22

Clock Cycle 9197:
Completed 6/22

Clock Cycle 9198:
Completed 7/22

Clock Cycle 9199:
Completed 8/22

Clock Cycle 9200:
Completed 9/22

Clock Cycle 9201:
Completed 10/22
Memory at 3488 = 1784

Clock Cycle 9202:
Completed 11/22

Clock Cycle 9203:
Completed 12/22

Clock Cycle 9204:
Completed 13/22

Clock Cycle 9205:
Completed 14/22

Clock Cycle 9206:
Completed 15/22

Clock Cycle 9207:
Completed 16/22

Clock Cycle 9208:
Completed 17/22

Clock Cycle 9209:
Completed 18/22

Clock Cycle 9210:
Completed 19/22

Clock Cycle 9211:
Completed 20/22

Clock Cycle 9212:
Completed 21/22

Clock Cycle 9213:
Completed 22/22
$t2 = 0
Finished Instruction lw 3064 $t2 on Line 1310

Clock Cycle 9214:
Started lw 2920 $t0 on Line 1311
Completed 1/2
addi$t1,$t2,3308
$t1 = 3308

Clock Cycle 9215:
Completed 2/2
$t0 = 0
Finished Instruction lw 2920 $t0 on Line 1311
DRAM Request(Read) Issued for lw 3844 $t2 on Line 1316

Clock Cycle 9216:
Started lw 3844 $t2 on Line 1316
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t1,288
$t3 = 3596

Clock Cycle 9217:
Completed 2/12
addi$t3,$t4,1240
$t3 = 5240

Clock Cycle 9218:
Completed 3/12

Clock Cycle 9219:
Completed 4/12

Clock Cycle 9220:
Completed 5/12

Clock Cycle 9221:
Completed 6/12

Clock Cycle 9222:
Completed 7/12

Clock Cycle 9223:
Completed 8/12

Clock Cycle 9224:
Completed 9/12

Clock Cycle 9225:
Completed 10/12

Clock Cycle 9226:
Completed 11/12

Clock Cycle 9227:
Completed 12/12
$t2 = 0
Finished Instruction lw 3844 $t2 on Line 1316

Clock Cycle 9228:
DRAM Request(Write) Issued for sw 280 0 on Line 1319

Clock Cycle 9229:
Started sw 280 0 on Line 1319
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t4,132
$t1 = 4132

Clock Cycle 9230:
Completed 2/12
DRAM Request(Read) Issued for lw 852 $t2 on Line 1321

Clock Cycle 9231:
Completed 3/12
DRAM Request(Write) Issued for sw 1828 4000 on Line 1322

Clock Cycle 9232:
Completed 4/12
DRAM Request(Read) Issued for lw 2212 $t1 on Line 1323

Clock Cycle 9233:
Completed 5/12
DRAM Request(Read) Issued for lw 2784 $t3 on Line 1324

Clock Cycle 9234:
Completed 6/12

Clock Cycle 9235:
Completed 7/12

Clock Cycle 9236:
Completed 8/12

Clock Cycle 9237:
Completed 9/12

Clock Cycle 9238:
Completed 10/12

Clock Cycle 9239:
Completed 11/12

Clock Cycle 9240:
Completed 12/12
Finished Instruction sw 280 0 on Line 1319

Clock Cycle 9241:
Started lw 852 $t2 on Line 1321
Completed 1/2

Clock Cycle 9242:
Completed 2/2
$t2 = 0
Finished Instruction lw 852 $t2 on Line 1321

Clock Cycle 9243:
Started lw 2212 $t1 on Line 1323
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9244:
Completed 2/22

Clock Cycle 9245:
Completed 3/22

Clock Cycle 9246:
Completed 4/22

Clock Cycle 9247:
Completed 5/22

Clock Cycle 9248:
Completed 6/22

Clock Cycle 9249:
Completed 7/22

Clock Cycle 9250:
Completed 8/22

Clock Cycle 9251:
Completed 9/22

Clock Cycle 9252:
Completed 10/22

Clock Cycle 9253:
Completed 11/22

Clock Cycle 9254:
Completed 12/22

Clock Cycle 9255:
Completed 13/22

Clock Cycle 9256:
Completed 14/22

Clock Cycle 9257:
Completed 15/22

Clock Cycle 9258:
Completed 16/22

Clock Cycle 9259:
Completed 17/22

Clock Cycle 9260:
Completed 18/22

Clock Cycle 9261:
Completed 19/22

Clock Cycle 9262:
Completed 20/22

Clock Cycle 9263:
Completed 21/22

Clock Cycle 9264:
Completed 22/22
$t1 = 6688
Finished Instruction lw 2212 $t1 on Line 1323

Clock Cycle 9265:
Started lw 2784 $t3 on Line 1324
Completed 1/2
addi$t1,$t4,3596
$t1 = 7596

Clock Cycle 9266:
Completed 2/2
$t3 = 0
Finished Instruction lw 2784 $t3 on Line 1324
DRAM Request(Write) Issued for sw 784 7596 on Line 1326

Clock Cycle 9267:
Started sw 1828 4000 on Line 1322
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 504 $t0 on Line 1327

Clock Cycle 9268:
Completed 2/12
DRAM Request(Read) Issued for lw 216 $t1 on Line 1328

Clock Cycle 9269:
Completed 3/12
DRAM Request(Read) Issued for lw 3480 $t3 on Line 1329

Clock Cycle 9270:
Completed 4/12

Clock Cycle 9271:
Completed 5/12

Clock Cycle 9272:
Completed 6/12

Clock Cycle 9273:
Completed 7/12

Clock Cycle 9274:
Completed 8/12

Clock Cycle 9275:
Completed 9/12

Clock Cycle 9276:
Completed 10/12

Clock Cycle 9277:
Completed 11/12

Clock Cycle 9278:
Completed 12/12
Finished Instruction sw 1828 4000 on Line 1322

Clock Cycle 9279:
Started lw 3480 $t3 on Line 1329
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9280:
Completed 2/22

Clock Cycle 9281:
Completed 3/22

Clock Cycle 9282:
Completed 4/22

Clock Cycle 9283:
Completed 5/22

Clock Cycle 9284:
Completed 6/22

Clock Cycle 9285:
Completed 7/22

Clock Cycle 9286:
Completed 8/22

Clock Cycle 9287:
Completed 9/22

Clock Cycle 9288:
Completed 10/22
Memory at 1828 = 4000

Clock Cycle 9289:
Completed 11/22

Clock Cycle 9290:
Completed 12/22

Clock Cycle 9291:
Completed 13/22

Clock Cycle 9292:
Completed 14/22

Clock Cycle 9293:
Completed 15/22

Clock Cycle 9294:
Completed 16/22

Clock Cycle 9295:
Completed 17/22

Clock Cycle 9296:
Completed 18/22

Clock Cycle 9297:
Completed 19/22

Clock Cycle 9298:
Completed 20/22

Clock Cycle 9299:
Completed 21/22

Clock Cycle 9300:
Completed 22/22
$t3 = 0
Finished Instruction lw 3480 $t3 on Line 1329

Clock Cycle 9301:
Started sw 784 7596 on Line 1326
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3432 0 on Line 1330

Clock Cycle 9302:
Completed 2/12
DRAM Request(Read) Issued for lw 3308 $t4 on Line 1331

Clock Cycle 9303:
Completed 3/12

Clock Cycle 9304:
Completed 4/12

Clock Cycle 9305:
Completed 5/12

Clock Cycle 9306:
Completed 6/12

Clock Cycle 9307:
Completed 7/12

Clock Cycle 9308:
Completed 8/12

Clock Cycle 9309:
Completed 9/12

Clock Cycle 9310:
Completed 10/12

Clock Cycle 9311:
Completed 11/12

Clock Cycle 9312:
Completed 12/12
Finished Instruction sw 784 7596 on Line 1326

Clock Cycle 9313:
Started lw 504 $t0 on Line 1327
Completed 1/2

Clock Cycle 9314:
Completed 2/2
$t0 = 0
Finished Instruction lw 504 $t0 on Line 1327

Clock Cycle 9315:
Started lw 216 $t1 on Line 1328
Completed 1/2

Clock Cycle 9316:
Completed 2/2
$t1 = 0
Finished Instruction lw 216 $t1 on Line 1328

Clock Cycle 9317:
Started sw 3432 0 on Line 1330
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t0,$t1,3800
$t0 = 3800

Clock Cycle 9318:
Completed 2/22
DRAM Request(Read) Issued for lw 1704 $t1 on Line 1333

Clock Cycle 9319:
Completed 3/22

Clock Cycle 9320:
Completed 4/22

Clock Cycle 9321:
Completed 5/22

Clock Cycle 9322:
Completed 6/22

Clock Cycle 9323:
Completed 7/22

Clock Cycle 9324:
Completed 8/22

Clock Cycle 9325:
Completed 9/22

Clock Cycle 9326:
Completed 10/22
Memory at 784 = 7596

Clock Cycle 9327:
Completed 11/22

Clock Cycle 9328:
Completed 12/22

Clock Cycle 9329:
Completed 13/22

Clock Cycle 9330:
Completed 14/22

Clock Cycle 9331:
Completed 15/22

Clock Cycle 9332:
Completed 16/22

Clock Cycle 9333:
Completed 17/22

Clock Cycle 9334:
Completed 18/22

Clock Cycle 9335:
Completed 19/22

Clock Cycle 9336:
Completed 20/22

Clock Cycle 9337:
Completed 21/22

Clock Cycle 9338:
Completed 22/22
Finished Instruction sw 3432 0 on Line 1330

Clock Cycle 9339:
Started lw 3308 $t4 on Line 1331
Completed 1/2

Clock Cycle 9340:
Completed 2/2
$t4 = 0
Finished Instruction lw 3308 $t4 on Line 1331

Clock Cycle 9341:
Started lw 1704 $t1 on Line 1333
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9342:
Completed 2/22

Clock Cycle 9343:
Completed 3/22

Clock Cycle 9344:
Completed 4/22

Clock Cycle 9345:
Completed 5/22

Clock Cycle 9346:
Completed 6/22

Clock Cycle 9347:
Completed 7/22

Clock Cycle 9348:
Completed 8/22

Clock Cycle 9349:
Completed 9/22

Clock Cycle 9350:
Completed 10/22

Clock Cycle 9351:
Completed 11/22

Clock Cycle 9352:
Completed 12/22

Clock Cycle 9353:
Completed 13/22

Clock Cycle 9354:
Completed 14/22

Clock Cycle 9355:
Completed 15/22

Clock Cycle 9356:
Completed 16/22

Clock Cycle 9357:
Completed 17/22

Clock Cycle 9358:
Completed 18/22

Clock Cycle 9359:
Completed 19/22

Clock Cycle 9360:
Completed 20/22

Clock Cycle 9361:
Completed 21/22

Clock Cycle 9362:
Completed 22/22
$t1 = 0
Finished Instruction lw 1704 $t1 on Line 1333

Clock Cycle 9363:
DRAM Request(Read) Issued for lw 3840 $t1 on Line 1334

Clock Cycle 9364:
Started lw 3840 $t1 on Line 1334
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1348 0 on Line 1335

Clock Cycle 9365:
Completed 2/12

Clock Cycle 9366:
Completed 3/12

Clock Cycle 9367:
Completed 4/12

Clock Cycle 9368:
Completed 5/12

Clock Cycle 9369:
Completed 6/12

Clock Cycle 9370:
Completed 7/12

Clock Cycle 9371:
Completed 8/12

Clock Cycle 9372:
Completed 9/12

Clock Cycle 9373:
Completed 10/12

Clock Cycle 9374:
Completed 11/12

Clock Cycle 9375:
Completed 12/12
$t1 = 0
Finished Instruction lw 3840 $t1 on Line 1334

Clock Cycle 9376:
Started sw 1348 0 on Line 1335
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1492 $t1 on Line 1336

Clock Cycle 9377:
Completed 2/12
DRAM Request(Read) Issued for lw 1964 $t3 on Line 1337

Clock Cycle 9378:
Completed 3/12
DRAM Request(Write) Issued for sw 1468 0 on Line 1338

Clock Cycle 9379:
Completed 4/12

Clock Cycle 9380:
Completed 5/12

Clock Cycle 9381:
Completed 6/12

Clock Cycle 9382:
Completed 7/12

Clock Cycle 9383:
Completed 8/12

Clock Cycle 9384:
Completed 9/12

Clock Cycle 9385:
Completed 10/12

Clock Cycle 9386:
Completed 11/12

Clock Cycle 9387:
Completed 12/12
Finished Instruction sw 1348 0 on Line 1335

Clock Cycle 9388:
Started lw 1964 $t3 on Line 1337
Completed 1/2

Clock Cycle 9389:
Completed 2/2
$t3 = 0
Finished Instruction lw 1964 $t3 on Line 1337

Clock Cycle 9390:
Started lw 1492 $t1 on Line 1336
Completed 1/2

Clock Cycle 9391:
Completed 2/2
$t1 = 1168
Finished Instruction lw 1492 $t1 on Line 1336

Clock Cycle 9392:
Started sw 1468 0 on Line 1338
Completed 1/2
addi$t3,$t1,2216
$t3 = 3384

Clock Cycle 9393:
Completed 2/2
Finished Instruction sw 1468 0 on Line 1338
DRAM Request(Read) Issued for lw 1464 $t4 on Line 1340

Clock Cycle 9394:
Started lw 1464 $t4 on Line 1340
Completed 1/2
addi$t1,$t3,3988
$t1 = 7372

Clock Cycle 9395:
Completed 2/2
$t4 = 0
Finished Instruction lw 1464 $t4 on Line 1340
DRAM Request(Write) Issued for sw 3212 3800 on Line 1342

Clock Cycle 9396:
Started sw 3212 3800 on Line 1342
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3988 $t1 on Line 1343

Clock Cycle 9397:
Completed 2/22
DRAM Request(Write) Issued for sw 2524 3384 on Line 1344

Clock Cycle 9398:
Completed 3/22
DRAM Request(Write) Issued for sw 2188 3800 on Line 1345

Clock Cycle 9399:
Completed 4/22
DRAM Request(Read) Issued for lw 3168 $t2 on Line 1346

Clock Cycle 9400:
Completed 5/22

Clock Cycle 9401:
Completed 6/22

Clock Cycle 9402:
Completed 7/22

Clock Cycle 9403:
Completed 8/22

Clock Cycle 9404:
Completed 9/22

Clock Cycle 9405:
Completed 10/22
Memory at 1348 = 0

Clock Cycle 9406:
Completed 11/22

Clock Cycle 9407:
Completed 12/22

Clock Cycle 9408:
Completed 13/22

Clock Cycle 9409:
Completed 14/22

Clock Cycle 9410:
Completed 15/22

Clock Cycle 9411:
Completed 16/22

Clock Cycle 9412:
Completed 17/22

Clock Cycle 9413:
Completed 18/22

Clock Cycle 9414:
Completed 19/22

Clock Cycle 9415:
Completed 20/22

Clock Cycle 9416:
Completed 21/22

Clock Cycle 9417:
Completed 22/22
Finished Instruction sw 3212 3800 on Line 1342

Clock Cycle 9418:
Started lw 3988 $t1 on Line 1343
Completed 1/2

Clock Cycle 9419:
Completed 2/2
$t1 = 0
Finished Instruction lw 3988 $t1 on Line 1343

Clock Cycle 9420:
Started lw 3168 $t2 on Line 1346
Completed 1/2
addi$t1,$t4,880
$t1 = 880

Clock Cycle 9421:
Completed 2/2
$t2 = 0
Finished Instruction lw 3168 $t2 on Line 1346
DRAM Request(Write) Issued for sw 1304 0 on Line 1348

Clock Cycle 9422:
Started sw 2524 3384 on Line 1344
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 40 0 on Line 1349

Clock Cycle 9423:
Completed 2/22
DRAM Request(Read) Issued for lw 3704 $t2 on Line 1350

Clock Cycle 9424:
Completed 3/22
DRAM Request(Read) Issued for lw 3380 $t3 on Line 1351

Clock Cycle 9425:
Completed 4/22

Clock Cycle 9426:
Completed 5/22

Clock Cycle 9427:
Completed 6/22

Clock Cycle 9428:
Completed 7/22

Clock Cycle 9429:
Completed 8/22

Clock Cycle 9430:
Completed 9/22

Clock Cycle 9431:
Completed 10/22
Memory at 3212 = 3800

Clock Cycle 9432:
Completed 11/22

Clock Cycle 9433:
Completed 12/22

Clock Cycle 9434:
Completed 13/22

Clock Cycle 9435:
Completed 14/22

Clock Cycle 9436:
Completed 15/22

Clock Cycle 9437:
Completed 16/22

Clock Cycle 9438:
Completed 17/22

Clock Cycle 9439:
Completed 18/22

Clock Cycle 9440:
Completed 19/22

Clock Cycle 9441:
Completed 20/22

Clock Cycle 9442:
Completed 21/22

Clock Cycle 9443:
Completed 22/22
Finished Instruction sw 2524 3384 on Line 1344

Clock Cycle 9444:
Started sw 2188 3800 on Line 1345
Completed 1/2

Clock Cycle 9445:
Completed 2/2
Finished Instruction sw 2188 3800 on Line 1345

Clock Cycle 9446:
Started lw 3704 $t2 on Line 1350
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9447:
Completed 2/22

Clock Cycle 9448:
Completed 3/22

Clock Cycle 9449:
Completed 4/22

Clock Cycle 9450:
Completed 5/22

Clock Cycle 9451:
Completed 6/22

Clock Cycle 9452:
Completed 7/22

Clock Cycle 9453:
Completed 8/22

Clock Cycle 9454:
Completed 9/22

Clock Cycle 9455:
Completed 10/22
Memory at 2188 = 3800
Memory at 2524 = 3384

Clock Cycle 9456:
Completed 11/22

Clock Cycle 9457:
Completed 12/22

Clock Cycle 9458:
Completed 13/22

Clock Cycle 9459:
Completed 14/22

Clock Cycle 9460:
Completed 15/22

Clock Cycle 9461:
Completed 16/22

Clock Cycle 9462:
Completed 17/22

Clock Cycle 9463:
Completed 18/22

Clock Cycle 9464:
Completed 19/22

Clock Cycle 9465:
Completed 20/22

Clock Cycle 9466:
Completed 21/22

Clock Cycle 9467:
Completed 22/22
$t2 = 0
Finished Instruction lw 3704 $t2 on Line 1350

Clock Cycle 9468:
Started lw 3380 $t3 on Line 1351
Completed 1/2
DRAM Request(Read) Issued for lw 2928 $t2 on Line 1352

Clock Cycle 9469:
Completed 2/2
$t3 = 0
Finished Instruction lw 3380 $t3 on Line 1351
DRAM Request(Read) Issued for lw 2776 $t0 on Line 1353

Clock Cycle 9470:
Started sw 1304 0 on Line 1348
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2996 $t3 on Line 1354

Clock Cycle 9471:
Completed 2/12

Clock Cycle 9472:
Completed 3/12

Clock Cycle 9473:
Completed 4/12

Clock Cycle 9474:
Completed 5/12

Clock Cycle 9475:
Completed 6/12

Clock Cycle 9476:
Completed 7/12

Clock Cycle 9477:
Completed 8/12

Clock Cycle 9478:
Completed 9/12

Clock Cycle 9479:
Completed 10/12

Clock Cycle 9480:
Completed 11/12

Clock Cycle 9481:
Completed 12/12
Finished Instruction sw 1304 0 on Line 1348

Clock Cycle 9482:
Started lw 2928 $t2 on Line 1352
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9483:
Completed 2/22

Clock Cycle 9484:
Completed 3/22

Clock Cycle 9485:
Completed 4/22

Clock Cycle 9486:
Completed 5/22

Clock Cycle 9487:
Completed 6/22

Clock Cycle 9488:
Completed 7/22

Clock Cycle 9489:
Completed 8/22

Clock Cycle 9490:
Completed 9/22

Clock Cycle 9491:
Completed 10/22

Clock Cycle 9492:
Completed 11/22

Clock Cycle 9493:
Completed 12/22

Clock Cycle 9494:
Completed 13/22

Clock Cycle 9495:
Completed 14/22

Clock Cycle 9496:
Completed 15/22

Clock Cycle 9497:
Completed 16/22

Clock Cycle 9498:
Completed 17/22

Clock Cycle 9499:
Completed 18/22

Clock Cycle 9500:
Completed 19/22

Clock Cycle 9501:
Completed 20/22

Clock Cycle 9502:
Completed 21/22

Clock Cycle 9503:
Completed 22/22
$t2 = 1476
Finished Instruction lw 2928 $t2 on Line 1352

Clock Cycle 9504:
Started lw 2776 $t0 on Line 1353
Completed 1/2

Clock Cycle 9505:
Completed 2/2
$t0 = 0
Finished Instruction lw 2776 $t0 on Line 1353

Clock Cycle 9506:
Started lw 2996 $t3 on Line 1354
Completed 1/2
addi$t0,$t4,732
$t0 = 732

Clock Cycle 9507:
Completed 2/2
$t3 = 0
Finished Instruction lw 2996 $t3 on Line 1354
DRAM Request(Read) Issued for lw 1580 $t2 on Line 1356

Clock Cycle 9508:
Started sw 40 0 on Line 1349
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 428 0 on Line 1357

Clock Cycle 9509:
Completed 2/12
addi$t4,$t0,3428
$t4 = 4160

Clock Cycle 9510:
Completed 3/12
addi$t4,$t4,1840
$t4 = 6000

Clock Cycle 9511:
Completed 4/12
DRAM Request(Read) Issued for lw 2564 $t0 on Line 1360

Clock Cycle 9512:
Completed 5/12
DRAM Request(Read) Issued for lw 264 $t3 on Line 1361

Clock Cycle 9513:
Completed 6/12

Clock Cycle 9514:
Completed 7/12

Clock Cycle 9515:
Completed 8/12

Clock Cycle 9516:
Completed 9/12

Clock Cycle 9517:
Completed 10/12

Clock Cycle 9518:
Completed 11/12

Clock Cycle 9519:
Completed 12/12
Finished Instruction sw 40 0 on Line 1349

Clock Cycle 9520:
Started sw 428 0 on Line 1357
Completed 1/2

Clock Cycle 9521:
Completed 2/2
Finished Instruction sw 428 0 on Line 1357

Clock Cycle 9522:
Started lw 264 $t3 on Line 1361
Completed 1/2

Clock Cycle 9523:
Completed 2/2
$t3 = 1040
Finished Instruction lw 264 $t3 on Line 1361

Clock Cycle 9524:
Started lw 2564 $t0 on Line 1360
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9525:
Completed 2/22

Clock Cycle 9526:
Completed 3/22

Clock Cycle 9527:
Completed 4/22

Clock Cycle 9528:
Completed 5/22

Clock Cycle 9529:
Completed 6/22

Clock Cycle 9530:
Completed 7/22

Clock Cycle 9531:
Completed 8/22

Clock Cycle 9532:
Completed 9/22

Clock Cycle 9533:
Completed 10/22

Clock Cycle 9534:
Completed 11/22

Clock Cycle 9535:
Completed 12/22

Clock Cycle 9536:
Completed 13/22

Clock Cycle 9537:
Completed 14/22

Clock Cycle 9538:
Completed 15/22

Clock Cycle 9539:
Completed 16/22

Clock Cycle 9540:
Completed 17/22

Clock Cycle 9541:
Completed 18/22

Clock Cycle 9542:
Completed 19/22

Clock Cycle 9543:
Completed 20/22

Clock Cycle 9544:
Completed 21/22

Clock Cycle 9545:
Completed 22/22
$t0 = 0
Finished Instruction lw 2564 $t0 on Line 1360

Clock Cycle 9546:
Started lw 1580 $t2 on Line 1356
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 748 0 on Line 1362

Clock Cycle 9547:
Completed 2/12
addi$t0,$t1,1848
$t0 = 2728

Clock Cycle 9548:
Completed 3/12
addi$t1,$t0,3188
$t1 = 5916

Clock Cycle 9549:
Completed 4/12
DRAM Request(Write) Issued for sw 864 6000 on Line 1365

Clock Cycle 9550:
Completed 5/12

Clock Cycle 9551:
Completed 6/12

Clock Cycle 9552:
Completed 7/12

Clock Cycle 9553:
Completed 8/12

Clock Cycle 9554:
Completed 9/12

Clock Cycle 9555:
Completed 10/12

Clock Cycle 9556:
Completed 11/12

Clock Cycle 9557:
Completed 12/12
$t2 = 0
Finished Instruction lw 1580 $t2 on Line 1356

Clock Cycle 9558:
Started sw 748 0 on Line 1362
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t0,588
$t2 = 3316

Clock Cycle 9559:
Completed 2/12
DRAM Request(Read) Issued for lw 1540 $t0 on Line 1367

Clock Cycle 9560:
Completed 3/12

Clock Cycle 9561:
Completed 4/12

Clock Cycle 9562:
Completed 5/12

Clock Cycle 9563:
Completed 6/12

Clock Cycle 9564:
Completed 7/12

Clock Cycle 9565:
Completed 8/12

Clock Cycle 9566:
Completed 9/12

Clock Cycle 9567:
Completed 10/12

Clock Cycle 9568:
Completed 11/12

Clock Cycle 9569:
Completed 12/12
Finished Instruction sw 748 0 on Line 1362

Clock Cycle 9570:
Started sw 864 6000 on Line 1365
Completed 1/2

Clock Cycle 9571:
Completed 2/2
Finished Instruction sw 864 6000 on Line 1365

Clock Cycle 9572:
Started lw 1540 $t0 on Line 1367
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9573:
Completed 2/22

Clock Cycle 9574:
Completed 3/22

Clock Cycle 9575:
Completed 4/22

Clock Cycle 9576:
Completed 5/22

Clock Cycle 9577:
Completed 6/22

Clock Cycle 9578:
Completed 7/22

Clock Cycle 9579:
Completed 8/22

Clock Cycle 9580:
Completed 9/22

Clock Cycle 9581:
Completed 10/22
Memory at 864 = 6000

Clock Cycle 9582:
Completed 11/22

Clock Cycle 9583:
Completed 12/22

Clock Cycle 9584:
Completed 13/22

Clock Cycle 9585:
Completed 14/22

Clock Cycle 9586:
Completed 15/22

Clock Cycle 9587:
Completed 16/22

Clock Cycle 9588:
Completed 17/22

Clock Cycle 9589:
Completed 18/22

Clock Cycle 9590:
Completed 19/22

Clock Cycle 9591:
Completed 20/22

Clock Cycle 9592:
Completed 21/22

Clock Cycle 9593:
Completed 22/22
$t0 = 0
Finished Instruction lw 1540 $t0 on Line 1367

Clock Cycle 9594:
DRAM Request(Write) Issued for sw 3052 0 on Line 1368

Clock Cycle 9595:
Started sw 3052 0 on Line 1368
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3872 1040 on Line 1369

Clock Cycle 9596:
Completed 2/12
DRAM Request(Read) Issued for lw 2920 $t1 on Line 1370

Clock Cycle 9597:
Completed 3/12

Clock Cycle 9598:
Completed 4/12

Clock Cycle 9599:
Completed 5/12

Clock Cycle 9600:
Completed 6/12

Clock Cycle 9601:
Completed 7/12

Clock Cycle 9602:
Completed 8/12

Clock Cycle 9603:
Completed 9/12

Clock Cycle 9604:
Completed 10/12

Clock Cycle 9605:
Completed 11/12

Clock Cycle 9606:
Completed 12/12
Finished Instruction sw 3052 0 on Line 1368

Clock Cycle 9607:
Started lw 2920 $t1 on Line 1370
Completed 1/2

Clock Cycle 9608:
Completed 2/2
$t1 = 0
Finished Instruction lw 2920 $t1 on Line 1370

Clock Cycle 9609:
Started sw 3872 1040 on Line 1369
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1816 $t1 on Line 1371

Clock Cycle 9610:
Completed 2/22
addi$t3,$t0,2396
$t3 = 2396

Clock Cycle 9611:
Completed 3/22

Clock Cycle 9612:
Completed 4/22

Clock Cycle 9613:
Completed 5/22

Clock Cycle 9614:
Completed 6/22

Clock Cycle 9615:
Completed 7/22

Clock Cycle 9616:
Completed 8/22

Clock Cycle 9617:
Completed 9/22

Clock Cycle 9618:
Completed 10/22
Memory at 3052 = 0

Clock Cycle 9619:
Completed 11/22

Clock Cycle 9620:
Completed 12/22

Clock Cycle 9621:
Completed 13/22

Clock Cycle 9622:
Completed 14/22

Clock Cycle 9623:
Completed 15/22

Clock Cycle 9624:
Completed 16/22

Clock Cycle 9625:
Completed 17/22

Clock Cycle 9626:
Completed 18/22

Clock Cycle 9627:
Completed 19/22

Clock Cycle 9628:
Completed 20/22

Clock Cycle 9629:
Completed 21/22

Clock Cycle 9630:
Completed 22/22
Finished Instruction sw 3872 1040 on Line 1369

Clock Cycle 9631:
Started lw 1816 $t1 on Line 1371
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9632:
Completed 2/22

Clock Cycle 9633:
Completed 3/22

Clock Cycle 9634:
Completed 4/22

Clock Cycle 9635:
Completed 5/22

Clock Cycle 9636:
Completed 6/22

Clock Cycle 9637:
Completed 7/22

Clock Cycle 9638:
Completed 8/22

Clock Cycle 9639:
Completed 9/22

Clock Cycle 9640:
Completed 10/22
Memory at 3872 = 1040

Clock Cycle 9641:
Completed 11/22

Clock Cycle 9642:
Completed 12/22

Clock Cycle 9643:
Completed 13/22

Clock Cycle 9644:
Completed 14/22

Clock Cycle 9645:
Completed 15/22

Clock Cycle 9646:
Completed 16/22

Clock Cycle 9647:
Completed 17/22

Clock Cycle 9648:
Completed 18/22

Clock Cycle 9649:
Completed 19/22

Clock Cycle 9650:
Completed 20/22

Clock Cycle 9651:
Completed 21/22

Clock Cycle 9652:
Completed 22/22
$t1 = 0
Finished Instruction lw 1816 $t1 on Line 1371

Clock Cycle 9653:
DRAM Request(Read) Issued for lw 2296 $t1 on Line 1373

Clock Cycle 9654:
Started lw 2296 $t1 on Line 1373
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 9655:
Completed 2/12

Clock Cycle 9656:
Completed 3/12

Clock Cycle 9657:
Completed 4/12

Clock Cycle 9658:
Completed 5/12

Clock Cycle 9659:
Completed 6/12

Clock Cycle 9660:
Completed 7/12

Clock Cycle 9661:
Completed 8/12

Clock Cycle 9662:
Completed 9/12

Clock Cycle 9663:
Completed 10/12

Clock Cycle 9664:
Completed 11/12

Clock Cycle 9665:
Completed 12/12
$t1 = 0
Finished Instruction lw 2296 $t1 on Line 1373

Clock Cycle 9666:
DRAM Request(Read) Issued for lw 2764 $t1 on Line 1374

Clock Cycle 9667:
Started lw 2764 $t1 on Line 1374
Completed 1/2
addi$t2,$t0,2408
$t2 = 2408

Clock Cycle 9668:
Completed 2/2
$t1 = 4536
Finished Instruction lw 2764 $t1 on Line 1374
addi$t2,$t2,3500
$t2 = 5908

Clock Cycle 9669:
DRAM Request(Write) Issued for sw 1724 2396 on Line 1377

Clock Cycle 9670:
Started sw 1724 2396 on Line 1377
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2960 $t3 on Line 1378

Clock Cycle 9671:
Completed 2/12
addi$t2,$t1,212
$t2 = 4748

Clock Cycle 9672:
Completed 3/12
addi$t4,$t2,3532
$t4 = 8280

Clock Cycle 9673:
Completed 4/12
addi$t1,$t1,432
$t1 = 4968

Clock Cycle 9674:
Completed 5/12

Clock Cycle 9675:
Completed 6/12

Clock Cycle 9676:
Completed 7/12

Clock Cycle 9677:
Completed 8/12

Clock Cycle 9678:
Completed 9/12

Clock Cycle 9679:
Completed 10/12

Clock Cycle 9680:
Completed 11/12

Clock Cycle 9681:
Completed 12/12
Finished Instruction sw 1724 2396 on Line 1377

Clock Cycle 9682:
Started lw 2960 $t3 on Line 1378
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9683:
Completed 2/22

Clock Cycle 9684:
Completed 3/22

Clock Cycle 9685:
Completed 4/22

Clock Cycle 9686:
Completed 5/22

Clock Cycle 9687:
Completed 6/22

Clock Cycle 9688:
Completed 7/22

Clock Cycle 9689:
Completed 8/22

Clock Cycle 9690:
Completed 9/22

Clock Cycle 9691:
Completed 10/22
Memory at 1724 = 2396

Clock Cycle 9692:
Completed 11/22

Clock Cycle 9693:
Completed 12/22

Clock Cycle 9694:
Completed 13/22

Clock Cycle 9695:
Completed 14/22

Clock Cycle 9696:
Completed 15/22

Clock Cycle 9697:
Completed 16/22

Clock Cycle 9698:
Completed 17/22

Clock Cycle 9699:
Completed 18/22

Clock Cycle 9700:
Completed 19/22

Clock Cycle 9701:
Completed 20/22

Clock Cycle 9702:
Completed 21/22

Clock Cycle 9703:
Completed 22/22
$t3 = 0
Finished Instruction lw 2960 $t3 on Line 1378

Clock Cycle 9704:
addi$t0,$t3,4
$t0 = 4

Clock Cycle 9705:
DRAM Request(Read) Issued for lw 644 $t4 on Line 1383

Clock Cycle 9706:
Started lw 644 $t4 on Line 1383
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 9707:
Completed 2/12

Clock Cycle 9708:
Completed 3/12

Clock Cycle 9709:
Completed 4/12

Clock Cycle 9710:
Completed 5/12

Clock Cycle 9711:
Completed 6/12

Clock Cycle 9712:
Completed 7/12

Clock Cycle 9713:
Completed 8/12

Clock Cycle 9714:
Completed 9/12

Clock Cycle 9715:
Completed 10/12

Clock Cycle 9716:
Completed 11/12

Clock Cycle 9717:
Completed 12/12
$t4 = 9556
Finished Instruction lw 644 $t4 on Line 1383

Clock Cycle 9718:
addi$t4,$t0,2228
$t4 = 2232

Clock Cycle 9719:
addi$t3,$t3,2644
$t3 = 2644

Clock Cycle 9720:
DRAM Request(Read) Issued for lw 416 $t0 on Line 1386

Clock Cycle 9721:
Started lw 416 $t0 on Line 1386
Completed 1/2
addi$t4,$t1,2356
$t4 = 7324

Clock Cycle 9722:
Completed 2/2
$t0 = 0
Finished Instruction lw 416 $t0 on Line 1386

Clock Cycle 9723:
DRAM Request(Read) Issued for lw 2584 $t0 on Line 1388

Clock Cycle 9724:
Started lw 2584 $t0 on Line 1388
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2268 2644 on Line 1389

Clock Cycle 9725:
Completed 2/12
DRAM Request(Write) Issued for sw 1424 2644 on Line 1390

Clock Cycle 9726:
Completed 3/12
addi$t1,$t4,2220
$t1 = 9544

Clock Cycle 9727:
Completed 4/12
DRAM Request(Read) Issued for lw 3172 $t4 on Line 1392

Clock Cycle 9728:
Completed 5/12
DRAM Request(Write) Issued for sw 824 4748 on Line 1393

Clock Cycle 9729:
Completed 6/12
DRAM Request(Write) Issued for sw 2924 9544 on Line 1394

Clock Cycle 9730:
Completed 7/12
DRAM Request(Write) Issued for sw 408 2644 on Line 1395

Clock Cycle 9731:
Completed 8/12

Clock Cycle 9732:
Completed 9/12

Clock Cycle 9733:
Completed 10/12

Clock Cycle 9734:
Completed 11/12

Clock Cycle 9735:
Completed 12/12
$t0 = 2276
Finished Instruction lw 2584 $t0 on Line 1388

Clock Cycle 9736:
Started sw 2268 2644 on Line 1389
Completed 1/2

Clock Cycle 9737:
Completed 2/2
Finished Instruction sw 2268 2644 on Line 1389

Clock Cycle 9738:
Started sw 2924 9544 on Line 1394
Completed 1/2

Clock Cycle 9739:
Completed 2/2
Finished Instruction sw 2924 9544 on Line 1394

Clock Cycle 9740:
Started lw 3172 $t4 on Line 1392
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9741:
Completed 2/22

Clock Cycle 9742:
Completed 3/22

Clock Cycle 9743:
Completed 4/22

Clock Cycle 9744:
Completed 5/22

Clock Cycle 9745:
Completed 6/22

Clock Cycle 9746:
Completed 7/22

Clock Cycle 9747:
Completed 8/22

Clock Cycle 9748:
Completed 9/22

Clock Cycle 9749:
Completed 10/22
Memory at 2268 = 2644
Memory at 2924 = 9544

Clock Cycle 9750:
Completed 11/22

Clock Cycle 9751:
Completed 12/22

Clock Cycle 9752:
Completed 13/22

Clock Cycle 9753:
Completed 14/22

Clock Cycle 9754:
Completed 15/22

Clock Cycle 9755:
Completed 16/22

Clock Cycle 9756:
Completed 17/22

Clock Cycle 9757:
Completed 18/22

Clock Cycle 9758:
Completed 19/22

Clock Cycle 9759:
Completed 20/22

Clock Cycle 9760:
Completed 21/22

Clock Cycle 9761:
Completed 22/22
$t4 = 0
Finished Instruction lw 3172 $t4 on Line 1392

Clock Cycle 9762:
Started sw 1424 2644 on Line 1390
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1736 0 on Line 1396

Clock Cycle 9763:
Completed 2/12
DRAM Request(Write) Issued for sw 3044 0 on Line 1397

Clock Cycle 9764:
Completed 3/12
addi$t4,$t4,1924
$t4 = 1924

Clock Cycle 9765:
Completed 4/12
DRAM Request(Write) Issued for sw 1500 2276 on Line 1399

Clock Cycle 9766:
Completed 5/12
addi$t3,$t4,1588
$t3 = 3512

Clock Cycle 9767:
Completed 6/12
addi$t0,$t1,1296
$t0 = 10840

Clock Cycle 9768:
Completed 7/12
DRAM Request(Write) Issued for sw 3084 4748 on Line 1402

Clock Cycle 9769:
Completed 8/12
addi$t4,$t4,172
$t4 = 2096

Clock Cycle 9770:
Completed 9/12
addi$t1,$t4,2516
$t1 = 4612

Clock Cycle 9771:
Completed 10/12
addi$t2,$t4,464
$t2 = 2560

Clock Cycle 9772:
Completed 11/12
addi$t2,$t0,1748
$t2 = 12588

Clock Cycle 9773:
Completed 12/12
Finished Instruction sw 1424 2644 on Line 1390
DRAM Request(Read) Issued for lw 1972 $t3 on Line 1407

Clock Cycle 9774:
Started sw 1736 0 on Line 1396
Completed 1/2

Clock Cycle 9775:
Completed 2/2
Finished Instruction sw 1736 0 on Line 1396

Clock Cycle 9776:
Started lw 1972 $t3 on Line 1407
Completed 1/2

Clock Cycle 9777:
Completed 2/2
$t3 = 0
Finished Instruction lw 1972 $t3 on Line 1407

Clock Cycle 9778:
Started sw 1500 2276 on Line 1399
Completed 1/2
DRAM Request(Write) Issued for sw 2228 0 on Line 1408

Clock Cycle 9779:
Completed 2/2
Finished Instruction sw 1500 2276 on Line 1399
DRAM Request(Read) Issued for lw 3124 $t3 on Line 1409

Clock Cycle 9780:
Started sw 824 4748 on Line 1393
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2348 $t4 on Line 1410

Clock Cycle 9781:
Completed 2/22

Clock Cycle 9782:
Completed 3/22

Clock Cycle 9783:
Completed 4/22

Clock Cycle 9784:
Completed 5/22

Clock Cycle 9785:
Completed 6/22

Clock Cycle 9786:
Completed 7/22

Clock Cycle 9787:
Completed 8/22

Clock Cycle 9788:
Completed 9/22

Clock Cycle 9789:
Completed 10/22
Memory at 1424 = 2644
Memory at 1500 = 2276

Clock Cycle 9790:
Completed 11/22

Clock Cycle 9791:
Completed 12/22

Clock Cycle 9792:
Completed 13/22

Clock Cycle 9793:
Completed 14/22

Clock Cycle 9794:
Completed 15/22

Clock Cycle 9795:
Completed 16/22

Clock Cycle 9796:
Completed 17/22

Clock Cycle 9797:
Completed 18/22

Clock Cycle 9798:
Completed 19/22

Clock Cycle 9799:
Completed 20/22

Clock Cycle 9800:
Completed 21/22

Clock Cycle 9801:
Completed 22/22
Finished Instruction sw 824 4748 on Line 1393

Clock Cycle 9802:
Started sw 408 2644 on Line 1395
Completed 1/2

Clock Cycle 9803:
Completed 2/2
Finished Instruction sw 408 2644 on Line 1395

Clock Cycle 9804:
Started sw 3084 4748 on Line 1402
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9805:
Completed 2/22

Clock Cycle 9806:
Completed 3/22

Clock Cycle 9807:
Completed 4/22

Clock Cycle 9808:
Completed 5/22

Clock Cycle 9809:
Completed 6/22

Clock Cycle 9810:
Completed 7/22

Clock Cycle 9811:
Completed 8/22

Clock Cycle 9812:
Completed 9/22

Clock Cycle 9813:
Completed 10/22
Memory at 408 = 2644
Memory at 824 = 4748

Clock Cycle 9814:
Completed 11/22

Clock Cycle 9815:
Completed 12/22

Clock Cycle 9816:
Completed 13/22

Clock Cycle 9817:
Completed 14/22

Clock Cycle 9818:
Completed 15/22

Clock Cycle 9819:
Completed 16/22

Clock Cycle 9820:
Completed 17/22

Clock Cycle 9821:
Completed 18/22

Clock Cycle 9822:
Completed 19/22

Clock Cycle 9823:
Completed 20/22

Clock Cycle 9824:
Completed 21/22

Clock Cycle 9825:
Completed 22/22
Finished Instruction sw 3084 4748 on Line 1402

Clock Cycle 9826:
Started lw 3124 $t3 on Line 1409
Completed 1/2

Clock Cycle 9827:
Completed 2/2
$t3 = 0
Finished Instruction lw 3124 $t3 on Line 1409

Clock Cycle 9828:
Started sw 3044 0 on Line 1397
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9829:
Completed 2/22

Clock Cycle 9830:
Completed 3/22

Clock Cycle 9831:
Completed 4/22

Clock Cycle 9832:
Completed 5/22

Clock Cycle 9833:
Completed 6/22

Clock Cycle 9834:
Completed 7/22

Clock Cycle 9835:
Completed 8/22

Clock Cycle 9836:
Completed 9/22

Clock Cycle 9837:
Completed 10/22
Memory at 3084 = 4748

Clock Cycle 9838:
Completed 11/22

Clock Cycle 9839:
Completed 12/22

Clock Cycle 9840:
Completed 13/22

Clock Cycle 9841:
Completed 14/22

Clock Cycle 9842:
Completed 15/22

Clock Cycle 9843:
Completed 16/22

Clock Cycle 9844:
Completed 17/22

Clock Cycle 9845:
Completed 18/22

Clock Cycle 9846:
Completed 19/22

Clock Cycle 9847:
Completed 20/22

Clock Cycle 9848:
Completed 21/22

Clock Cycle 9849:
Completed 22/22
Finished Instruction sw 3044 0 on Line 1397

Clock Cycle 9850:
Started lw 2348 $t4 on Line 1410
Completed 1/2

Clock Cycle 9851:
Completed 2/2
$t4 = 0
Finished Instruction lw 2348 $t4 on Line 1410

Clock Cycle 9852:
Started sw 2228 0 on Line 1408
Completed 1/2
addi$t3,$t4,492
$t3 = 492

Clock Cycle 9853:
Completed 2/2
Finished Instruction sw 2228 0 on Line 1408
addi$t0,$t0,324
$t0 = 11164

Clock Cycle 9854:
addi$t1,$t4,464
$t1 = 464

Clock Cycle 9855:
DRAM Request(Write) Issued for sw 3228 0 on Line 1414

Clock Cycle 9856:
Started sw 3228 0 on Line 1414
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 524 $t1 on Line 1415

Clock Cycle 9857:
Completed 2/22
DRAM Request(Write) Issued for sw 3372 0 on Line 1416

Clock Cycle 9858:
Completed 3/22
DRAM Request(Read) Issued for lw 4 $t3 on Line 1417

Clock Cycle 9859:
Completed 4/22

Clock Cycle 9860:
Completed 5/22

Clock Cycle 9861:
Completed 6/22

Clock Cycle 9862:
Completed 7/22

Clock Cycle 9863:
Completed 8/22

Clock Cycle 9864:
Completed 9/22

Clock Cycle 9865:
Completed 10/22

Clock Cycle 9866:
Completed 11/22

Clock Cycle 9867:
Completed 12/22

Clock Cycle 9868:
Completed 13/22

Clock Cycle 9869:
Completed 14/22

Clock Cycle 9870:
Completed 15/22

Clock Cycle 9871:
Completed 16/22

Clock Cycle 9872:
Completed 17/22

Clock Cycle 9873:
Completed 18/22

Clock Cycle 9874:
Completed 19/22

Clock Cycle 9875:
Completed 20/22

Clock Cycle 9876:
Completed 21/22

Clock Cycle 9877:
Completed 22/22
Finished Instruction sw 3228 0 on Line 1414

Clock Cycle 9878:
Started sw 3372 0 on Line 1416
Completed 1/2

Clock Cycle 9879:
Completed 2/2
Finished Instruction sw 3372 0 on Line 1416

Clock Cycle 9880:
Started lw 524 $t1 on Line 1415
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9881:
Completed 2/22

Clock Cycle 9882:
Completed 3/22

Clock Cycle 9883:
Completed 4/22

Clock Cycle 9884:
Completed 5/22

Clock Cycle 9885:
Completed 6/22

Clock Cycle 9886:
Completed 7/22

Clock Cycle 9887:
Completed 8/22

Clock Cycle 9888:
Completed 9/22

Clock Cycle 9889:
Completed 10/22
Memory at 3228 = 0
Memory at 3372 = 0

Clock Cycle 9890:
Completed 11/22

Clock Cycle 9891:
Completed 12/22

Clock Cycle 9892:
Completed 13/22

Clock Cycle 9893:
Completed 14/22

Clock Cycle 9894:
Completed 15/22

Clock Cycle 9895:
Completed 16/22

Clock Cycle 9896:
Completed 17/22

Clock Cycle 9897:
Completed 18/22

Clock Cycle 9898:
Completed 19/22

Clock Cycle 9899:
Completed 20/22

Clock Cycle 9900:
Completed 21/22

Clock Cycle 9901:
Completed 22/22
$t1 = 0
Finished Instruction lw 524 $t1 on Line 1415

Clock Cycle 9902:
Started lw 4 $t3 on Line 1417
Completed 1/2

Clock Cycle 9903:
Completed 2/2
$t3 = 0
Finished Instruction lw 4 $t3 on Line 1417

Clock Cycle 9904:
addi$t3,$t1,3548
$t3 = 3548

Clock Cycle 9905:
DRAM Request(Read) Issued for lw 1364 $t4 on Line 1419

Clock Cycle 9906:
Started lw 1364 $t4 on Line 1419
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t0,1908
$t2 = 13072

Clock Cycle 9907:
Completed 2/12
addi$t0,$t3,2712
$t0 = 6260

Clock Cycle 9908:
Completed 3/12

Clock Cycle 9909:
Completed 4/12

Clock Cycle 9910:
Completed 5/12

Clock Cycle 9911:
Completed 6/12

Clock Cycle 9912:
Completed 7/12

Clock Cycle 9913:
Completed 8/12

Clock Cycle 9914:
Completed 9/12

Clock Cycle 9915:
Completed 10/12

Clock Cycle 9916:
Completed 11/12

Clock Cycle 9917:
Completed 12/12
$t4 = 0
Finished Instruction lw 1364 $t4 on Line 1419

Clock Cycle 9918:
addi$t4,$t1,468
$t4 = 468

Clock Cycle 9919:
DRAM Request(Read) Issued for lw 3728 $t1 on Line 1423

Clock Cycle 9920:
Started lw 3728 $t1 on Line 1423
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 9921:
Completed 2/12

Clock Cycle 9922:
Completed 3/12

Clock Cycle 9923:
Completed 4/12

Clock Cycle 9924:
Completed 5/12

Clock Cycle 9925:
Completed 6/12

Clock Cycle 9926:
Completed 7/12

Clock Cycle 9927:
Completed 8/12

Clock Cycle 9928:
Completed 9/12

Clock Cycle 9929:
Completed 10/12

Clock Cycle 9930:
Completed 11/12

Clock Cycle 9931:
Completed 12/12
$t1 = 0
Finished Instruction lw 3728 $t1 on Line 1423

Clock Cycle 9932:
addi$t1,$t3,404
$t1 = 3952

Clock Cycle 9933:
DRAM Request(Read) Issued for lw 56 $t3 on Line 1425

Clock Cycle 9934:
Started lw 56 $t3 on Line 1425
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2432 $t1 on Line 1426

Clock Cycle 9935:
Completed 2/12

Clock Cycle 9936:
Completed 3/12

Clock Cycle 9937:
Completed 4/12

Clock Cycle 9938:
Completed 5/12

Clock Cycle 9939:
Completed 6/12

Clock Cycle 9940:
Completed 7/12

Clock Cycle 9941:
Completed 8/12

Clock Cycle 9942:
Completed 9/12

Clock Cycle 9943:
Completed 10/12

Clock Cycle 9944:
Completed 11/12

Clock Cycle 9945:
Completed 12/12
$t3 = 0
Finished Instruction lw 56 $t3 on Line 1425

Clock Cycle 9946:
Started lw 2432 $t1 on Line 1426
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 9947:
Completed 2/12

Clock Cycle 9948:
Completed 3/12

Clock Cycle 9949:
Completed 4/12

Clock Cycle 9950:
Completed 5/12

Clock Cycle 9951:
Completed 6/12

Clock Cycle 9952:
Completed 7/12

Clock Cycle 9953:
Completed 8/12

Clock Cycle 9954:
Completed 9/12

Clock Cycle 9955:
Completed 10/12

Clock Cycle 9956:
Completed 11/12

Clock Cycle 9957:
Completed 12/12
$t1 = 6228
Finished Instruction lw 2432 $t1 on Line 1426

Clock Cycle 9958:
DRAM Request(Read) Issued for lw 3660 $t1 on Line 1427

Clock Cycle 9959:
Started lw 3660 $t1 on Line 1427
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 624 $t3 on Line 1428

Clock Cycle 9960:
Completed 2/12

Clock Cycle 9961:
Completed 3/12

Clock Cycle 9962:
Completed 4/12

Clock Cycle 9963:
Completed 5/12

Clock Cycle 9964:
Completed 6/12

Clock Cycle 9965:
Completed 7/12

Clock Cycle 9966:
Completed 8/12

Clock Cycle 9967:
Completed 9/12

Clock Cycle 9968:
Completed 10/12

Clock Cycle 9969:
Completed 11/12

Clock Cycle 9970:
Completed 12/12
$t1 = 0
Finished Instruction lw 3660 $t1 on Line 1427

Clock Cycle 9971:
Started lw 624 $t3 on Line 1428
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 9972:
Completed 2/12

Clock Cycle 9973:
Completed 3/12

Clock Cycle 9974:
Completed 4/12

Clock Cycle 9975:
Completed 5/12

Clock Cycle 9976:
Completed 6/12

Clock Cycle 9977:
Completed 7/12

Clock Cycle 9978:
Completed 8/12

Clock Cycle 9979:
Completed 9/12

Clock Cycle 9980:
Completed 10/12

Clock Cycle 9981:
Completed 11/12

Clock Cycle 9982:
Completed 12/12
$t3 = 0
Finished Instruction lw 624 $t3 on Line 1428

Clock Cycle 9983:
addi$t3,$t0,184
$t3 = 6444

Clock Cycle 9984:
DRAM Request(Read) Issued for lw 2168 $t1 on Line 1430

Clock Cycle 9985:
Started lw 2168 $t1 on Line 1430
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3000 468 on Line 1431

Clock Cycle 9986:
Completed 2/12

Clock Cycle 9987:
Completed 3/12

Clock Cycle 9988:
Completed 4/12

Clock Cycle 9989:
Completed 5/12

Clock Cycle 9990:
Completed 6/12

Clock Cycle 9991:
Completed 7/12

Clock Cycle 9992:
Completed 8/12

Clock Cycle 9993:
Completed 9/12

Clock Cycle 9994:
Completed 10/12

Clock Cycle 9995:
Completed 11/12

Clock Cycle 9996:
Completed 12/12
$t1 = 0
Finished Instruction lw 2168 $t1 on Line 1430

Clock Cycle 9997:
Started sw 3000 468 on Line 1431
Completed 1/2
addi$t1,$t0,2864
$t1 = 9124

Clock Cycle 9998:
Completed 2/2
Finished Instruction sw 3000 468 on Line 1431
DRAM Request(Write) Issued for sw 3468 6444 on Line 1433

Clock Cycle 9999:
Started sw 3468 6444 on Line 1433
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t3,244
$t1 = 6688

Clock Cycle 10000:
Completed 2/22
addi$t1,$t4,248
$t1 = 716

Clock Cycle 10001:
Completed 3/22
DRAM Request(Write) Issued for sw 3016 6444 on Line 1436

Clock Cycle 10002:
Completed 4/22
addi$t2,$t0,2908
$t2 = 9168

Clock Cycle 10003:
Completed 5/22
addi$t4,$t1,2072
$t4 = 2788

Clock Cycle 10004:
Completed 6/22
DRAM Request(Read) Issued for lw 2876 $t3 on Line 1439

Clock Cycle 10005:
Completed 7/22
DRAM Request(Write) Issued for sw 2148 6260 on Line 1440

Clock Cycle 10006:
Completed 8/22

Clock Cycle 10007:
Completed 9/22

Clock Cycle 10008:
Completed 10/22
Memory at 3000 = 468

Clock Cycle 10009:
Completed 11/22

Clock Cycle 10010:
Completed 12/22

Clock Cycle 10011:
Completed 13/22

Clock Cycle 10012:
Completed 14/22

Clock Cycle 10013:
Completed 15/22

Clock Cycle 10014:
Completed 16/22

Clock Cycle 10015:
Completed 17/22

Clock Cycle 10016:
Completed 18/22

Clock Cycle 10017:
Completed 19/22

Clock Cycle 10018:
Completed 20/22

Clock Cycle 10019:
Completed 21/22

Clock Cycle 10020:
Completed 22/22
Finished Instruction sw 3468 6444 on Line 1433

Clock Cycle 10021:
Started sw 3016 6444 on Line 1436
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10022:
Completed 2/22

Clock Cycle 10023:
Completed 3/22

Clock Cycle 10024:
Completed 4/22

Clock Cycle 10025:
Completed 5/22

Clock Cycle 10026:
Completed 6/22

Clock Cycle 10027:
Completed 7/22

Clock Cycle 10028:
Completed 8/22

Clock Cycle 10029:
Completed 9/22

Clock Cycle 10030:
Completed 10/22
Memory at 3468 = 6444

Clock Cycle 10031:
Completed 11/22

Clock Cycle 10032:
Completed 12/22

Clock Cycle 10033:
Completed 13/22

Clock Cycle 10034:
Completed 14/22

Clock Cycle 10035:
Completed 15/22

Clock Cycle 10036:
Completed 16/22

Clock Cycle 10037:
Completed 17/22

Clock Cycle 10038:
Completed 18/22

Clock Cycle 10039:
Completed 19/22

Clock Cycle 10040:
Completed 20/22

Clock Cycle 10041:
Completed 21/22

Clock Cycle 10042:
Completed 22/22
Finished Instruction sw 3016 6444 on Line 1436

Clock Cycle 10043:
Started lw 2876 $t3 on Line 1439
Completed 1/2

Clock Cycle 10044:
Completed 2/2
$t3 = 0
Finished Instruction lw 2876 $t3 on Line 1439

Clock Cycle 10045:
Started sw 2148 6260 on Line 1440
Completed 1/2
addi$t3,$t1,3412
$t3 = 4128

Clock Cycle 10046:
Completed 2/2
Finished Instruction sw 2148 6260 on Line 1440
DRAM Request(Read) Issued for lw 356 $t3 on Line 1442

Clock Cycle 10047:
Started lw 356 $t3 on Line 1442
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2388 716 on Line 1443

Clock Cycle 10048:
Completed 2/22
DRAM Request(Write) Issued for sw 500 6260 on Line 1444

Clock Cycle 10049:
Completed 3/22
addi$t2,$t4,3152
$t2 = 5940

Clock Cycle 10050:
Completed 4/22

Clock Cycle 10051:
Completed 5/22

Clock Cycle 10052:
Completed 6/22

Clock Cycle 10053:
Completed 7/22

Clock Cycle 10054:
Completed 8/22

Clock Cycle 10055:
Completed 9/22

Clock Cycle 10056:
Completed 10/22
Memory at 2148 = 6260
Memory at 3016 = 6444

Clock Cycle 10057:
Completed 11/22

Clock Cycle 10058:
Completed 12/22

Clock Cycle 10059:
Completed 13/22

Clock Cycle 10060:
Completed 14/22

Clock Cycle 10061:
Completed 15/22

Clock Cycle 10062:
Completed 16/22

Clock Cycle 10063:
Completed 17/22

Clock Cycle 10064:
Completed 18/22

Clock Cycle 10065:
Completed 19/22

Clock Cycle 10066:
Completed 20/22

Clock Cycle 10067:
Completed 21/22

Clock Cycle 10068:
Completed 22/22
$t3 = 1976
Finished Instruction lw 356 $t3 on Line 1442

Clock Cycle 10069:
Started sw 500 6260 on Line 1444
Completed 1/2
DRAM Request(Write) Issued for sw 1700 1976 on Line 1446

Clock Cycle 10070:
Completed 2/2
Finished Instruction sw 500 6260 on Line 1444
DRAM Request(Write) Issued for sw 788 716 on Line 1447

Clock Cycle 10071:
Started sw 2388 716 on Line 1443
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2136 1976 on Line 1448

Clock Cycle 10072:
Completed 2/22
addi$t4,$t3,1608
$t4 = 3584

Clock Cycle 10073:
Completed 3/22
addi$t1,$t0,352
$t1 = 6612

Clock Cycle 10074:
Completed 4/22
addi$t3,$t4,3692
$t3 = 7276

Clock Cycle 10075:
Completed 5/22
addi$t3,$t3,276
$t3 = 7552

Clock Cycle 10076:
Completed 6/22
DRAM Request(Read) Issued for lw 2436 $t3 on Line 1453

Clock Cycle 10077:
Completed 7/22
DRAM Request(Read) Issued for lw 136 $t2 on Line 1454

Clock Cycle 10078:
Completed 8/22
DRAM Request(Write) Issued for sw 1876 6612 on Line 1455

Clock Cycle 10079:
Completed 9/22

Clock Cycle 10080:
Completed 10/22
Memory at 500 = 6260

Clock Cycle 10081:
Completed 11/22

Clock Cycle 10082:
Completed 12/22

Clock Cycle 10083:
Completed 13/22

Clock Cycle 10084:
Completed 14/22

Clock Cycle 10085:
Completed 15/22

Clock Cycle 10086:
Completed 16/22

Clock Cycle 10087:
Completed 17/22

Clock Cycle 10088:
Completed 18/22

Clock Cycle 10089:
Completed 19/22

Clock Cycle 10090:
Completed 20/22

Clock Cycle 10091:
Completed 21/22

Clock Cycle 10092:
Completed 22/22
Finished Instruction sw 2388 716 on Line 1443

Clock Cycle 10093:
Started sw 2136 1976 on Line 1448
Completed 1/2

Clock Cycle 10094:
Completed 2/2
Finished Instruction sw 2136 1976 on Line 1448

Clock Cycle 10095:
Started lw 2436 $t3 on Line 1453
Completed 1/2

Clock Cycle 10096:
Completed 2/2
$t3 = 0
Finished Instruction lw 2436 $t3 on Line 1453

Clock Cycle 10097:
Started sw 788 716 on Line 1447
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10098:
Completed 2/22

Clock Cycle 10099:
Completed 3/22

Clock Cycle 10100:
Completed 4/22

Clock Cycle 10101:
Completed 5/22

Clock Cycle 10102:
Completed 6/22

Clock Cycle 10103:
Completed 7/22

Clock Cycle 10104:
Completed 8/22

Clock Cycle 10105:
Completed 9/22

Clock Cycle 10106:
Completed 10/22
Memory at 2136 = 1976
Memory at 2388 = 716

Clock Cycle 10107:
Completed 11/22

Clock Cycle 10108:
Completed 12/22

Clock Cycle 10109:
Completed 13/22

Clock Cycle 10110:
Completed 14/22

Clock Cycle 10111:
Completed 15/22

Clock Cycle 10112:
Completed 16/22

Clock Cycle 10113:
Completed 17/22

Clock Cycle 10114:
Completed 18/22

Clock Cycle 10115:
Completed 19/22

Clock Cycle 10116:
Completed 20/22

Clock Cycle 10117:
Completed 21/22

Clock Cycle 10118:
Completed 22/22
Finished Instruction sw 788 716 on Line 1447

Clock Cycle 10119:
Started lw 136 $t2 on Line 1454
Completed 1/2

Clock Cycle 10120:
Completed 2/2
$t2 = 0
Finished Instruction lw 136 $t2 on Line 1454

Clock Cycle 10121:
Started sw 1700 1976 on Line 1446
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t4,208
$t2 = 3792

Clock Cycle 10122:
Completed 2/22
addi$t0,$t0,3100
$t0 = 9360

Clock Cycle 10123:
Completed 3/22
DRAM Request(Read) Issued for lw 252 $t3 on Line 1458

Clock Cycle 10124:
Completed 4/22
addi$t0,$t2,316
$t0 = 4108

Clock Cycle 10125:
Completed 5/22
addi$t0,$t0,1012
$t0 = 5120

Clock Cycle 10126:
Completed 6/22

Clock Cycle 10127:
Completed 7/22

Clock Cycle 10128:
Completed 8/22

Clock Cycle 10129:
Completed 9/22

Clock Cycle 10130:
Completed 10/22
Memory at 788 = 716

Clock Cycle 10131:
Completed 11/22

Clock Cycle 10132:
Completed 12/22

Clock Cycle 10133:
Completed 13/22

Clock Cycle 10134:
Completed 14/22

Clock Cycle 10135:
Completed 15/22

Clock Cycle 10136:
Completed 16/22

Clock Cycle 10137:
Completed 17/22

Clock Cycle 10138:
Completed 18/22

Clock Cycle 10139:
Completed 19/22

Clock Cycle 10140:
Completed 20/22

Clock Cycle 10141:
Completed 21/22

Clock Cycle 10142:
Completed 22/22
Finished Instruction sw 1700 1976 on Line 1446

Clock Cycle 10143:
Started sw 1876 6612 on Line 1455
Completed 1/2

Clock Cycle 10144:
Completed 2/2
Finished Instruction sw 1876 6612 on Line 1455

Clock Cycle 10145:
Started lw 252 $t3 on Line 1458
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10146:
Completed 2/22

Clock Cycle 10147:
Completed 3/22

Clock Cycle 10148:
Completed 4/22

Clock Cycle 10149:
Completed 5/22

Clock Cycle 10150:
Completed 6/22

Clock Cycle 10151:
Completed 7/22

Clock Cycle 10152:
Completed 8/22

Clock Cycle 10153:
Completed 9/22

Clock Cycle 10154:
Completed 10/22
Memory at 1700 = 1976
Memory at 1876 = 6612

Clock Cycle 10155:
Completed 11/22

Clock Cycle 10156:
Completed 12/22

Clock Cycle 10157:
Completed 13/22

Clock Cycle 10158:
Completed 14/22

Clock Cycle 10159:
Completed 15/22

Clock Cycle 10160:
Completed 16/22

Clock Cycle 10161:
Completed 17/22

Clock Cycle 10162:
Completed 18/22

Clock Cycle 10163:
Completed 19/22

Clock Cycle 10164:
Completed 20/22

Clock Cycle 10165:
Completed 21/22

Clock Cycle 10166:
Completed 22/22
$t3 = 0
Finished Instruction lw 252 $t3 on Line 1458

Clock Cycle 10167:
addi$t3,$t3,584
$t3 = 584

Clock Cycle 10168:
DRAM Request(Read) Issued for lw 3920 $t0 on Line 1462

Clock Cycle 10169:
Started lw 3920 $t0 on Line 1462
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3040 3792 on Line 1463

Clock Cycle 10170:
Completed 2/12
DRAM Request(Read) Issued for lw 3108 $t1 on Line 1464

Clock Cycle 10171:
Completed 3/12

Clock Cycle 10172:
Completed 4/12

Clock Cycle 10173:
Completed 5/12

Clock Cycle 10174:
Completed 6/12

Clock Cycle 10175:
Completed 7/12

Clock Cycle 10176:
Completed 8/12

Clock Cycle 10177:
Completed 9/12

Clock Cycle 10178:
Completed 10/12

Clock Cycle 10179:
Completed 11/12

Clock Cycle 10180:
Completed 12/12
$t0 = 0
Finished Instruction lw 3920 $t0 on Line 1462

Clock Cycle 10181:
Started lw 3108 $t1 on Line 1464
Completed 1/2

Clock Cycle 10182:
Completed 2/2
$t1 = 0
Finished Instruction lw 3108 $t1 on Line 1464

Clock Cycle 10183:
Started sw 3040 3792 on Line 1463
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t1,1188
$t1 = 1188

Clock Cycle 10184:
Completed 2/12
DRAM Request(Write) Issued for sw 512 3584 on Line 1466

Clock Cycle 10185:
Completed 3/12
DRAM Request(Write) Issued for sw 220 3584 on Line 1467

Clock Cycle 10186:
Completed 4/12
addi$t3,$t3,1436
$t3 = 2020

Clock Cycle 10187:
Completed 5/12
addi$t0,$t1,784
$t0 = 1972

Clock Cycle 10188:
Completed 6/12
DRAM Request(Write) Issued for sw 3808 1188 on Line 1470

Clock Cycle 10189:
Completed 7/12
DRAM Request(Write) Issued for sw 3912 3792 on Line 1471

Clock Cycle 10190:
Completed 8/12
DRAM Request(Read) Issued for lw 1228 $t4 on Line 1472

Clock Cycle 10191:
Completed 9/12
DRAM Request(Write) Issued for sw 3624 2020 on Line 1473

Clock Cycle 10192:
Completed 10/12
DRAM Request(Write) Issued for sw 1416 1972 on Line 1474

Clock Cycle 10193:
Completed 11/12
DRAM Request(Read) Issued for lw 1372 $t0 on Line 1475

Clock Cycle 10194:
Completed 12/12
Finished Instruction sw 3040 3792 on Line 1463

Clock Cycle 10195:
Started sw 512 3584 on Line 1466
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10196:
Completed 2/22

Clock Cycle 10197:
Completed 3/22

Clock Cycle 10198:
Completed 4/22

Clock Cycle 10199:
Completed 5/22

Clock Cycle 10200:
Completed 6/22

Clock Cycle 10201:
Completed 7/22

Clock Cycle 10202:
Completed 8/22

Clock Cycle 10203:
Completed 9/22

Clock Cycle 10204:
Completed 10/22
Memory at 3040 = 3792

Clock Cycle 10205:
Completed 11/22

Clock Cycle 10206:
Completed 12/22

Clock Cycle 10207:
Completed 13/22

Clock Cycle 10208:
Completed 14/22

Clock Cycle 10209:
Completed 15/22

Clock Cycle 10210:
Completed 16/22

Clock Cycle 10211:
Completed 17/22

Clock Cycle 10212:
Completed 18/22

Clock Cycle 10213:
Completed 19/22

Clock Cycle 10214:
Completed 20/22

Clock Cycle 10215:
Completed 21/22

Clock Cycle 10216:
Completed 22/22
Finished Instruction sw 512 3584 on Line 1466

Clock Cycle 10217:
Started sw 220 3584 on Line 1467
Completed 1/2

Clock Cycle 10218:
Completed 2/2
Finished Instruction sw 220 3584 on Line 1467

Clock Cycle 10219:
Started lw 1228 $t4 on Line 1472
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10220:
Completed 2/22

Clock Cycle 10221:
Completed 3/22

Clock Cycle 10222:
Completed 4/22

Clock Cycle 10223:
Completed 5/22

Clock Cycle 10224:
Completed 6/22

Clock Cycle 10225:
Completed 7/22

Clock Cycle 10226:
Completed 8/22

Clock Cycle 10227:
Completed 9/22

Clock Cycle 10228:
Completed 10/22
Memory at 220 = 3584
Memory at 512 = 3584

Clock Cycle 10229:
Completed 11/22

Clock Cycle 10230:
Completed 12/22

Clock Cycle 10231:
Completed 13/22

Clock Cycle 10232:
Completed 14/22

Clock Cycle 10233:
Completed 15/22

Clock Cycle 10234:
Completed 16/22

Clock Cycle 10235:
Completed 17/22

Clock Cycle 10236:
Completed 18/22

Clock Cycle 10237:
Completed 19/22

Clock Cycle 10238:
Completed 20/22

Clock Cycle 10239:
Completed 21/22

Clock Cycle 10240:
Completed 22/22
$t4 = 0
Finished Instruction lw 1228 $t4 on Line 1472

Clock Cycle 10241:
Started lw 1372 $t0 on Line 1475
Completed 1/2

Clock Cycle 10242:
Completed 2/2
$t0 = 0
Finished Instruction lw 1372 $t0 on Line 1475

Clock Cycle 10243:
Started sw 1416 1972 on Line 1474
Completed 1/2
DRAM Request(Write) Issued for sw 1760 0 on Line 1476

Clock Cycle 10244:
Completed 2/2
Finished Instruction sw 1416 1972 on Line 1474
DRAM Request(Write) Issued for sw 2264 2020 on Line 1477

Clock Cycle 10245:
Started sw 1760 0 on Line 1476
Completed 1/2
DRAM Request(Write) Issued for sw 3072 0 on Line 1478

Clock Cycle 10246:
Completed 2/2
Finished Instruction sw 1760 0 on Line 1476
addi$t3,$t0,3992
$t3 = 3992

Clock Cycle 10247:
Started sw 3808 1188 on Line 1470
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1544 0 on Line 1480

Clock Cycle 10248:
Completed 2/22
DRAM Request(Write) Issued for sw 880 3792 on Line 1481

Clock Cycle 10249:
Completed 3/22
addi$t3,$t4,2000
$t3 = 2000

Clock Cycle 10250:
Completed 4/22
addi$t2,$t4,808
$t2 = 808

Clock Cycle 10251:
Completed 5/22
DRAM Request(Read) Issued for lw 1988 $t0 on Line 1484

Clock Cycle 10252:
Completed 6/22
DRAM Request(Write) Issued for sw 2228 2000 on Line 1485

Clock Cycle 10253:
Completed 7/22
addi$t2,$t1,3896
$t2 = 5084

Clock Cycle 10254:
Completed 8/22

Clock Cycle 10255:
Completed 9/22

Clock Cycle 10256:
Completed 10/22
Memory at 1416 = 1972
Memory at 1760 = 0

Clock Cycle 10257:
Completed 11/22

Clock Cycle 10258:
Completed 12/22

Clock Cycle 10259:
Completed 13/22

Clock Cycle 10260:
Completed 14/22

Clock Cycle 10261:
Completed 15/22

Clock Cycle 10262:
Completed 16/22

Clock Cycle 10263:
Completed 17/22

Clock Cycle 10264:
Completed 18/22

Clock Cycle 10265:
Completed 19/22

Clock Cycle 10266:
Completed 20/22

Clock Cycle 10267:
Completed 21/22

Clock Cycle 10268:
Completed 22/22
Finished Instruction sw 3808 1188 on Line 1470

Clock Cycle 10269:
Started sw 3912 3792 on Line 1471
Completed 1/2

Clock Cycle 10270:
Completed 2/2
Finished Instruction sw 3912 3792 on Line 1471

Clock Cycle 10271:
Started sw 3624 2020 on Line 1473
Completed 1/2

Clock Cycle 10272:
Completed 2/2
Finished Instruction sw 3624 2020 on Line 1473

Clock Cycle 10273:
Started sw 3072 0 on Line 1478
Completed 1/2

Clock Cycle 10274:
Completed 2/2
Finished Instruction sw 3072 0 on Line 1478

Clock Cycle 10275:
Started sw 1544 0 on Line 1480
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10276:
Completed 2/22

Clock Cycle 10277:
Completed 3/22

Clock Cycle 10278:
Completed 4/22

Clock Cycle 10279:
Completed 5/22

Clock Cycle 10280:
Completed 6/22

Clock Cycle 10281:
Completed 7/22

Clock Cycle 10282:
Completed 8/22

Clock Cycle 10283:
Completed 9/22

Clock Cycle 10284:
Completed 10/22
Memory at 3624 = 2020
Memory at 3808 = 1188
Memory at 3912 = 3792

Clock Cycle 10285:
Completed 11/22

Clock Cycle 10286:
Completed 12/22

Clock Cycle 10287:
Completed 13/22

Clock Cycle 10288:
Completed 14/22

Clock Cycle 10289:
Completed 15/22

Clock Cycle 10290:
Completed 16/22

Clock Cycle 10291:
Completed 17/22

Clock Cycle 10292:
Completed 18/22

Clock Cycle 10293:
Completed 19/22

Clock Cycle 10294:
Completed 20/22

Clock Cycle 10295:
Completed 21/22

Clock Cycle 10296:
Completed 22/22
Finished Instruction sw 1544 0 on Line 1480

Clock Cycle 10297:
Started lw 1988 $t0 on Line 1484
Completed 1/2

Clock Cycle 10298:
Completed 2/2
$t0 = 1716
Finished Instruction lw 1988 $t0 on Line 1484

Clock Cycle 10299:
Started sw 2264 2020 on Line 1477
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3828 1716 on Line 1487

Clock Cycle 10300:
Completed 2/22
addi$t1,$t4,2116
$t1 = 2116

Clock Cycle 10301:
Completed 3/22
addi$t1,$t2,1136
$t1 = 6220

Clock Cycle 10302:
Completed 4/22
addi$t2,$t1,1300
$t2 = 7520

Clock Cycle 10303:
Completed 5/22
DRAM Request(Write) Issued for sw 824 0 on Line 1491

Clock Cycle 10304:
Completed 6/22
DRAM Request(Read) Issued for lw 1992 $t3 on Line 1492

Clock Cycle 10305:
Completed 7/22
DRAM Request(Read) Issued for lw 2240 $t1 on Line 1493

Clock Cycle 10306:
Completed 8/22

Clock Cycle 10307:
Completed 9/22

Clock Cycle 10308:
Completed 10/22
Memory at 1544 = 0

Clock Cycle 10309:
Completed 11/22

Clock Cycle 10310:
Completed 12/22

Clock Cycle 10311:
Completed 13/22

Clock Cycle 10312:
Completed 14/22

Clock Cycle 10313:
Completed 15/22

Clock Cycle 10314:
Completed 16/22

Clock Cycle 10315:
Completed 17/22

Clock Cycle 10316:
Completed 18/22

Clock Cycle 10317:
Completed 19/22

Clock Cycle 10318:
Completed 20/22

Clock Cycle 10319:
Completed 21/22

Clock Cycle 10320:
Completed 22/22
Finished Instruction sw 2264 2020 on Line 1477

Clock Cycle 10321:
Started lw 2240 $t1 on Line 1493
Completed 1/2

Clock Cycle 10322:
Completed 2/2
$t1 = 0
Finished Instruction lw 2240 $t1 on Line 1493

Clock Cycle 10323:
Started sw 2228 2000 on Line 1485
Completed 1/2
DRAM Request(Write) Issued for sw 3148 0 on Line 1494

Clock Cycle 10324:
Completed 2/2
Finished Instruction sw 2228 2000 on Line 1485
DRAM Request(Read) Issued for lw 2892 $t4 on Line 1495

Clock Cycle 10325:
Started sw 880 3792 on Line 1481
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10326:
Completed 2/22

Clock Cycle 10327:
Completed 3/22

Clock Cycle 10328:
Completed 4/22

Clock Cycle 10329:
Completed 5/22

Clock Cycle 10330:
Completed 6/22

Clock Cycle 10331:
Completed 7/22

Clock Cycle 10332:
Completed 8/22

Clock Cycle 10333:
Completed 9/22

Clock Cycle 10334:
Completed 10/22
Memory at 2228 = 2000
Memory at 2264 = 2020

Clock Cycle 10335:
Completed 11/22

Clock Cycle 10336:
Completed 12/22

Clock Cycle 10337:
Completed 13/22

Clock Cycle 10338:
Completed 14/22

Clock Cycle 10339:
Completed 15/22

Clock Cycle 10340:
Completed 16/22

Clock Cycle 10341:
Completed 17/22

Clock Cycle 10342:
Completed 18/22

Clock Cycle 10343:
Completed 19/22

Clock Cycle 10344:
Completed 20/22

Clock Cycle 10345:
Completed 21/22

Clock Cycle 10346:
Completed 22/22
Finished Instruction sw 880 3792 on Line 1481

Clock Cycle 10347:
Started sw 824 0 on Line 1491
Completed 1/2

Clock Cycle 10348:
Completed 2/2
Finished Instruction sw 824 0 on Line 1491

Clock Cycle 10349:
Started lw 1992 $t3 on Line 1492
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10350:
Completed 2/22

Clock Cycle 10351:
Completed 3/22

Clock Cycle 10352:
Completed 4/22

Clock Cycle 10353:
Completed 5/22

Clock Cycle 10354:
Completed 6/22

Clock Cycle 10355:
Completed 7/22

Clock Cycle 10356:
Completed 8/22

Clock Cycle 10357:
Completed 9/22

Clock Cycle 10358:
Completed 10/22
Memory at 824 = 0
Memory at 880 = 3792

Clock Cycle 10359:
Completed 11/22

Clock Cycle 10360:
Completed 12/22

Clock Cycle 10361:
Completed 13/22

Clock Cycle 10362:
Completed 14/22

Clock Cycle 10363:
Completed 15/22

Clock Cycle 10364:
Completed 16/22

Clock Cycle 10365:
Completed 17/22

Clock Cycle 10366:
Completed 18/22

Clock Cycle 10367:
Completed 19/22

Clock Cycle 10368:
Completed 20/22

Clock Cycle 10369:
Completed 21/22

Clock Cycle 10370:
Completed 22/22
$t3 = 0
Finished Instruction lw 1992 $t3 on Line 1492

Clock Cycle 10371:
Started sw 3828 1716 on Line 1487
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t0,$t3,752
$t0 = 752

Clock Cycle 10372:
Completed 2/12
addi$t3,$t1,536
$t3 = 536

Clock Cycle 10373:
Completed 3/12
DRAM Request(Read) Issued for lw 996 $t3 on Line 1498

Clock Cycle 10374:
Completed 4/12
addi$t2,$t0,3372
$t2 = 4124

Clock Cycle 10375:
Completed 5/12
DRAM Request(Write) Issued for sw 2476 4124 on Line 1500

Clock Cycle 10376:
Completed 6/12
addi$t0,$t2,3776
$t0 = 7900

Clock Cycle 10377:
Completed 7/12
DRAM Request(Read) Issued for lw 2344 $t2 on Line 1502

Clock Cycle 10378:
Completed 8/12

Clock Cycle 10379:
Completed 9/12

Clock Cycle 10380:
Completed 10/12

Clock Cycle 10381:
Completed 11/12

Clock Cycle 10382:
Completed 12/12
Finished Instruction sw 3828 1716 on Line 1487

Clock Cycle 10383:
Started sw 3148 0 on Line 1494
Completed 1/2

Clock Cycle 10384:
Completed 2/2
Finished Instruction sw 3148 0 on Line 1494

Clock Cycle 10385:
Started lw 2892 $t4 on Line 1495
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10386:
Completed 2/22

Clock Cycle 10387:
Completed 3/22

Clock Cycle 10388:
Completed 4/22

Clock Cycle 10389:
Completed 5/22

Clock Cycle 10390:
Completed 6/22

Clock Cycle 10391:
Completed 7/22

Clock Cycle 10392:
Completed 8/22

Clock Cycle 10393:
Completed 9/22

Clock Cycle 10394:
Completed 10/22
Memory at 3828 = 1716

Clock Cycle 10395:
Completed 11/22

Clock Cycle 10396:
Completed 12/22

Clock Cycle 10397:
Completed 13/22

Clock Cycle 10398:
Completed 14/22

Clock Cycle 10399:
Completed 15/22

Clock Cycle 10400:
Completed 16/22

Clock Cycle 10401:
Completed 17/22

Clock Cycle 10402:
Completed 18/22

Clock Cycle 10403:
Completed 19/22

Clock Cycle 10404:
Completed 20/22

Clock Cycle 10405:
Completed 21/22

Clock Cycle 10406:
Completed 22/22
$t4 = 0
Finished Instruction lw 2892 $t4 on Line 1495

Clock Cycle 10407:
Started lw 2344 $t2 on Line 1502
Completed 1/2

Clock Cycle 10408:
Completed 2/2
$t2 = 0
Finished Instruction lw 2344 $t2 on Line 1502

Clock Cycle 10409:
Started sw 2476 4124 on Line 1500
Completed 1/2
addi$t2,$t4,460
$t2 = 460

Clock Cycle 10410:
Completed 2/2
Finished Instruction sw 2476 4124 on Line 1500
DRAM Request(Read) Issued for lw 968 $t2 on Line 1504

Clock Cycle 10411:
Started lw 996 $t3 on Line 1498
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10412:
Completed 2/22

Clock Cycle 10413:
Completed 3/22

Clock Cycle 10414:
Completed 4/22

Clock Cycle 10415:
Completed 5/22

Clock Cycle 10416:
Completed 6/22

Clock Cycle 10417:
Completed 7/22

Clock Cycle 10418:
Completed 8/22

Clock Cycle 10419:
Completed 9/22

Clock Cycle 10420:
Completed 10/22
Memory at 2476 = 4124

Clock Cycle 10421:
Completed 11/22

Clock Cycle 10422:
Completed 12/22

Clock Cycle 10423:
Completed 13/22

Clock Cycle 10424:
Completed 14/22

Clock Cycle 10425:
Completed 15/22

Clock Cycle 10426:
Completed 16/22

Clock Cycle 10427:
Completed 17/22

Clock Cycle 10428:
Completed 18/22

Clock Cycle 10429:
Completed 19/22

Clock Cycle 10430:
Completed 20/22

Clock Cycle 10431:
Completed 21/22

Clock Cycle 10432:
Completed 22/22
$t3 = 0
Finished Instruction lw 996 $t3 on Line 1498

Clock Cycle 10433:
Started lw 968 $t2 on Line 1504
Completed 1/2

Clock Cycle 10434:
Completed 2/2
$t2 = 0
Finished Instruction lw 968 $t2 on Line 1504

Clock Cycle 10435:
DRAM Request(Read) Issued for lw 572 $t2 on Line 1505

Clock Cycle 10436:
Started lw 572 $t2 on Line 1505
Completed 1/2
DRAM Request(Read) Issued for lw 2784 $t4 on Line 1506

Clock Cycle 10437:
Completed 2/2
$t2 = 0
Finished Instruction lw 572 $t2 on Line 1505

Clock Cycle 10438:
Started lw 2784 $t4 on Line 1506
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 10439:
Completed 2/12

Clock Cycle 10440:
Completed 3/12

Clock Cycle 10441:
Completed 4/12

Clock Cycle 10442:
Completed 5/12

Clock Cycle 10443:
Completed 6/12

Clock Cycle 10444:
Completed 7/12

Clock Cycle 10445:
Completed 8/12

Clock Cycle 10446:
Completed 9/12

Clock Cycle 10447:
Completed 10/12

Clock Cycle 10448:
Completed 11/12

Clock Cycle 10449:
Completed 12/12
$t4 = 0
Finished Instruction lw 2784 $t4 on Line 1506

Clock Cycle 10450:
DRAM Request(Read) Issued for lw 2040 $t4 on Line 1507

Clock Cycle 10451:
Started lw 2040 $t4 on Line 1507
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 10452:
Completed 2/12

Clock Cycle 10453:
Completed 3/12

Clock Cycle 10454:
Completed 4/12

Clock Cycle 10455:
Completed 5/12

Clock Cycle 10456:
Completed 6/12

Clock Cycle 10457:
Completed 7/12

Clock Cycle 10458:
Completed 8/12

Clock Cycle 10459:
Completed 9/12

Clock Cycle 10460:
Completed 10/12

Clock Cycle 10461:
Completed 11/12

Clock Cycle 10462:
Completed 12/12
$t4 = 0
Finished Instruction lw 2040 $t4 on Line 1507

Clock Cycle 10463:
DRAM Request(Write) Issued for sw 3524 0 on Line 1508

Clock Cycle 10464:
Started sw 3524 0 on Line 1508
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3704 $t0 on Line 1509

Clock Cycle 10465:
Completed 2/12

Clock Cycle 10466:
Completed 3/12

Clock Cycle 10467:
Completed 4/12

Clock Cycle 10468:
Completed 5/12

Clock Cycle 10469:
Completed 6/12

Clock Cycle 10470:
Completed 7/12

Clock Cycle 10471:
Completed 8/12

Clock Cycle 10472:
Completed 9/12

Clock Cycle 10473:
Completed 10/12

Clock Cycle 10474:
Completed 11/12

Clock Cycle 10475:
Completed 12/12
Finished Instruction sw 3524 0 on Line 1508

Clock Cycle 10476:
Started lw 3704 $t0 on Line 1509
Completed 1/2

Clock Cycle 10477:
Completed 2/2
$t0 = 0
Finished Instruction lw 3704 $t0 on Line 1509

Clock Cycle 10478:
DRAM Request(Write) Issued for sw 3560 0 on Line 1510

Clock Cycle 10479:
Started sw 3560 0 on Line 1510
Completed 1/2
DRAM Request(Write) Issued for sw 3568 0 on Line 1511

Clock Cycle 10480:
Completed 2/2
Finished Instruction sw 3560 0 on Line 1510
addi$t2,$t1,144
$t2 = 144

Clock Cycle 10481:
Started sw 3568 0 on Line 1511
Completed 1/2
addi$t1,$t1,3784
$t1 = 3784

Clock Cycle 10482:
Completed 2/2
Finished Instruction sw 3568 0 on Line 1511
addi$t1,$t0,900
$t1 = 900

Clock Cycle 10483:
DRAM Request(Read) Issued for lw 3816 $t2 on Line 1515

Clock Cycle 10484:
Started lw 3816 $t2 on Line 1515
Completed 1/2
DRAM Request(Write) Issued for sw 3180 0 on Line 1516

Clock Cycle 10485:
Completed 2/2
$t2 = 7040
Finished Instruction lw 3816 $t2 on Line 1515

Clock Cycle 10486:
Started sw 3180 0 on Line 1516
Completed 1/2
DRAM Request(Read) Issued for lw 3704 $t2 on Line 1517

Clock Cycle 10487:
Completed 2/2
Finished Instruction sw 3180 0 on Line 1516
DRAM Request(Write) Issued for sw 1240 900 on Line 1518

Clock Cycle 10488:
Started lw 3704 $t2 on Line 1517
Completed 1/2
addi$t4,$t0,660
$t4 = 660

Clock Cycle 10489:
Completed 2/2
$t2 = 0
Finished Instruction lw 3704 $t2 on Line 1517
DRAM Request(Write) Issued for sw 2008 0 on Line 1520

Clock Cycle 10490:
Started sw 1240 900 on Line 1518
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 952 0 on Line 1521

Clock Cycle 10491:
Completed 2/22
DRAM Request(Write) Issued for sw 2732 900 on Line 1522

Clock Cycle 10492:
Completed 3/22
DRAM Request(Write) Issued for sw 3844 0 on Line 1523

Clock Cycle 10493:
Completed 4/22
DRAM Request(Read) Issued for lw 2196 $t3 on Line 1524

Clock Cycle 10494:
Completed 5/22
addi$t0,$t1,3900
$t0 = 4800

Clock Cycle 10495:
Completed 6/22
addi$t4,$t4,2648
$t4 = 3308

Clock Cycle 10496:
Completed 7/22
addi$t1,$t0,2332
$t1 = 7132

Clock Cycle 10497:
Completed 8/22

Clock Cycle 10498:
Completed 9/22

Clock Cycle 10499:
Completed 10/22

Clock Cycle 10500:
Completed 11/22

Clock Cycle 10501:
Completed 12/22

Clock Cycle 10502:
Completed 13/22

Clock Cycle 10503:
Completed 14/22

Clock Cycle 10504:
Completed 15/22

Clock Cycle 10505:
Completed 16/22

Clock Cycle 10506:
Completed 17/22

Clock Cycle 10507:
Completed 18/22

Clock Cycle 10508:
Completed 19/22

Clock Cycle 10509:
Completed 20/22

Clock Cycle 10510:
Completed 21/22

Clock Cycle 10511:
Completed 22/22
Finished Instruction sw 1240 900 on Line 1518

Clock Cycle 10512:
Started sw 2008 0 on Line 1520
Completed 1/2

Clock Cycle 10513:
Completed 2/2
Finished Instruction sw 2008 0 on Line 1520

Clock Cycle 10514:
Started sw 2732 900 on Line 1522
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10515:
Completed 2/22

Clock Cycle 10516:
Completed 3/22

Clock Cycle 10517:
Completed 4/22

Clock Cycle 10518:
Completed 5/22

Clock Cycle 10519:
Completed 6/22

Clock Cycle 10520:
Completed 7/22

Clock Cycle 10521:
Completed 8/22

Clock Cycle 10522:
Completed 9/22

Clock Cycle 10523:
Completed 10/22
Memory at 1240 = 900

Clock Cycle 10524:
Completed 11/22

Clock Cycle 10525:
Completed 12/22

Clock Cycle 10526:
Completed 13/22

Clock Cycle 10527:
Completed 14/22

Clock Cycle 10528:
Completed 15/22

Clock Cycle 10529:
Completed 16/22

Clock Cycle 10530:
Completed 17/22

Clock Cycle 10531:
Completed 18/22

Clock Cycle 10532:
Completed 19/22

Clock Cycle 10533:
Completed 20/22

Clock Cycle 10534:
Completed 21/22

Clock Cycle 10535:
Completed 22/22
Finished Instruction sw 2732 900 on Line 1522

Clock Cycle 10536:
Started lw 2196 $t3 on Line 1524
Completed 1/2

Clock Cycle 10537:
Completed 2/2
$t3 = 0
Finished Instruction lw 2196 $t3 on Line 1524

Clock Cycle 10538:
Started sw 952 0 on Line 1521
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3152 $t3 on Line 1528

Clock Cycle 10539:
Completed 2/22
DRAM Request(Read) Issued for lw 3160 $t0 on Line 1529

Clock Cycle 10540:
Completed 3/22

Clock Cycle 10541:
Completed 4/22

Clock Cycle 10542:
Completed 5/22

Clock Cycle 10543:
Completed 6/22

Clock Cycle 10544:
Completed 7/22

Clock Cycle 10545:
Completed 8/22

Clock Cycle 10546:
Completed 9/22

Clock Cycle 10547:
Completed 10/22
Memory at 2732 = 900

Clock Cycle 10548:
Completed 11/22

Clock Cycle 10549:
Completed 12/22

Clock Cycle 10550:
Completed 13/22

Clock Cycle 10551:
Completed 14/22

Clock Cycle 10552:
Completed 15/22

Clock Cycle 10553:
Completed 16/22

Clock Cycle 10554:
Completed 17/22

Clock Cycle 10555:
Completed 18/22

Clock Cycle 10556:
Completed 19/22

Clock Cycle 10557:
Completed 20/22

Clock Cycle 10558:
Completed 21/22

Clock Cycle 10559:
Completed 22/22
Finished Instruction sw 952 0 on Line 1521

Clock Cycle 10560:
Started sw 3844 0 on Line 1523
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10561:
Completed 2/22

Clock Cycle 10562:
Completed 3/22

Clock Cycle 10563:
Completed 4/22

Clock Cycle 10564:
Completed 5/22

Clock Cycle 10565:
Completed 6/22

Clock Cycle 10566:
Completed 7/22

Clock Cycle 10567:
Completed 8/22

Clock Cycle 10568:
Completed 9/22

Clock Cycle 10569:
Completed 10/22
Memory at 952 = 0

Clock Cycle 10570:
Completed 11/22

Clock Cycle 10571:
Completed 12/22

Clock Cycle 10572:
Completed 13/22

Clock Cycle 10573:
Completed 14/22

Clock Cycle 10574:
Completed 15/22

Clock Cycle 10575:
Completed 16/22

Clock Cycle 10576:
Completed 17/22

Clock Cycle 10577:
Completed 18/22

Clock Cycle 10578:
Completed 19/22

Clock Cycle 10579:
Completed 20/22

Clock Cycle 10580:
Completed 21/22

Clock Cycle 10581:
Completed 22/22
Finished Instruction sw 3844 0 on Line 1523

Clock Cycle 10582:
Started lw 3152 $t3 on Line 1528
Completed 1/2

Clock Cycle 10583:
Completed 2/2
$t3 = 0
Finished Instruction lw 3152 $t3 on Line 1528

Clock Cycle 10584:
Started lw 3160 $t0 on Line 1529
Completed 1/2
DRAM Request(Read) Issued for lw 428 $t3 on Line 1530

Clock Cycle 10585:
Completed 2/2
$t0 = 0
Finished Instruction lw 3160 $t0 on Line 1529

Clock Cycle 10586:
Started lw 428 $t3 on Line 1530
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10587:
Completed 2/22

Clock Cycle 10588:
Completed 3/22

Clock Cycle 10589:
Completed 4/22

Clock Cycle 10590:
Completed 5/22

Clock Cycle 10591:
Completed 6/22

Clock Cycle 10592:
Completed 7/22

Clock Cycle 10593:
Completed 8/22

Clock Cycle 10594:
Completed 9/22

Clock Cycle 10595:
Completed 10/22

Clock Cycle 10596:
Completed 11/22

Clock Cycle 10597:
Completed 12/22

Clock Cycle 10598:
Completed 13/22

Clock Cycle 10599:
Completed 14/22

Clock Cycle 10600:
Completed 15/22

Clock Cycle 10601:
Completed 16/22

Clock Cycle 10602:
Completed 17/22

Clock Cycle 10603:
Completed 18/22

Clock Cycle 10604:
Completed 19/22

Clock Cycle 10605:
Completed 20/22

Clock Cycle 10606:
Completed 21/22

Clock Cycle 10607:
Completed 22/22
$t3 = 0
Finished Instruction lw 428 $t3 on Line 1530

Clock Cycle 10608:
DRAM Request(Write) Issued for sw 1296 0 on Line 1531

Clock Cycle 10609:
Started sw 1296 0 on Line 1531
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2508 0 on Line 1532

Clock Cycle 10610:
Completed 2/12
DRAM Request(Read) Issued for lw 2116 $t4 on Line 1533

Clock Cycle 10611:
Completed 3/12
addi$t3,$t2,272
$t3 = 272

Clock Cycle 10612:
Completed 4/12
addi$t3,$t1,1832
$t3 = 8964

Clock Cycle 10613:
Completed 5/12
DRAM Request(Read) Issued for lw 1972 $t2 on Line 1536

Clock Cycle 10614:
Completed 6/12
DRAM Request(Read) Issued for lw 3528 $t1 on Line 1537

Clock Cycle 10615:
Completed 7/12

Clock Cycle 10616:
Completed 8/12

Clock Cycle 10617:
Completed 9/12

Clock Cycle 10618:
Completed 10/12

Clock Cycle 10619:
Completed 11/12

Clock Cycle 10620:
Completed 12/12
Finished Instruction sw 1296 0 on Line 1531

Clock Cycle 10621:
Started lw 1972 $t2 on Line 1536
Completed 1/2

Clock Cycle 10622:
Completed 2/2
$t2 = 0
Finished Instruction lw 1972 $t2 on Line 1536

Clock Cycle 10623:
Started sw 2508 0 on Line 1532
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10624:
Completed 2/22

Clock Cycle 10625:
Completed 3/22

Clock Cycle 10626:
Completed 4/22

Clock Cycle 10627:
Completed 5/22

Clock Cycle 10628:
Completed 6/22

Clock Cycle 10629:
Completed 7/22

Clock Cycle 10630:
Completed 8/22

Clock Cycle 10631:
Completed 9/22

Clock Cycle 10632:
Completed 10/22

Clock Cycle 10633:
Completed 11/22

Clock Cycle 10634:
Completed 12/22

Clock Cycle 10635:
Completed 13/22

Clock Cycle 10636:
Completed 14/22

Clock Cycle 10637:
Completed 15/22

Clock Cycle 10638:
Completed 16/22

Clock Cycle 10639:
Completed 17/22

Clock Cycle 10640:
Completed 18/22

Clock Cycle 10641:
Completed 19/22

Clock Cycle 10642:
Completed 20/22

Clock Cycle 10643:
Completed 21/22

Clock Cycle 10644:
Completed 22/22
Finished Instruction sw 2508 0 on Line 1532

Clock Cycle 10645:
Started lw 2116 $t4 on Line 1533
Completed 1/2

Clock Cycle 10646:
Completed 2/2
$t4 = 0
Finished Instruction lw 2116 $t4 on Line 1533

Clock Cycle 10647:
Started lw 3528 $t1 on Line 1537
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t3,$t4,1392
$t3 = 1392

Clock Cycle 10648:
Completed 2/22

Clock Cycle 10649:
Completed 3/22

Clock Cycle 10650:
Completed 4/22

Clock Cycle 10651:
Completed 5/22

Clock Cycle 10652:
Completed 6/22

Clock Cycle 10653:
Completed 7/22

Clock Cycle 10654:
Completed 8/22

Clock Cycle 10655:
Completed 9/22

Clock Cycle 10656:
Completed 10/22

Clock Cycle 10657:
Completed 11/22

Clock Cycle 10658:
Completed 12/22

Clock Cycle 10659:
Completed 13/22

Clock Cycle 10660:
Completed 14/22

Clock Cycle 10661:
Completed 15/22

Clock Cycle 10662:
Completed 16/22

Clock Cycle 10663:
Completed 17/22

Clock Cycle 10664:
Completed 18/22

Clock Cycle 10665:
Completed 19/22

Clock Cycle 10666:
Completed 20/22

Clock Cycle 10667:
Completed 21/22

Clock Cycle 10668:
Completed 22/22
$t1 = 0
Finished Instruction lw 3528 $t1 on Line 1537

Clock Cycle 10669:
DRAM Request(Read) Issued for lw 1008 $t1 on Line 1539

Clock Cycle 10670:
Started lw 1008 $t1 on Line 1539
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t2,3396
$t0 = 3396

Clock Cycle 10671:
Completed 2/12

Clock Cycle 10672:
Completed 3/12

Clock Cycle 10673:
Completed 4/12

Clock Cycle 10674:
Completed 5/12

Clock Cycle 10675:
Completed 6/12

Clock Cycle 10676:
Completed 7/12

Clock Cycle 10677:
Completed 8/12

Clock Cycle 10678:
Completed 9/12

Clock Cycle 10679:
Completed 10/12

Clock Cycle 10680:
Completed 11/12

Clock Cycle 10681:
Completed 12/12
$t1 = 0
Finished Instruction lw 1008 $t1 on Line 1539

Clock Cycle 10682:
addi$t4,$t1,612
$t4 = 612

Clock Cycle 10683:
DRAM Request(Read) Issued for lw 2672 $t0 on Line 1542

Clock Cycle 10684:
Started lw 2672 $t0 on Line 1542
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 884 $t4 on Line 1543

Clock Cycle 10685:
Completed 2/12
DRAM Request(Read) Issued for lw 1452 $t2 on Line 1544

Clock Cycle 10686:
Completed 3/12

Clock Cycle 10687:
Completed 4/12

Clock Cycle 10688:
Completed 5/12

Clock Cycle 10689:
Completed 6/12

Clock Cycle 10690:
Completed 7/12

Clock Cycle 10691:
Completed 8/12

Clock Cycle 10692:
Completed 9/12

Clock Cycle 10693:
Completed 10/12

Clock Cycle 10694:
Completed 11/12

Clock Cycle 10695:
Completed 12/12
$t0 = 0
Finished Instruction lw 2672 $t0 on Line 1542

Clock Cycle 10696:
Started lw 1452 $t2 on Line 1544
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 10697:
Completed 2/12

Clock Cycle 10698:
Completed 3/12

Clock Cycle 10699:
Completed 4/12

Clock Cycle 10700:
Completed 5/12

Clock Cycle 10701:
Completed 6/12

Clock Cycle 10702:
Completed 7/12

Clock Cycle 10703:
Completed 8/12

Clock Cycle 10704:
Completed 9/12

Clock Cycle 10705:
Completed 10/12

Clock Cycle 10706:
Completed 11/12

Clock Cycle 10707:
Completed 12/12
$t2 = 0
Finished Instruction lw 1452 $t2 on Line 1544

Clock Cycle 10708:
Started lw 884 $t4 on Line 1543
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3152 0 on Line 1545

Clock Cycle 10709:
Completed 2/12

Clock Cycle 10710:
Completed 3/12

Clock Cycle 10711:
Completed 4/12

Clock Cycle 10712:
Completed 5/12

Clock Cycle 10713:
Completed 6/12

Clock Cycle 10714:
Completed 7/12

Clock Cycle 10715:
Completed 8/12

Clock Cycle 10716:
Completed 9/12

Clock Cycle 10717:
Completed 10/12

Clock Cycle 10718:
Completed 11/12

Clock Cycle 10719:
Completed 12/12
$t4 = 0
Finished Instruction lw 884 $t4 on Line 1543

Clock Cycle 10720:
Started sw 3152 0 on Line 1545
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t0,$t4,1188
$t0 = 1188

Clock Cycle 10721:
Completed 2/12
DRAM Request(Read) Issued for lw 212 $t1 on Line 1547

Clock Cycle 10722:
Completed 3/12
addi$t2,$t0,368
$t2 = 1556

Clock Cycle 10723:
Completed 4/12
DRAM Request(Read) Issued for lw 2052 $t4 on Line 1549

Clock Cycle 10724:
Completed 5/12
DRAM Request(Read) Issued for lw 1160 $t0 on Line 1550

Clock Cycle 10725:
Completed 6/12

Clock Cycle 10726:
Completed 7/12

Clock Cycle 10727:
Completed 8/12

Clock Cycle 10728:
Completed 9/12

Clock Cycle 10729:
Completed 10/12

Clock Cycle 10730:
Completed 11/12

Clock Cycle 10731:
Completed 12/12
Finished Instruction sw 3152 0 on Line 1545

Clock Cycle 10732:
Started lw 1160 $t0 on Line 1550
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10733:
Completed 2/22

Clock Cycle 10734:
Completed 3/22

Clock Cycle 10735:
Completed 4/22

Clock Cycle 10736:
Completed 5/22

Clock Cycle 10737:
Completed 6/22

Clock Cycle 10738:
Completed 7/22

Clock Cycle 10739:
Completed 8/22

Clock Cycle 10740:
Completed 9/22

Clock Cycle 10741:
Completed 10/22

Clock Cycle 10742:
Completed 11/22

Clock Cycle 10743:
Completed 12/22

Clock Cycle 10744:
Completed 13/22

Clock Cycle 10745:
Completed 14/22

Clock Cycle 10746:
Completed 15/22

Clock Cycle 10747:
Completed 16/22

Clock Cycle 10748:
Completed 17/22

Clock Cycle 10749:
Completed 18/22

Clock Cycle 10750:
Completed 19/22

Clock Cycle 10751:
Completed 20/22

Clock Cycle 10752:
Completed 21/22

Clock Cycle 10753:
Completed 22/22
$t0 = 0
Finished Instruction lw 1160 $t0 on Line 1550

Clock Cycle 10754:
Started lw 212 $t1 on Line 1547
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t0,1344
$t3 = 1344

Clock Cycle 10755:
Completed 2/12
DRAM Request(Write) Issued for sw 3728 0 on Line 1552

Clock Cycle 10756:
Completed 3/12

Clock Cycle 10757:
Completed 4/12

Clock Cycle 10758:
Completed 5/12

Clock Cycle 10759:
Completed 6/12

Clock Cycle 10760:
Completed 7/12

Clock Cycle 10761:
Completed 8/12

Clock Cycle 10762:
Completed 9/12

Clock Cycle 10763:
Completed 10/12

Clock Cycle 10764:
Completed 11/12

Clock Cycle 10765:
Completed 12/12
$t1 = 0
Finished Instruction lw 212 $t1 on Line 1547

Clock Cycle 10766:
Started lw 2052 $t4 on Line 1549
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t1,2948
$t1 = 2948

Clock Cycle 10767:
Completed 2/12
DRAM Request(Read) Issued for lw 2536 $t3 on Line 1554

Clock Cycle 10768:
Completed 3/12
addi$t2,$t1,2272
$t2 = 5220

Clock Cycle 10769:
Completed 4/12
DRAM Request(Write) Issued for sw 2240 0 on Line 1556

Clock Cycle 10770:
Completed 5/12

Clock Cycle 10771:
Completed 6/12

Clock Cycle 10772:
Completed 7/12

Clock Cycle 10773:
Completed 8/12

Clock Cycle 10774:
Completed 9/12

Clock Cycle 10775:
Completed 10/12

Clock Cycle 10776:
Completed 11/12

Clock Cycle 10777:
Completed 12/12
$t4 = 0
Finished Instruction lw 2052 $t4 on Line 1549

Clock Cycle 10778:
Started lw 2536 $t3 on Line 1554
Completed 1/2
DRAM Request(Read) Issued for lw 1916 $t4 on Line 1557

Clock Cycle 10779:
Completed 2/2
$t3 = 0
Finished Instruction lw 2536 $t3 on Line 1554

Clock Cycle 10780:
Started sw 2240 0 on Line 1556
Completed 1/2

Clock Cycle 10781:
Completed 2/2
Finished Instruction sw 2240 0 on Line 1556

Clock Cycle 10782:
Started lw 1916 $t4 on Line 1557
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10783:
Completed 2/22

Clock Cycle 10784:
Completed 3/22

Clock Cycle 10785:
Completed 4/22

Clock Cycle 10786:
Completed 5/22

Clock Cycle 10787:
Completed 6/22

Clock Cycle 10788:
Completed 7/22

Clock Cycle 10789:
Completed 8/22

Clock Cycle 10790:
Completed 9/22

Clock Cycle 10791:
Completed 10/22

Clock Cycle 10792:
Completed 11/22

Clock Cycle 10793:
Completed 12/22

Clock Cycle 10794:
Completed 13/22

Clock Cycle 10795:
Completed 14/22

Clock Cycle 10796:
Completed 15/22

Clock Cycle 10797:
Completed 16/22

Clock Cycle 10798:
Completed 17/22

Clock Cycle 10799:
Completed 18/22

Clock Cycle 10800:
Completed 19/22

Clock Cycle 10801:
Completed 20/22

Clock Cycle 10802:
Completed 21/22

Clock Cycle 10803:
Completed 22/22
$t4 = 0
Finished Instruction lw 1916 $t4 on Line 1557

Clock Cycle 10804:
Started sw 3728 0 on Line 1552
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t4,1416
$t1 = 1416

Clock Cycle 10805:
Completed 2/12
DRAM Request(Read) Issued for lw 3780 $t4 on Line 1559

Clock Cycle 10806:
Completed 3/12

Clock Cycle 10807:
Completed 4/12

Clock Cycle 10808:
Completed 5/12

Clock Cycle 10809:
Completed 6/12

Clock Cycle 10810:
Completed 7/12

Clock Cycle 10811:
Completed 8/12

Clock Cycle 10812:
Completed 9/12

Clock Cycle 10813:
Completed 10/12

Clock Cycle 10814:
Completed 11/12

Clock Cycle 10815:
Completed 12/12
Finished Instruction sw 3728 0 on Line 1552

Clock Cycle 10816:
Started lw 3780 $t4 on Line 1559
Completed 1/2

Clock Cycle 10817:
Completed 2/2
$t4 = 0
Finished Instruction lw 3780 $t4 on Line 1559

Clock Cycle 10818:
DRAM Request(Read) Issued for lw 1964 $t4 on Line 1560

Clock Cycle 10819:
Started lw 1964 $t4 on Line 1560
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10820:
Completed 2/22

Clock Cycle 10821:
Completed 3/22

Clock Cycle 10822:
Completed 4/22

Clock Cycle 10823:
Completed 5/22

Clock Cycle 10824:
Completed 6/22

Clock Cycle 10825:
Completed 7/22

Clock Cycle 10826:
Completed 8/22

Clock Cycle 10827:
Completed 9/22

Clock Cycle 10828:
Completed 10/22

Clock Cycle 10829:
Completed 11/22

Clock Cycle 10830:
Completed 12/22

Clock Cycle 10831:
Completed 13/22

Clock Cycle 10832:
Completed 14/22

Clock Cycle 10833:
Completed 15/22

Clock Cycle 10834:
Completed 16/22

Clock Cycle 10835:
Completed 17/22

Clock Cycle 10836:
Completed 18/22

Clock Cycle 10837:
Completed 19/22

Clock Cycle 10838:
Completed 20/22

Clock Cycle 10839:
Completed 21/22

Clock Cycle 10840:
Completed 22/22
$t4 = 0
Finished Instruction lw 1964 $t4 on Line 1560

Clock Cycle 10841:
DRAM Request(Read) Issued for lw 2516 $t4 on Line 1561

Clock Cycle 10842:
Started lw 2516 $t4 on Line 1561
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 10843:
Completed 2/12

Clock Cycle 10844:
Completed 3/12

Clock Cycle 10845:
Completed 4/12

Clock Cycle 10846:
Completed 5/12

Clock Cycle 10847:
Completed 6/12

Clock Cycle 10848:
Completed 7/12

Clock Cycle 10849:
Completed 8/12

Clock Cycle 10850:
Completed 9/12

Clock Cycle 10851:
Completed 10/12

Clock Cycle 10852:
Completed 11/12

Clock Cycle 10853:
Completed 12/12
$t4 = 0
Finished Instruction lw 2516 $t4 on Line 1561

Clock Cycle 10854:
addi$t4,$t1,1396
$t4 = 2812

Clock Cycle 10855:
DRAM Request(Read) Issued for lw 16 $t1 on Line 1563

Clock Cycle 10856:
Started lw 16 $t1 on Line 1563
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 10857:
Completed 2/12

Clock Cycle 10858:
Completed 3/12

Clock Cycle 10859:
Completed 4/12

Clock Cycle 10860:
Completed 5/12

Clock Cycle 10861:
Completed 6/12

Clock Cycle 10862:
Completed 7/12

Clock Cycle 10863:
Completed 8/12

Clock Cycle 10864:
Completed 9/12

Clock Cycle 10865:
Completed 10/12

Clock Cycle 10866:
Completed 11/12

Clock Cycle 10867:
Completed 12/12
$t1 = 2536
Finished Instruction lw 16 $t1 on Line 1563

Clock Cycle 10868:
DRAM Request(Read) Issued for lw 312 $t1 on Line 1564

Clock Cycle 10869:
Started lw 312 $t1 on Line 1564
Completed 1/2
DRAM Request(Read) Issued for lw 2428 $t0 on Line 1565

Clock Cycle 10870:
Completed 2/2
$t1 = 0
Finished Instruction lw 312 $t1 on Line 1564
DRAM Request(Write) Issued for sw 760 0 on Line 1566

Clock Cycle 10871:
Started lw 2428 $t0 on Line 1565
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2244 0 on Line 1567

Clock Cycle 10872:
Completed 2/12
DRAM Request(Read) Issued for lw 3844 $t4 on Line 1568

Clock Cycle 10873:
Completed 3/12

Clock Cycle 10874:
Completed 4/12

Clock Cycle 10875:
Completed 5/12

Clock Cycle 10876:
Completed 6/12

Clock Cycle 10877:
Completed 7/12

Clock Cycle 10878:
Completed 8/12

Clock Cycle 10879:
Completed 9/12

Clock Cycle 10880:
Completed 10/12

Clock Cycle 10881:
Completed 11/12

Clock Cycle 10882:
Completed 12/12
$t0 = 3172
Finished Instruction lw 2428 $t0 on Line 1565

Clock Cycle 10883:
Started sw 2244 0 on Line 1567
Completed 1/2

Clock Cycle 10884:
Completed 2/2
Finished Instruction sw 2244 0 on Line 1567

Clock Cycle 10885:
Started lw 3844 $t4 on Line 1568
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10886:
Completed 2/22

Clock Cycle 10887:
Completed 3/22

Clock Cycle 10888:
Completed 4/22

Clock Cycle 10889:
Completed 5/22

Clock Cycle 10890:
Completed 6/22

Clock Cycle 10891:
Completed 7/22

Clock Cycle 10892:
Completed 8/22

Clock Cycle 10893:
Completed 9/22

Clock Cycle 10894:
Completed 10/22
Memory at 2244 = 0

Clock Cycle 10895:
Completed 11/22

Clock Cycle 10896:
Completed 12/22

Clock Cycle 10897:
Completed 13/22

Clock Cycle 10898:
Completed 14/22

Clock Cycle 10899:
Completed 15/22

Clock Cycle 10900:
Completed 16/22

Clock Cycle 10901:
Completed 17/22

Clock Cycle 10902:
Completed 18/22

Clock Cycle 10903:
Completed 19/22

Clock Cycle 10904:
Completed 20/22

Clock Cycle 10905:
Completed 21/22

Clock Cycle 10906:
Completed 22/22
$t4 = 0
Finished Instruction lw 3844 $t4 on Line 1568

Clock Cycle 10907:
Started sw 760 0 on Line 1566
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1300 $t4 on Line 1569

Clock Cycle 10908:
Completed 2/12
DRAM Request(Write) Issued for sw 3316 3172 on Line 1570

Clock Cycle 10909:
Completed 3/12

Clock Cycle 10910:
Completed 4/12

Clock Cycle 10911:
Completed 5/12

Clock Cycle 10912:
Completed 6/12

Clock Cycle 10913:
Completed 7/12

Clock Cycle 10914:
Completed 8/12

Clock Cycle 10915:
Completed 9/12

Clock Cycle 10916:
Completed 10/12

Clock Cycle 10917:
Completed 11/12

Clock Cycle 10918:
Completed 12/12
Finished Instruction sw 760 0 on Line 1566

Clock Cycle 10919:
Started lw 1300 $t4 on Line 1569
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10920:
Completed 2/22

Clock Cycle 10921:
Completed 3/22

Clock Cycle 10922:
Completed 4/22

Clock Cycle 10923:
Completed 5/22

Clock Cycle 10924:
Completed 6/22

Clock Cycle 10925:
Completed 7/22

Clock Cycle 10926:
Completed 8/22

Clock Cycle 10927:
Completed 9/22

Clock Cycle 10928:
Completed 10/22

Clock Cycle 10929:
Completed 11/22

Clock Cycle 10930:
Completed 12/22

Clock Cycle 10931:
Completed 13/22

Clock Cycle 10932:
Completed 14/22

Clock Cycle 10933:
Completed 15/22

Clock Cycle 10934:
Completed 16/22

Clock Cycle 10935:
Completed 17/22

Clock Cycle 10936:
Completed 18/22

Clock Cycle 10937:
Completed 19/22

Clock Cycle 10938:
Completed 20/22

Clock Cycle 10939:
Completed 21/22

Clock Cycle 10940:
Completed 22/22
$t4 = 3020
Finished Instruction lw 1300 $t4 on Line 1569

Clock Cycle 10941:
Started sw 3316 3172 on Line 1570
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3736 $t4 on Line 1571

Clock Cycle 10942:
Completed 2/12
addi$t3,$t0,2472
$t3 = 5644

Clock Cycle 10943:
Completed 3/12
DRAM Request(Write) Issued for sw 2724 5220 on Line 1573

Clock Cycle 10944:
Completed 4/12
addi$t3,$t1,3892
$t3 = 3892

Clock Cycle 10945:
Completed 5/12
DRAM Request(Read) Issued for lw 1472 $t2 on Line 1575

Clock Cycle 10946:
Completed 6/12

Clock Cycle 10947:
Completed 7/12

Clock Cycle 10948:
Completed 8/12

Clock Cycle 10949:
Completed 9/12

Clock Cycle 10950:
Completed 10/12

Clock Cycle 10951:
Completed 11/12

Clock Cycle 10952:
Completed 12/12
Finished Instruction sw 3316 3172 on Line 1570

Clock Cycle 10953:
Started lw 3736 $t4 on Line 1571
Completed 1/2

Clock Cycle 10954:
Completed 2/2
$t4 = 0
Finished Instruction lw 3736 $t4 on Line 1571

Clock Cycle 10955:
Started sw 2724 5220 on Line 1573
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t3,$t4,2036
$t3 = 2036

Clock Cycle 10956:
Completed 2/22
DRAM Request(Write) Issued for sw 3580 3172 on Line 1577

Clock Cycle 10957:
Completed 3/22

Clock Cycle 10958:
Completed 4/22

Clock Cycle 10959:
Completed 5/22

Clock Cycle 10960:
Completed 6/22

Clock Cycle 10961:
Completed 7/22

Clock Cycle 10962:
Completed 8/22

Clock Cycle 10963:
Completed 9/22

Clock Cycle 10964:
Completed 10/22
Memory at 3316 = 3172

Clock Cycle 10965:
Completed 11/22

Clock Cycle 10966:
Completed 12/22

Clock Cycle 10967:
Completed 13/22

Clock Cycle 10968:
Completed 14/22

Clock Cycle 10969:
Completed 15/22

Clock Cycle 10970:
Completed 16/22

Clock Cycle 10971:
Completed 17/22

Clock Cycle 10972:
Completed 18/22

Clock Cycle 10973:
Completed 19/22

Clock Cycle 10974:
Completed 20/22

Clock Cycle 10975:
Completed 21/22

Clock Cycle 10976:
Completed 22/22
Finished Instruction sw 2724 5220 on Line 1573

Clock Cycle 10977:
Started lw 1472 $t2 on Line 1575
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10978:
Completed 2/22

Clock Cycle 10979:
Completed 3/22

Clock Cycle 10980:
Completed 4/22

Clock Cycle 10981:
Completed 5/22

Clock Cycle 10982:
Completed 6/22

Clock Cycle 10983:
Completed 7/22

Clock Cycle 10984:
Completed 8/22

Clock Cycle 10985:
Completed 9/22

Clock Cycle 10986:
Completed 10/22
Memory at 2724 = 5220

Clock Cycle 10987:
Completed 11/22

Clock Cycle 10988:
Completed 12/22

Clock Cycle 10989:
Completed 13/22

Clock Cycle 10990:
Completed 14/22

Clock Cycle 10991:
Completed 15/22

Clock Cycle 10992:
Completed 16/22

Clock Cycle 10993:
Completed 17/22

Clock Cycle 10994:
Completed 18/22

Clock Cycle 10995:
Completed 19/22

Clock Cycle 10996:
Completed 20/22

Clock Cycle 10997:
Completed 21/22

Clock Cycle 10998:
Completed 22/22
$t2 = 3020
Finished Instruction lw 1472 $t2 on Line 1575

Clock Cycle 10999:
Started sw 3580 3172 on Line 1577
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t3,3168
$t2 = 5204

Clock Cycle 11000:
Completed 2/12
DRAM Request(Write) Issued for sw 704 5204 on Line 1579

Clock Cycle 11001:
Completed 3/12
DRAM Request(Write) Issued for sw 288 3172 on Line 1580

Clock Cycle 11002:
Completed 4/12
addi$t1,$t1,2412
$t1 = 2412

Clock Cycle 11003:
Completed 5/12
addi$t2,$t3,3524
$t2 = 5560

Clock Cycle 11004:
Completed 6/12
addi$t2,$t1,3992
$t2 = 6404

Clock Cycle 11005:
Completed 7/12
DRAM Request(Read) Issued for lw 476 $t2 on Line 1584

Clock Cycle 11006:
Completed 8/12
DRAM Request(Write) Issued for sw 1264 2412 on Line 1585

Clock Cycle 11007:
Completed 9/12

Clock Cycle 11008:
Completed 10/12

Clock Cycle 11009:
Completed 11/12

Clock Cycle 11010:
Completed 12/12
Finished Instruction sw 3580 3172 on Line 1577

Clock Cycle 11011:
Started sw 704 5204 on Line 1579
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11012:
Completed 2/22

Clock Cycle 11013:
Completed 3/22

Clock Cycle 11014:
Completed 4/22

Clock Cycle 11015:
Completed 5/22

Clock Cycle 11016:
Completed 6/22

Clock Cycle 11017:
Completed 7/22

Clock Cycle 11018:
Completed 8/22

Clock Cycle 11019:
Completed 9/22

Clock Cycle 11020:
Completed 10/22
Memory at 3580 = 3172

Clock Cycle 11021:
Completed 11/22

Clock Cycle 11022:
Completed 12/22

Clock Cycle 11023:
Completed 13/22

Clock Cycle 11024:
Completed 14/22

Clock Cycle 11025:
Completed 15/22

Clock Cycle 11026:
Completed 16/22

Clock Cycle 11027:
Completed 17/22

Clock Cycle 11028:
Completed 18/22

Clock Cycle 11029:
Completed 19/22

Clock Cycle 11030:
Completed 20/22

Clock Cycle 11031:
Completed 21/22

Clock Cycle 11032:
Completed 22/22
Finished Instruction sw 704 5204 on Line 1579

Clock Cycle 11033:
Started lw 476 $t2 on Line 1584
Completed 1/2

Clock Cycle 11034:
Completed 2/2
$t2 = 0
Finished Instruction lw 476 $t2 on Line 1584

Clock Cycle 11035:
Started sw 288 3172 on Line 1580
Completed 1/2
addi$t2,$t1,1144
$t2 = 3556

Clock Cycle 11036:
Completed 2/2
Finished Instruction sw 288 3172 on Line 1580
addi$t4,$t1,3096
$t4 = 5508

Clock Cycle 11037:
Started sw 1264 2412 on Line 1585
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1876 3556 on Line 1588

Clock Cycle 11038:
Completed 2/22
DRAM Request(Write) Issued for sw 588 3172 on Line 1589

Clock Cycle 11039:
Completed 3/22
DRAM Request(Read) Issued for lw 1620 $t0 on Line 1590

Clock Cycle 11040:
Completed 4/22

Clock Cycle 11041:
Completed 5/22

Clock Cycle 11042:
Completed 6/22

Clock Cycle 11043:
Completed 7/22

Clock Cycle 11044:
Completed 8/22

Clock Cycle 11045:
Completed 9/22

Clock Cycle 11046:
Completed 10/22
Memory at 288 = 3172
Memory at 704 = 5204

Clock Cycle 11047:
Completed 11/22

Clock Cycle 11048:
Completed 12/22

Clock Cycle 11049:
Completed 13/22

Clock Cycle 11050:
Completed 14/22

Clock Cycle 11051:
Completed 15/22

Clock Cycle 11052:
Completed 16/22

Clock Cycle 11053:
Completed 17/22

Clock Cycle 11054:
Completed 18/22

Clock Cycle 11055:
Completed 19/22

Clock Cycle 11056:
Completed 20/22

Clock Cycle 11057:
Completed 21/22

Clock Cycle 11058:
Completed 22/22
Finished Instruction sw 1264 2412 on Line 1585

Clock Cycle 11059:
Started lw 1620 $t0 on Line 1590
Completed 1/2

Clock Cycle 11060:
Completed 2/2
$t0 = 0
Finished Instruction lw 1620 $t0 on Line 1590

Clock Cycle 11061:
Started sw 1876 3556 on Line 1588
Completed 1/2
DRAM Request(Read) Issued for lw 2896 $t0 on Line 1591

Clock Cycle 11062:
Completed 2/2
Finished Instruction sw 1876 3556 on Line 1588

Clock Cycle 11063:
Started sw 588 3172 on Line 1589
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11064:
Completed 2/22

Clock Cycle 11065:
Completed 3/22

Clock Cycle 11066:
Completed 4/22

Clock Cycle 11067:
Completed 5/22

Clock Cycle 11068:
Completed 6/22

Clock Cycle 11069:
Completed 7/22

Clock Cycle 11070:
Completed 8/22

Clock Cycle 11071:
Completed 9/22

Clock Cycle 11072:
Completed 10/22
Memory at 1264 = 2412
Memory at 1876 = 3556

Clock Cycle 11073:
Completed 11/22

Clock Cycle 11074:
Completed 12/22

Clock Cycle 11075:
Completed 13/22

Clock Cycle 11076:
Completed 14/22

Clock Cycle 11077:
Completed 15/22

Clock Cycle 11078:
Completed 16/22

Clock Cycle 11079:
Completed 17/22

Clock Cycle 11080:
Completed 18/22

Clock Cycle 11081:
Completed 19/22

Clock Cycle 11082:
Completed 20/22

Clock Cycle 11083:
Completed 21/22

Clock Cycle 11084:
Completed 22/22
Finished Instruction sw 588 3172 on Line 1589

Clock Cycle 11085:
Started lw 2896 $t0 on Line 1591
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11086:
Completed 2/22

Clock Cycle 11087:
Completed 3/22

Clock Cycle 11088:
Completed 4/22

Clock Cycle 11089:
Completed 5/22

Clock Cycle 11090:
Completed 6/22

Clock Cycle 11091:
Completed 7/22

Clock Cycle 11092:
Completed 8/22

Clock Cycle 11093:
Completed 9/22

Clock Cycle 11094:
Completed 10/22
Memory at 588 = 3172

Clock Cycle 11095:
Completed 11/22

Clock Cycle 11096:
Completed 12/22

Clock Cycle 11097:
Completed 13/22

Clock Cycle 11098:
Completed 14/22

Clock Cycle 11099:
Completed 15/22

Clock Cycle 11100:
Completed 16/22

Clock Cycle 11101:
Completed 17/22

Clock Cycle 11102:
Completed 18/22

Clock Cycle 11103:
Completed 19/22

Clock Cycle 11104:
Completed 20/22

Clock Cycle 11105:
Completed 21/22

Clock Cycle 11106:
Completed 22/22
$t0 = 0
Finished Instruction lw 2896 $t0 on Line 1591

Clock Cycle 11107:
addi$t1,$t0,1912
$t1 = 1912

Clock Cycle 11108:
DRAM Request(Read) Issued for lw 704 $t2 on Line 1593

Clock Cycle 11109:
Started lw 704 $t2 on Line 1593
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 11110:
Completed 2/12

Clock Cycle 11111:
Completed 3/12

Clock Cycle 11112:
Completed 4/12

Clock Cycle 11113:
Completed 5/12

Clock Cycle 11114:
Completed 6/12

Clock Cycle 11115:
Completed 7/12

Clock Cycle 11116:
Completed 8/12

Clock Cycle 11117:
Completed 9/12

Clock Cycle 11118:
Completed 10/12

Clock Cycle 11119:
Completed 11/12

Clock Cycle 11120:
Completed 12/12
$t2 = 5204
Finished Instruction lw 704 $t2 on Line 1593

Clock Cycle 11121:
addi$t2,$t1,3124
$t2 = 5036

Clock Cycle 11122:
DRAM Request(Write) Issued for sw 808 0 on Line 1595

Clock Cycle 11123:
Started sw 808 0 on Line 1595
Completed 1/2
DRAM Request(Write) Issued for sw 1636 0 on Line 1596

Clock Cycle 11124:
Completed 2/2
Finished Instruction sw 808 0 on Line 1595
DRAM Request(Write) Issued for sw 3220 1912 on Line 1597

Clock Cycle 11125:
Started sw 1636 0 on Line 1596
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 648 $t1 on Line 1598

Clock Cycle 11126:
Completed 2/22
DRAM Request(Read) Issued for lw 208 $t0 on Line 1599

Clock Cycle 11127:
Completed 3/22

Clock Cycle 11128:
Completed 4/22

Clock Cycle 11129:
Completed 5/22

Clock Cycle 11130:
Completed 6/22

Clock Cycle 11131:
Completed 7/22

Clock Cycle 11132:
Completed 8/22

Clock Cycle 11133:
Completed 9/22

Clock Cycle 11134:
Completed 10/22

Clock Cycle 11135:
Completed 11/22

Clock Cycle 11136:
Completed 12/22

Clock Cycle 11137:
Completed 13/22

Clock Cycle 11138:
Completed 14/22

Clock Cycle 11139:
Completed 15/22

Clock Cycle 11140:
Completed 16/22

Clock Cycle 11141:
Completed 17/22

Clock Cycle 11142:
Completed 18/22

Clock Cycle 11143:
Completed 19/22

Clock Cycle 11144:
Completed 20/22

Clock Cycle 11145:
Completed 21/22

Clock Cycle 11146:
Completed 22/22
Finished Instruction sw 1636 0 on Line 1596

Clock Cycle 11147:
Started lw 648 $t1 on Line 1598
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11148:
Completed 2/22

Clock Cycle 11149:
Completed 3/22

Clock Cycle 11150:
Completed 4/22

Clock Cycle 11151:
Completed 5/22

Clock Cycle 11152:
Completed 6/22

Clock Cycle 11153:
Completed 7/22

Clock Cycle 11154:
Completed 8/22

Clock Cycle 11155:
Completed 9/22

Clock Cycle 11156:
Completed 10/22

Clock Cycle 11157:
Completed 11/22

Clock Cycle 11158:
Completed 12/22

Clock Cycle 11159:
Completed 13/22

Clock Cycle 11160:
Completed 14/22

Clock Cycle 11161:
Completed 15/22

Clock Cycle 11162:
Completed 16/22

Clock Cycle 11163:
Completed 17/22

Clock Cycle 11164:
Completed 18/22

Clock Cycle 11165:
Completed 19/22

Clock Cycle 11166:
Completed 20/22

Clock Cycle 11167:
Completed 21/22

Clock Cycle 11168:
Completed 22/22
$t1 = 0
Finished Instruction lw 648 $t1 on Line 1598

Clock Cycle 11169:
Started lw 208 $t0 on Line 1599
Completed 1/2
addi$t3,$t1,2268
$t3 = 2268

Clock Cycle 11170:
Completed 2/2
$t0 = 0
Finished Instruction lw 208 $t0 on Line 1599
DRAM Request(Write) Issued for sw 3464 2268 on Line 1601

Clock Cycle 11171:
Started sw 3220 1912 on Line 1597
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t0,$t4,1104
$t0 = 6612

Clock Cycle 11172:
Completed 2/12
DRAM Request(Read) Issued for lw 3576 $t0 on Line 1603

Clock Cycle 11173:
Completed 3/12
DRAM Request(Read) Issued for lw 768 $t3 on Line 1604

Clock Cycle 11174:
Completed 4/12

Clock Cycle 11175:
Completed 5/12

Clock Cycle 11176:
Completed 6/12

Clock Cycle 11177:
Completed 7/12

Clock Cycle 11178:
Completed 8/12

Clock Cycle 11179:
Completed 9/12

Clock Cycle 11180:
Completed 10/12

Clock Cycle 11181:
Completed 11/12

Clock Cycle 11182:
Completed 12/12
Finished Instruction sw 3220 1912 on Line 1597

Clock Cycle 11183:
Started sw 3464 2268 on Line 1601
Completed 1/2

Clock Cycle 11184:
Completed 2/2
Finished Instruction sw 3464 2268 on Line 1601

Clock Cycle 11185:
Started lw 3576 $t0 on Line 1603
Completed 1/2

Clock Cycle 11186:
Completed 2/2
$t0 = 3856
Finished Instruction lw 3576 $t0 on Line 1603

Clock Cycle 11187:
Started lw 768 $t3 on Line 1604
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11188:
Completed 2/22

Clock Cycle 11189:
Completed 3/22

Clock Cycle 11190:
Completed 4/22

Clock Cycle 11191:
Completed 5/22

Clock Cycle 11192:
Completed 6/22

Clock Cycle 11193:
Completed 7/22

Clock Cycle 11194:
Completed 8/22

Clock Cycle 11195:
Completed 9/22

Clock Cycle 11196:
Completed 10/22
Memory at 3220 = 1912
Memory at 3464 = 2268

Clock Cycle 11197:
Completed 11/22

Clock Cycle 11198:
Completed 12/22

Clock Cycle 11199:
Completed 13/22

Clock Cycle 11200:
Completed 14/22

Clock Cycle 11201:
Completed 15/22

Clock Cycle 11202:
Completed 16/22

Clock Cycle 11203:
Completed 17/22

Clock Cycle 11204:
Completed 18/22

Clock Cycle 11205:
Completed 19/22

Clock Cycle 11206:
Completed 20/22

Clock Cycle 11207:
Completed 21/22

Clock Cycle 11208:
Completed 22/22
$t3 = 0
Finished Instruction lw 768 $t3 on Line 1604

Clock Cycle 11209:
DRAM Request(Write) Issued for sw 3584 0 on Line 1605

Clock Cycle 11210:
Started sw 3584 0 on Line 1605
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3552 0 on Line 1606

Clock Cycle 11211:
Completed 2/12
DRAM Request(Read) Issued for lw 1880 $t4 on Line 1607

Clock Cycle 11212:
Completed 3/12
DRAM Request(Write) Issued for sw 1752 5036 on Line 1608

Clock Cycle 11213:
Completed 4/12
DRAM Request(Read) Issued for lw 3720 $t0 on Line 1609

Clock Cycle 11214:
Completed 5/12

Clock Cycle 11215:
Completed 6/12

Clock Cycle 11216:
Completed 7/12

Clock Cycle 11217:
Completed 8/12

Clock Cycle 11218:
Completed 9/12

Clock Cycle 11219:
Completed 10/12

Clock Cycle 11220:
Completed 11/12

Clock Cycle 11221:
Completed 12/12
Finished Instruction sw 3584 0 on Line 1605

Clock Cycle 11222:
Started lw 3720 $t0 on Line 1609
Completed 1/2

Clock Cycle 11223:
Completed 2/2
$t0 = 0
Finished Instruction lw 3720 $t0 on Line 1609

Clock Cycle 11224:
Started sw 3552 0 on Line 1606
Completed 1/2
DRAM Request(Read) Issued for lw 1000 $t0 on Line 1610

Clock Cycle 11225:
Completed 2/2
Finished Instruction sw 3552 0 on Line 1606
DRAM Request(Read) Issued for lw 3596 $t3 on Line 1611

Clock Cycle 11226:
Started lw 1880 $t4 on Line 1607
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11227:
Completed 2/22

Clock Cycle 11228:
Completed 3/22

Clock Cycle 11229:
Completed 4/22

Clock Cycle 11230:
Completed 5/22

Clock Cycle 11231:
Completed 6/22

Clock Cycle 11232:
Completed 7/22

Clock Cycle 11233:
Completed 8/22

Clock Cycle 11234:
Completed 9/22

Clock Cycle 11235:
Completed 10/22
Memory at 3552 = 0

Clock Cycle 11236:
Completed 11/22

Clock Cycle 11237:
Completed 12/22

Clock Cycle 11238:
Completed 13/22

Clock Cycle 11239:
Completed 14/22

Clock Cycle 11240:
Completed 15/22

Clock Cycle 11241:
Completed 16/22

Clock Cycle 11242:
Completed 17/22

Clock Cycle 11243:
Completed 18/22

Clock Cycle 11244:
Completed 19/22

Clock Cycle 11245:
Completed 20/22

Clock Cycle 11246:
Completed 21/22

Clock Cycle 11247:
Completed 22/22
$t4 = 1568
Finished Instruction lw 1880 $t4 on Line 1607

Clock Cycle 11248:
Started sw 1752 5036 on Line 1608
Completed 1/2
DRAM Request(Write) Issued for sw 1256 1568 on Line 1612

Clock Cycle 11249:
Completed 2/2
Finished Instruction sw 1752 5036 on Line 1608

Clock Cycle 11250:
Started sw 1256 1568 on Line 1612
Completed 1/2

Clock Cycle 11251:
Completed 2/2
Finished Instruction sw 1256 1568 on Line 1612

Clock Cycle 11252:
Started lw 3596 $t3 on Line 1611
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11253:
Completed 2/22

Clock Cycle 11254:
Completed 3/22

Clock Cycle 11255:
Completed 4/22

Clock Cycle 11256:
Completed 5/22

Clock Cycle 11257:
Completed 6/22

Clock Cycle 11258:
Completed 7/22

Clock Cycle 11259:
Completed 8/22

Clock Cycle 11260:
Completed 9/22

Clock Cycle 11261:
Completed 10/22
Memory at 1256 = 1568
Memory at 1752 = 5036

Clock Cycle 11262:
Completed 11/22

Clock Cycle 11263:
Completed 12/22

Clock Cycle 11264:
Completed 13/22

Clock Cycle 11265:
Completed 14/22

Clock Cycle 11266:
Completed 15/22

Clock Cycle 11267:
Completed 16/22

Clock Cycle 11268:
Completed 17/22

Clock Cycle 11269:
Completed 18/22

Clock Cycle 11270:
Completed 19/22

Clock Cycle 11271:
Completed 20/22

Clock Cycle 11272:
Completed 21/22

Clock Cycle 11273:
Completed 22/22
$t3 = 0
Finished Instruction lw 3596 $t3 on Line 1611

Clock Cycle 11274:
Started lw 1000 $t0 on Line 1610
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t2,2940
$t3 = 7976

Clock Cycle 11275:
Completed 2/12

Clock Cycle 11276:
Completed 3/12

Clock Cycle 11277:
Completed 4/12

Clock Cycle 11278:
Completed 5/12

Clock Cycle 11279:
Completed 6/12

Clock Cycle 11280:
Completed 7/12

Clock Cycle 11281:
Completed 8/12

Clock Cycle 11282:
Completed 9/12

Clock Cycle 11283:
Completed 10/12

Clock Cycle 11284:
Completed 11/12

Clock Cycle 11285:
Completed 12/12
$t0 = 0
Finished Instruction lw 1000 $t0 on Line 1610

Clock Cycle 11286:
DRAM Request(Write) Issued for sw 1568 0 on Line 1614

Clock Cycle 11287:
Started sw 1568 0 on Line 1614
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3892 $t3 on Line 1615

Clock Cycle 11288:
Completed 2/12
DRAM Request(Read) Issued for lw 644 $t1 on Line 1616

Clock Cycle 11289:
Completed 3/12

Clock Cycle 11290:
Completed 4/12

Clock Cycle 11291:
Completed 5/12

Clock Cycle 11292:
Completed 6/12

Clock Cycle 11293:
Completed 7/12

Clock Cycle 11294:
Completed 8/12

Clock Cycle 11295:
Completed 9/12

Clock Cycle 11296:
Completed 10/12

Clock Cycle 11297:
Completed 11/12

Clock Cycle 11298:
Completed 12/12
Finished Instruction sw 1568 0 on Line 1614

Clock Cycle 11299:
Started lw 644 $t1 on Line 1616
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11300:
Completed 2/22

Clock Cycle 11301:
Completed 3/22

Clock Cycle 11302:
Completed 4/22

Clock Cycle 11303:
Completed 5/22

Clock Cycle 11304:
Completed 6/22

Clock Cycle 11305:
Completed 7/22

Clock Cycle 11306:
Completed 8/22

Clock Cycle 11307:
Completed 9/22

Clock Cycle 11308:
Completed 10/22

Clock Cycle 11309:
Completed 11/22

Clock Cycle 11310:
Completed 12/22

Clock Cycle 11311:
Completed 13/22

Clock Cycle 11312:
Completed 14/22

Clock Cycle 11313:
Completed 15/22

Clock Cycle 11314:
Completed 16/22

Clock Cycle 11315:
Completed 17/22

Clock Cycle 11316:
Completed 18/22

Clock Cycle 11317:
Completed 19/22

Clock Cycle 11318:
Completed 20/22

Clock Cycle 11319:
Completed 21/22

Clock Cycle 11320:
Completed 22/22
$t1 = 9556
Finished Instruction lw 644 $t1 on Line 1616

Clock Cycle 11321:
Started lw 3892 $t3 on Line 1615
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3964 $t1 on Line 1617

Clock Cycle 11322:
Completed 2/12

Clock Cycle 11323:
Completed 3/12

Clock Cycle 11324:
Completed 4/12

Clock Cycle 11325:
Completed 5/12

Clock Cycle 11326:
Completed 6/12

Clock Cycle 11327:
Completed 7/12

Clock Cycle 11328:
Completed 8/12

Clock Cycle 11329:
Completed 9/12

Clock Cycle 11330:
Completed 10/12

Clock Cycle 11331:
Completed 11/12

Clock Cycle 11332:
Completed 12/12
$t3 = 0
Finished Instruction lw 3892 $t3 on Line 1615

Clock Cycle 11333:
Started lw 3964 $t1 on Line 1617
Completed 1/2

Clock Cycle 11334:
Completed 2/2
$t1 = 0
Finished Instruction lw 3964 $t1 on Line 1617

Clock Cycle 11335:
DRAM Request(Read) Issued for lw 3980 $t1 on Line 1618

Clock Cycle 11336:
Started lw 3980 $t1 on Line 1618
Completed 1/2

Clock Cycle 11337:
Completed 2/2
$t1 = 0
Finished Instruction lw 3980 $t1 on Line 1618

Clock Cycle 11338:
DRAM Request(Write) Issued for sw 880 0 on Line 1619

Clock Cycle 11339:
Started sw 880 0 on Line 1619
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3964 0 on Line 1620

Clock Cycle 11340:
Completed 2/12
addi$t0,$t3,776
$t0 = 776

Clock Cycle 11341:
Completed 3/12
DRAM Request(Read) Issued for lw 376 $t0 on Line 1622

Clock Cycle 11342:
Completed 4/12

Clock Cycle 11343:
Completed 5/12

Clock Cycle 11344:
Completed 6/12

Clock Cycle 11345:
Completed 7/12

Clock Cycle 11346:
Completed 8/12

Clock Cycle 11347:
Completed 9/12

Clock Cycle 11348:
Completed 10/12

Clock Cycle 11349:
Completed 11/12

Clock Cycle 11350:
Completed 12/12
Finished Instruction sw 880 0 on Line 1619

Clock Cycle 11351:
Started lw 376 $t0 on Line 1622
Completed 1/2

Clock Cycle 11352:
Completed 2/2
$t0 = 7872
Finished Instruction lw 376 $t0 on Line 1622

Clock Cycle 11353:
Started sw 3964 0 on Line 1620
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t2,$t0,1208
$t2 = 9080

Clock Cycle 11354:
Completed 2/22
DRAM Request(Read) Issued for lw 1432 $t3 on Line 1624

Clock Cycle 11355:
Completed 3/22
DRAM Request(Read) Issued for lw 764 $t2 on Line 1625

Clock Cycle 11356:
Completed 4/22
DRAM Request(Write) Issued for sw 2660 1568 on Line 1626

Clock Cycle 11357:
Completed 5/22

Clock Cycle 11358:
Completed 6/22

Clock Cycle 11359:
Completed 7/22

Clock Cycle 11360:
Completed 8/22

Clock Cycle 11361:
Completed 9/22

Clock Cycle 11362:
Completed 10/22
Memory at 880 = 0

Clock Cycle 11363:
Completed 11/22

Clock Cycle 11364:
Completed 12/22

Clock Cycle 11365:
Completed 13/22

Clock Cycle 11366:
Completed 14/22

Clock Cycle 11367:
Completed 15/22

Clock Cycle 11368:
Completed 16/22

Clock Cycle 11369:
Completed 17/22

Clock Cycle 11370:
Completed 18/22

Clock Cycle 11371:
Completed 19/22

Clock Cycle 11372:
Completed 20/22

Clock Cycle 11373:
Completed 21/22

Clock Cycle 11374:
Completed 22/22
Finished Instruction sw 3964 0 on Line 1620

Clock Cycle 11375:
Started lw 764 $t2 on Line 1625
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11376:
Completed 2/22

Clock Cycle 11377:
Completed 3/22

Clock Cycle 11378:
Completed 4/22

Clock Cycle 11379:
Completed 5/22

Clock Cycle 11380:
Completed 6/22

Clock Cycle 11381:
Completed 7/22

Clock Cycle 11382:
Completed 8/22

Clock Cycle 11383:
Completed 9/22

Clock Cycle 11384:
Completed 10/22

Clock Cycle 11385:
Completed 11/22

Clock Cycle 11386:
Completed 12/22

Clock Cycle 11387:
Completed 13/22

Clock Cycle 11388:
Completed 14/22

Clock Cycle 11389:
Completed 15/22

Clock Cycle 11390:
Completed 16/22

Clock Cycle 11391:
Completed 17/22

Clock Cycle 11392:
Completed 18/22

Clock Cycle 11393:
Completed 19/22

Clock Cycle 11394:
Completed 20/22

Clock Cycle 11395:
Completed 21/22

Clock Cycle 11396:
Completed 22/22
$t2 = 0
Finished Instruction lw 764 $t2 on Line 1625

Clock Cycle 11397:
Started lw 1432 $t3 on Line 1624
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t2,172
$t2 = 172

Clock Cycle 11398:
Completed 2/12
DRAM Request(Read) Issued for lw 2496 $t1 on Line 1628

Clock Cycle 11399:
Completed 3/12

Clock Cycle 11400:
Completed 4/12

Clock Cycle 11401:
Completed 5/12

Clock Cycle 11402:
Completed 6/12

Clock Cycle 11403:
Completed 7/12

Clock Cycle 11404:
Completed 8/12

Clock Cycle 11405:
Completed 9/12

Clock Cycle 11406:
Completed 10/12

Clock Cycle 11407:
Completed 11/12

Clock Cycle 11408:
Completed 12/12
$t3 = 1844
Finished Instruction lw 1432 $t3 on Line 1624

Clock Cycle 11409:
Started sw 2660 1568 on Line 1626
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 11410:
Completed 2/12

Clock Cycle 11411:
Completed 3/12

Clock Cycle 11412:
Completed 4/12

Clock Cycle 11413:
Completed 5/12

Clock Cycle 11414:
Completed 6/12

Clock Cycle 11415:
Completed 7/12

Clock Cycle 11416:
Completed 8/12

Clock Cycle 11417:
Completed 9/12

Clock Cycle 11418:
Completed 10/12

Clock Cycle 11419:
Completed 11/12

Clock Cycle 11420:
Completed 12/12
Finished Instruction sw 2660 1568 on Line 1626

Clock Cycle 11421:
Started lw 2496 $t1 on Line 1628
Completed 1/2

Clock Cycle 11422:
Completed 2/2
$t1 = 0
Finished Instruction lw 2496 $t1 on Line 1628

Clock Cycle 11423:
DRAM Request(Read) Issued for lw 1416 $t1 on Line 1629

Clock Cycle 11424:
Started lw 1416 $t1 on Line 1629
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 100 1844 on Line 1630

Clock Cycle 11425:
Completed 2/22
DRAM Request(Write) Issued for sw 632 7872 on Line 1631

Clock Cycle 11426:
Completed 3/22
DRAM Request(Write) Issued for sw 460 7872 on Line 1632

Clock Cycle 11427:
Completed 4/22
DRAM Request(Write) Issued for sw 3280 1844 on Line 1633

Clock Cycle 11428:
Completed 5/22
addi$t4,$t0,3208
$t4 = 11080

Clock Cycle 11429:
Completed 6/22
DRAM Request(Read) Issued for lw 1848 $t0 on Line 1635

Clock Cycle 11430:
Completed 7/22
DRAM Request(Read) Issued for lw 3164 $t3 on Line 1636

Clock Cycle 11431:
Completed 8/22

Clock Cycle 11432:
Completed 9/22

Clock Cycle 11433:
Completed 10/22
Memory at 2660 = 1568

Clock Cycle 11434:
Completed 11/22

Clock Cycle 11435:
Completed 12/22

Clock Cycle 11436:
Completed 13/22

Clock Cycle 11437:
Completed 14/22

Clock Cycle 11438:
Completed 15/22

Clock Cycle 11439:
Completed 16/22

Clock Cycle 11440:
Completed 17/22

Clock Cycle 11441:
Completed 18/22

Clock Cycle 11442:
Completed 19/22

Clock Cycle 11443:
Completed 20/22

Clock Cycle 11444:
Completed 21/22

Clock Cycle 11445:
Completed 22/22
$t1 = 1972
Finished Instruction lw 1416 $t1 on Line 1629

Clock Cycle 11446:
Started lw 1848 $t0 on Line 1635
Completed 1/2

Clock Cycle 11447:
Completed 2/2
$t0 = 0
Finished Instruction lw 1848 $t0 on Line 1635

Clock Cycle 11448:
Started sw 3280 1844 on Line 1633
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 11449:
Completed 2/12

Clock Cycle 11450:
Completed 3/12

Clock Cycle 11451:
Completed 4/12

Clock Cycle 11452:
Completed 5/12

Clock Cycle 11453:
Completed 6/12

Clock Cycle 11454:
Completed 7/12

Clock Cycle 11455:
Completed 8/12

Clock Cycle 11456:
Completed 9/12

Clock Cycle 11457:
Completed 10/12

Clock Cycle 11458:
Completed 11/12

Clock Cycle 11459:
Completed 12/12
Finished Instruction sw 3280 1844 on Line 1633

Clock Cycle 11460:
Started lw 3164 $t3 on Line 1636
Completed 1/2

Clock Cycle 11461:
Completed 2/2
$t3 = 0
Finished Instruction lw 3164 $t3 on Line 1636

Clock Cycle 11462:
Started sw 100 1844 on Line 1630
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1256 $t3 on Line 1637

Clock Cycle 11463:
Completed 2/22
DRAM Request(Write) Issued for sw 412 1972 on Line 1638

Clock Cycle 11464:
Completed 3/22

Clock Cycle 11465:
Completed 4/22

Clock Cycle 11466:
Completed 5/22

Clock Cycle 11467:
Completed 6/22

Clock Cycle 11468:
Completed 7/22

Clock Cycle 11469:
Completed 8/22

Clock Cycle 11470:
Completed 9/22

Clock Cycle 11471:
Completed 10/22
Memory at 3280 = 1844

Clock Cycle 11472:
Completed 11/22

Clock Cycle 11473:
Completed 12/22

Clock Cycle 11474:
Completed 13/22

Clock Cycle 11475:
Completed 14/22

Clock Cycle 11476:
Completed 15/22

Clock Cycle 11477:
Completed 16/22

Clock Cycle 11478:
Completed 17/22

Clock Cycle 11479:
Completed 18/22

Clock Cycle 11480:
Completed 19/22

Clock Cycle 11481:
Completed 20/22

Clock Cycle 11482:
Completed 21/22

Clock Cycle 11483:
Completed 22/22
Finished Instruction sw 100 1844 on Line 1630

Clock Cycle 11484:
Started sw 632 7872 on Line 1631
Completed 1/2

Clock Cycle 11485:
Completed 2/2
Finished Instruction sw 632 7872 on Line 1631

Clock Cycle 11486:
Started sw 460 7872 on Line 1632
Completed 1/2

Clock Cycle 11487:
Completed 2/2
Finished Instruction sw 460 7872 on Line 1632

Clock Cycle 11488:
Started sw 412 1972 on Line 1638
Completed 1/2

Clock Cycle 11489:
Completed 2/2
Finished Instruction sw 412 1972 on Line 1638

Clock Cycle 11490:
Started lw 1256 $t3 on Line 1637
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11491:
Completed 2/22

Clock Cycle 11492:
Completed 3/22

Clock Cycle 11493:
Completed 4/22

Clock Cycle 11494:
Completed 5/22

Clock Cycle 11495:
Completed 6/22

Clock Cycle 11496:
Completed 7/22

Clock Cycle 11497:
Completed 8/22

Clock Cycle 11498:
Completed 9/22

Clock Cycle 11499:
Completed 10/22
Memory at 100 = 1844
Memory at 412 = 1972
Memory at 460 = 7872
Memory at 632 = 7872

Clock Cycle 11500:
Completed 11/22

Clock Cycle 11501:
Completed 12/22

Clock Cycle 11502:
Completed 13/22

Clock Cycle 11503:
Completed 14/22

Clock Cycle 11504:
Completed 15/22

Clock Cycle 11505:
Completed 16/22

Clock Cycle 11506:
Completed 17/22

Clock Cycle 11507:
Completed 18/22

Clock Cycle 11508:
Completed 19/22

Clock Cycle 11509:
Completed 20/22

Clock Cycle 11510:
Completed 21/22

Clock Cycle 11511:
Completed 22/22
$t3 = 1568
Finished Instruction lw 1256 $t3 on Line 1637

Clock Cycle 11512:
addi$t0,$t3,1688
$t0 = 3256

Clock Cycle 11513:
DRAM Request(Read) Issued for lw 3884 $t4 on Line 1640

Clock Cycle 11514:
Started lw 3884 $t4 on Line 1640
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t2,116
$t3 = 288

Clock Cycle 11515:
Completed 2/12
DRAM Request(Read) Issued for lw 544 $t3 on Line 1642

Clock Cycle 11516:
Completed 3/12

Clock Cycle 11517:
Completed 4/12

Clock Cycle 11518:
Completed 5/12

Clock Cycle 11519:
Completed 6/12

Clock Cycle 11520:
Completed 7/12

Clock Cycle 11521:
Completed 8/12

Clock Cycle 11522:
Completed 9/12

Clock Cycle 11523:
Completed 10/12

Clock Cycle 11524:
Completed 11/12

Clock Cycle 11525:
Completed 12/12
$t4 = 0
Finished Instruction lw 3884 $t4 on Line 1640

Clock Cycle 11526:
Started lw 544 $t3 on Line 1642
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 11527:
Completed 2/12

Clock Cycle 11528:
Completed 3/12

Clock Cycle 11529:
Completed 4/12

Clock Cycle 11530:
Completed 5/12

Clock Cycle 11531:
Completed 6/12

Clock Cycle 11532:
Completed 7/12

Clock Cycle 11533:
Completed 8/12

Clock Cycle 11534:
Completed 9/12

Clock Cycle 11535:
Completed 10/12

Clock Cycle 11536:
Completed 11/12

Clock Cycle 11537:
Completed 12/12
$t3 = 0
Finished Instruction lw 544 $t3 on Line 1642

Clock Cycle 11538:
DRAM Request(Read) Issued for lw 2052 $t3 on Line 1643

Clock Cycle 11539:
Started lw 2052 $t3 on Line 1643
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 11540:
Completed 2/12

Clock Cycle 11541:
Completed 3/12

Clock Cycle 11542:
Completed 4/12

Clock Cycle 11543:
Completed 5/12

Clock Cycle 11544:
Completed 6/12

Clock Cycle 11545:
Completed 7/12

Clock Cycle 11546:
Completed 8/12

Clock Cycle 11547:
Completed 9/12

Clock Cycle 11548:
Completed 10/12

Clock Cycle 11549:
Completed 11/12

Clock Cycle 11550:
Completed 12/12
$t3 = 0
Finished Instruction lw 2052 $t3 on Line 1643

Clock Cycle 11551:
DRAM Request(Read) Issued for lw 300 $t3 on Line 1644

Clock Cycle 11552:
Started lw 300 $t3 on Line 1644
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1360 3256 on Line 1645

Clock Cycle 11553:
Completed 2/12

Clock Cycle 11554:
Completed 3/12

Clock Cycle 11555:
Completed 4/12

Clock Cycle 11556:
Completed 5/12

Clock Cycle 11557:
Completed 6/12

Clock Cycle 11558:
Completed 7/12

Clock Cycle 11559:
Completed 8/12

Clock Cycle 11560:
Completed 9/12

Clock Cycle 11561:
Completed 10/12

Clock Cycle 11562:
Completed 11/12

Clock Cycle 11563:
Completed 12/12
$t3 = 0
Finished Instruction lw 300 $t3 on Line 1644

Clock Cycle 11564:
Started sw 1360 3256 on Line 1645
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t3,620
$t2 = 620

Clock Cycle 11565:
Completed 2/12
DRAM Request(Write) Issued for sw 2816 0 on Line 1647

Clock Cycle 11566:
Completed 3/12
addi$t2,$t4,3368
$t2 = 3368

Clock Cycle 11567:
Completed 4/12
DRAM Request(Read) Issued for lw 2816 $t1 on Line 1649

Clock Cycle 11568:
Completed 5/12
DRAM Request(Read) Issued for lw 668 $t0 on Line 1650

Clock Cycle 11569:
Completed 6/12
addi$t2,$t2,2276
$t2 = 5644

Clock Cycle 11570:
Completed 7/12
addi$t4,$t2,1892
$t4 = 7536

Clock Cycle 11571:
Completed 8/12
DRAM Request(Write) Issued for sw 2280 7536 on Line 1653

Clock Cycle 11572:
Completed 9/12
DRAM Request(Read) Issued for lw 3384 $t4 on Line 1654

Clock Cycle 11573:
Completed 10/12

Clock Cycle 11574:
Completed 11/12

Clock Cycle 11575:
Completed 12/12
Finished Instruction sw 1360 3256 on Line 1645

Clock Cycle 11576:
Started lw 3384 $t4 on Line 1654
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11577:
Completed 2/22

Clock Cycle 11578:
Completed 3/22

Clock Cycle 11579:
Completed 4/22

Clock Cycle 11580:
Completed 5/22

Clock Cycle 11581:
Completed 6/22

Clock Cycle 11582:
Completed 7/22

Clock Cycle 11583:
Completed 8/22

Clock Cycle 11584:
Completed 9/22

Clock Cycle 11585:
Completed 10/22
Memory at 1360 = 3256

Clock Cycle 11586:
Completed 11/22

Clock Cycle 11587:
Completed 12/22

Clock Cycle 11588:
Completed 13/22

Clock Cycle 11589:
Completed 14/22

Clock Cycle 11590:
Completed 15/22

Clock Cycle 11591:
Completed 16/22

Clock Cycle 11592:
Completed 17/22

Clock Cycle 11593:
Completed 18/22

Clock Cycle 11594:
Completed 19/22

Clock Cycle 11595:
Completed 20/22

Clock Cycle 11596:
Completed 21/22

Clock Cycle 11597:
Completed 22/22
$t4 = 0
Finished Instruction lw 3384 $t4 on Line 1654

Clock Cycle 11598:
Started sw 2816 0 on Line 1647
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t2,2832
$t4 = 8476

Clock Cycle 11599:
Completed 2/12
DRAM Request(Write) Issued for sw 2704 8476 on Line 1656

Clock Cycle 11600:
Completed 3/12
DRAM Request(Write) Issued for sw 3948 5644 on Line 1657

Clock Cycle 11601:
Completed 4/12

Clock Cycle 11602:
Completed 5/12

Clock Cycle 11603:
Completed 6/12

Clock Cycle 11604:
Completed 7/12

Clock Cycle 11605:
Completed 8/12

Clock Cycle 11606:
Completed 9/12

Clock Cycle 11607:
Completed 10/12

Clock Cycle 11608:
Completed 11/12

Clock Cycle 11609:
Completed 12/12
Finished Instruction sw 2816 0 on Line 1647

Clock Cycle 11610:
Started lw 2816 $t1 on Line 1649
Completed 1/2

Clock Cycle 11611:
Completed 2/2
$t1 = 0
Finished Instruction lw 2816 $t1 on Line 1649

Clock Cycle 11612:
Started sw 2280 7536 on Line 1653
Completed 1/2

Clock Cycle 11613:
Completed 2/2
Finished Instruction sw 2280 7536 on Line 1653

Clock Cycle 11614:
Started sw 2704 8476 on Line 1656
Completed 1/2

Clock Cycle 11615:
Completed 2/2
Finished Instruction sw 2704 8476 on Line 1656

Clock Cycle 11616:
Started lw 668 $t0 on Line 1650
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11617:
Completed 2/22

Clock Cycle 11618:
Completed 3/22

Clock Cycle 11619:
Completed 4/22

Clock Cycle 11620:
Completed 5/22

Clock Cycle 11621:
Completed 6/22

Clock Cycle 11622:
Completed 7/22

Clock Cycle 11623:
Completed 8/22

Clock Cycle 11624:
Completed 9/22

Clock Cycle 11625:
Completed 10/22
Memory at 2280 = 7536
Memory at 2704 = 8476

Clock Cycle 11626:
Completed 11/22

Clock Cycle 11627:
Completed 12/22

Clock Cycle 11628:
Completed 13/22

Clock Cycle 11629:
Completed 14/22

Clock Cycle 11630:
Completed 15/22

Clock Cycle 11631:
Completed 16/22

Clock Cycle 11632:
Completed 17/22

Clock Cycle 11633:
Completed 18/22

Clock Cycle 11634:
Completed 19/22

Clock Cycle 11635:
Completed 20/22

Clock Cycle 11636:
Completed 21/22

Clock Cycle 11637:
Completed 22/22
$t0 = 0
Finished Instruction lw 668 $t0 on Line 1650

Clock Cycle 11638:
Started sw 3948 5644 on Line 1657
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1412 $t0 on Line 1658

Clock Cycle 11639:
Completed 2/12
DRAM Request(Read) Issued for lw 2392 $t4 on Line 1659

Clock Cycle 11640:
Completed 3/12
DRAM Request(Read) Issued for lw 340 $t3 on Line 1660

Clock Cycle 11641:
Completed 4/12

Clock Cycle 11642:
Completed 5/12

Clock Cycle 11643:
Completed 6/12

Clock Cycle 11644:
Completed 7/12

Clock Cycle 11645:
Completed 8/12

Clock Cycle 11646:
Completed 9/12

Clock Cycle 11647:
Completed 10/12

Clock Cycle 11648:
Completed 11/12

Clock Cycle 11649:
Completed 12/12
Finished Instruction sw 3948 5644 on Line 1657

Clock Cycle 11650:
Started lw 340 $t3 on Line 1660
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11651:
Completed 2/22

Clock Cycle 11652:
Completed 3/22

Clock Cycle 11653:
Completed 4/22

Clock Cycle 11654:
Completed 5/22

Clock Cycle 11655:
Completed 6/22

Clock Cycle 11656:
Completed 7/22

Clock Cycle 11657:
Completed 8/22

Clock Cycle 11658:
Completed 9/22

Clock Cycle 11659:
Completed 10/22
Memory at 3948 = 5644

Clock Cycle 11660:
Completed 11/22

Clock Cycle 11661:
Completed 12/22

Clock Cycle 11662:
Completed 13/22

Clock Cycle 11663:
Completed 14/22

Clock Cycle 11664:
Completed 15/22

Clock Cycle 11665:
Completed 16/22

Clock Cycle 11666:
Completed 17/22

Clock Cycle 11667:
Completed 18/22

Clock Cycle 11668:
Completed 19/22

Clock Cycle 11669:
Completed 20/22

Clock Cycle 11670:
Completed 21/22

Clock Cycle 11671:
Completed 22/22
$t3 = 5976
Finished Instruction lw 340 $t3 on Line 1660

Clock Cycle 11672:
Started lw 1412 $t0 on Line 1658
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2680 5976 on Line 1661

Clock Cycle 11673:
Completed 2/12
addi$t2,$t3,2192
$t2 = 8168

Clock Cycle 11674:
Completed 3/12

Clock Cycle 11675:
Completed 4/12

Clock Cycle 11676:
Completed 5/12

Clock Cycle 11677:
Completed 6/12

Clock Cycle 11678:
Completed 7/12

Clock Cycle 11679:
Completed 8/12

Clock Cycle 11680:
Completed 9/12

Clock Cycle 11681:
Completed 10/12

Clock Cycle 11682:
Completed 11/12

Clock Cycle 11683:
Completed 12/12
$t0 = 0
Finished Instruction lw 1412 $t0 on Line 1658

Clock Cycle 11684:
Started lw 2392 $t4 on Line 1659
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t0,1596
$t1 = 1596

Clock Cycle 11685:
Completed 2/12
DRAM Request(Write) Issued for sw 3864 0 on Line 1664

Clock Cycle 11686:
Completed 3/12

Clock Cycle 11687:
Completed 4/12

Clock Cycle 11688:
Completed 5/12

Clock Cycle 11689:
Completed 6/12

Clock Cycle 11690:
Completed 7/12

Clock Cycle 11691:
Completed 8/12

Clock Cycle 11692:
Completed 9/12

Clock Cycle 11693:
Completed 10/12

Clock Cycle 11694:
Completed 11/12

Clock Cycle 11695:
Completed 12/12
$t4 = 0
Finished Instruction lw 2392 $t4 on Line 1659

Clock Cycle 11696:
Started sw 2680 5976 on Line 1661
Completed 1/2
DRAM Request(Read) Issued for lw 316 $t4 on Line 1665

Clock Cycle 11697:
Completed 2/2
Finished Instruction sw 2680 5976 on Line 1661
DRAM Request(Read) Issued for lw 3260 $t1 on Line 1666

Clock Cycle 11698:
Started sw 3864 0 on Line 1664
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11699:
Completed 2/22

Clock Cycle 11700:
Completed 3/22

Clock Cycle 11701:
Completed 4/22

Clock Cycle 11702:
Completed 5/22

Clock Cycle 11703:
Completed 6/22

Clock Cycle 11704:
Completed 7/22

Clock Cycle 11705:
Completed 8/22

Clock Cycle 11706:
Completed 9/22

Clock Cycle 11707:
Completed 10/22
Memory at 2680 = 5976

Clock Cycle 11708:
Completed 11/22

Clock Cycle 11709:
Completed 12/22

Clock Cycle 11710:
Completed 13/22

Clock Cycle 11711:
Completed 14/22

Clock Cycle 11712:
Completed 15/22

Clock Cycle 11713:
Completed 16/22

Clock Cycle 11714:
Completed 17/22

Clock Cycle 11715:
Completed 18/22

Clock Cycle 11716:
Completed 19/22

Clock Cycle 11717:
Completed 20/22

Clock Cycle 11718:
Completed 21/22

Clock Cycle 11719:
Completed 22/22
Finished Instruction sw 3864 0 on Line 1664

Clock Cycle 11720:
Started lw 3260 $t1 on Line 1666
Completed 1/2

Clock Cycle 11721:
Completed 2/2
$t1 = 0
Finished Instruction lw 3260 $t1 on Line 1666

Clock Cycle 11722:
Started lw 316 $t4 on Line 1665
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t1,3828
$t0 = 3828

Clock Cycle 11723:
Completed 2/22
addi$t2,$t3,3364
$t2 = 9340

Clock Cycle 11724:
Completed 3/22

Clock Cycle 11725:
Completed 4/22

Clock Cycle 11726:
Completed 5/22

Clock Cycle 11727:
Completed 6/22

Clock Cycle 11728:
Completed 7/22

Clock Cycle 11729:
Completed 8/22

Clock Cycle 11730:
Completed 9/22

Clock Cycle 11731:
Completed 10/22

Clock Cycle 11732:
Completed 11/22

Clock Cycle 11733:
Completed 12/22

Clock Cycle 11734:
Completed 13/22

Clock Cycle 11735:
Completed 14/22

Clock Cycle 11736:
Completed 15/22

Clock Cycle 11737:
Completed 16/22

Clock Cycle 11738:
Completed 17/22

Clock Cycle 11739:
Completed 18/22

Clock Cycle 11740:
Completed 19/22

Clock Cycle 11741:
Completed 20/22

Clock Cycle 11742:
Completed 21/22

Clock Cycle 11743:
Completed 22/22
$t4 = 0
Finished Instruction lw 316 $t4 on Line 1665

Clock Cycle 11744:
DRAM Request(Write) Issued for sw 3656 0 on Line 1669

Clock Cycle 11745:
Started sw 3656 0 on Line 1669
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t4,1212
$t3 = 1212

Clock Cycle 11746:
Completed 2/12
DRAM Request(Write) Issued for sw 3632 0 on Line 1671

Clock Cycle 11747:
Completed 3/12
DRAM Request(Read) Issued for lw 684 $t1 on Line 1672

Clock Cycle 11748:
Completed 4/12
addi$t2,$t2,444
$t2 = 9784

Clock Cycle 11749:
Completed 5/12
DRAM Request(Write) Issued for sw 2848 3828 on Line 1674

Clock Cycle 11750:
Completed 6/12
DRAM Request(Write) Issued for sw 2816 0 on Line 1675

Clock Cycle 11751:
Completed 7/12
addi$t0,$t2,2188
$t0 = 11972

Clock Cycle 11752:
Completed 8/12
addi$t3,$t3,772
$t3 = 1984

Clock Cycle 11753:
Completed 9/12

Clock Cycle 11754:
Completed 10/12

Clock Cycle 11755:
Completed 11/12

Clock Cycle 11756:
Completed 12/12
Finished Instruction sw 3656 0 on Line 1669

Clock Cycle 11757:
Started sw 3632 0 on Line 1671
Completed 1/2

Clock Cycle 11758:
Completed 2/2
Finished Instruction sw 3632 0 on Line 1671

Clock Cycle 11759:
Started lw 684 $t1 on Line 1672
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11760:
Completed 2/22

Clock Cycle 11761:
Completed 3/22

Clock Cycle 11762:
Completed 4/22

Clock Cycle 11763:
Completed 5/22

Clock Cycle 11764:
Completed 6/22

Clock Cycle 11765:
Completed 7/22

Clock Cycle 11766:
Completed 8/22

Clock Cycle 11767:
Completed 9/22

Clock Cycle 11768:
Completed 10/22

Clock Cycle 11769:
Completed 11/22

Clock Cycle 11770:
Completed 12/22

Clock Cycle 11771:
Completed 13/22

Clock Cycle 11772:
Completed 14/22

Clock Cycle 11773:
Completed 15/22

Clock Cycle 11774:
Completed 16/22

Clock Cycle 11775:
Completed 17/22

Clock Cycle 11776:
Completed 18/22

Clock Cycle 11777:
Completed 19/22

Clock Cycle 11778:
Completed 20/22

Clock Cycle 11779:
Completed 21/22

Clock Cycle 11780:
Completed 22/22
$t1 = 940
Finished Instruction lw 684 $t1 on Line 1672

Clock Cycle 11781:
Started sw 2848 3828 on Line 1674
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t4,3508
$t1 = 3508

Clock Cycle 11782:
Completed 2/12
addi$t0,$t0,3308
$t0 = 15280

Clock Cycle 11783:
Completed 3/12
addi$t2,$t1,3908
$t2 = 7416

Clock Cycle 11784:
Completed 4/12
addi$t4,$t1,252
$t4 = 3760

Clock Cycle 11785:
Completed 5/12
DRAM Request(Write) Issued for sw 2900 3760 on Line 1682

Clock Cycle 11786:
Completed 6/12
addi$t1,$t2,2232
$t1 = 9648

Clock Cycle 11787:
Completed 7/12
DRAM Request(Write) Issued for sw 128 3760 on Line 1684

Clock Cycle 11788:
Completed 8/12
addi$t3,$t0,2688
$t3 = 17968

Clock Cycle 11789:
Completed 9/12
DRAM Request(Read) Issued for lw 2224 $t3 on Line 1686

Clock Cycle 11790:
Completed 10/12
DRAM Request(Read) Issued for lw 3580 $t2 on Line 1687

Clock Cycle 11791:
Completed 11/12

Clock Cycle 11792:
Completed 12/12
Finished Instruction sw 2848 3828 on Line 1674

Clock Cycle 11793:
Started lw 2224 $t3 on Line 1686
Completed 1/2

Clock Cycle 11794:
Completed 2/2
$t3 = 0
Finished Instruction lw 2224 $t3 on Line 1686

Clock Cycle 11795:
Started sw 2816 0 on Line 1675
Completed 1/2
addi$t3,$t0,1860
$t3 = 17140

Clock Cycle 11796:
Completed 2/2
Finished Instruction sw 2816 0 on Line 1675

Clock Cycle 11797:
Started sw 2900 3760 on Line 1682
Completed 1/2

Clock Cycle 11798:
Completed 2/2
Finished Instruction sw 2900 3760 on Line 1682

Clock Cycle 11799:
Started lw 3580 $t2 on Line 1687
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11800:
Completed 2/22

Clock Cycle 11801:
Completed 3/22

Clock Cycle 11802:
Completed 4/22

Clock Cycle 11803:
Completed 5/22

Clock Cycle 11804:
Completed 6/22

Clock Cycle 11805:
Completed 7/22

Clock Cycle 11806:
Completed 8/22

Clock Cycle 11807:
Completed 9/22

Clock Cycle 11808:
Completed 10/22
Memory at 2848 = 3828
Memory at 2900 = 3760

Clock Cycle 11809:
Completed 11/22

Clock Cycle 11810:
Completed 12/22

Clock Cycle 11811:
Completed 13/22

Clock Cycle 11812:
Completed 14/22

Clock Cycle 11813:
Completed 15/22

Clock Cycle 11814:
Completed 16/22

Clock Cycle 11815:
Completed 17/22

Clock Cycle 11816:
Completed 18/22

Clock Cycle 11817:
Completed 19/22

Clock Cycle 11818:
Completed 20/22

Clock Cycle 11819:
Completed 21/22

Clock Cycle 11820:
Completed 22/22
$t2 = 3172
Finished Instruction lw 3580 $t2 on Line 1687

Clock Cycle 11821:
Started sw 128 3760 on Line 1684
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1396 3172 on Line 1689

Clock Cycle 11822:
Completed 2/12
addi$t1,$t2,180
$t1 = 3352

Clock Cycle 11823:
Completed 3/12
DRAM Request(Read) Issued for lw 1128 $t4 on Line 1691

Clock Cycle 11824:
Completed 4/12
DRAM Request(Read) Issued for lw 648 $t3 on Line 1692

Clock Cycle 11825:
Completed 5/12

Clock Cycle 11826:
Completed 6/12

Clock Cycle 11827:
Completed 7/12

Clock Cycle 11828:
Completed 8/12

Clock Cycle 11829:
Completed 9/12

Clock Cycle 11830:
Completed 10/12

Clock Cycle 11831:
Completed 11/12

Clock Cycle 11832:
Completed 12/12
Finished Instruction sw 128 3760 on Line 1684

Clock Cycle 11833:
Started lw 648 $t3 on Line 1692
Completed 1/2

Clock Cycle 11834:
Completed 2/2
$t3 = 0
Finished Instruction lw 648 $t3 on Line 1692

Clock Cycle 11835:
Started sw 1396 3172 on Line 1689
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11836:
Completed 2/22

Clock Cycle 11837:
Completed 3/22

Clock Cycle 11838:
Completed 4/22

Clock Cycle 11839:
Completed 5/22

Clock Cycle 11840:
Completed 6/22

Clock Cycle 11841:
Completed 7/22

Clock Cycle 11842:
Completed 8/22

Clock Cycle 11843:
Completed 9/22

Clock Cycle 11844:
Completed 10/22
Memory at 128 = 3760

Clock Cycle 11845:
Completed 11/22

Clock Cycle 11846:
Completed 12/22

Clock Cycle 11847:
Completed 13/22

Clock Cycle 11848:
Completed 14/22

Clock Cycle 11849:
Completed 15/22

Clock Cycle 11850:
Completed 16/22

Clock Cycle 11851:
Completed 17/22

Clock Cycle 11852:
Completed 18/22

Clock Cycle 11853:
Completed 19/22

Clock Cycle 11854:
Completed 20/22

Clock Cycle 11855:
Completed 21/22

Clock Cycle 11856:
Completed 22/22
Finished Instruction sw 1396 3172 on Line 1689

Clock Cycle 11857:
Started lw 1128 $t4 on Line 1691
Completed 1/2

Clock Cycle 11858:
Completed 2/2
$t4 = 0
Finished Instruction lw 1128 $t4 on Line 1691

Clock Cycle 11859:
addi$t3,$t4,1304
$t3 = 1304

Clock Cycle 11860:
DRAM Request(Read) Issued for lw 3752 $t1 on Line 1694

Clock Cycle 11861:
Started lw 3752 $t1 on Line 1694
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 828 $t0 on Line 1695

Clock Cycle 11862:
Completed 2/22
DRAM Request(Write) Issued for sw 1460 1304 on Line 1696

Clock Cycle 11863:
Completed 3/22

Clock Cycle 11864:
Completed 4/22

Clock Cycle 11865:
Completed 5/22

Clock Cycle 11866:
Completed 6/22

Clock Cycle 11867:
Completed 7/22

Clock Cycle 11868:
Completed 8/22

Clock Cycle 11869:
Completed 9/22

Clock Cycle 11870:
Completed 10/22
Memory at 1396 = 3172

Clock Cycle 11871:
Completed 11/22

Clock Cycle 11872:
Completed 12/22

Clock Cycle 11873:
Completed 13/22

Clock Cycle 11874:
Completed 14/22

Clock Cycle 11875:
Completed 15/22

Clock Cycle 11876:
Completed 16/22

Clock Cycle 11877:
Completed 17/22

Clock Cycle 11878:
Completed 18/22

Clock Cycle 11879:
Completed 19/22

Clock Cycle 11880:
Completed 20/22

Clock Cycle 11881:
Completed 21/22

Clock Cycle 11882:
Completed 22/22
$t1 = 0
Finished Instruction lw 3752 $t1 on Line 1694

Clock Cycle 11883:
Started lw 828 $t0 on Line 1695
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 11884:
Completed 2/12

Clock Cycle 11885:
Completed 3/12

Clock Cycle 11886:
Completed 4/12

Clock Cycle 11887:
Completed 5/12

Clock Cycle 11888:
Completed 6/12

Clock Cycle 11889:
Completed 7/12

Clock Cycle 11890:
Completed 8/12

Clock Cycle 11891:
Completed 9/12

Clock Cycle 11892:
Completed 10/12

Clock Cycle 11893:
Completed 11/12

Clock Cycle 11894:
Completed 12/12
$t0 = 0
Finished Instruction lw 828 $t0 on Line 1695

Clock Cycle 11895:
Started sw 1460 1304 on Line 1696
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t1,2420
$t0 = 2420

Clock Cycle 11896:
Completed 2/12
DRAM Request(Read) Issued for lw 3908 $t4 on Line 1698

Clock Cycle 11897:
Completed 3/12

Clock Cycle 11898:
Completed 4/12

Clock Cycle 11899:
Completed 5/12

Clock Cycle 11900:
Completed 6/12

Clock Cycle 11901:
Completed 7/12

Clock Cycle 11902:
Completed 8/12

Clock Cycle 11903:
Completed 9/12

Clock Cycle 11904:
Completed 10/12

Clock Cycle 11905:
Completed 11/12

Clock Cycle 11906:
Completed 12/12
Finished Instruction sw 1460 1304 on Line 1696

Clock Cycle 11907:
Started lw 3908 $t4 on Line 1698
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11908:
Completed 2/22

Clock Cycle 11909:
Completed 3/22

Clock Cycle 11910:
Completed 4/22

Clock Cycle 11911:
Completed 5/22

Clock Cycle 11912:
Completed 6/22

Clock Cycle 11913:
Completed 7/22

Clock Cycle 11914:
Completed 8/22

Clock Cycle 11915:
Completed 9/22

Clock Cycle 11916:
Completed 10/22
Memory at 1460 = 1304

Clock Cycle 11917:
Completed 11/22

Clock Cycle 11918:
Completed 12/22

Clock Cycle 11919:
Completed 13/22

Clock Cycle 11920:
Completed 14/22

Clock Cycle 11921:
Completed 15/22

Clock Cycle 11922:
Completed 16/22

Clock Cycle 11923:
Completed 17/22

Clock Cycle 11924:
Completed 18/22

Clock Cycle 11925:
Completed 19/22

Clock Cycle 11926:
Completed 20/22

Clock Cycle 11927:
Completed 21/22

Clock Cycle 11928:
Completed 22/22
$t4 = 0
Finished Instruction lw 3908 $t4 on Line 1698

Clock Cycle 11929:
addi$t4,$t1,3720
$t4 = 3720

Clock Cycle 11930:
DRAM Request(Read) Issued for lw 112 $t4 on Line 1700

Clock Cycle 11931:
Started lw 112 $t4 on Line 1700
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3008 $t0 on Line 1701

Clock Cycle 11932:
Completed 2/12
DRAM Request(Write) Issued for sw 3328 1304 on Line 1702

Clock Cycle 11933:
Completed 3/12

Clock Cycle 11934:
Completed 4/12

Clock Cycle 11935:
Completed 5/12

Clock Cycle 11936:
Completed 6/12

Clock Cycle 11937:
Completed 7/12

Clock Cycle 11938:
Completed 8/12

Clock Cycle 11939:
Completed 9/12

Clock Cycle 11940:
Completed 10/12

Clock Cycle 11941:
Completed 11/12

Clock Cycle 11942:
Completed 12/12
$t4 = 0
Finished Instruction lw 112 $t4 on Line 1700

Clock Cycle 11943:
Started lw 3008 $t0 on Line 1701
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2040 0 on Line 1703

Clock Cycle 11944:
Completed 2/12
DRAM Request(Read) Issued for lw 3108 $t3 on Line 1704

Clock Cycle 11945:
Completed 3/12

Clock Cycle 11946:
Completed 4/12

Clock Cycle 11947:
Completed 5/12

Clock Cycle 11948:
Completed 6/12

Clock Cycle 11949:
Completed 7/12

Clock Cycle 11950:
Completed 8/12

Clock Cycle 11951:
Completed 9/12

Clock Cycle 11952:
Completed 10/12

Clock Cycle 11953:
Completed 11/12

Clock Cycle 11954:
Completed 12/12
$t0 = 0
Finished Instruction lw 3008 $t0 on Line 1701

Clock Cycle 11955:
Started sw 3328 1304 on Line 1702
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 11956:
Completed 2/12

Clock Cycle 11957:
Completed 3/12

Clock Cycle 11958:
Completed 4/12

Clock Cycle 11959:
Completed 5/12

Clock Cycle 11960:
Completed 6/12

Clock Cycle 11961:
Completed 7/12

Clock Cycle 11962:
Completed 8/12

Clock Cycle 11963:
Completed 9/12

Clock Cycle 11964:
Completed 10/12

Clock Cycle 11965:
Completed 11/12

Clock Cycle 11966:
Completed 12/12
Finished Instruction sw 3328 1304 on Line 1702

Clock Cycle 11967:
Started lw 3108 $t3 on Line 1704
Completed 1/2

Clock Cycle 11968:
Completed 2/2
$t3 = 0
Finished Instruction lw 3108 $t3 on Line 1704

Clock Cycle 11969:
Started sw 2040 0 on Line 1703
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3676 0 on Line 1705

Clock Cycle 11970:
Completed 2/22
DRAM Request(Read) Issued for lw 1028 $t1 on Line 1706

Clock Cycle 11971:
Completed 3/22
DRAM Request(Write) Issued for sw 996 3172 on Line 1707

Clock Cycle 11972:
Completed 4/22
DRAM Request(Read) Issued for lw 1260 $t3 on Line 1708

Clock Cycle 11973:
Completed 5/22

Clock Cycle 11974:
Completed 6/22

Clock Cycle 11975:
Completed 7/22

Clock Cycle 11976:
Completed 8/22

Clock Cycle 11977:
Completed 9/22

Clock Cycle 11978:
Completed 10/22
Memory at 3328 = 1304

Clock Cycle 11979:
Completed 11/22

Clock Cycle 11980:
Completed 12/22

Clock Cycle 11981:
Completed 13/22

Clock Cycle 11982:
Completed 14/22

Clock Cycle 11983:
Completed 15/22

Clock Cycle 11984:
Completed 16/22

Clock Cycle 11985:
Completed 17/22

Clock Cycle 11986:
Completed 18/22

Clock Cycle 11987:
Completed 19/22

Clock Cycle 11988:
Completed 20/22

Clock Cycle 11989:
Completed 21/22

Clock Cycle 11990:
Completed 22/22
Finished Instruction sw 2040 0 on Line 1703

Clock Cycle 11991:
Started lw 1028 $t1 on Line 1706
Completed 1/2

Clock Cycle 11992:
Completed 2/2
$t1 = 0
Finished Instruction lw 1028 $t1 on Line 1706

Clock Cycle 11993:
Started lw 1260 $t3 on Line 1708
Completed 1/2
addi$t4,$t1,2080
$t4 = 2080

Clock Cycle 11994:
Completed 2/2
$t3 = 0
Finished Instruction lw 1260 $t3 on Line 1708
addi$t4,$t4,3860
$t4 = 5940

Clock Cycle 11995:
Started sw 3676 0 on Line 1705
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3720 0 on Line 1711

Clock Cycle 11996:
Completed 2/22
DRAM Request(Read) Issued for lw 3712 $t3 on Line 1712

Clock Cycle 11997:
Completed 3/22
DRAM Request(Write) Issued for sw 1676 0 on Line 1713

Clock Cycle 11998:
Completed 4/22

Clock Cycle 11999:
Completed 5/22

Clock Cycle 12000:
Completed 6/22

Clock Cycle 12001:
Completed 7/22

Clock Cycle 12002:
Completed 8/22

Clock Cycle 12003:
Completed 9/22

Clock Cycle 12004:
Completed 10/22

Clock Cycle 12005:
Completed 11/22

Clock Cycle 12006:
Completed 12/22

Clock Cycle 12007:
Completed 13/22

Clock Cycle 12008:
Completed 14/22

Clock Cycle 12009:
Completed 15/22

Clock Cycle 12010:
Completed 16/22

Clock Cycle 12011:
Completed 17/22

Clock Cycle 12012:
Completed 18/22

Clock Cycle 12013:
Completed 19/22

Clock Cycle 12014:
Completed 20/22

Clock Cycle 12015:
Completed 21/22

Clock Cycle 12016:
Completed 22/22
Finished Instruction sw 3676 0 on Line 1705

Clock Cycle 12017:
Started lw 3712 $t3 on Line 1712
Completed 1/2

Clock Cycle 12018:
Completed 2/2
$t3 = 0
Finished Instruction lw 3712 $t3 on Line 1712

Clock Cycle 12019:
Started sw 3720 0 on Line 1711
Completed 1/2
DRAM Request(Read) Issued for lw 744 $t3 on Line 1714

Clock Cycle 12020:
Completed 2/2
Finished Instruction sw 3720 0 on Line 1711
DRAM Request(Write) Issued for sw 2488 0 on Line 1715

Clock Cycle 12021:
Started sw 996 3172 on Line 1707
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12022:
Completed 2/22

Clock Cycle 12023:
Completed 3/22

Clock Cycle 12024:
Completed 4/22

Clock Cycle 12025:
Completed 5/22

Clock Cycle 12026:
Completed 6/22

Clock Cycle 12027:
Completed 7/22

Clock Cycle 12028:
Completed 8/22

Clock Cycle 12029:
Completed 9/22

Clock Cycle 12030:
Completed 10/22

Clock Cycle 12031:
Completed 11/22

Clock Cycle 12032:
Completed 12/22

Clock Cycle 12033:
Completed 13/22

Clock Cycle 12034:
Completed 14/22

Clock Cycle 12035:
Completed 15/22

Clock Cycle 12036:
Completed 16/22

Clock Cycle 12037:
Completed 17/22

Clock Cycle 12038:
Completed 18/22

Clock Cycle 12039:
Completed 19/22

Clock Cycle 12040:
Completed 20/22

Clock Cycle 12041:
Completed 21/22

Clock Cycle 12042:
Completed 22/22
Finished Instruction sw 996 3172 on Line 1707

Clock Cycle 12043:
Started lw 744 $t3 on Line 1714
Completed 1/2

Clock Cycle 12044:
Completed 2/2
$t3 = 0
Finished Instruction lw 744 $t3 on Line 1714

Clock Cycle 12045:
Started sw 1676 0 on Line 1713
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t3,$t3,2892
$t3 = 2892

Clock Cycle 12046:
Completed 2/22
DRAM Request(Read) Issued for lw 1928 $t0 on Line 1717

Clock Cycle 12047:
Completed 3/22
DRAM Request(Write) Issued for sw 1096 0 on Line 1718

Clock Cycle 12048:
Completed 4/22
DRAM Request(Read) Issued for lw 2392 $t1 on Line 1719

Clock Cycle 12049:
Completed 5/22
addi$t2,$t2,880
$t2 = 4052

Clock Cycle 12050:
Completed 6/22

Clock Cycle 12051:
Completed 7/22

Clock Cycle 12052:
Completed 8/22

Clock Cycle 12053:
Completed 9/22

Clock Cycle 12054:
Completed 10/22
Memory at 996 = 3172

Clock Cycle 12055:
Completed 11/22

Clock Cycle 12056:
Completed 12/22

Clock Cycle 12057:
Completed 13/22

Clock Cycle 12058:
Completed 14/22

Clock Cycle 12059:
Completed 15/22

Clock Cycle 12060:
Completed 16/22

Clock Cycle 12061:
Completed 17/22

Clock Cycle 12062:
Completed 18/22

Clock Cycle 12063:
Completed 19/22

Clock Cycle 12064:
Completed 20/22

Clock Cycle 12065:
Completed 21/22

Clock Cycle 12066:
Completed 22/22
Finished Instruction sw 1676 0 on Line 1713

Clock Cycle 12067:
Started lw 1928 $t0 on Line 1717
Completed 1/2

Clock Cycle 12068:
Completed 2/2
$t0 = 3436
Finished Instruction lw 1928 $t0 on Line 1717

Clock Cycle 12069:
Started sw 1096 0 on Line 1718
Completed 1/2

Clock Cycle 12070:
Completed 2/2
Finished Instruction sw 1096 0 on Line 1718

Clock Cycle 12071:
Started sw 2488 0 on Line 1715
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12072:
Completed 2/22

Clock Cycle 12073:
Completed 3/22

Clock Cycle 12074:
Completed 4/22

Clock Cycle 12075:
Completed 5/22

Clock Cycle 12076:
Completed 6/22

Clock Cycle 12077:
Completed 7/22

Clock Cycle 12078:
Completed 8/22

Clock Cycle 12079:
Completed 9/22

Clock Cycle 12080:
Completed 10/22

Clock Cycle 12081:
Completed 11/22

Clock Cycle 12082:
Completed 12/22

Clock Cycle 12083:
Completed 13/22

Clock Cycle 12084:
Completed 14/22

Clock Cycle 12085:
Completed 15/22

Clock Cycle 12086:
Completed 16/22

Clock Cycle 12087:
Completed 17/22

Clock Cycle 12088:
Completed 18/22

Clock Cycle 12089:
Completed 19/22

Clock Cycle 12090:
Completed 20/22

Clock Cycle 12091:
Completed 21/22

Clock Cycle 12092:
Completed 22/22
Finished Instruction sw 2488 0 on Line 1715

Clock Cycle 12093:
Started lw 2392 $t1 on Line 1719
Completed 1/2

Clock Cycle 12094:
Completed 2/2
$t1 = 0
Finished Instruction lw 2392 $t1 on Line 1719

Clock Cycle 12095:
DRAM Request(Read) Issued for lw 3864 $t1 on Line 1721

Clock Cycle 12096:
Started lw 3864 $t1 on Line 1721
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12097:
Completed 2/22

Clock Cycle 12098:
Completed 3/22

Clock Cycle 12099:
Completed 4/22

Clock Cycle 12100:
Completed 5/22

Clock Cycle 12101:
Completed 6/22

Clock Cycle 12102:
Completed 7/22

Clock Cycle 12103:
Completed 8/22

Clock Cycle 12104:
Completed 9/22

Clock Cycle 12105:
Completed 10/22
Memory at 2488 = 0

Clock Cycle 12106:
Completed 11/22

Clock Cycle 12107:
Completed 12/22

Clock Cycle 12108:
Completed 13/22

Clock Cycle 12109:
Completed 14/22

Clock Cycle 12110:
Completed 15/22

Clock Cycle 12111:
Completed 16/22

Clock Cycle 12112:
Completed 17/22

Clock Cycle 12113:
Completed 18/22

Clock Cycle 12114:
Completed 19/22

Clock Cycle 12115:
Completed 20/22

Clock Cycle 12116:
Completed 21/22

Clock Cycle 12117:
Completed 22/22
$t1 = 0
Finished Instruction lw 3864 $t1 on Line 1721

Clock Cycle 12118:
DRAM Request(Read) Issued for lw 1100 $t1 on Line 1722

Clock Cycle 12119:
Started lw 1100 $t1 on Line 1722
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 12120:
Completed 2/12

Clock Cycle 12121:
Completed 3/12

Clock Cycle 12122:
Completed 4/12

Clock Cycle 12123:
Completed 5/12

Clock Cycle 12124:
Completed 6/12

Clock Cycle 12125:
Completed 7/12

Clock Cycle 12126:
Completed 8/12

Clock Cycle 12127:
Completed 9/12

Clock Cycle 12128:
Completed 10/12

Clock Cycle 12129:
Completed 11/12

Clock Cycle 12130:
Completed 12/12
$t1 = 0
Finished Instruction lw 1100 $t1 on Line 1722

Clock Cycle 12131:
DRAM Request(Write) Issued for sw 2576 0 on Line 1723

Clock Cycle 12132:
Started sw 2576 0 on Line 1723
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1660 2892 on Line 1724

Clock Cycle 12133:
Completed 2/12
DRAM Request(Read) Issued for lw 1920 $t0 on Line 1725

Clock Cycle 12134:
Completed 3/12

Clock Cycle 12135:
Completed 4/12

Clock Cycle 12136:
Completed 5/12

Clock Cycle 12137:
Completed 6/12

Clock Cycle 12138:
Completed 7/12

Clock Cycle 12139:
Completed 8/12

Clock Cycle 12140:
Completed 9/12

Clock Cycle 12141:
Completed 10/12

Clock Cycle 12142:
Completed 11/12

Clock Cycle 12143:
Completed 12/12
Finished Instruction sw 2576 0 on Line 1723

Clock Cycle 12144:
Started sw 1660 2892 on Line 1724
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12145:
Completed 2/22

Clock Cycle 12146:
Completed 3/22

Clock Cycle 12147:
Completed 4/22

Clock Cycle 12148:
Completed 5/22

Clock Cycle 12149:
Completed 6/22

Clock Cycle 12150:
Completed 7/22

Clock Cycle 12151:
Completed 8/22

Clock Cycle 12152:
Completed 9/22

Clock Cycle 12153:
Completed 10/22

Clock Cycle 12154:
Completed 11/22

Clock Cycle 12155:
Completed 12/22

Clock Cycle 12156:
Completed 13/22

Clock Cycle 12157:
Completed 14/22

Clock Cycle 12158:
Completed 15/22

Clock Cycle 12159:
Completed 16/22

Clock Cycle 12160:
Completed 17/22

Clock Cycle 12161:
Completed 18/22

Clock Cycle 12162:
Completed 19/22

Clock Cycle 12163:
Completed 20/22

Clock Cycle 12164:
Completed 21/22

Clock Cycle 12165:
Completed 22/22
Finished Instruction sw 1660 2892 on Line 1724

Clock Cycle 12166:
Started lw 1920 $t0 on Line 1725
Completed 1/2

Clock Cycle 12167:
Completed 2/2
$t0 = 3632
Finished Instruction lw 1920 $t0 on Line 1725

Clock Cycle 12168:
addi$t0,$t0,1584
$t0 = 5216

Clock Cycle 12169:
DRAM Request(Write) Issued for sw 1428 4052 on Line 1727

Clock Cycle 12170:
Started sw 1428 4052 on Line 1727
Completed 1/2
DRAM Request(Write) Issued for sw 1880 5216 on Line 1728

Clock Cycle 12171:
Completed 2/2
Finished Instruction sw 1428 4052 on Line 1727
addi$t2,$t0,4
$t2 = 5220

Clock Cycle 12172:
Started sw 1880 5216 on Line 1728
Completed 1/2
addi$t4,$t2,1032
$t4 = 6252

Clock Cycle 12173:
Completed 2/2
Finished Instruction sw 1880 5216 on Line 1728
DRAM Request(Read) Issued for lw 2604 $t3 on Line 1731

Clock Cycle 12174:
Started lw 2604 $t3 on Line 1731
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t1,1280
$t0 = 1280

Clock Cycle 12175:
Completed 2/22
addi$t4,$t0,2128
$t4 = 3408

Clock Cycle 12176:
Completed 3/22

Clock Cycle 12177:
Completed 4/22

Clock Cycle 12178:
Completed 5/22

Clock Cycle 12179:
Completed 6/22

Clock Cycle 12180:
Completed 7/22

Clock Cycle 12181:
Completed 8/22

Clock Cycle 12182:
Completed 9/22

Clock Cycle 12183:
Completed 10/22
Memory at 1428 = 4052
Memory at 1660 = 2892
Memory at 1880 = 5216

Clock Cycle 12184:
Completed 11/22

Clock Cycle 12185:
Completed 12/22

Clock Cycle 12186:
Completed 13/22

Clock Cycle 12187:
Completed 14/22

Clock Cycle 12188:
Completed 15/22

Clock Cycle 12189:
Completed 16/22

Clock Cycle 12190:
Completed 17/22

Clock Cycle 12191:
Completed 18/22

Clock Cycle 12192:
Completed 19/22

Clock Cycle 12193:
Completed 20/22

Clock Cycle 12194:
Completed 21/22

Clock Cycle 12195:
Completed 22/22
$t3 = 0
Finished Instruction lw 2604 $t3 on Line 1731

Clock Cycle 12196:
DRAM Request(Write) Issued for sw 908 0 on Line 1734

Clock Cycle 12197:
Started sw 908 0 on Line 1734
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3020 3408 on Line 1735

Clock Cycle 12198:
Completed 2/12
DRAM Request(Write) Issued for sw 1272 0 on Line 1736

Clock Cycle 12199:
Completed 3/12
addi$t2,$t1,948
$t2 = 948

Clock Cycle 12200:
Completed 4/12
addi$t1,$t2,584
$t1 = 1532

Clock Cycle 12201:
Completed 5/12
DRAM Request(Write) Issued for sw 2748 948 on Line 1739

Clock Cycle 12202:
Completed 6/12
DRAM Request(Read) Issued for lw 3860 $t1 on Line 1740

Clock Cycle 12203:
Completed 7/12
DRAM Request(Read) Issued for lw 532 $t0 on Line 1741

Clock Cycle 12204:
Completed 8/12

Clock Cycle 12205:
Completed 9/12

Clock Cycle 12206:
Completed 10/12

Clock Cycle 12207:
Completed 11/12

Clock Cycle 12208:
Completed 12/12
Finished Instruction sw 908 0 on Line 1734

Clock Cycle 12209:
Started lw 532 $t0 on Line 1741
Completed 1/2

Clock Cycle 12210:
Completed 2/2
$t0 = 0
Finished Instruction lw 532 $t0 on Line 1741

Clock Cycle 12211:
Started sw 3020 3408 on Line 1735
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t4,2896
$t0 = 6304

Clock Cycle 12212:
Completed 2/22
DRAM Request(Write) Issued for sw 1996 0 on Line 1743

Clock Cycle 12213:
Completed 3/22
addi$t3,$t4,3116
$t3 = 6524

Clock Cycle 12214:
Completed 4/22

Clock Cycle 12215:
Completed 5/22

Clock Cycle 12216:
Completed 6/22

Clock Cycle 12217:
Completed 7/22

Clock Cycle 12218:
Completed 8/22

Clock Cycle 12219:
Completed 9/22

Clock Cycle 12220:
Completed 10/22

Clock Cycle 12221:
Completed 11/22

Clock Cycle 12222:
Completed 12/22

Clock Cycle 12223:
Completed 13/22

Clock Cycle 12224:
Completed 14/22

Clock Cycle 12225:
Completed 15/22

Clock Cycle 12226:
Completed 16/22

Clock Cycle 12227:
Completed 17/22

Clock Cycle 12228:
Completed 18/22

Clock Cycle 12229:
Completed 19/22

Clock Cycle 12230:
Completed 20/22

Clock Cycle 12231:
Completed 21/22

Clock Cycle 12232:
Completed 22/22
Finished Instruction sw 3020 3408 on Line 1735

Clock Cycle 12233:
Started sw 2748 948 on Line 1739
Completed 1/2

Clock Cycle 12234:
Completed 2/2
Finished Instruction sw 2748 948 on Line 1739

Clock Cycle 12235:
Started lw 3860 $t1 on Line 1740
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12236:
Completed 2/22

Clock Cycle 12237:
Completed 3/22

Clock Cycle 12238:
Completed 4/22

Clock Cycle 12239:
Completed 5/22

Clock Cycle 12240:
Completed 6/22

Clock Cycle 12241:
Completed 7/22

Clock Cycle 12242:
Completed 8/22

Clock Cycle 12243:
Completed 9/22

Clock Cycle 12244:
Completed 10/22
Memory at 2748 = 948
Memory at 3020 = 3408

Clock Cycle 12245:
Completed 11/22

Clock Cycle 12246:
Completed 12/22

Clock Cycle 12247:
Completed 13/22

Clock Cycle 12248:
Completed 14/22

Clock Cycle 12249:
Completed 15/22

Clock Cycle 12250:
Completed 16/22

Clock Cycle 12251:
Completed 17/22

Clock Cycle 12252:
Completed 18/22

Clock Cycle 12253:
Completed 19/22

Clock Cycle 12254:
Completed 20/22

Clock Cycle 12255:
Completed 21/22

Clock Cycle 12256:
Completed 22/22
$t1 = 0
Finished Instruction lw 3860 $t1 on Line 1740

Clock Cycle 12257:
Started sw 1272 0 on Line 1736
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t4,1656
$t1 = 5064

Clock Cycle 12258:
Completed 2/12
DRAM Request(Write) Issued for sw 2624 3408 on Line 1746

Clock Cycle 12259:
Completed 3/12
DRAM Request(Write) Issued for sw 1484 3408 on Line 1747

Clock Cycle 12260:
Completed 4/12
addi$t4,$t2,3184
$t4 = 4132

Clock Cycle 12261:
Completed 5/12
DRAM Request(Write) Issued for sw 2104 6304 on Line 1749

Clock Cycle 12262:
Completed 6/12
DRAM Request(Read) Issued for lw 992 $t3 on Line 1750

Clock Cycle 12263:
Completed 7/12
DRAM Request(Write) Issued for sw 1180 5064 on Line 1751

Clock Cycle 12264:
Completed 8/12
DRAM Request(Read) Issued for lw 1036 $t1 on Line 1752

Clock Cycle 12265:
Completed 9/12

Clock Cycle 12266:
Completed 10/12

Clock Cycle 12267:
Completed 11/12

Clock Cycle 12268:
Completed 12/12
Finished Instruction sw 1272 0 on Line 1736

Clock Cycle 12269:
Started lw 1036 $t1 on Line 1752
Completed 1/2

Clock Cycle 12270:
Completed 2/2
$t1 = 0
Finished Instruction lw 1036 $t1 on Line 1752

Clock Cycle 12271:
Started sw 1996 0 on Line 1743
Completed 1/2
addi$t0,$t1,2116
$t0 = 2116

Clock Cycle 12272:
Completed 2/2
Finished Instruction sw 1996 0 on Line 1743
DRAM Request(Write) Issued for sw 3244 0 on Line 1754

Clock Cycle 12273:
Started sw 1484 3408 on Line 1747
Completed 1/2
addi$t0,$t2,1536
$t0 = 2484

Clock Cycle 12274:
Completed 2/2
Finished Instruction sw 1484 3408 on Line 1747
DRAM Request(Write) Issued for sw 2460 4132 on Line 1756

Clock Cycle 12275:
Started sw 1180 5064 on Line 1751
Completed 1/2

Clock Cycle 12276:
Completed 2/2
Finished Instruction sw 1180 5064 on Line 1751

Clock Cycle 12277:
Started lw 992 $t3 on Line 1750
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12278:
Completed 2/22

Clock Cycle 12279:
Completed 3/22

Clock Cycle 12280:
Completed 4/22

Clock Cycle 12281:
Completed 5/22

Clock Cycle 12282:
Completed 6/22

Clock Cycle 12283:
Completed 7/22

Clock Cycle 12284:
Completed 8/22

Clock Cycle 12285:
Completed 9/22

Clock Cycle 12286:
Completed 10/22
Memory at 1180 = 5064
Memory at 1484 = 3408

Clock Cycle 12287:
Completed 11/22

Clock Cycle 12288:
Completed 12/22

Clock Cycle 12289:
Completed 13/22

Clock Cycle 12290:
Completed 14/22

Clock Cycle 12291:
Completed 15/22

Clock Cycle 12292:
Completed 16/22

Clock Cycle 12293:
Completed 17/22

Clock Cycle 12294:
Completed 18/22

Clock Cycle 12295:
Completed 19/22

Clock Cycle 12296:
Completed 20/22

Clock Cycle 12297:
Completed 21/22

Clock Cycle 12298:
Completed 22/22
$t3 = 10748
Finished Instruction lw 992 $t3 on Line 1750

Clock Cycle 12299:
Started sw 2624 3408 on Line 1746
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t3,$t0,748
$t3 = 3232

Clock Cycle 12300:
Completed 2/12
DRAM Request(Read) Issued for lw 3396 $t2 on Line 1758

Clock Cycle 12301:
Completed 3/12

Clock Cycle 12302:
Completed 4/12

Clock Cycle 12303:
Completed 5/12

Clock Cycle 12304:
Completed 6/12

Clock Cycle 12305:
Completed 7/12

Clock Cycle 12306:
Completed 8/12

Clock Cycle 12307:
Completed 9/12

Clock Cycle 12308:
Completed 10/12

Clock Cycle 12309:
Completed 11/12

Clock Cycle 12310:
Completed 12/12
Finished Instruction sw 2624 3408 on Line 1746

Clock Cycle 12311:
Started sw 2104 6304 on Line 1749
Completed 1/2

Clock Cycle 12312:
Completed 2/2
Finished Instruction sw 2104 6304 on Line 1749

Clock Cycle 12313:
Started sw 2460 4132 on Line 1756
Completed 1/2

Clock Cycle 12314:
Completed 2/2
Finished Instruction sw 2460 4132 on Line 1756

Clock Cycle 12315:
Started sw 3244 0 on Line 1754
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12316:
Completed 2/22

Clock Cycle 12317:
Completed 3/22

Clock Cycle 12318:
Completed 4/22

Clock Cycle 12319:
Completed 5/22

Clock Cycle 12320:
Completed 6/22

Clock Cycle 12321:
Completed 7/22

Clock Cycle 12322:
Completed 8/22

Clock Cycle 12323:
Completed 9/22

Clock Cycle 12324:
Completed 10/22
Memory at 2104 = 6304
Memory at 2460 = 4132
Memory at 2624 = 3408

Clock Cycle 12325:
Completed 11/22

Clock Cycle 12326:
Completed 12/22

Clock Cycle 12327:
Completed 13/22

Clock Cycle 12328:
Completed 14/22

Clock Cycle 12329:
Completed 15/22

Clock Cycle 12330:
Completed 16/22

Clock Cycle 12331:
Completed 17/22

Clock Cycle 12332:
Completed 18/22

Clock Cycle 12333:
Completed 19/22

Clock Cycle 12334:
Completed 20/22

Clock Cycle 12335:
Completed 21/22

Clock Cycle 12336:
Completed 22/22
Finished Instruction sw 3244 0 on Line 1754

Clock Cycle 12337:
Started lw 3396 $t2 on Line 1758
Completed 1/2

Clock Cycle 12338:
Completed 2/2
$t2 = 0
Finished Instruction lw 3396 $t2 on Line 1758

Clock Cycle 12339:
DRAM Request(Read) Issued for lw 708 $t2 on Line 1759

Clock Cycle 12340:
Started lw 708 $t2 on Line 1759
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t3,1804
$t0 = 5036

Clock Cycle 12341:
Completed 2/22
DRAM Request(Write) Issued for sw 2380 5036 on Line 1761

Clock Cycle 12342:
Completed 3/22
DRAM Request(Write) Issued for sw 2020 0 on Line 1762

Clock Cycle 12343:
Completed 4/22
DRAM Request(Read) Issued for lw 1656 $t3 on Line 1763

Clock Cycle 12344:
Completed 5/22

Clock Cycle 12345:
Completed 6/22

Clock Cycle 12346:
Completed 7/22

Clock Cycle 12347:
Completed 8/22

Clock Cycle 12348:
Completed 9/22

Clock Cycle 12349:
Completed 10/22

Clock Cycle 12350:
Completed 11/22

Clock Cycle 12351:
Completed 12/22

Clock Cycle 12352:
Completed 13/22

Clock Cycle 12353:
Completed 14/22

Clock Cycle 12354:
Completed 15/22

Clock Cycle 12355:
Completed 16/22

Clock Cycle 12356:
Completed 17/22

Clock Cycle 12357:
Completed 18/22

Clock Cycle 12358:
Completed 19/22

Clock Cycle 12359:
Completed 20/22

Clock Cycle 12360:
Completed 21/22

Clock Cycle 12361:
Completed 22/22
$t2 = 0
Finished Instruction lw 708 $t2 on Line 1759

Clock Cycle 12362:
Started sw 2380 5036 on Line 1761
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3780 0 on Line 1764

Clock Cycle 12363:
Completed 2/12
addi$t1,$t1,1068
$t1 = 1068

Clock Cycle 12364:
Completed 3/12
addi$t1,$t1,1980
$t1 = 3048

Clock Cycle 12365:
Completed 4/12
addi$t2,$t0,1332
$t2 = 6368

Clock Cycle 12366:
Completed 5/12
DRAM Request(Read) Issued for lw 2872 $t1 on Line 1768

Clock Cycle 12367:
Completed 6/12
DRAM Request(Write) Issued for sw 56 6368 on Line 1769

Clock Cycle 12368:
Completed 7/12

Clock Cycle 12369:
Completed 8/12

Clock Cycle 12370:
Completed 9/12

Clock Cycle 12371:
Completed 10/12

Clock Cycle 12372:
Completed 11/12

Clock Cycle 12373:
Completed 12/12
Finished Instruction sw 2380 5036 on Line 1761

Clock Cycle 12374:
Started lw 2872 $t1 on Line 1768
Completed 1/2

Clock Cycle 12375:
Completed 2/2
$t1 = 0
Finished Instruction lw 2872 $t1 on Line 1768

Clock Cycle 12376:
Started sw 2020 0 on Line 1762
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2752 0 on Line 1770

Clock Cycle 12377:
Completed 2/22

Clock Cycle 12378:
Completed 3/22

Clock Cycle 12379:
Completed 4/22

Clock Cycle 12380:
Completed 5/22

Clock Cycle 12381:
Completed 6/22

Clock Cycle 12382:
Completed 7/22

Clock Cycle 12383:
Completed 8/22

Clock Cycle 12384:
Completed 9/22

Clock Cycle 12385:
Completed 10/22
Memory at 2380 = 5036

Clock Cycle 12386:
Completed 11/22

Clock Cycle 12387:
Completed 12/22

Clock Cycle 12388:
Completed 13/22

Clock Cycle 12389:
Completed 14/22

Clock Cycle 12390:
Completed 15/22

Clock Cycle 12391:
Completed 16/22

Clock Cycle 12392:
Completed 17/22

Clock Cycle 12393:
Completed 18/22

Clock Cycle 12394:
Completed 19/22

Clock Cycle 12395:
Completed 20/22

Clock Cycle 12396:
Completed 21/22

Clock Cycle 12397:
Completed 22/22
Finished Instruction sw 2020 0 on Line 1762

Clock Cycle 12398:
Started lw 1656 $t3 on Line 1763
Completed 1/2

Clock Cycle 12399:
Completed 2/2
$t3 = 2248
Finished Instruction lw 1656 $t3 on Line 1763

Clock Cycle 12400:
Started sw 3780 0 on Line 1764
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t3,$t1,1952
$t3 = 1952

Clock Cycle 12401:
Completed 2/22
DRAM Request(Write) Issued for sw 3816 0 on Line 1772

Clock Cycle 12402:
Completed 3/22
DRAM Request(Read) Issued for lw 2104 $t2 on Line 1773

Clock Cycle 12403:
Completed 4/22
DRAM Request(Write) Issued for sw 1152 5036 on Line 1774

Clock Cycle 12404:
Completed 5/22

Clock Cycle 12405:
Completed 6/22

Clock Cycle 12406:
Completed 7/22

Clock Cycle 12407:
Completed 8/22

Clock Cycle 12408:
Completed 9/22

Clock Cycle 12409:
Completed 10/22

Clock Cycle 12410:
Completed 11/22

Clock Cycle 12411:
Completed 12/22

Clock Cycle 12412:
Completed 13/22

Clock Cycle 12413:
Completed 14/22

Clock Cycle 12414:
Completed 15/22

Clock Cycle 12415:
Completed 16/22

Clock Cycle 12416:
Completed 17/22

Clock Cycle 12417:
Completed 18/22

Clock Cycle 12418:
Completed 19/22

Clock Cycle 12419:
Completed 20/22

Clock Cycle 12420:
Completed 21/22

Clock Cycle 12421:
Completed 22/22
Finished Instruction sw 3780 0 on Line 1764

Clock Cycle 12422:
Started sw 3816 0 on Line 1772
Completed 1/2

Clock Cycle 12423:
Completed 2/2
Finished Instruction sw 3816 0 on Line 1772

Clock Cycle 12424:
Started sw 2752 0 on Line 1770
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12425:
Completed 2/22

Clock Cycle 12426:
Completed 3/22

Clock Cycle 12427:
Completed 4/22

Clock Cycle 12428:
Completed 5/22

Clock Cycle 12429:
Completed 6/22

Clock Cycle 12430:
Completed 7/22

Clock Cycle 12431:
Completed 8/22

Clock Cycle 12432:
Completed 9/22

Clock Cycle 12433:
Completed 10/22
Memory at 3816 = 0

Clock Cycle 12434:
Completed 11/22

Clock Cycle 12435:
Completed 12/22

Clock Cycle 12436:
Completed 13/22

Clock Cycle 12437:
Completed 14/22

Clock Cycle 12438:
Completed 15/22

Clock Cycle 12439:
Completed 16/22

Clock Cycle 12440:
Completed 17/22

Clock Cycle 12441:
Completed 18/22

Clock Cycle 12442:
Completed 19/22

Clock Cycle 12443:
Completed 20/22

Clock Cycle 12444:
Completed 21/22

Clock Cycle 12445:
Completed 22/22
Finished Instruction sw 2752 0 on Line 1770

Clock Cycle 12446:
Started lw 2104 $t2 on Line 1773
Completed 1/2

Clock Cycle 12447:
Completed 2/2
$t2 = 6304
Finished Instruction lw 2104 $t2 on Line 1773

Clock Cycle 12448:
Started sw 56 6368 on Line 1769
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2876 $t2 on Line 1775

Clock Cycle 12449:
Completed 2/22
DRAM Request(Write) Issued for sw 2808 0 on Line 1776

Clock Cycle 12450:
Completed 3/22

Clock Cycle 12451:
Completed 4/22

Clock Cycle 12452:
Completed 5/22

Clock Cycle 12453:
Completed 6/22

Clock Cycle 12454:
Completed 7/22

Clock Cycle 12455:
Completed 8/22

Clock Cycle 12456:
Completed 9/22

Clock Cycle 12457:
Completed 10/22

Clock Cycle 12458:
Completed 11/22

Clock Cycle 12459:
Completed 12/22

Clock Cycle 12460:
Completed 13/22

Clock Cycle 12461:
Completed 14/22

Clock Cycle 12462:
Completed 15/22

Clock Cycle 12463:
Completed 16/22

Clock Cycle 12464:
Completed 17/22

Clock Cycle 12465:
Completed 18/22

Clock Cycle 12466:
Completed 19/22

Clock Cycle 12467:
Completed 20/22

Clock Cycle 12468:
Completed 21/22

Clock Cycle 12469:
Completed 22/22
Finished Instruction sw 56 6368 on Line 1769

Clock Cycle 12470:
Started lw 2876 $t2 on Line 1775
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12471:
Completed 2/22

Clock Cycle 12472:
Completed 3/22

Clock Cycle 12473:
Completed 4/22

Clock Cycle 12474:
Completed 5/22

Clock Cycle 12475:
Completed 6/22

Clock Cycle 12476:
Completed 7/22

Clock Cycle 12477:
Completed 8/22

Clock Cycle 12478:
Completed 9/22

Clock Cycle 12479:
Completed 10/22
Memory at 56 = 6368

Clock Cycle 12480:
Completed 11/22

Clock Cycle 12481:
Completed 12/22

Clock Cycle 12482:
Completed 13/22

Clock Cycle 12483:
Completed 14/22

Clock Cycle 12484:
Completed 15/22

Clock Cycle 12485:
Completed 16/22

Clock Cycle 12486:
Completed 17/22

Clock Cycle 12487:
Completed 18/22

Clock Cycle 12488:
Completed 19/22

Clock Cycle 12489:
Completed 20/22

Clock Cycle 12490:
Completed 21/22

Clock Cycle 12491:
Completed 22/22
$t2 = 0
Finished Instruction lw 2876 $t2 on Line 1775

Clock Cycle 12492:
Started sw 2808 0 on Line 1776
Completed 1/2
DRAM Request(Read) Issued for lw 3996 $t2 on Line 1777

Clock Cycle 12493:
Completed 2/2
Finished Instruction sw 2808 0 on Line 1776
DRAM Request(Write) Issued for sw 2952 4132 on Line 1778

Clock Cycle 12494:
Started sw 1152 5036 on Line 1774
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2296 $t1 on Line 1779

Clock Cycle 12495:
Completed 2/22
DRAM Request(Read) Issued for lw 2036 $t4 on Line 1780

Clock Cycle 12496:
Completed 3/22
DRAM Request(Write) Issued for sw 492 5036 on Line 1781

Clock Cycle 12497:
Completed 4/22
DRAM Request(Read) Issued for lw 2820 $t3 on Line 1782

Clock Cycle 12498:
Completed 5/22

Clock Cycle 12499:
Completed 6/22

Clock Cycle 12500:
Completed 7/22

Clock Cycle 12501:
Completed 8/22

Clock Cycle 12502:
Completed 9/22

Clock Cycle 12503:
Completed 10/22

Clock Cycle 12504:
Completed 11/22

Clock Cycle 12505:
Completed 12/22

Clock Cycle 12506:
Completed 13/22

Clock Cycle 12507:
Completed 14/22

Clock Cycle 12508:
Completed 15/22

Clock Cycle 12509:
Completed 16/22

Clock Cycle 12510:
Completed 17/22

Clock Cycle 12511:
Completed 18/22

Clock Cycle 12512:
Completed 19/22

Clock Cycle 12513:
Completed 20/22

Clock Cycle 12514:
Completed 21/22

Clock Cycle 12515:
Completed 22/22
Finished Instruction sw 1152 5036 on Line 1774

Clock Cycle 12516:
Started lw 2036 $t4 on Line 1780
Completed 1/2

Clock Cycle 12517:
Completed 2/2
$t4 = 0
Finished Instruction lw 2036 $t4 on Line 1780

Clock Cycle 12518:
Started sw 2952 4132 on Line 1778
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12519:
Completed 2/22

Clock Cycle 12520:
Completed 3/22

Clock Cycle 12521:
Completed 4/22

Clock Cycle 12522:
Completed 5/22

Clock Cycle 12523:
Completed 6/22

Clock Cycle 12524:
Completed 7/22

Clock Cycle 12525:
Completed 8/22

Clock Cycle 12526:
Completed 9/22

Clock Cycle 12527:
Completed 10/22
Memory at 1152 = 5036

Clock Cycle 12528:
Completed 11/22

Clock Cycle 12529:
Completed 12/22

Clock Cycle 12530:
Completed 13/22

Clock Cycle 12531:
Completed 14/22

Clock Cycle 12532:
Completed 15/22

Clock Cycle 12533:
Completed 16/22

Clock Cycle 12534:
Completed 17/22

Clock Cycle 12535:
Completed 18/22

Clock Cycle 12536:
Completed 19/22

Clock Cycle 12537:
Completed 20/22

Clock Cycle 12538:
Completed 21/22

Clock Cycle 12539:
Completed 22/22
Finished Instruction sw 2952 4132 on Line 1778

Clock Cycle 12540:
Started lw 2296 $t1 on Line 1779
Completed 1/2

Clock Cycle 12541:
Completed 2/2
$t1 = 0
Finished Instruction lw 2296 $t1 on Line 1779

Clock Cycle 12542:
Started lw 2820 $t3 on Line 1782
Completed 1/2
addi$t1,$t1,3520
$t1 = 3520

Clock Cycle 12543:
Completed 2/2
$t3 = 3964
Finished Instruction lw 2820 $t3 on Line 1782
DRAM Request(Read) Issued for lw 204 $t0 on Line 1784

Clock Cycle 12544:
Started lw 3996 $t2 on Line 1777
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12545:
Completed 2/22

Clock Cycle 12546:
Completed 3/22

Clock Cycle 12547:
Completed 4/22

Clock Cycle 12548:
Completed 5/22

Clock Cycle 12549:
Completed 6/22

Clock Cycle 12550:
Completed 7/22

Clock Cycle 12551:
Completed 8/22

Clock Cycle 12552:
Completed 9/22

Clock Cycle 12553:
Completed 10/22
Memory at 2952 = 4132

Clock Cycle 12554:
Completed 11/22

Clock Cycle 12555:
Completed 12/22

Clock Cycle 12556:
Completed 13/22

Clock Cycle 12557:
Completed 14/22

Clock Cycle 12558:
Completed 15/22

Clock Cycle 12559:
Completed 16/22

Clock Cycle 12560:
Completed 17/22

Clock Cycle 12561:
Completed 18/22

Clock Cycle 12562:
Completed 19/22

Clock Cycle 12563:
Completed 20/22

Clock Cycle 12564:
Completed 21/22

Clock Cycle 12565:
Completed 22/22
$t2 = 0
Finished Instruction lw 3996 $t2 on Line 1777

Clock Cycle 12566:
Started sw 492 5036 on Line 1781
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 12567:
Completed 2/12

Clock Cycle 12568:
Completed 3/12

Clock Cycle 12569:
Completed 4/12

Clock Cycle 12570:
Completed 5/12

Clock Cycle 12571:
Completed 6/12

Clock Cycle 12572:
Completed 7/12

Clock Cycle 12573:
Completed 8/12

Clock Cycle 12574:
Completed 9/12

Clock Cycle 12575:
Completed 10/12

Clock Cycle 12576:
Completed 11/12

Clock Cycle 12577:
Completed 12/12
Finished Instruction sw 492 5036 on Line 1781

Clock Cycle 12578:
Started lw 204 $t0 on Line 1784
Completed 1/2

Clock Cycle 12579:
Completed 2/2
$t0 = 0
Finished Instruction lw 204 $t0 on Line 1784

Clock Cycle 12580:
DRAM Request(Write) Issued for sw 1812 0 on Line 1785

Clock Cycle 12581:
Started sw 1812 0 on Line 1785
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2040 0 on Line 1786

Clock Cycle 12582:
Completed 2/22
DRAM Request(Write) Issued for sw 712 3964 on Line 1787

Clock Cycle 12583:
Completed 3/22
DRAM Request(Write) Issued for sw 1120 0 on Line 1788

Clock Cycle 12584:
Completed 4/22
DRAM Request(Read) Issued for lw 1212 $t3 on Line 1789

Clock Cycle 12585:
Completed 5/22
DRAM Request(Read) Issued for lw 1488 $t1 on Line 1790

Clock Cycle 12586:
Completed 6/22
addi$t0,$t0,1628
$t0 = 1628

Clock Cycle 12587:
Completed 7/22
addi$t2,$t4,984
$t2 = 984

Clock Cycle 12588:
Completed 8/22
DRAM Request(Write) Issued for sw 3048 984 on Line 1793

Clock Cycle 12589:
Completed 9/22
DRAM Request(Read) Issued for lw 652 $t2 on Line 1794

Clock Cycle 12590:
Completed 10/22
Memory at 492 = 5036

Clock Cycle 12591:
Completed 11/22

Clock Cycle 12592:
Completed 12/22

Clock Cycle 12593:
Completed 13/22

Clock Cycle 12594:
Completed 14/22

Clock Cycle 12595:
Completed 15/22

Clock Cycle 12596:
Completed 16/22

Clock Cycle 12597:
Completed 17/22

Clock Cycle 12598:
Completed 18/22

Clock Cycle 12599:
Completed 19/22

Clock Cycle 12600:
Completed 20/22

Clock Cycle 12601:
Completed 21/22

Clock Cycle 12602:
Completed 22/22
Finished Instruction sw 1812 0 on Line 1785

Clock Cycle 12603:
Started lw 1488 $t1 on Line 1790
Completed 1/2

Clock Cycle 12604:
Completed 2/2
$t1 = 228
Finished Instruction lw 1488 $t1 on Line 1790

Clock Cycle 12605:
Started sw 2040 0 on Line 1786
Completed 1/2
addi$t1,$t1,3020
$t1 = 3248

Clock Cycle 12606:
Completed 2/2
Finished Instruction sw 2040 0 on Line 1786
DRAM Request(Write) Issued for sw 1592 3248 on Line 1796

Clock Cycle 12607:
Started sw 1120 0 on Line 1788
Completed 1/2
DRAM Request(Read) Issued for lw 2428 $t1 on Line 1797

Clock Cycle 12608:
Completed 2/2
Finished Instruction sw 1120 0 on Line 1788
DRAM Request(Write) Issued for sw 3996 0 on Line 1798

Clock Cycle 12609:
Started lw 1212 $t3 on Line 1789
Completed 1/2

Clock Cycle 12610:
Completed 2/2
$t3 = 0
Finished Instruction lw 1212 $t3 on Line 1789

Clock Cycle 12611:
Started sw 1592 3248 on Line 1796
Completed 1/2

Clock Cycle 12612:
Completed 2/2
Finished Instruction sw 1592 3248 on Line 1796

Clock Cycle 12613:
Started sw 712 3964 on Line 1787
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12614:
Completed 2/22

Clock Cycle 12615:
Completed 3/22

Clock Cycle 12616:
Completed 4/22

Clock Cycle 12617:
Completed 5/22

Clock Cycle 12618:
Completed 6/22

Clock Cycle 12619:
Completed 7/22

Clock Cycle 12620:
Completed 8/22

Clock Cycle 12621:
Completed 9/22

Clock Cycle 12622:
Completed 10/22
Memory at 1592 = 3248

Clock Cycle 12623:
Completed 11/22

Clock Cycle 12624:
Completed 12/22

Clock Cycle 12625:
Completed 13/22

Clock Cycle 12626:
Completed 14/22

Clock Cycle 12627:
Completed 15/22

Clock Cycle 12628:
Completed 16/22

Clock Cycle 12629:
Completed 17/22

Clock Cycle 12630:
Completed 18/22

Clock Cycle 12631:
Completed 19/22

Clock Cycle 12632:
Completed 20/22

Clock Cycle 12633:
Completed 21/22

Clock Cycle 12634:
Completed 22/22
Finished Instruction sw 712 3964 on Line 1787

Clock Cycle 12635:
Started lw 652 $t2 on Line 1794
Completed 1/2

Clock Cycle 12636:
Completed 2/2
$t2 = 0
Finished Instruction lw 652 $t2 on Line 1794

Clock Cycle 12637:
Started sw 3048 984 on Line 1793
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t2,348
$t0 = 348

Clock Cycle 12638:
Completed 2/22
addi$t0,$t0,3448
$t0 = 3796

Clock Cycle 12639:
Completed 3/22
DRAM Request(Read) Issued for lw 1532 $t3 on Line 1801

Clock Cycle 12640:
Completed 4/22

Clock Cycle 12641:
Completed 5/22

Clock Cycle 12642:
Completed 6/22

Clock Cycle 12643:
Completed 7/22

Clock Cycle 12644:
Completed 8/22

Clock Cycle 12645:
Completed 9/22

Clock Cycle 12646:
Completed 10/22
Memory at 712 = 3964

Clock Cycle 12647:
Completed 11/22

Clock Cycle 12648:
Completed 12/22

Clock Cycle 12649:
Completed 13/22

Clock Cycle 12650:
Completed 14/22

Clock Cycle 12651:
Completed 15/22

Clock Cycle 12652:
Completed 16/22

Clock Cycle 12653:
Completed 17/22

Clock Cycle 12654:
Completed 18/22

Clock Cycle 12655:
Completed 19/22

Clock Cycle 12656:
Completed 20/22

Clock Cycle 12657:
Completed 21/22

Clock Cycle 12658:
Completed 22/22
Finished Instruction sw 3048 984 on Line 1793

Clock Cycle 12659:
Started lw 2428 $t1 on Line 1797
Completed 1/2

Clock Cycle 12660:
Completed 2/2
$t1 = 3172
Finished Instruction lw 2428 $t1 on Line 1797

Clock Cycle 12661:
Started sw 3996 0 on Line 1798
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3372 $t1 on Line 1802

Clock Cycle 12662:
Completed 2/22

Clock Cycle 12663:
Completed 3/22

Clock Cycle 12664:
Completed 4/22

Clock Cycle 12665:
Completed 5/22

Clock Cycle 12666:
Completed 6/22

Clock Cycle 12667:
Completed 7/22

Clock Cycle 12668:
Completed 8/22

Clock Cycle 12669:
Completed 9/22

Clock Cycle 12670:
Completed 10/22
Memory at 3048 = 984

Clock Cycle 12671:
Completed 11/22

Clock Cycle 12672:
Completed 12/22

Clock Cycle 12673:
Completed 13/22

Clock Cycle 12674:
Completed 14/22

Clock Cycle 12675:
Completed 15/22

Clock Cycle 12676:
Completed 16/22

Clock Cycle 12677:
Completed 17/22

Clock Cycle 12678:
Completed 18/22

Clock Cycle 12679:
Completed 19/22

Clock Cycle 12680:
Completed 20/22

Clock Cycle 12681:
Completed 21/22

Clock Cycle 12682:
Completed 22/22
Finished Instruction sw 3996 0 on Line 1798

Clock Cycle 12683:
Started lw 3372 $t1 on Line 1802
Completed 1/2

Clock Cycle 12684:
Completed 2/2
$t1 = 0
Finished Instruction lw 3372 $t1 on Line 1802

Clock Cycle 12685:
Started lw 1532 $t3 on Line 1801
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12686:
Completed 2/22

Clock Cycle 12687:
Completed 3/22

Clock Cycle 12688:
Completed 4/22

Clock Cycle 12689:
Completed 5/22

Clock Cycle 12690:
Completed 6/22

Clock Cycle 12691:
Completed 7/22

Clock Cycle 12692:
Completed 8/22

Clock Cycle 12693:
Completed 9/22

Clock Cycle 12694:
Completed 10/22

Clock Cycle 12695:
Completed 11/22

Clock Cycle 12696:
Completed 12/22

Clock Cycle 12697:
Completed 13/22

Clock Cycle 12698:
Completed 14/22

Clock Cycle 12699:
Completed 15/22

Clock Cycle 12700:
Completed 16/22

Clock Cycle 12701:
Completed 17/22

Clock Cycle 12702:
Completed 18/22

Clock Cycle 12703:
Completed 19/22

Clock Cycle 12704:
Completed 20/22

Clock Cycle 12705:
Completed 21/22

Clock Cycle 12706:
Completed 22/22
$t3 = 0
Finished Instruction lw 1532 $t3 on Line 1801

Clock Cycle 12707:
addi$t2,$t3,3244
$t2 = 3244

Clock Cycle 12708:
DRAM Request(Read) Issued for lw 3008 $t2 on Line 1804

Clock Cycle 12709:
Started lw 3008 $t2 on Line 1804
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2228 0 on Line 1805

Clock Cycle 12710:
Completed 2/12
DRAM Request(Write) Issued for sw 3716 0 on Line 1806

Clock Cycle 12711:
Completed 3/12
DRAM Request(Read) Issued for lw 880 $t4 on Line 1807

Clock Cycle 12712:
Completed 4/12
DRAM Request(Write) Issued for sw 68 0 on Line 1808

Clock Cycle 12713:
Completed 5/12

Clock Cycle 12714:
Completed 6/12

Clock Cycle 12715:
Completed 7/12

Clock Cycle 12716:
Completed 8/12

Clock Cycle 12717:
Completed 9/12

Clock Cycle 12718:
Completed 10/12

Clock Cycle 12719:
Completed 11/12

Clock Cycle 12720:
Completed 12/12
$t2 = 0
Finished Instruction lw 3008 $t2 on Line 1804

Clock Cycle 12721:
Started sw 2228 0 on Line 1805
Completed 1/2

Clock Cycle 12722:
Completed 2/2
Finished Instruction sw 2228 0 on Line 1805

Clock Cycle 12723:
Started lw 880 $t4 on Line 1807
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12724:
Completed 2/22

Clock Cycle 12725:
Completed 3/22

Clock Cycle 12726:
Completed 4/22

Clock Cycle 12727:
Completed 5/22

Clock Cycle 12728:
Completed 6/22

Clock Cycle 12729:
Completed 7/22

Clock Cycle 12730:
Completed 8/22

Clock Cycle 12731:
Completed 9/22

Clock Cycle 12732:
Completed 10/22
Memory at 2228 = 0

Clock Cycle 12733:
Completed 11/22

Clock Cycle 12734:
Completed 12/22

Clock Cycle 12735:
Completed 13/22

Clock Cycle 12736:
Completed 14/22

Clock Cycle 12737:
Completed 15/22

Clock Cycle 12738:
Completed 16/22

Clock Cycle 12739:
Completed 17/22

Clock Cycle 12740:
Completed 18/22

Clock Cycle 12741:
Completed 19/22

Clock Cycle 12742:
Completed 20/22

Clock Cycle 12743:
Completed 21/22

Clock Cycle 12744:
Completed 22/22
$t4 = 0
Finished Instruction lw 880 $t4 on Line 1807

Clock Cycle 12745:
Started sw 68 0 on Line 1808
Completed 1/2
DRAM Request(Read) Issued for lw 3332 $t4 on Line 1809

Clock Cycle 12746:
Completed 2/2
Finished Instruction sw 68 0 on Line 1808
DRAM Request(Write) Issued for sw 1364 0 on Line 1810

Clock Cycle 12747:
Started sw 3716 0 on Line 1806
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12748:
Completed 2/22

Clock Cycle 12749:
Completed 3/22

Clock Cycle 12750:
Completed 4/22

Clock Cycle 12751:
Completed 5/22

Clock Cycle 12752:
Completed 6/22

Clock Cycle 12753:
Completed 7/22

Clock Cycle 12754:
Completed 8/22

Clock Cycle 12755:
Completed 9/22

Clock Cycle 12756:
Completed 10/22

Clock Cycle 12757:
Completed 11/22

Clock Cycle 12758:
Completed 12/22

Clock Cycle 12759:
Completed 13/22

Clock Cycle 12760:
Completed 14/22

Clock Cycle 12761:
Completed 15/22

Clock Cycle 12762:
Completed 16/22

Clock Cycle 12763:
Completed 17/22

Clock Cycle 12764:
Completed 18/22

Clock Cycle 12765:
Completed 19/22

Clock Cycle 12766:
Completed 20/22

Clock Cycle 12767:
Completed 21/22

Clock Cycle 12768:
Completed 22/22
Finished Instruction sw 3716 0 on Line 1806

Clock Cycle 12769:
Started lw 3332 $t4 on Line 1809
Completed 1/2

Clock Cycle 12770:
Completed 2/2
$t4 = 0
Finished Instruction lw 3332 $t4 on Line 1809

Clock Cycle 12771:
Started sw 1364 0 on Line 1810
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2960 $t4 on Line 1811

Clock Cycle 12772:
Completed 2/22
DRAM Request(Read) Issued for lw 896 $t3 on Line 1812

Clock Cycle 12773:
Completed 3/22
addi$t2,$t0,2148
$t2 = 5944

Clock Cycle 12774:
Completed 4/22
DRAM Request(Read) Issued for lw 988 $t2 on Line 1814

Clock Cycle 12775:
Completed 5/22

Clock Cycle 12776:
Completed 6/22

Clock Cycle 12777:
Completed 7/22

Clock Cycle 12778:
Completed 8/22

Clock Cycle 12779:
Completed 9/22

Clock Cycle 12780:
Completed 10/22

Clock Cycle 12781:
Completed 11/22

Clock Cycle 12782:
Completed 12/22

Clock Cycle 12783:
Completed 13/22

Clock Cycle 12784:
Completed 14/22

Clock Cycle 12785:
Completed 15/22

Clock Cycle 12786:
Completed 16/22

Clock Cycle 12787:
Completed 17/22

Clock Cycle 12788:
Completed 18/22

Clock Cycle 12789:
Completed 19/22

Clock Cycle 12790:
Completed 20/22

Clock Cycle 12791:
Completed 21/22

Clock Cycle 12792:
Completed 22/22
Finished Instruction sw 1364 0 on Line 1810

Clock Cycle 12793:
Started lw 896 $t3 on Line 1812
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12794:
Completed 2/22

Clock Cycle 12795:
Completed 3/22

Clock Cycle 12796:
Completed 4/22

Clock Cycle 12797:
Completed 5/22

Clock Cycle 12798:
Completed 6/22

Clock Cycle 12799:
Completed 7/22

Clock Cycle 12800:
Completed 8/22

Clock Cycle 12801:
Completed 9/22

Clock Cycle 12802:
Completed 10/22

Clock Cycle 12803:
Completed 11/22

Clock Cycle 12804:
Completed 12/22

Clock Cycle 12805:
Completed 13/22

Clock Cycle 12806:
Completed 14/22

Clock Cycle 12807:
Completed 15/22

Clock Cycle 12808:
Completed 16/22

Clock Cycle 12809:
Completed 17/22

Clock Cycle 12810:
Completed 18/22

Clock Cycle 12811:
Completed 19/22

Clock Cycle 12812:
Completed 20/22

Clock Cycle 12813:
Completed 21/22

Clock Cycle 12814:
Completed 22/22
$t3 = 0
Finished Instruction lw 896 $t3 on Line 1812

Clock Cycle 12815:
Started lw 988 $t2 on Line 1814
Completed 1/2

Clock Cycle 12816:
Completed 2/2
$t2 = 0
Finished Instruction lw 988 $t2 on Line 1814

Clock Cycle 12817:
Started lw 2960 $t4 on Line 1811
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t3,$t2,608
$t3 = 608

Clock Cycle 12818:
Completed 2/12
DRAM Request(Read) Issued for lw 144 $t3 on Line 1816

Clock Cycle 12819:
Completed 3/12
addi$t1,$t0,592
$t1 = 4388

Clock Cycle 12820:
Completed 4/12
DRAM Request(Read) Issued for lw 1556 $t0 on Line 1818

Clock Cycle 12821:
Completed 5/12

Clock Cycle 12822:
Completed 6/12

Clock Cycle 12823:
Completed 7/12

Clock Cycle 12824:
Completed 8/12

Clock Cycle 12825:
Completed 9/12

Clock Cycle 12826:
Completed 10/12

Clock Cycle 12827:
Completed 11/12

Clock Cycle 12828:
Completed 12/12
$t4 = 0
Finished Instruction lw 2960 $t4 on Line 1811

Clock Cycle 12829:
Started lw 144 $t3 on Line 1816
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 12830:
Completed 2/12

Clock Cycle 12831:
Completed 3/12

Clock Cycle 12832:
Completed 4/12

Clock Cycle 12833:
Completed 5/12

Clock Cycle 12834:
Completed 6/12

Clock Cycle 12835:
Completed 7/12

Clock Cycle 12836:
Completed 8/12

Clock Cycle 12837:
Completed 9/12

Clock Cycle 12838:
Completed 10/12

Clock Cycle 12839:
Completed 11/12

Clock Cycle 12840:
Completed 12/12
$t3 = 0
Finished Instruction lw 144 $t3 on Line 1816

Clock Cycle 12841:
Started lw 1556 $t0 on Line 1818
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t3,20
$t4 = 20

Clock Cycle 12842:
Completed 2/12
addi$t2,$t2,156
$t2 = 156

Clock Cycle 12843:
Completed 3/12

Clock Cycle 12844:
Completed 4/12

Clock Cycle 12845:
Completed 5/12

Clock Cycle 12846:
Completed 6/12

Clock Cycle 12847:
Completed 7/12

Clock Cycle 12848:
Completed 8/12

Clock Cycle 12849:
Completed 9/12

Clock Cycle 12850:
Completed 10/12

Clock Cycle 12851:
Completed 11/12

Clock Cycle 12852:
Completed 12/12
$t0 = 4092
Finished Instruction lw 1556 $t0 on Line 1818

Clock Cycle 12853:
DRAM Request(Write) Issued for sw 404 4092 on Line 1821

Clock Cycle 12854:
Started sw 404 4092 on Line 1821
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3396 $t4 on Line 1822

Clock Cycle 12855:
Completed 2/12
DRAM Request(Write) Issued for sw 1456 0 on Line 1823

Clock Cycle 12856:
Completed 3/12
addi$t1,$t3,2000
$t1 = 2000

Clock Cycle 12857:
Completed 4/12
DRAM Request(Write) Issued for sw 604 0 on Line 1825

Clock Cycle 12858:
Completed 5/12
addi$t1,$t2,1104
$t1 = 1260

Clock Cycle 12859:
Completed 6/12
DRAM Request(Write) Issued for sw 2628 0 on Line 1827

Clock Cycle 12860:
Completed 7/12
addi$t3,$t0,808
$t3 = 4900

Clock Cycle 12861:
Completed 8/12

Clock Cycle 12862:
Completed 9/12

Clock Cycle 12863:
Completed 10/12

Clock Cycle 12864:
Completed 11/12

Clock Cycle 12865:
Completed 12/12
Finished Instruction sw 404 4092 on Line 1821

Clock Cycle 12866:
Started sw 604 0 on Line 1825
Completed 1/2

Clock Cycle 12867:
Completed 2/2
Finished Instruction sw 604 0 on Line 1825

Clock Cycle 12868:
Started lw 3396 $t4 on Line 1822
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12869:
Completed 2/22

Clock Cycle 12870:
Completed 3/22

Clock Cycle 12871:
Completed 4/22

Clock Cycle 12872:
Completed 5/22

Clock Cycle 12873:
Completed 6/22

Clock Cycle 12874:
Completed 7/22

Clock Cycle 12875:
Completed 8/22

Clock Cycle 12876:
Completed 9/22

Clock Cycle 12877:
Completed 10/22
Memory at 404 = 4092

Clock Cycle 12878:
Completed 11/22

Clock Cycle 12879:
Completed 12/22

Clock Cycle 12880:
Completed 13/22

Clock Cycle 12881:
Completed 14/22

Clock Cycle 12882:
Completed 15/22

Clock Cycle 12883:
Completed 16/22

Clock Cycle 12884:
Completed 17/22

Clock Cycle 12885:
Completed 18/22

Clock Cycle 12886:
Completed 19/22

Clock Cycle 12887:
Completed 20/22

Clock Cycle 12888:
Completed 21/22

Clock Cycle 12889:
Completed 22/22
$t4 = 0
Finished Instruction lw 3396 $t4 on Line 1822

Clock Cycle 12890:
Started sw 1456 0 on Line 1823
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3360 $t4 on Line 1829

Clock Cycle 12891:
Completed 2/12
DRAM Request(Read) Issued for lw 2968 $t0 on Line 1830

Clock Cycle 12892:
Completed 3/12
DRAM Request(Read) Issued for lw 2052 $t1 on Line 1831

Clock Cycle 12893:
Completed 4/12
DRAM Request(Write) Issued for sw 3780 4900 on Line 1832

Clock Cycle 12894:
Completed 5/12

Clock Cycle 12895:
Completed 6/12

Clock Cycle 12896:
Completed 7/12

Clock Cycle 12897:
Completed 8/12

Clock Cycle 12898:
Completed 9/12

Clock Cycle 12899:
Completed 10/12

Clock Cycle 12900:
Completed 11/12

Clock Cycle 12901:
Completed 12/12
Finished Instruction sw 1456 0 on Line 1823

Clock Cycle 12902:
Started lw 3360 $t4 on Line 1829
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12903:
Completed 2/22

Clock Cycle 12904:
Completed 3/22

Clock Cycle 12905:
Completed 4/22

Clock Cycle 12906:
Completed 5/22

Clock Cycle 12907:
Completed 6/22

Clock Cycle 12908:
Completed 7/22

Clock Cycle 12909:
Completed 8/22

Clock Cycle 12910:
Completed 9/22

Clock Cycle 12911:
Completed 10/22
Memory at 1456 = 0

Clock Cycle 12912:
Completed 11/22

Clock Cycle 12913:
Completed 12/22

Clock Cycle 12914:
Completed 13/22

Clock Cycle 12915:
Completed 14/22

Clock Cycle 12916:
Completed 15/22

Clock Cycle 12917:
Completed 16/22

Clock Cycle 12918:
Completed 17/22

Clock Cycle 12919:
Completed 18/22

Clock Cycle 12920:
Completed 19/22

Clock Cycle 12921:
Completed 20/22

Clock Cycle 12922:
Completed 21/22

Clock Cycle 12923:
Completed 22/22
$t4 = 0
Finished Instruction lw 3360 $t4 on Line 1829

Clock Cycle 12924:
Started sw 3780 4900 on Line 1832
Completed 1/2
addi$t4,$t3,3888
$t4 = 8788

Clock Cycle 12925:
Completed 2/2
Finished Instruction sw 3780 4900 on Line 1832
DRAM Request(Read) Issued for lw 1824 $t2 on Line 1834

Clock Cycle 12926:
Started sw 2628 0 on Line 1827
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12927:
Completed 2/22

Clock Cycle 12928:
Completed 3/22

Clock Cycle 12929:
Completed 4/22

Clock Cycle 12930:
Completed 5/22

Clock Cycle 12931:
Completed 6/22

Clock Cycle 12932:
Completed 7/22

Clock Cycle 12933:
Completed 8/22

Clock Cycle 12934:
Completed 9/22

Clock Cycle 12935:
Completed 10/22
Memory at 3780 = 4900

Clock Cycle 12936:
Completed 11/22

Clock Cycle 12937:
Completed 12/22

Clock Cycle 12938:
Completed 13/22

Clock Cycle 12939:
Completed 14/22

Clock Cycle 12940:
Completed 15/22

Clock Cycle 12941:
Completed 16/22

Clock Cycle 12942:
Completed 17/22

Clock Cycle 12943:
Completed 18/22

Clock Cycle 12944:
Completed 19/22

Clock Cycle 12945:
Completed 20/22

Clock Cycle 12946:
Completed 21/22

Clock Cycle 12947:
Completed 22/22
Finished Instruction sw 2628 0 on Line 1827

Clock Cycle 12948:
Started lw 2968 $t0 on Line 1830
Completed 1/2

Clock Cycle 12949:
Completed 2/2
$t0 = 2704
Finished Instruction lw 2968 $t0 on Line 1830

Clock Cycle 12950:
Started lw 2052 $t1 on Line 1831
Completed 1/2

Clock Cycle 12951:
Completed 2/2
$t1 = 0
Finished Instruction lw 2052 $t1 on Line 1831

Clock Cycle 12952:
Started lw 1824 $t2 on Line 1834
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12953:
Completed 2/22

Clock Cycle 12954:
Completed 3/22

Clock Cycle 12955:
Completed 4/22

Clock Cycle 12956:
Completed 5/22

Clock Cycle 12957:
Completed 6/22

Clock Cycle 12958:
Completed 7/22

Clock Cycle 12959:
Completed 8/22

Clock Cycle 12960:
Completed 9/22

Clock Cycle 12961:
Completed 10/22

Clock Cycle 12962:
Completed 11/22

Clock Cycle 12963:
Completed 12/22

Clock Cycle 12964:
Completed 13/22

Clock Cycle 12965:
Completed 14/22

Clock Cycle 12966:
Completed 15/22

Clock Cycle 12967:
Completed 16/22

Clock Cycle 12968:
Completed 17/22

Clock Cycle 12969:
Completed 18/22

Clock Cycle 12970:
Completed 19/22

Clock Cycle 12971:
Completed 20/22

Clock Cycle 12972:
Completed 21/22

Clock Cycle 12973:
Completed 22/22
$t2 = 3580
Finished Instruction lw 1824 $t2 on Line 1834

Clock Cycle 12974:
DRAM Request(Write) Issued for sw 3472 3580 on Line 1835

Clock Cycle 12975:
Started sw 3472 3580 on Line 1835
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2364 $t1 on Line 1836

Clock Cycle 12976:
Completed 2/12
DRAM Request(Read) Issued for lw 560 $t2 on Line 1837

Clock Cycle 12977:
Completed 3/12
DRAM Request(Read) Issued for lw 3896 $t4 on Line 1838

Clock Cycle 12978:
Completed 4/12

Clock Cycle 12979:
Completed 5/12

Clock Cycle 12980:
Completed 6/12

Clock Cycle 12981:
Completed 7/12

Clock Cycle 12982:
Completed 8/12

Clock Cycle 12983:
Completed 9/12

Clock Cycle 12984:
Completed 10/12

Clock Cycle 12985:
Completed 11/12

Clock Cycle 12986:
Completed 12/12
Finished Instruction sw 3472 3580 on Line 1835

Clock Cycle 12987:
Started lw 3896 $t4 on Line 1838
Completed 1/2

Clock Cycle 12988:
Completed 2/2
$t4 = 4964
Finished Instruction lw 3896 $t4 on Line 1838

Clock Cycle 12989:
Started lw 560 $t2 on Line 1837
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12990:
Completed 2/22

Clock Cycle 12991:
Completed 3/22

Clock Cycle 12992:
Completed 4/22

Clock Cycle 12993:
Completed 5/22

Clock Cycle 12994:
Completed 6/22

Clock Cycle 12995:
Completed 7/22

Clock Cycle 12996:
Completed 8/22

Clock Cycle 12997:
Completed 9/22

Clock Cycle 12998:
Completed 10/22
Memory at 3472 = 3580

Clock Cycle 12999:
Completed 11/22

Clock Cycle 13000:
Completed 12/22

Clock Cycle 13001:
Completed 13/22

Clock Cycle 13002:
Completed 14/22

Clock Cycle 13003:
Completed 15/22

Clock Cycle 13004:
Completed 16/22

Clock Cycle 13005:
Completed 17/22

Clock Cycle 13006:
Completed 18/22

Clock Cycle 13007:
Completed 19/22

Clock Cycle 13008:
Completed 20/22

Clock Cycle 13009:
Completed 21/22

Clock Cycle 13010:
Completed 22/22
$t2 = 0
Finished Instruction lw 560 $t2 on Line 1837

Clock Cycle 13011:
Started lw 2364 $t1 on Line 1836
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1264 $t2 on Line 1839

Clock Cycle 13012:
Completed 2/12
DRAM Request(Read) Issued for lw 1304 $t3 on Line 1840

Clock Cycle 13013:
Completed 3/12

Clock Cycle 13014:
Completed 4/12

Clock Cycle 13015:
Completed 5/12

Clock Cycle 13016:
Completed 6/12

Clock Cycle 13017:
Completed 7/12

Clock Cycle 13018:
Completed 8/12

Clock Cycle 13019:
Completed 9/12

Clock Cycle 13020:
Completed 10/12

Clock Cycle 13021:
Completed 11/12

Clock Cycle 13022:
Completed 12/12
$t1 = 0
Finished Instruction lw 2364 $t1 on Line 1836

Clock Cycle 13023:
Started lw 1264 $t2 on Line 1839
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t0,3304
$t1 = 6008

Clock Cycle 13024:
Completed 2/12
DRAM Request(Write) Issued for sw 3028 4964 on Line 1842

Clock Cycle 13025:
Completed 3/12
DRAM Request(Read) Issued for lw 3060 $t0 on Line 1843

Clock Cycle 13026:
Completed 4/12

Clock Cycle 13027:
Completed 5/12

Clock Cycle 13028:
Completed 6/12

Clock Cycle 13029:
Completed 7/12

Clock Cycle 13030:
Completed 8/12

Clock Cycle 13031:
Completed 9/12

Clock Cycle 13032:
Completed 10/12

Clock Cycle 13033:
Completed 11/12

Clock Cycle 13034:
Completed 12/12
$t2 = 2412
Finished Instruction lw 1264 $t2 on Line 1839

Clock Cycle 13035:
Started lw 1304 $t3 on Line 1840
Completed 1/2
addi$t2,$t2,1136
$t2 = 3548

Clock Cycle 13036:
Completed 2/2
$t3 = 0
Finished Instruction lw 1304 $t3 on Line 1840

Clock Cycle 13037:
Started sw 3028 4964 on Line 1842
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3112 $t3 on Line 1845

Clock Cycle 13038:
Completed 2/12
addi$t1,$t1,1064
$t1 = 7072

Clock Cycle 13039:
Completed 3/12

Clock Cycle 13040:
Completed 4/12

Clock Cycle 13041:
Completed 5/12

Clock Cycle 13042:
Completed 6/12

Clock Cycle 13043:
Completed 7/12

Clock Cycle 13044:
Completed 8/12

Clock Cycle 13045:
Completed 9/12

Clock Cycle 13046:
Completed 10/12

Clock Cycle 13047:
Completed 11/12

Clock Cycle 13048:
Completed 12/12
Finished Instruction sw 3028 4964 on Line 1842

Clock Cycle 13049:
Started lw 3060 $t0 on Line 1843
Completed 1/2

Clock Cycle 13050:
Completed 2/2
$t0 = 0
Finished Instruction lw 3060 $t0 on Line 1843

Clock Cycle 13051:
Started lw 3112 $t3 on Line 1845
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13052:
Completed 2/22

Clock Cycle 13053:
Completed 3/22

Clock Cycle 13054:
Completed 4/22

Clock Cycle 13055:
Completed 5/22

Clock Cycle 13056:
Completed 6/22

Clock Cycle 13057:
Completed 7/22

Clock Cycle 13058:
Completed 8/22

Clock Cycle 13059:
Completed 9/22

Clock Cycle 13060:
Completed 10/22
Memory at 3028 = 4964

Clock Cycle 13061:
Completed 11/22

Clock Cycle 13062:
Completed 12/22

Clock Cycle 13063:
Completed 13/22

Clock Cycle 13064:
Completed 14/22

Clock Cycle 13065:
Completed 15/22

Clock Cycle 13066:
Completed 16/22

Clock Cycle 13067:
Completed 17/22

Clock Cycle 13068:
Completed 18/22

Clock Cycle 13069:
Completed 19/22

Clock Cycle 13070:
Completed 20/22

Clock Cycle 13071:
Completed 21/22

Clock Cycle 13072:
Completed 22/22
$t3 = 0
Finished Instruction lw 3112 $t3 on Line 1845

Clock Cycle 13073:
DRAM Request(Write) Issued for sw 1664 0 on Line 1847

Clock Cycle 13074:
Started sw 1664 0 on Line 1847
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t1,812
$t3 = 7884

Clock Cycle 13075:
Completed 2/12
DRAM Request(Write) Issued for sw 944 3548 on Line 1849

Clock Cycle 13076:
Completed 3/12
addi$t2,$t2,2928
$t2 = 6476

Clock Cycle 13077:
Completed 4/12
DRAM Request(Write) Issued for sw 732 4964 on Line 1851

Clock Cycle 13078:
Completed 5/12
DRAM Request(Read) Issued for lw 360 $t3 on Line 1852

Clock Cycle 13079:
Completed 6/12
DRAM Request(Write) Issued for sw 2032 7072 on Line 1853

Clock Cycle 13080:
Completed 7/12
DRAM Request(Read) Issued for lw 2936 $t1 on Line 1854

Clock Cycle 13081:
Completed 8/12
DRAM Request(Read) Issued for lw 1828 $t2 on Line 1855

Clock Cycle 13082:
Completed 9/12

Clock Cycle 13083:
Completed 10/12

Clock Cycle 13084:
Completed 11/12

Clock Cycle 13085:
Completed 12/12
Finished Instruction sw 1664 0 on Line 1847

Clock Cycle 13086:
Started sw 2032 7072 on Line 1853
Completed 1/2

Clock Cycle 13087:
Completed 2/2
Finished Instruction sw 2032 7072 on Line 1853

Clock Cycle 13088:
Started lw 1828 $t2 on Line 1855
Completed 1/2

Clock Cycle 13089:
Completed 2/2
$t2 = 4000
Finished Instruction lw 1828 $t2 on Line 1855

Clock Cycle 13090:
Started sw 944 3548 on Line 1849
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13091:
Completed 2/22

Clock Cycle 13092:
Completed 3/22

Clock Cycle 13093:
Completed 4/22

Clock Cycle 13094:
Completed 5/22

Clock Cycle 13095:
Completed 6/22

Clock Cycle 13096:
Completed 7/22

Clock Cycle 13097:
Completed 8/22

Clock Cycle 13098:
Completed 9/22

Clock Cycle 13099:
Completed 10/22
Memory at 1664 = 0
Memory at 2032 = 7072

Clock Cycle 13100:
Completed 11/22

Clock Cycle 13101:
Completed 12/22

Clock Cycle 13102:
Completed 13/22

Clock Cycle 13103:
Completed 14/22

Clock Cycle 13104:
Completed 15/22

Clock Cycle 13105:
Completed 16/22

Clock Cycle 13106:
Completed 17/22

Clock Cycle 13107:
Completed 18/22

Clock Cycle 13108:
Completed 19/22

Clock Cycle 13109:
Completed 20/22

Clock Cycle 13110:
Completed 21/22

Clock Cycle 13111:
Completed 22/22
Finished Instruction sw 944 3548 on Line 1849

Clock Cycle 13112:
Started lw 360 $t3 on Line 1852
Completed 1/2

Clock Cycle 13113:
Completed 2/2
$t3 = 0
Finished Instruction lw 360 $t3 on Line 1852

Clock Cycle 13114:
Started sw 732 4964 on Line 1851
Completed 1/2
DRAM Request(Write) Issued for sw 408 0 on Line 1856

Clock Cycle 13115:
Completed 2/2
Finished Instruction sw 732 4964 on Line 1851
DRAM Request(Write) Issued for sw 2244 4964 on Line 1857

Clock Cycle 13116:
Started sw 408 0 on Line 1856
Completed 1/2
DRAM Request(Write) Issued for sw 3932 4000 on Line 1858

Clock Cycle 13117:
Completed 2/2
Finished Instruction sw 408 0 on Line 1856
DRAM Request(Write) Issued for sw 1184 0 on Line 1859

Clock Cycle 13118:
Started lw 2936 $t1 on Line 1854
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3004 0 on Line 1860

Clock Cycle 13119:
Completed 2/22
addi$t2,$t0,1540
$t2 = 1540

Clock Cycle 13120:
Completed 3/22

Clock Cycle 13121:
Completed 4/22

Clock Cycle 13122:
Completed 5/22

Clock Cycle 13123:
Completed 6/22

Clock Cycle 13124:
Completed 7/22

Clock Cycle 13125:
Completed 8/22

Clock Cycle 13126:
Completed 9/22

Clock Cycle 13127:
Completed 10/22
Memory at 408 = 0
Memory at 732 = 4964
Memory at 944 = 3548

Clock Cycle 13128:
Completed 11/22

Clock Cycle 13129:
Completed 12/22

Clock Cycle 13130:
Completed 13/22

Clock Cycle 13131:
Completed 14/22

Clock Cycle 13132:
Completed 15/22

Clock Cycle 13133:
Completed 16/22

Clock Cycle 13134:
Completed 17/22

Clock Cycle 13135:
Completed 18/22

Clock Cycle 13136:
Completed 19/22

Clock Cycle 13137:
Completed 20/22

Clock Cycle 13138:
Completed 21/22

Clock Cycle 13139:
Completed 22/22
$t1 = 0
Finished Instruction lw 2936 $t1 on Line 1854

Clock Cycle 13140:
Started sw 2244 4964 on Line 1857
Completed 1/2
DRAM Request(Read) Issued for lw 3072 $t1 on Line 1862

Clock Cycle 13141:
Completed 2/2
Finished Instruction sw 2244 4964 on Line 1857

Clock Cycle 13142:
Started sw 3004 0 on Line 1860
Completed 1/2

Clock Cycle 13143:
Completed 2/2
Finished Instruction sw 3004 0 on Line 1860

Clock Cycle 13144:
Started sw 3932 4000 on Line 1858
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13145:
Completed 2/22

Clock Cycle 13146:
Completed 3/22

Clock Cycle 13147:
Completed 4/22

Clock Cycle 13148:
Completed 5/22

Clock Cycle 13149:
Completed 6/22

Clock Cycle 13150:
Completed 7/22

Clock Cycle 13151:
Completed 8/22

Clock Cycle 13152:
Completed 9/22

Clock Cycle 13153:
Completed 10/22
Memory at 2244 = 4964

Clock Cycle 13154:
Completed 11/22

Clock Cycle 13155:
Completed 12/22

Clock Cycle 13156:
Completed 13/22

Clock Cycle 13157:
Completed 14/22

Clock Cycle 13158:
Completed 15/22

Clock Cycle 13159:
Completed 16/22

Clock Cycle 13160:
Completed 17/22

Clock Cycle 13161:
Completed 18/22

Clock Cycle 13162:
Completed 19/22

Clock Cycle 13163:
Completed 20/22

Clock Cycle 13164:
Completed 21/22

Clock Cycle 13165:
Completed 22/22
Finished Instruction sw 3932 4000 on Line 1858

Clock Cycle 13166:
Started lw 3072 $t1 on Line 1862
Completed 1/2

Clock Cycle 13167:
Completed 2/2
$t1 = 0
Finished Instruction lw 3072 $t1 on Line 1862

Clock Cycle 13168:
Started sw 1184 0 on Line 1859
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t1,136
$t2 = 136

Clock Cycle 13169:
Completed 2/22
DRAM Request(Read) Issued for lw 3048 $t4 on Line 1864

Clock Cycle 13170:
Completed 3/22
DRAM Request(Write) Issued for sw 3908 136 on Line 1865

Clock Cycle 13171:
Completed 4/22
DRAM Request(Write) Issued for sw 2336 0 on Line 1866

Clock Cycle 13172:
Completed 5/22
DRAM Request(Write) Issued for sw 2924 0 on Line 1867

Clock Cycle 13173:
Completed 6/22
DRAM Request(Write) Issued for sw 1964 0 on Line 1868

Clock Cycle 13174:
Completed 7/22

Clock Cycle 13175:
Completed 8/22

Clock Cycle 13176:
Completed 9/22

Clock Cycle 13177:
Completed 10/22
Memory at 3932 = 4000

Clock Cycle 13178:
Completed 11/22

Clock Cycle 13179:
Completed 12/22

Clock Cycle 13180:
Completed 13/22

Clock Cycle 13181:
Completed 14/22

Clock Cycle 13182:
Completed 15/22

Clock Cycle 13183:
Completed 16/22

Clock Cycle 13184:
Completed 17/22

Clock Cycle 13185:
Completed 18/22

Clock Cycle 13186:
Completed 19/22

Clock Cycle 13187:
Completed 20/22

Clock Cycle 13188:
Completed 21/22

Clock Cycle 13189:
Completed 22/22
Finished Instruction sw 1184 0 on Line 1859

Clock Cycle 13190:
Started sw 1964 0 on Line 1868
Completed 1/2

Clock Cycle 13191:
Completed 2/2
Finished Instruction sw 1964 0 on Line 1868

Clock Cycle 13192:
Started lw 3048 $t4 on Line 1864
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13193:
Completed 2/22

Clock Cycle 13194:
Completed 3/22

Clock Cycle 13195:
Completed 4/22

Clock Cycle 13196:
Completed 5/22

Clock Cycle 13197:
Completed 6/22

Clock Cycle 13198:
Completed 7/22

Clock Cycle 13199:
Completed 8/22

Clock Cycle 13200:
Completed 9/22

Clock Cycle 13201:
Completed 10/22

Clock Cycle 13202:
Completed 11/22

Clock Cycle 13203:
Completed 12/22

Clock Cycle 13204:
Completed 13/22

Clock Cycle 13205:
Completed 14/22

Clock Cycle 13206:
Completed 15/22

Clock Cycle 13207:
Completed 16/22

Clock Cycle 13208:
Completed 17/22

Clock Cycle 13209:
Completed 18/22

Clock Cycle 13210:
Completed 19/22

Clock Cycle 13211:
Completed 20/22

Clock Cycle 13212:
Completed 21/22

Clock Cycle 13213:
Completed 22/22
$t4 = 984
Finished Instruction lw 3048 $t4 on Line 1864

Clock Cycle 13214:
Started sw 2336 0 on Line 1866
Completed 1/2
addi$t1,$t4,3812
$t1 = 4796

Clock Cycle 13215:
Completed 2/2
Finished Instruction sw 2336 0 on Line 1866
DRAM Request(Read) Issued for lw 2916 $t0 on Line 1870

Clock Cycle 13216:
Started sw 2924 0 on Line 1867
Completed 1/2

Clock Cycle 13217:
Completed 2/2
Finished Instruction sw 2924 0 on Line 1867

Clock Cycle 13218:
Started lw 2916 $t0 on Line 1870
Completed 1/2

Clock Cycle 13219:
Completed 2/2
$t0 = 0
Finished Instruction lw 2916 $t0 on Line 1870

Clock Cycle 13220:
Started sw 3908 136 on Line 1865
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t0,$t1,1580
$t0 = 6376

Clock Cycle 13221:
Completed 2/22
DRAM Request(Write) Issued for sw 56 4796 on Line 1872

Clock Cycle 13222:
Completed 3/22
DRAM Request(Write) Issued for sw 3252 0 on Line 1873

Clock Cycle 13223:
Completed 4/22
DRAM Request(Write) Issued for sw 2704 6376 on Line 1874

Clock Cycle 13224:
Completed 5/22
DRAM Request(Write) Issued for sw 2972 6376 on Line 1875

Clock Cycle 13225:
Completed 6/22
addi$t4,$t1,40
$t4 = 4836

Clock Cycle 13226:
Completed 7/22
DRAM Request(Write) Issued for sw 1140 4796 on Line 1877

Clock Cycle 13227:
Completed 8/22
DRAM Request(Write) Issued for sw 1128 136 on Line 1878

Clock Cycle 13228:
Completed 9/22
addi$t0,$t1,456
$t0 = 5252

Clock Cycle 13229:
Completed 10/22
Memory at 2924 = 0
addi$t0,$t4,472
$t0 = 5308

Clock Cycle 13230:
Completed 11/22
DRAM Request(Write) Issued for sw 1848 136 on Line 1881

Clock Cycle 13231:
Completed 12/22
DRAM Request(Write) Issued for sw 1348 0 on Line 1882

Clock Cycle 13232:
Completed 13/22
DRAM Request(Read) Issued for lw 2180 $t4 on Line 1883

Clock Cycle 13233:
Completed 14/22
DRAM Request(Read) Issued for lw 2276 $t2 on Line 1884

Clock Cycle 13234:
Completed 15/22
addi$t1,$t1,3000
$t1 = 7796

Clock Cycle 13235:
Completed 16/22
DRAM Request(Read) Issued for lw 32 $t3 on Line 1886

Clock Cycle 13236:
Completed 17/22

Clock Cycle 13237:
Completed 18/22

Clock Cycle 13238:
Completed 19/22

Clock Cycle 13239:
Completed 20/22

Clock Cycle 13240:
Completed 21/22

Clock Cycle 13241:
Completed 22/22
Finished Instruction sw 3908 136 on Line 1865

Clock Cycle 13242:
Started sw 3252 0 on Line 1873
Completed 1/2

Clock Cycle 13243:
Completed 2/2
Finished Instruction sw 3252 0 on Line 1873

Clock Cycle 13244:
Started sw 2704 6376 on Line 1874
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13245:
Completed 2/22

Clock Cycle 13246:
Completed 3/22

Clock Cycle 13247:
Completed 4/22

Clock Cycle 13248:
Completed 5/22

Clock Cycle 13249:
Completed 6/22

Clock Cycle 13250:
Completed 7/22

Clock Cycle 13251:
Completed 8/22

Clock Cycle 13252:
Completed 9/22

Clock Cycle 13253:
Completed 10/22
Memory at 3252 = 0
Memory at 3908 = 136

Clock Cycle 13254:
Completed 11/22

Clock Cycle 13255:
Completed 12/22

Clock Cycle 13256:
Completed 13/22

Clock Cycle 13257:
Completed 14/22

Clock Cycle 13258:
Completed 15/22

Clock Cycle 13259:
Completed 16/22

Clock Cycle 13260:
Completed 17/22

Clock Cycle 13261:
Completed 18/22

Clock Cycle 13262:
Completed 19/22

Clock Cycle 13263:
Completed 20/22

Clock Cycle 13264:
Completed 21/22

Clock Cycle 13265:
Completed 22/22
Finished Instruction sw 2704 6376 on Line 1874

Clock Cycle 13266:
Started lw 2180 $t4 on Line 1883
Completed 1/2

Clock Cycle 13267:
Completed 2/2
$t4 = 0
Finished Instruction lw 2180 $t4 on Line 1883

Clock Cycle 13268:
Started sw 2972 6376 on Line 1875
Completed 1/2
DRAM Request(Write) Issued for sw 3968 0 on Line 1887

Clock Cycle 13269:
Completed 2/2
Finished Instruction sw 2972 6376 on Line 1875

Clock Cycle 13270:
Started lw 2276 $t2 on Line 1884
Completed 1/2

Clock Cycle 13271:
Completed 2/2
$t2 = 0
Finished Instruction lw 2276 $t2 on Line 1884

Clock Cycle 13272:
Started sw 56 4796 on Line 1872
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1148 $t2 on Line 1888

Clock Cycle 13273:
Completed 2/22

Clock Cycle 13274:
Completed 3/22

Clock Cycle 13275:
Completed 4/22

Clock Cycle 13276:
Completed 5/22

Clock Cycle 13277:
Completed 6/22

Clock Cycle 13278:
Completed 7/22

Clock Cycle 13279:
Completed 8/22

Clock Cycle 13280:
Completed 9/22

Clock Cycle 13281:
Completed 10/22
Memory at 2704 = 6376
Memory at 2972 = 6376

Clock Cycle 13282:
Completed 11/22

Clock Cycle 13283:
Completed 12/22

Clock Cycle 13284:
Completed 13/22

Clock Cycle 13285:
Completed 14/22

Clock Cycle 13286:
Completed 15/22

Clock Cycle 13287:
Completed 16/22

Clock Cycle 13288:
Completed 17/22

Clock Cycle 13289:
Completed 18/22

Clock Cycle 13290:
Completed 19/22

Clock Cycle 13291:
Completed 20/22

Clock Cycle 13292:
Completed 21/22

Clock Cycle 13293:
Completed 22/22
Finished Instruction sw 56 4796 on Line 1872

Clock Cycle 13294:
Started lw 32 $t3 on Line 1886
Completed 1/2

Clock Cycle 13295:
Completed 2/2
$t3 = 0
Finished Instruction lw 32 $t3 on Line 1886

Clock Cycle 13296:
Started sw 1140 4796 on Line 1877
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13297:
Completed 2/22

Clock Cycle 13298:
Completed 3/22

Clock Cycle 13299:
Completed 4/22

Clock Cycle 13300:
Completed 5/22

Clock Cycle 13301:
Completed 6/22

Clock Cycle 13302:
Completed 7/22

Clock Cycle 13303:
Completed 8/22

Clock Cycle 13304:
Completed 9/22

Clock Cycle 13305:
Completed 10/22
Memory at 56 = 4796

Clock Cycle 13306:
Completed 11/22

Clock Cycle 13307:
Completed 12/22

Clock Cycle 13308:
Completed 13/22

Clock Cycle 13309:
Completed 14/22

Clock Cycle 13310:
Completed 15/22

Clock Cycle 13311:
Completed 16/22

Clock Cycle 13312:
Completed 17/22

Clock Cycle 13313:
Completed 18/22

Clock Cycle 13314:
Completed 19/22

Clock Cycle 13315:
Completed 20/22

Clock Cycle 13316:
Completed 21/22

Clock Cycle 13317:
Completed 22/22
Finished Instruction sw 1140 4796 on Line 1877

Clock Cycle 13318:
Started lw 1148 $t2 on Line 1888
Completed 1/2

Clock Cycle 13319:
Completed 2/2
$t2 = 0
Finished Instruction lw 1148 $t2 on Line 1888

Clock Cycle 13320:
Started sw 1128 136 on Line 1878
Completed 1/2
DRAM Request(Read) Issued for lw 1824 $t2 on Line 1889

Clock Cycle 13321:
Completed 2/2
Finished Instruction sw 1128 136 on Line 1878
DRAM Request(Read) Issued for lw 1372 $t0 on Line 1890

Clock Cycle 13322:
Started sw 1848 136 on Line 1881
Completed 1/2

Clock Cycle 13323:
Completed 2/2
Finished Instruction sw 1848 136 on Line 1881

Clock Cycle 13324:
Started lw 1372 $t0 on Line 1890
Completed 1/2

Clock Cycle 13325:
Completed 2/2
$t0 = 0
Finished Instruction lw 1372 $t0 on Line 1890

Clock Cycle 13326:
Started sw 1348 0 on Line 1882
Completed 1/2
DRAM Request(Read) Issued for lw 252 $t0 on Line 1891

Clock Cycle 13327:
Completed 2/2
Finished Instruction sw 1348 0 on Line 1882

Clock Cycle 13328:
Started lw 1824 $t2 on Line 1889
Completed 1/2

Clock Cycle 13329:
Completed 2/2
$t2 = 3580
Finished Instruction lw 1824 $t2 on Line 1889

Clock Cycle 13330:
Started sw 3968 0 on Line 1887
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t2,$t1,1828
$t2 = 9624

Clock Cycle 13331:
Completed 2/22
addi$t4,$t2,504
$t4 = 10128

Clock Cycle 13332:
Completed 3/22
DRAM Request(Write) Issued for sw 3268 0 on Line 1894

Clock Cycle 13333:
Completed 4/22
DRAM Request(Read) Issued for lw 1680 $t1 on Line 1895

Clock Cycle 13334:
Completed 5/22

Clock Cycle 13335:
Completed 6/22

Clock Cycle 13336:
Completed 7/22

Clock Cycle 13337:
Completed 8/22

Clock Cycle 13338:
Completed 9/22

Clock Cycle 13339:
Completed 10/22
Memory at 1128 = 136
Memory at 1140 = 4796
Memory at 1848 = 136

Clock Cycle 13340:
Completed 11/22

Clock Cycle 13341:
Completed 12/22

Clock Cycle 13342:
Completed 13/22

Clock Cycle 13343:
Completed 14/22

Clock Cycle 13344:
Completed 15/22

Clock Cycle 13345:
Completed 16/22

Clock Cycle 13346:
Completed 17/22

Clock Cycle 13347:
Completed 18/22

Clock Cycle 13348:
Completed 19/22

Clock Cycle 13349:
Completed 20/22

Clock Cycle 13350:
Completed 21/22

Clock Cycle 13351:
Completed 22/22
Finished Instruction sw 3968 0 on Line 1887

Clock Cycle 13352:
Started sw 3268 0 on Line 1894
Completed 1/2

Clock Cycle 13353:
Completed 2/2
Finished Instruction sw 3268 0 on Line 1894

Clock Cycle 13354:
Started lw 252 $t0 on Line 1891
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13355:
Completed 2/22

Clock Cycle 13356:
Completed 3/22

Clock Cycle 13357:
Completed 4/22

Clock Cycle 13358:
Completed 5/22

Clock Cycle 13359:
Completed 6/22

Clock Cycle 13360:
Completed 7/22

Clock Cycle 13361:
Completed 8/22

Clock Cycle 13362:
Completed 9/22

Clock Cycle 13363:
Completed 10/22

Clock Cycle 13364:
Completed 11/22

Clock Cycle 13365:
Completed 12/22

Clock Cycle 13366:
Completed 13/22

Clock Cycle 13367:
Completed 14/22

Clock Cycle 13368:
Completed 15/22

Clock Cycle 13369:
Completed 16/22

Clock Cycle 13370:
Completed 17/22

Clock Cycle 13371:
Completed 18/22

Clock Cycle 13372:
Completed 19/22

Clock Cycle 13373:
Completed 20/22

Clock Cycle 13374:
Completed 21/22

Clock Cycle 13375:
Completed 22/22
$t0 = 0
Finished Instruction lw 252 $t0 on Line 1891

Clock Cycle 13376:
Started lw 1680 $t1 on Line 1895
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t0,116
$t4 = 116

Clock Cycle 13377:
Completed 2/12
addi$t2,$t2,260
$t2 = 9884

Clock Cycle 13378:
Completed 3/12
DRAM Request(Read) Issued for lw 2560 $t2 on Line 1898

Clock Cycle 13379:
Completed 4/12
DRAM Request(Read) Issued for lw 3792 $t4 on Line 1899

Clock Cycle 13380:
Completed 5/12

Clock Cycle 13381:
Completed 6/12

Clock Cycle 13382:
Completed 7/12

Clock Cycle 13383:
Completed 8/12

Clock Cycle 13384:
Completed 9/12

Clock Cycle 13385:
Completed 10/12

Clock Cycle 13386:
Completed 11/12

Clock Cycle 13387:
Completed 12/12
$t1 = 0
Finished Instruction lw 1680 $t1 on Line 1895

Clock Cycle 13388:
Started lw 2560 $t2 on Line 1898
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 13389:
Completed 2/12

Clock Cycle 13390:
Completed 3/12

Clock Cycle 13391:
Completed 4/12

Clock Cycle 13392:
Completed 5/12

Clock Cycle 13393:
Completed 6/12

Clock Cycle 13394:
Completed 7/12

Clock Cycle 13395:
Completed 8/12

Clock Cycle 13396:
Completed 9/12

Clock Cycle 13397:
Completed 10/12

Clock Cycle 13398:
Completed 11/12

Clock Cycle 13399:
Completed 12/12
$t2 = 0
Finished Instruction lw 2560 $t2 on Line 1898

Clock Cycle 13400:
Started lw 3792 $t4 on Line 1899
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t3,2800
$t2 = 2800

Clock Cycle 13401:
Completed 2/12
DRAM Request(Write) Issued for sw 128 2800 on Line 1901

Clock Cycle 13402:
Completed 3/12
addi$t1,$t3,2572
$t1 = 2572

Clock Cycle 13403:
Completed 4/12
addi$t3,$t2,3872
$t3 = 6672

Clock Cycle 13404:
Completed 5/12
DRAM Request(Write) Issued for sw 3312 2572 on Line 1904

Clock Cycle 13405:
Completed 6/12

Clock Cycle 13406:
Completed 7/12

Clock Cycle 13407:
Completed 8/12

Clock Cycle 13408:
Completed 9/12

Clock Cycle 13409:
Completed 10/12

Clock Cycle 13410:
Completed 11/12

Clock Cycle 13411:
Completed 12/12
$t4 = 1828
Finished Instruction lw 3792 $t4 on Line 1899

Clock Cycle 13412:
Started sw 3312 2572 on Line 1904
Completed 1/2
addi$t0,$t4,700
$t0 = 2528

Clock Cycle 13413:
Completed 2/2
Finished Instruction sw 3312 2572 on Line 1904
addi$t1,$t4,1116
$t1 = 2944

Clock Cycle 13414:
Started sw 128 2800 on Line 1901
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 72 $t1 on Line 1907

Clock Cycle 13415:
Completed 2/22
DRAM Request(Write) Issued for sw 260 2528 on Line 1908

Clock Cycle 13416:
Completed 3/22
addi$t4,$t2,3696
$t4 = 6496

Clock Cycle 13417:
Completed 4/22
addi$t4,$t2,528
$t4 = 3328

Clock Cycle 13418:
Completed 5/22
addi$t4,$t0,1324
$t4 = 3852

Clock Cycle 13419:
Completed 6/22

Clock Cycle 13420:
Completed 7/22

Clock Cycle 13421:
Completed 8/22

Clock Cycle 13422:
Completed 9/22

Clock Cycle 13423:
Completed 10/22
Memory at 3312 = 2572

Clock Cycle 13424:
Completed 11/22

Clock Cycle 13425:
Completed 12/22

Clock Cycle 13426:
Completed 13/22

Clock Cycle 13427:
Completed 14/22

Clock Cycle 13428:
Completed 15/22

Clock Cycle 13429:
Completed 16/22

Clock Cycle 13430:
Completed 17/22

Clock Cycle 13431:
Completed 18/22

Clock Cycle 13432:
Completed 19/22

Clock Cycle 13433:
Completed 20/22

Clock Cycle 13434:
Completed 21/22

Clock Cycle 13435:
Completed 22/22
Finished Instruction sw 128 2800 on Line 1901

Clock Cycle 13436:
Started lw 72 $t1 on Line 1907
Completed 1/2

Clock Cycle 13437:
Completed 2/2
$t1 = 0
Finished Instruction lw 72 $t1 on Line 1907

Clock Cycle 13438:
Started sw 260 2528 on Line 1908
Completed 1/2
DRAM Request(Read) Issued for lw 2016 $t1 on Line 1912

Clock Cycle 13439:
Completed 2/2
Finished Instruction sw 260 2528 on Line 1908
DRAM Request(Read) Issued for lw 2736 $t4 on Line 1913

Clock Cycle 13440:
Started lw 2016 $t1 on Line 1912
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t2,2572
$t2 = 5372

Clock Cycle 13441:
Completed 2/22
addi$t3,$t0,1264
$t3 = 3792

Clock Cycle 13442:
Completed 3/22
DRAM Request(Read) Issued for lw 3316 $t2 on Line 1916

Clock Cycle 13443:
Completed 4/22

Clock Cycle 13444:
Completed 5/22

Clock Cycle 13445:
Completed 6/22

Clock Cycle 13446:
Completed 7/22

Clock Cycle 13447:
Completed 8/22

Clock Cycle 13448:
Completed 9/22

Clock Cycle 13449:
Completed 10/22
Memory at 128 = 2800
Memory at 260 = 2528

Clock Cycle 13450:
Completed 11/22

Clock Cycle 13451:
Completed 12/22

Clock Cycle 13452:
Completed 13/22

Clock Cycle 13453:
Completed 14/22

Clock Cycle 13454:
Completed 15/22

Clock Cycle 13455:
Completed 16/22

Clock Cycle 13456:
Completed 17/22

Clock Cycle 13457:
Completed 18/22

Clock Cycle 13458:
Completed 19/22

Clock Cycle 13459:
Completed 20/22

Clock Cycle 13460:
Completed 21/22

Clock Cycle 13461:
Completed 22/22
$t1 = 0
Finished Instruction lw 2016 $t1 on Line 1912

Clock Cycle 13462:
Started lw 3316 $t2 on Line 1916
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 13463:
Completed 2/12

Clock Cycle 13464:
Completed 3/12

Clock Cycle 13465:
Completed 4/12

Clock Cycle 13466:
Completed 5/12

Clock Cycle 13467:
Completed 6/12

Clock Cycle 13468:
Completed 7/12

Clock Cycle 13469:
Completed 8/12

Clock Cycle 13470:
Completed 9/12

Clock Cycle 13471:
Completed 10/12

Clock Cycle 13472:
Completed 11/12

Clock Cycle 13473:
Completed 12/12
$t2 = 3172
Finished Instruction lw 3316 $t2 on Line 1916

Clock Cycle 13474:
Started lw 2736 $t4 on Line 1913
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2504 3172 on Line 1917

Clock Cycle 13475:
Completed 2/12
DRAM Request(Write) Issued for sw 3344 0 on Line 1918

Clock Cycle 13476:
Completed 3/12
DRAM Request(Read) Issued for lw 140 $t2 on Line 1919

Clock Cycle 13477:
Completed 4/12

Clock Cycle 13478:
Completed 5/12

Clock Cycle 13479:
Completed 6/12

Clock Cycle 13480:
Completed 7/12

Clock Cycle 13481:
Completed 8/12

Clock Cycle 13482:
Completed 9/12

Clock Cycle 13483:
Completed 10/12

Clock Cycle 13484:
Completed 11/12

Clock Cycle 13485:
Completed 12/12
$t4 = 0
Finished Instruction lw 2736 $t4 on Line 1913

Clock Cycle 13486:
Started sw 2504 3172 on Line 1917
Completed 1/2

Clock Cycle 13487:
Completed 2/2
Finished Instruction sw 2504 3172 on Line 1917

Clock Cycle 13488:
Started lw 140 $t2 on Line 1919
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13489:
Completed 2/22

Clock Cycle 13490:
Completed 3/22

Clock Cycle 13491:
Completed 4/22

Clock Cycle 13492:
Completed 5/22

Clock Cycle 13493:
Completed 6/22

Clock Cycle 13494:
Completed 7/22

Clock Cycle 13495:
Completed 8/22

Clock Cycle 13496:
Completed 9/22

Clock Cycle 13497:
Completed 10/22
Memory at 2504 = 3172

Clock Cycle 13498:
Completed 11/22

Clock Cycle 13499:
Completed 12/22

Clock Cycle 13500:
Completed 13/22

Clock Cycle 13501:
Completed 14/22

Clock Cycle 13502:
Completed 15/22

Clock Cycle 13503:
Completed 16/22

Clock Cycle 13504:
Completed 17/22

Clock Cycle 13505:
Completed 18/22

Clock Cycle 13506:
Completed 19/22

Clock Cycle 13507:
Completed 20/22

Clock Cycle 13508:
Completed 21/22

Clock Cycle 13509:
Completed 22/22
$t2 = 4700
Finished Instruction lw 140 $t2 on Line 1919

Clock Cycle 13510:
Started sw 3344 0 on Line 1918
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t0,3420
$t2 = 5948

Clock Cycle 13511:
Completed 2/12
DRAM Request(Read) Issued for lw 3640 $t3 on Line 1921

Clock Cycle 13512:
Completed 3/12
DRAM Request(Write) Issued for sw 2252 5948 on Line 1922

Clock Cycle 13513:
Completed 4/12

Clock Cycle 13514:
Completed 5/12

Clock Cycle 13515:
Completed 6/12

Clock Cycle 13516:
Completed 7/12

Clock Cycle 13517:
Completed 8/12

Clock Cycle 13518:
Completed 9/12

Clock Cycle 13519:
Completed 10/12

Clock Cycle 13520:
Completed 11/12

Clock Cycle 13521:
Completed 12/12
Finished Instruction sw 3344 0 on Line 1918

Clock Cycle 13522:
Started lw 3640 $t3 on Line 1921
Completed 1/2

Clock Cycle 13523:
Completed 2/2
$t3 = 0
Finished Instruction lw 3640 $t3 on Line 1921

Clock Cycle 13524:
Started sw 2252 5948 on Line 1922
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t1,$t3,940
$t1 = 940

Clock Cycle 13525:
Completed 2/22
addi$t2,$t3,2496
$t2 = 2496

Clock Cycle 13526:
Completed 3/22
DRAM Request(Read) Issued for lw 2504 $t4 on Line 1925

Clock Cycle 13527:
Completed 4/22
DRAM Request(Write) Issued for sw 3852 0 on Line 1926

Clock Cycle 13528:
Completed 5/22
DRAM Request(Write) Issued for sw 952 2528 on Line 1927

Clock Cycle 13529:
Completed 6/22
DRAM Request(Read) Issued for lw 3884 $t1 on Line 1928

Clock Cycle 13530:
Completed 7/22
addi$t2,$t0,3132
$t2 = 5660

Clock Cycle 13531:
Completed 8/22
DRAM Request(Read) Issued for lw 500 $t0 on Line 1930

Clock Cycle 13532:
Completed 9/22
DRAM Request(Write) Issued for sw 3036 5660 on Line 1931

Clock Cycle 13533:
Completed 10/22

Clock Cycle 13534:
Completed 11/22

Clock Cycle 13535:
Completed 12/22

Clock Cycle 13536:
Completed 13/22

Clock Cycle 13537:
Completed 14/22

Clock Cycle 13538:
Completed 15/22

Clock Cycle 13539:
Completed 16/22

Clock Cycle 13540:
Completed 17/22

Clock Cycle 13541:
Completed 18/22

Clock Cycle 13542:
Completed 19/22

Clock Cycle 13543:
Completed 20/22

Clock Cycle 13544:
Completed 21/22

Clock Cycle 13545:
Completed 22/22
Finished Instruction sw 2252 5948 on Line 1922

Clock Cycle 13546:
Started lw 2504 $t4 on Line 1925
Completed 1/2

Clock Cycle 13547:
Completed 2/2
$t4 = 3172
Finished Instruction lw 2504 $t4 on Line 1925

Clock Cycle 13548:
Started sw 3036 5660 on Line 1931
Completed 1/2

Clock Cycle 13549:
Completed 2/2
Finished Instruction sw 3036 5660 on Line 1931

Clock Cycle 13550:
Started sw 952 2528 on Line 1927
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13551:
Completed 2/22

Clock Cycle 13552:
Completed 3/22

Clock Cycle 13553:
Completed 4/22

Clock Cycle 13554:
Completed 5/22

Clock Cycle 13555:
Completed 6/22

Clock Cycle 13556:
Completed 7/22

Clock Cycle 13557:
Completed 8/22

Clock Cycle 13558:
Completed 9/22

Clock Cycle 13559:
Completed 10/22
Memory at 2252 = 5948
Memory at 3036 = 5660

Clock Cycle 13560:
Completed 11/22

Clock Cycle 13561:
Completed 12/22

Clock Cycle 13562:
Completed 13/22

Clock Cycle 13563:
Completed 14/22

Clock Cycle 13564:
Completed 15/22

Clock Cycle 13565:
Completed 16/22

Clock Cycle 13566:
Completed 17/22

Clock Cycle 13567:
Completed 18/22

Clock Cycle 13568:
Completed 19/22

Clock Cycle 13569:
Completed 20/22

Clock Cycle 13570:
Completed 21/22

Clock Cycle 13571:
Completed 22/22
Finished Instruction sw 952 2528 on Line 1927

Clock Cycle 13572:
Started lw 500 $t0 on Line 1930
Completed 1/2

Clock Cycle 13573:
Completed 2/2
$t0 = 6260
Finished Instruction lw 500 $t0 on Line 1930

Clock Cycle 13574:
Started sw 3852 0 on Line 1926
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 936 $t0 on Line 1932

Clock Cycle 13575:
Completed 2/22
addi$t4,$t4,196
$t4 = 3368

Clock Cycle 13576:
Completed 3/22
DRAM Request(Write) Issued for sw 772 3368 on Line 1934

Clock Cycle 13577:
Completed 4/22
DRAM Request(Read) Issued for lw 668 $t4 on Line 1935

Clock Cycle 13578:
Completed 5/22
addi$t3,$t3,3128
$t3 = 3128

Clock Cycle 13579:
Completed 6/22

Clock Cycle 13580:
Completed 7/22

Clock Cycle 13581:
Completed 8/22

Clock Cycle 13582:
Completed 9/22

Clock Cycle 13583:
Completed 10/22
Memory at 952 = 2528

Clock Cycle 13584:
Completed 11/22

Clock Cycle 13585:
Completed 12/22

Clock Cycle 13586:
Completed 13/22

Clock Cycle 13587:
Completed 14/22

Clock Cycle 13588:
Completed 15/22

Clock Cycle 13589:
Completed 16/22

Clock Cycle 13590:
Completed 17/22

Clock Cycle 13591:
Completed 18/22

Clock Cycle 13592:
Completed 19/22

Clock Cycle 13593:
Completed 20/22

Clock Cycle 13594:
Completed 21/22

Clock Cycle 13595:
Completed 22/22
Finished Instruction sw 3852 0 on Line 1926

Clock Cycle 13596:
Started lw 3884 $t1 on Line 1928
Completed 1/2

Clock Cycle 13597:
Completed 2/2
$t1 = 0
Finished Instruction lw 3884 $t1 on Line 1928

Clock Cycle 13598:
Started lw 936 $t0 on Line 1932
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13599:
Completed 2/22

Clock Cycle 13600:
Completed 3/22

Clock Cycle 13601:
Completed 4/22

Clock Cycle 13602:
Completed 5/22

Clock Cycle 13603:
Completed 6/22

Clock Cycle 13604:
Completed 7/22

Clock Cycle 13605:
Completed 8/22

Clock Cycle 13606:
Completed 9/22

Clock Cycle 13607:
Completed 10/22

Clock Cycle 13608:
Completed 11/22

Clock Cycle 13609:
Completed 12/22

Clock Cycle 13610:
Completed 13/22

Clock Cycle 13611:
Completed 14/22

Clock Cycle 13612:
Completed 15/22

Clock Cycle 13613:
Completed 16/22

Clock Cycle 13614:
Completed 17/22

Clock Cycle 13615:
Completed 18/22

Clock Cycle 13616:
Completed 19/22

Clock Cycle 13617:
Completed 20/22

Clock Cycle 13618:
Completed 21/22

Clock Cycle 13619:
Completed 22/22
$t0 = 0
Finished Instruction lw 936 $t0 on Line 1932

Clock Cycle 13620:
Started lw 668 $t4 on Line 1935
Completed 1/2

Clock Cycle 13621:
Completed 2/2
$t4 = 0
Finished Instruction lw 668 $t4 on Line 1935

Clock Cycle 13622:
Started sw 772 3368 on Line 1934
Completed 1/2
addi$t2,$t4,796
$t2 = 796

Clock Cycle 13623:
Completed 2/2
Finished Instruction sw 772 3368 on Line 1934
addi$t0,$t4,2940
$t0 = 2940

Clock Cycle 13624:
DRAM Request(Write) Issued for sw 2804 3128 on Line 1939

Clock Cycle 13625:
Started sw 2804 3128 on Line 1939
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 244 $t3 on Line 1940

Clock Cycle 13626:
Completed 2/22

Clock Cycle 13627:
Completed 3/22

Clock Cycle 13628:
Completed 4/22

Clock Cycle 13629:
Completed 5/22

Clock Cycle 13630:
Completed 6/22

Clock Cycle 13631:
Completed 7/22

Clock Cycle 13632:
Completed 8/22

Clock Cycle 13633:
Completed 9/22

Clock Cycle 13634:
Completed 10/22
Memory at 772 = 3368

Clock Cycle 13635:
Completed 11/22

Clock Cycle 13636:
Completed 12/22

Clock Cycle 13637:
Completed 13/22

Clock Cycle 13638:
Completed 14/22

Clock Cycle 13639:
Completed 15/22

Clock Cycle 13640:
Completed 16/22

Clock Cycle 13641:
Completed 17/22

Clock Cycle 13642:
Completed 18/22

Clock Cycle 13643:
Completed 19/22

Clock Cycle 13644:
Completed 20/22

Clock Cycle 13645:
Completed 21/22

Clock Cycle 13646:
Completed 22/22
Finished Instruction sw 2804 3128 on Line 1939

Clock Cycle 13647:
Started lw 244 $t3 on Line 1940
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13648:
Completed 2/22

Clock Cycle 13649:
Completed 3/22

Clock Cycle 13650:
Completed 4/22

Clock Cycle 13651:
Completed 5/22

Clock Cycle 13652:
Completed 6/22

Clock Cycle 13653:
Completed 7/22

Clock Cycle 13654:
Completed 8/22

Clock Cycle 13655:
Completed 9/22

Clock Cycle 13656:
Completed 10/22
Memory at 2804 = 3128

Clock Cycle 13657:
Completed 11/22

Clock Cycle 13658:
Completed 12/22

Clock Cycle 13659:
Completed 13/22

Clock Cycle 13660:
Completed 14/22

Clock Cycle 13661:
Completed 15/22

Clock Cycle 13662:
Completed 16/22

Clock Cycle 13663:
Completed 17/22

Clock Cycle 13664:
Completed 18/22

Clock Cycle 13665:
Completed 19/22

Clock Cycle 13666:
Completed 20/22

Clock Cycle 13667:
Completed 21/22

Clock Cycle 13668:
Completed 22/22
$t3 = 0
Finished Instruction lw 244 $t3 on Line 1940

Clock Cycle 13669:
addi$t3,$t4,80
$t3 = 80

Clock Cycle 13670:
addi$t4,$t3,988
$t4 = 1068

Clock Cycle 13671:
addi$t1,$t0,1024
$t1 = 3964

Clock Cycle 13672:
DRAM Request(Read) Issued for lw 380 $t2 on Line 1944

Clock Cycle 13673:
Started lw 380 $t2 on Line 1944
Completed 1/2
addi$t4,$t4,528
$t4 = 1596

Clock Cycle 13674:
Completed 2/2
$t2 = 0
Finished Instruction lw 380 $t2 on Line 1944
addi$t1,$t4,2192
$t1 = 3788

Clock Cycle 13675:
addi$t2,$t4,1704
$t2 = 3300

Clock Cycle 13676:
addi$t3,$t4,2744
$t3 = 4340

Clock Cycle 13677:
addi$t4,$t2,3884
$t4 = 7184

Clock Cycle 13678:
DRAM Request(Write) Issued for sw 732 7184 on Line 1950

Clock Cycle 13679:
Started sw 732 7184 on Line 1950
Completed 1/2
addi$t0,$t0,2308
$t0 = 5248

Clock Cycle 13680:
Completed 2/2
Finished Instruction sw 732 7184 on Line 1950
addi$t1,$t4,704
$t1 = 7888

Clock Cycle 13681:
DRAM Request(Read) Issued for lw 644 $t0 on Line 1953

Clock Cycle 13682:
Started lw 644 $t0 on Line 1953
Completed 1/2
DRAM Request(Read) Issued for lw 1304 $t2 on Line 1954

Clock Cycle 13683:
Completed 2/2
$t0 = 9556
Finished Instruction lw 644 $t0 on Line 1953
DRAM Request(Read) Issued for lw 3460 $t3 on Line 1955

Clock Cycle 13684:
Started lw 1304 $t2 on Line 1954
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13685:
Completed 2/22

Clock Cycle 13686:
Completed 3/22

Clock Cycle 13687:
Completed 4/22

Clock Cycle 13688:
Completed 5/22

Clock Cycle 13689:
Completed 6/22

Clock Cycle 13690:
Completed 7/22

Clock Cycle 13691:
Completed 8/22

Clock Cycle 13692:
Completed 9/22

Clock Cycle 13693:
Completed 10/22
Memory at 732 = 7184

Clock Cycle 13694:
Completed 11/22

Clock Cycle 13695:
Completed 12/22

Clock Cycle 13696:
Completed 13/22

Clock Cycle 13697:
Completed 14/22

Clock Cycle 13698:
Completed 15/22

Clock Cycle 13699:
Completed 16/22

Clock Cycle 13700:
Completed 17/22

Clock Cycle 13701:
Completed 18/22

Clock Cycle 13702:
Completed 19/22

Clock Cycle 13703:
Completed 20/22

Clock Cycle 13704:
Completed 21/22

Clock Cycle 13705:
Completed 22/22
$t2 = 0
Finished Instruction lw 1304 $t2 on Line 1954

Clock Cycle 13706:
Started lw 3460 $t3 on Line 1955
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 13707:
Completed 2/12

Clock Cycle 13708:
Completed 3/12

Clock Cycle 13709:
Completed 4/12

Clock Cycle 13710:
Completed 5/12

Clock Cycle 13711:
Completed 6/12

Clock Cycle 13712:
Completed 7/12

Clock Cycle 13713:
Completed 8/12

Clock Cycle 13714:
Completed 9/12

Clock Cycle 13715:
Completed 10/12

Clock Cycle 13716:
Completed 11/12

Clock Cycle 13717:
Completed 12/12
$t3 = 0
Finished Instruction lw 3460 $t3 on Line 1955

Clock Cycle 13718:
DRAM Request(Read) Issued for lw 2860 $t3 on Line 1956

Clock Cycle 13719:
Started lw 2860 $t3 on Line 1956
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t2,3228
$t2 = 3228

Clock Cycle 13720:
Completed 2/12

Clock Cycle 13721:
Completed 3/12

Clock Cycle 13722:
Completed 4/12

Clock Cycle 13723:
Completed 5/12

Clock Cycle 13724:
Completed 6/12

Clock Cycle 13725:
Completed 7/12

Clock Cycle 13726:
Completed 8/12

Clock Cycle 13727:
Completed 9/12

Clock Cycle 13728:
Completed 10/12

Clock Cycle 13729:
Completed 11/12

Clock Cycle 13730:
Completed 12/12
$t3 = 1844
Finished Instruction lw 2860 $t3 on Line 1956

Clock Cycle 13731:
DRAM Request(Read) Issued for lw 3204 $t3 on Line 1958

Clock Cycle 13732:
Started lw 3204 $t3 on Line 1958
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 13733:
Completed 2/12

Clock Cycle 13734:
Completed 3/12

Clock Cycle 13735:
Completed 4/12

Clock Cycle 13736:
Completed 5/12

Clock Cycle 13737:
Completed 6/12

Clock Cycle 13738:
Completed 7/12

Clock Cycle 13739:
Completed 8/12

Clock Cycle 13740:
Completed 9/12

Clock Cycle 13741:
Completed 10/12

Clock Cycle 13742:
Completed 11/12

Clock Cycle 13743:
Completed 12/12
$t3 = 0
Finished Instruction lw 3204 $t3 on Line 1958

Clock Cycle 13744:
addi$t1,$t3,656
$t1 = 656

Clock Cycle 13745:
addi$t2,$t1,3200
$t2 = 3856

Clock Cycle 13746:
DRAM Request(Write) Issued for sw 2440 9556 on Line 1961

Clock Cycle 13747:
Started sw 2440 9556 on Line 1961
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t2,988
$t2 = 4844

Clock Cycle 13748:
Completed 2/12
DRAM Request(Read) Issued for lw 948 $t0 on Line 1963

Clock Cycle 13749:
Completed 3/12
addi$t2,$t4,960
$t2 = 8144

Clock Cycle 13750:
Completed 4/12
DRAM Request(Read) Issued for lw 2416 $t3 on Line 1965

Clock Cycle 13751:
Completed 5/12
DRAM Request(Read) Issued for lw 1324 $t1 on Line 1966

Clock Cycle 13752:
Completed 6/12

Clock Cycle 13753:
Completed 7/12

Clock Cycle 13754:
Completed 8/12

Clock Cycle 13755:
Completed 9/12

Clock Cycle 13756:
Completed 10/12

Clock Cycle 13757:
Completed 11/12

Clock Cycle 13758:
Completed 12/12
Finished Instruction sw 2440 9556 on Line 1961

Clock Cycle 13759:
Started lw 2416 $t3 on Line 1965
Completed 1/2

Clock Cycle 13760:
Completed 2/2
$t3 = 0
Finished Instruction lw 2416 $t3 on Line 1965

Clock Cycle 13761:
Started lw 948 $t0 on Line 1963
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13762:
Completed 2/22

Clock Cycle 13763:
Completed 3/22

Clock Cycle 13764:
Completed 4/22

Clock Cycle 13765:
Completed 5/22

Clock Cycle 13766:
Completed 6/22

Clock Cycle 13767:
Completed 7/22

Clock Cycle 13768:
Completed 8/22

Clock Cycle 13769:
Completed 9/22

Clock Cycle 13770:
Completed 10/22
Memory at 2440 = 9556

Clock Cycle 13771:
Completed 11/22

Clock Cycle 13772:
Completed 12/22

Clock Cycle 13773:
Completed 13/22

Clock Cycle 13774:
Completed 14/22

Clock Cycle 13775:
Completed 15/22

Clock Cycle 13776:
Completed 16/22

Clock Cycle 13777:
Completed 17/22

Clock Cycle 13778:
Completed 18/22

Clock Cycle 13779:
Completed 19/22

Clock Cycle 13780:
Completed 20/22

Clock Cycle 13781:
Completed 21/22

Clock Cycle 13782:
Completed 22/22
$t0 = 3504
Finished Instruction lw 948 $t0 on Line 1963

Clock Cycle 13783:
Started lw 1324 $t1 on Line 1966
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 372 $t0 on Line 1967

Clock Cycle 13784:
Completed 2/12
addi$t2,$t3,1388
$t2 = 1388

Clock Cycle 13785:
Completed 3/12

Clock Cycle 13786:
Completed 4/12

Clock Cycle 13787:
Completed 5/12

Clock Cycle 13788:
Completed 6/12

Clock Cycle 13789:
Completed 7/12

Clock Cycle 13790:
Completed 8/12

Clock Cycle 13791:
Completed 9/12

Clock Cycle 13792:
Completed 10/12

Clock Cycle 13793:
Completed 11/12

Clock Cycle 13794:
Completed 12/12
$t1 = 1176
Finished Instruction lw 1324 $t1 on Line 1966

Clock Cycle 13795:
Started lw 372 $t0 on Line 1967
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t1,3832
$t4 = 5008

Clock Cycle 13796:
Completed 2/12
DRAM Request(Read) Issued for lw 3640 $t2 on Line 1970

Clock Cycle 13797:
Completed 3/12

Clock Cycle 13798:
Completed 4/12

Clock Cycle 13799:
Completed 5/12

Clock Cycle 13800:
Completed 6/12

Clock Cycle 13801:
Completed 7/12

Clock Cycle 13802:
Completed 8/12

Clock Cycle 13803:
Completed 9/12

Clock Cycle 13804:
Completed 10/12

Clock Cycle 13805:
Completed 11/12

Clock Cycle 13806:
Completed 12/12
$t0 = 0
Finished Instruction lw 372 $t0 on Line 1967

Clock Cycle 13807:
Started lw 3640 $t2 on Line 1970
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2376 $t0 on Line 1971

Clock Cycle 13808:
Completed 2/12
DRAM Request(Write) Issued for sw 3728 0 on Line 1972

Clock Cycle 13809:
Completed 3/12
addi$t4,$t1,812
$t4 = 1988

Clock Cycle 13810:
Completed 4/12
addi$t1,$t3,2132
$t1 = 2132

Clock Cycle 13811:
Completed 5/12

Clock Cycle 13812:
Completed 6/12

Clock Cycle 13813:
Completed 7/12

Clock Cycle 13814:
Completed 8/12

Clock Cycle 13815:
Completed 9/12

Clock Cycle 13816:
Completed 10/12

Clock Cycle 13817:
Completed 11/12

Clock Cycle 13818:
Completed 12/12
$t2 = 0
Finished Instruction lw 3640 $t2 on Line 1970

Clock Cycle 13819:
Started sw 3728 0 on Line 1972
Completed 1/2
DRAM Request(Read) Issued for lw 3956 $t2 on Line 1975

Clock Cycle 13820:
Completed 2/2
Finished Instruction sw 3728 0 on Line 1972
addi$t1,$t1,1600
$t1 = 3732

Clock Cycle 13821:
Started lw 3956 $t2 on Line 1975
Completed 1/2
DRAM Request(Read) Issued for lw 2484 $t4 on Line 1977

Clock Cycle 13822:
Completed 2/2
$t2 = 0
Finished Instruction lw 3956 $t2 on Line 1975

Clock Cycle 13823:
Started lw 2376 $t0 on Line 1971
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13824:
Completed 2/22

Clock Cycle 13825:
Completed 3/22

Clock Cycle 13826:
Completed 4/22

Clock Cycle 13827:
Completed 5/22

Clock Cycle 13828:
Completed 6/22

Clock Cycle 13829:
Completed 7/22

Clock Cycle 13830:
Completed 8/22

Clock Cycle 13831:
Completed 9/22

Clock Cycle 13832:
Completed 10/22

Clock Cycle 13833:
Completed 11/22

Clock Cycle 13834:
Completed 12/22

Clock Cycle 13835:
Completed 13/22

Clock Cycle 13836:
Completed 14/22

Clock Cycle 13837:
Completed 15/22

Clock Cycle 13838:
Completed 16/22

Clock Cycle 13839:
Completed 17/22

Clock Cycle 13840:
Completed 18/22

Clock Cycle 13841:
Completed 19/22

Clock Cycle 13842:
Completed 20/22

Clock Cycle 13843:
Completed 21/22

Clock Cycle 13844:
Completed 22/22
$t0 = 0
Finished Instruction lw 2376 $t0 on Line 1971

Clock Cycle 13845:
Started lw 2484 $t4 on Line 1977
Completed 1/2

Clock Cycle 13846:
Completed 2/2
$t4 = 1224
Finished Instruction lw 2484 $t4 on Line 1977

Clock Cycle 13847:
addi$t4,$t3,2764
$t4 = 2764

Clock Cycle 13848:
DRAM Request(Read) Issued for lw 2932 $t2 on Line 1979

Clock Cycle 13849:
Started lw 2932 $t2 on Line 1979
Completed 1/2
DRAM Request(Read) Issued for lw 1176 $t0 on Line 1980

Clock Cycle 13850:
Completed 2/2
$t2 = 0
Finished Instruction lw 2932 $t2 on Line 1979
DRAM Request(Read) Issued for lw 3792 $t1 on Line 1981

Clock Cycle 13851:
Started lw 1176 $t0 on Line 1980
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 13852:
Completed 2/12

Clock Cycle 13853:
Completed 3/12

Clock Cycle 13854:
Completed 4/12

Clock Cycle 13855:
Completed 5/12

Clock Cycle 13856:
Completed 6/12

Clock Cycle 13857:
Completed 7/12

Clock Cycle 13858:
Completed 8/12

Clock Cycle 13859:
Completed 9/12

Clock Cycle 13860:
Completed 10/12

Clock Cycle 13861:
Completed 11/12

Clock Cycle 13862:
Completed 12/12
$t0 = 0
Finished Instruction lw 1176 $t0 on Line 1980

Clock Cycle 13863:
Started lw 3792 $t1 on Line 1981
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 13864:
Completed 2/12

Clock Cycle 13865:
Completed 3/12

Clock Cycle 13866:
Completed 4/12

Clock Cycle 13867:
Completed 5/12

Clock Cycle 13868:
Completed 6/12

Clock Cycle 13869:
Completed 7/12

Clock Cycle 13870:
Completed 8/12

Clock Cycle 13871:
Completed 9/12

Clock Cycle 13872:
Completed 10/12

Clock Cycle 13873:
Completed 11/12

Clock Cycle 13874:
Completed 12/12
$t1 = 1828
Finished Instruction lw 3792 $t1 on Line 1981

Clock Cycle 13875:
addi$t1,$t2,764
$t1 = 764

Clock Cycle 13876:
DRAM Request(Write) Issued for sw 804 0 on Line 1983

Clock Cycle 13877:
Started sw 804 0 on Line 1983
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 892 $t4 on Line 1984

Clock Cycle 13878:
Completed 2/12

Clock Cycle 13879:
Completed 3/12

Clock Cycle 13880:
Completed 4/12

Clock Cycle 13881:
Completed 5/12

Clock Cycle 13882:
Completed 6/12

Clock Cycle 13883:
Completed 7/12

Clock Cycle 13884:
Completed 8/12

Clock Cycle 13885:
Completed 9/12

Clock Cycle 13886:
Completed 10/12

Clock Cycle 13887:
Completed 11/12

Clock Cycle 13888:
Completed 12/12
Finished Instruction sw 804 0 on Line 1983

Clock Cycle 13889:
Started lw 892 $t4 on Line 1984
Completed 1/2

Clock Cycle 13890:
Completed 2/2
$t4 = 1320
Finished Instruction lw 892 $t4 on Line 1984

Clock Cycle 13891:
addi$t4,$t0,240
$t4 = 240

Clock Cycle 13892:
DRAM Request(Write) Issued for sw 3844 0 on Line 1986

Clock Cycle 13893:
Started sw 3844 0 on Line 1986
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2908 0 on Line 1987

Clock Cycle 13894:
Completed 2/22
addi$t1,$t2,2064
$t1 = 2064

Clock Cycle 13895:
Completed 3/22
DRAM Request(Write) Issued for sw 680 2064 on Line 1989

Clock Cycle 13896:
Completed 4/22
addi$t1,$t2,1736
$t1 = 1736

Clock Cycle 13897:
Completed 5/22
addi$t0,$t1,1432
$t0 = 3168

Clock Cycle 13898:
Completed 6/22
DRAM Request(Write) Issued for sw 1532 0 on Line 1992

Clock Cycle 13899:
Completed 7/22
DRAM Request(Read) Issued for lw 3320 $t2 on Line 1993

Clock Cycle 13900:
Completed 8/22
addi$t3,$t0,3196
$t3 = 6364

Clock Cycle 13901:
Completed 9/22

Clock Cycle 13902:
Completed 10/22

Clock Cycle 13903:
Completed 11/22

Clock Cycle 13904:
Completed 12/22

Clock Cycle 13905:
Completed 13/22

Clock Cycle 13906:
Completed 14/22

Clock Cycle 13907:
Completed 15/22

Clock Cycle 13908:
Completed 16/22

Clock Cycle 13909:
Completed 17/22

Clock Cycle 13910:
Completed 18/22

Clock Cycle 13911:
Completed 19/22

Clock Cycle 13912:
Completed 20/22

Clock Cycle 13913:
Completed 21/22

Clock Cycle 13914:
Completed 22/22
Finished Instruction sw 3844 0 on Line 1986

Clock Cycle 13915:
Started lw 3320 $t2 on Line 1993
Completed 1/2

Clock Cycle 13916:
Completed 2/2
$t2 = 0
Finished Instruction lw 3320 $t2 on Line 1993

Clock Cycle 13917:
Started sw 2908 0 on Line 1987
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t2,1232
$t2 = 1232

Clock Cycle 13918:
Completed 2/22
addi$t1,$t0,2604
$t1 = 5772

Clock Cycle 13919:
Completed 3/22
addi$t3,$t1,3596
$t3 = 9368

Clock Cycle 13920:
Completed 4/22
DRAM Request(Write) Issued for sw 784 5772 on Line 1998

Clock Cycle 13921:
Completed 5/22
addi$t4,$t0,2704
$t4 = 5872

Clock Cycle 13922:
Completed 6/22
DRAM Request(Read) Issued for lw 2504 $t3 on Line 2000

Clock Cycle 13923:
Completed 7/22
DRAM Request(Write) Issued for sw 1556 1232 on Line 2001

Clock Cycle 13924:
Completed 8/22
addi$t1,$t2,1220
$t1 = 2452

Clock Cycle 13925:
Completed 9/22

Clock Cycle 13926:
Completed 10/22

Clock Cycle 13927:
Completed 11/22

Clock Cycle 13928:
Completed 12/22

Clock Cycle 13929:
Completed 13/22

Clock Cycle 13930:
Completed 14/22

Clock Cycle 13931:
Completed 15/22

Clock Cycle 13932:
Completed 16/22

Clock Cycle 13933:
Completed 17/22

Clock Cycle 13934:
Completed 18/22

Clock Cycle 13935:
Completed 19/22

Clock Cycle 13936:
Completed 20/22

Clock Cycle 13937:
Completed 21/22

Clock Cycle 13938:
Completed 22/22
Finished Instruction sw 2908 0 on Line 1987

Clock Cycle 13939:
Started lw 2504 $t3 on Line 2000
Completed 1/2

Clock Cycle 13940:
Completed 2/2
$t3 = 3172
Finished Instruction lw 2504 $t3 on Line 2000

Clock Cycle 13941:
Started sw 680 2064 on Line 1989
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 308 3172 on Line 2003

Clock Cycle 13942:
Completed 2/22
addi$t3,$t4,1952
$t3 = 7824

Clock Cycle 13943:
Completed 3/22
addi$t0,$t3,2012
$t0 = 9836

Clock Cycle 13944:
Completed 4/22
DRAM Request(Read) Issued for lw 1188 $t4 on Line 2006

Clock Cycle 13945:
Completed 5/22
addi$t0,$t3,3300
$t0 = 11124

Clock Cycle 13946:
Completed 6/22
DRAM Request(Write) Issued for sw 2544 7824 on Line 2008

Clock Cycle 13947:
Completed 7/22
addi$t0,$t3,416
$t0 = 8240

Clock Cycle 13948:
Completed 8/22
DRAM Request(Write) Issued for sw 1708 1232 on Line 2010

Clock Cycle 13949:
Completed 9/22

Clock Cycle 13950:
Completed 10/22

Clock Cycle 13951:
Completed 11/22

Clock Cycle 13952:
Completed 12/22

Clock Cycle 13953:
Completed 13/22

Clock Cycle 13954:
Completed 14/22

Clock Cycle 13955:
Completed 15/22

Clock Cycle 13956:
Completed 16/22

Clock Cycle 13957:
Completed 17/22

Clock Cycle 13958:
Completed 18/22

Clock Cycle 13959:
Completed 19/22

Clock Cycle 13960:
Completed 20/22

Clock Cycle 13961:
Completed 21/22

Clock Cycle 13962:
Completed 22/22
Finished Instruction sw 680 2064 on Line 1989

Clock Cycle 13963:
Started sw 784 5772 on Line 1998
Completed 1/2

Clock Cycle 13964:
Completed 2/2
Finished Instruction sw 784 5772 on Line 1998

Clock Cycle 13965:
Started sw 308 3172 on Line 2003
Completed 1/2

Clock Cycle 13966:
Completed 2/2
Finished Instruction sw 308 3172 on Line 2003

Clock Cycle 13967:
Started sw 1532 0 on Line 1992
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13968:
Completed 2/22

Clock Cycle 13969:
Completed 3/22

Clock Cycle 13970:
Completed 4/22

Clock Cycle 13971:
Completed 5/22

Clock Cycle 13972:
Completed 6/22

Clock Cycle 13973:
Completed 7/22

Clock Cycle 13974:
Completed 8/22

Clock Cycle 13975:
Completed 9/22

Clock Cycle 13976:
Completed 10/22
Memory at 308 = 3172
Memory at 680 = 2064
Memory at 784 = 5772

Clock Cycle 13977:
Completed 11/22

Clock Cycle 13978:
Completed 12/22

Clock Cycle 13979:
Completed 13/22

Clock Cycle 13980:
Completed 14/22

Clock Cycle 13981:
Completed 15/22

Clock Cycle 13982:
Completed 16/22

Clock Cycle 13983:
Completed 17/22

Clock Cycle 13984:
Completed 18/22

Clock Cycle 13985:
Completed 19/22

Clock Cycle 13986:
Completed 20/22

Clock Cycle 13987:
Completed 21/22

Clock Cycle 13988:
Completed 22/22
Finished Instruction sw 1532 0 on Line 1992

Clock Cycle 13989:
Started lw 1188 $t4 on Line 2006
Completed 1/2

Clock Cycle 13990:
Completed 2/2
$t4 = 0
Finished Instruction lw 1188 $t4 on Line 2006

Clock Cycle 13991:
Started sw 1556 1232 on Line 2001
Completed 1/2
addi$t4,$t2,364
$t4 = 1596

Clock Cycle 13992:
Completed 2/2
Finished Instruction sw 1556 1232 on Line 2001
DRAM Request(Write) Issued for sw 3752 7824 on Line 2012

Clock Cycle 13993:
Started sw 1708 1232 on Line 2010
Completed 1/2
DRAM Request(Read) Issued for lw 1460 $t0 on Line 2013

Clock Cycle 13994:
Completed 2/2
Finished Instruction sw 1708 1232 on Line 2010
addi$t3,$t3,2624
$t3 = 10448

Clock Cycle 13995:
Started lw 1460 $t0 on Line 2013
Completed 1/2
addi$t2,$t2,3780
$t2 = 5012

Clock Cycle 13996:
Completed 2/2
$t0 = 1304
Finished Instruction lw 1460 $t0 on Line 2013

Clock Cycle 13997:
Started sw 2544 7824 on Line 2008
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 280 $t0 on Line 2016

Clock Cycle 13998:
Completed 2/22
addi$t1,$t1,1000
$t1 = 3452

Clock Cycle 13999:
Completed 3/22

Clock Cycle 14000:
Completed 4/22

Clock Cycle 14001:
Completed 5/22

Clock Cycle 14002:
Completed 6/22

Clock Cycle 14003:
Completed 7/22

Clock Cycle 14004:
Completed 8/22

Clock Cycle 14005:
Completed 9/22

Clock Cycle 14006:
Completed 10/22
Memory at 1556 = 1232
Memory at 1708 = 1232

Clock Cycle 14007:
Completed 11/22

Clock Cycle 14008:
Completed 12/22

Clock Cycle 14009:
Completed 13/22

Clock Cycle 14010:
Completed 14/22

Clock Cycle 14011:
Completed 15/22

Clock Cycle 14012:
Completed 16/22

Clock Cycle 14013:
Completed 17/22

Clock Cycle 14014:
Completed 18/22

Clock Cycle 14015:
Completed 19/22

Clock Cycle 14016:
Completed 20/22

Clock Cycle 14017:
Completed 21/22

Clock Cycle 14018:
Completed 22/22
Finished Instruction sw 2544 7824 on Line 2008

Clock Cycle 14019:
Started lw 280 $t0 on Line 2016
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 14020:
Completed 2/22

Clock Cycle 14021:
Completed 3/22

Clock Cycle 14022:
Completed 4/22

Clock Cycle 14023:
Completed 5/22

Clock Cycle 14024:
Completed 6/22

Clock Cycle 14025:
Completed 7/22

Clock Cycle 14026:
Completed 8/22

Clock Cycle 14027:
Completed 9/22

Clock Cycle 14028:
Completed 10/22
Memory at 2544 = 7824

Clock Cycle 14029:
Completed 11/22

Clock Cycle 14030:
Completed 12/22

Clock Cycle 14031:
Completed 13/22

Clock Cycle 14032:
Completed 14/22

Clock Cycle 14033:
Completed 15/22

Clock Cycle 14034:
Completed 16/22

Clock Cycle 14035:
Completed 17/22

Clock Cycle 14036:
Completed 18/22

Clock Cycle 14037:
Completed 19/22

Clock Cycle 14038:
Completed 20/22

Clock Cycle 14039:
Completed 21/22

Clock Cycle 14040:
Completed 22/22
$t0 = 0
Finished Instruction lw 280 $t0 on Line 2016

Clock Cycle 14041:
Started sw 3752 7824 on Line 2012
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3940 0 on Line 2018

Clock Cycle 14042:
Completed 2/12
DRAM Request(Read) Issued for lw 1208 $t4 on Line 2019

Clock Cycle 14043:
Completed 3/12

Clock Cycle 14044:
Completed 4/12

Clock Cycle 14045:
Completed 5/12

Clock Cycle 14046:
Completed 6/12

Clock Cycle 14047:
Completed 7/12

Clock Cycle 14048:
Completed 8/12

Clock Cycle 14049:
Completed 9/12

Clock Cycle 14050:
Completed 10/12

Clock Cycle 14051:
Completed 11/12

Clock Cycle 14052:
Completed 12/12
Finished Instruction sw 3752 7824 on Line 2012

Clock Cycle 14053:
Started sw 3940 0 on Line 2018
Completed 1/2

Clock Cycle 14054:
Completed 2/2
Finished Instruction sw 3940 0 on Line 2018

Clock Cycle 14055:
Started lw 1208 $t4 on Line 2019
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14056:
Completed 2/22

Clock Cycle 14057:
Completed 3/22

Clock Cycle 14058:
Completed 4/22

Clock Cycle 14059:
Completed 5/22

Clock Cycle 14060:
Completed 6/22

Clock Cycle 14061:
Completed 7/22

Clock Cycle 14062:
Completed 8/22

Clock Cycle 14063:
Completed 9/22

Clock Cycle 14064:
Completed 10/22
Memory at 3752 = 7824

Clock Cycle 14065:
Completed 11/22

Clock Cycle 14066:
Completed 12/22

Clock Cycle 14067:
Completed 13/22

Clock Cycle 14068:
Completed 14/22

Clock Cycle 14069:
Completed 15/22

Clock Cycle 14070:
Completed 16/22

Clock Cycle 14071:
Completed 17/22

Clock Cycle 14072:
Completed 18/22

Clock Cycle 14073:
Completed 19/22

Clock Cycle 14074:
Completed 20/22

Clock Cycle 14075:
Completed 21/22

Clock Cycle 14076:
Completed 22/22
$t4 = 0
Finished Instruction lw 1208 $t4 on Line 2019

Clock Cycle 14077:
DRAM Request(Read) Issued for lw 868 $t4 on Line 2020

Clock Cycle 14078:
Started lw 868 $t4 on Line 2020
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3364 10448 on Line 2021

Clock Cycle 14079:
Completed 2/12

Clock Cycle 14080:
Completed 3/12

Clock Cycle 14081:
Completed 4/12

Clock Cycle 14082:
Completed 5/12

Clock Cycle 14083:
Completed 6/12

Clock Cycle 14084:
Completed 7/12

Clock Cycle 14085:
Completed 8/12

Clock Cycle 14086:
Completed 9/12

Clock Cycle 14087:
Completed 10/12

Clock Cycle 14088:
Completed 11/12

Clock Cycle 14089:
Completed 12/12
$t4 = 0
Finished Instruction lw 868 $t4 on Line 2020

Clock Cycle 14090:
Started sw 3364 10448 on Line 2021
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t4,1624
$t2 = 1624

Clock Cycle 14091:
Completed 2/12
DRAM Request(Write) Issued for sw 3792 10448 on Line 2023

Clock Cycle 14092:
Completed 3/12
DRAM Request(Read) Issued for lw 928 $t2 on Line 2024

Clock Cycle 14093:
Completed 4/12
DRAM Request(Write) Issued for sw 1660 3452 on Line 2025

Clock Cycle 14094:
Completed 5/12
DRAM Request(Write) Issued for sw 3824 0 on Line 2026

Clock Cycle 14095:
Completed 6/12

Clock Cycle 14096:
Completed 7/12

Clock Cycle 14097:
Completed 8/12

Clock Cycle 14098:
Completed 9/12

Clock Cycle 14099:
Completed 10/12

Clock Cycle 14100:
Completed 11/12

Clock Cycle 14101:
Completed 12/12
Finished Instruction sw 3364 10448 on Line 2021

Clock Cycle 14102:
Started sw 3792 10448 on Line 2023
Completed 1/2

Clock Cycle 14103:
Completed 2/2
Finished Instruction sw 3792 10448 on Line 2023

Clock Cycle 14104:
Started sw 3824 0 on Line 2026
Completed 1/2

Clock Cycle 14105:
Completed 2/2
Finished Instruction sw 3824 0 on Line 2026

Clock Cycle 14106:
Started lw 928 $t2 on Line 2024
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 14107:
Completed 2/22

Clock Cycle 14108:
Completed 3/22

Clock Cycle 14109:
Completed 4/22

Clock Cycle 14110:
Completed 5/22

Clock Cycle 14111:
Completed 6/22

Clock Cycle 14112:
Completed 7/22

Clock Cycle 14113:
Completed 8/22

Clock Cycle 14114:
Completed 9/22

Clock Cycle 14115:
Completed 10/22
Memory at 3364 = 10448
Memory at 3792 = 10448

Clock Cycle 14116:
Completed 11/22

Clock Cycle 14117:
Completed 12/22

Clock Cycle 14118:
Completed 13/22

Clock Cycle 14119:
Completed 14/22

Clock Cycle 14120:
Completed 15/22

Clock Cycle 14121:
Completed 16/22

Clock Cycle 14122:
Completed 17/22

Clock Cycle 14123:
Completed 18/22

Clock Cycle 14124:
Completed 19/22

Clock Cycle 14125:
Completed 20/22

Clock Cycle 14126:
Completed 21/22

Clock Cycle 14127:
Completed 22/22
$t2 = 0
Finished Instruction lw 928 $t2 on Line 2024

Clock Cycle 14128:
Started sw 1660 3452 on Line 2025
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 20 0 on Line 2027

Clock Cycle 14129:
Completed 2/12
DRAM Request(Write) Issued for sw 2920 0 on Line 2028

Clock Cycle 14130:
Completed 3/12
DRAM Request(Read) Issued for lw 2480 $t2 on Line 2029

Clock Cycle 14131:
Completed 4/12
addi$t1,$t4,3516
$t1 = 3516

Clock Cycle 14132:
Completed 5/12
DRAM Request(Write) Issued for sw 2248 0 on Line 2031

Clock Cycle 14133:
Completed 6/12
addi$t3,$t0,156
$t3 = 156

Clock Cycle 14134:
Completed 7/12
addi$t1,$t3,3536
$t1 = 3692

Clock Cycle 14135:
Completed 8/12

Clock Cycle 14136:
Completed 9/12

Clock Cycle 14137:
Completed 10/12

Clock Cycle 14138:
Completed 11/12

Clock Cycle 14139:
Completed 12/12
Finished Instruction sw 1660 3452 on Line 2025

Clock Cycle 14140:
Started sw 2920 0 on Line 2028
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14141:
Completed 2/22

Clock Cycle 14142:
Completed 3/22

Clock Cycle 14143:
Completed 4/22

Clock Cycle 14144:
Completed 5/22

Clock Cycle 14145:
Completed 6/22

Clock Cycle 14146:
Completed 7/22

Clock Cycle 14147:
Completed 8/22

Clock Cycle 14148:
Completed 9/22

Clock Cycle 14149:
Completed 10/22
Memory at 1660 = 3452

Clock Cycle 14150:
Completed 11/22

Clock Cycle 14151:
Completed 12/22

Clock Cycle 14152:
Completed 13/22

Clock Cycle 14153:
Completed 14/22

Clock Cycle 14154:
Completed 15/22

Clock Cycle 14155:
Completed 16/22

Clock Cycle 14156:
Completed 17/22

Clock Cycle 14157:
Completed 18/22

Clock Cycle 14158:
Completed 19/22

Clock Cycle 14159:
Completed 20/22

Clock Cycle 14160:
Completed 21/22

Clock Cycle 14161:
Completed 22/22
Finished Instruction sw 2920 0 on Line 2028

Clock Cycle 14162:
Started lw 2480 $t2 on Line 2029
Completed 1/2

Clock Cycle 14163:
Completed 2/2
$t2 = 0
Finished Instruction lw 2480 $t2 on Line 2029

Clock Cycle 14164:
Started sw 2248 0 on Line 2031
Completed 1/2
DRAM Request(Read) Issued for lw 2328 $t2 on Line 2034

Clock Cycle 14165:
Completed 2/2
Finished Instruction sw 2248 0 on Line 2031
DRAM Request(Read) Issued for lw 1088 $t3 on Line 2035

Clock Cycle 14166:
Started lw 2328 $t2 on Line 2034
Completed 1/2

Clock Cycle 14167:
Completed 2/2
$t2 = 11188
Finished Instruction lw 2328 $t2 on Line 2034

Clock Cycle 14168:
Started sw 20 0 on Line 2027
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 616 11188 on Line 2036

Clock Cycle 14169:
Completed 2/22
DRAM Request(Read) Issued for lw 384 $t0 on Line 2037

Clock Cycle 14170:
Completed 3/22
addi$t1,$t1,2028
$t1 = 5720

Clock Cycle 14171:
Completed 4/22

Clock Cycle 14172:
Completed 5/22

Clock Cycle 14173:
Completed 6/22

Clock Cycle 14174:
Completed 7/22

Clock Cycle 14175:
Completed 8/22

Clock Cycle 14176:
Completed 9/22

Clock Cycle 14177:
Completed 10/22

Clock Cycle 14178:
Completed 11/22

Clock Cycle 14179:
Completed 12/22

Clock Cycle 14180:
Completed 13/22

Clock Cycle 14181:
Completed 14/22

Clock Cycle 14182:
Completed 15/22

Clock Cycle 14183:
Completed 16/22

Clock Cycle 14184:
Completed 17/22

Clock Cycle 14185:
Completed 18/22

Clock Cycle 14186:
Completed 19/22

Clock Cycle 14187:
Completed 20/22

Clock Cycle 14188:
Completed 21/22

Clock Cycle 14189:
Completed 22/22
Finished Instruction sw 20 0 on Line 2027

Clock Cycle 14190:
Started sw 616 11188 on Line 2036
Completed 1/2

Clock Cycle 14191:
Completed 2/2
Finished Instruction sw 616 11188 on Line 2036

Clock Cycle 14192:
Started lw 384 $t0 on Line 2037
Completed 1/2

Clock Cycle 14193:
Completed 2/2
$t0 = 0
Finished Instruction lw 384 $t0 on Line 2037

Clock Cycle 14194:
Started lw 1088 $t3 on Line 2035
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14195:
Completed 2/22

Clock Cycle 14196:
Completed 3/22

Clock Cycle 14197:
Completed 4/22

Clock Cycle 14198:
Completed 5/22

Clock Cycle 14199:
Completed 6/22

Clock Cycle 14200:
Completed 7/22

Clock Cycle 14201:
Completed 8/22

Clock Cycle 14202:
Completed 9/22

Clock Cycle 14203:
Completed 10/22
Memory at 20 = 0
Memory at 616 = 11188

Clock Cycle 14204:
Completed 11/22

Clock Cycle 14205:
Completed 12/22

Clock Cycle 14206:
Completed 13/22

Clock Cycle 14207:
Completed 14/22

Clock Cycle 14208:
Completed 15/22

Clock Cycle 14209:
Completed 16/22

Clock Cycle 14210:
Completed 17/22

Clock Cycle 14211:
Completed 18/22

Clock Cycle 14212:
Completed 19/22

Clock Cycle 14213:
Completed 20/22

Clock Cycle 14214:
Completed 21/22

Clock Cycle 14215:
Completed 22/22
$t3 = 0
Finished Instruction lw 1088 $t3 on Line 2035

Clock Cycle 14216:
DRAM Request(Read) Issued for lw 1368 $t3 on Line 2039

Clock Cycle 14217:
Started lw 1368 $t3 on Line 2039
Completed 1/2

Clock Cycle 14218:
Completed 2/2
$t3 = 0
Finished Instruction lw 1368 $t3 on Line 2039

Clock Cycle 14219:
addi$t4,$t3,3576
$t4 = 3576

Clock Cycle 14220:
DRAM Request(Read) Issued for lw 180 $t2 on Line 2041

Clock Cycle 14221:
Started lw 180 $t2 on Line 2041
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 14222:
Completed 2/12

Clock Cycle 14223:
Completed 3/12

Clock Cycle 14224:
Completed 4/12

Clock Cycle 14225:
Completed 5/12

Clock Cycle 14226:
Completed 6/12

Clock Cycle 14227:
Completed 7/12

Clock Cycle 14228:
Completed 8/12

Clock Cycle 14229:
Completed 9/12

Clock Cycle 14230:
Completed 10/12

Clock Cycle 14231:
Completed 11/12

Clock Cycle 14232:
Completed 12/12
$t2 = 0
Finished Instruction lw 180 $t2 on Line 2041

Clock Cycle 14233:
DRAM Request(Write) Issued for sw 408 0 on Line 2042

Clock Cycle 14234:
Started sw 408 0 on Line 2042
Completed 1/2
addi$t0,$t0,2520
$t0 = 2520

Clock Cycle 14235:
Completed 2/2
Finished Instruction sw 408 0 on Line 2042
DRAM Request(Read) Issued for lw 2804 $t2 on Line 2044

Clock Cycle 14236:
Started lw 2804 $t2 on Line 2044
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3804 $t1 on Line 2045

Clock Cycle 14237:
Completed 2/22
DRAM Request(Write) Issued for sw 2636 2520 on Line 2046

Clock Cycle 14238:
Completed 3/22

Clock Cycle 14239:
Completed 4/22

Clock Cycle 14240:
Completed 5/22

Clock Cycle 14241:
Completed 6/22

Clock Cycle 14242:
Completed 7/22

Clock Cycle 14243:
Completed 8/22

Clock Cycle 14244:
Completed 9/22

Clock Cycle 14245:
Completed 10/22

Clock Cycle 14246:
Completed 11/22

Clock Cycle 14247:
Completed 12/22

Clock Cycle 14248:
Completed 13/22

Clock Cycle 14249:
Completed 14/22

Clock Cycle 14250:
Completed 15/22

Clock Cycle 14251:
Completed 16/22

Clock Cycle 14252:
Completed 17/22

Clock Cycle 14253:
Completed 18/22

Clock Cycle 14254:
Completed 19/22

Clock Cycle 14255:
Completed 20/22

Clock Cycle 14256:
Completed 21/22

Clock Cycle 14257:
Completed 22/22
$t2 = 3128
Finished Instruction lw 2804 $t2 on Line 2044

Clock Cycle 14258:
Started sw 2636 2520 on Line 2046
Completed 1/2

Clock Cycle 14259:
Completed 2/2
Finished Instruction sw 2636 2520 on Line 2046

Clock Cycle 14260:
Started lw 3804 $t1 on Line 2045
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14261:
Completed 2/22

Clock Cycle 14262:
Completed 3/22

Clock Cycle 14263:
Completed 4/22

Clock Cycle 14264:
Completed 5/22

Clock Cycle 14265:
Completed 6/22

Clock Cycle 14266:
Completed 7/22

Clock Cycle 14267:
Completed 8/22

Clock Cycle 14268:
Completed 9/22

Clock Cycle 14269:
Completed 10/22
Memory at 2636 = 2520

Clock Cycle 14270:
Completed 11/22

Clock Cycle 14271:
Completed 12/22

Clock Cycle 14272:
Completed 13/22

Clock Cycle 14273:
Completed 14/22

Clock Cycle 14274:
Completed 15/22

Clock Cycle 14275:
Completed 16/22

Clock Cycle 14276:
Completed 17/22

Clock Cycle 14277:
Completed 18/22

Clock Cycle 14278:
Completed 19/22

Clock Cycle 14279:
Completed 20/22

Clock Cycle 14280:
Completed 21/22

Clock Cycle 14281:
Completed 22/22
$t1 = 1568
Finished Instruction lw 3804 $t1 on Line 2045

Clock Cycle 14282:
DRAM Request(Write) Issued for sw 1868 1568 on Line 2047

Clock Cycle 14283:
Started sw 1868 1568 on Line 2047
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 888 1568 on Line 2048

Clock Cycle 14284:
Completed 2/12
DRAM Request(Write) Issued for sw 1436 1568 on Line 2049

Clock Cycle 14285:
Completed 3/12
addi$t3,$t0,152
$t3 = 2672

Clock Cycle 14286:
Completed 4/12
addi$t3,$t2,3328
$t3 = 6456

Clock Cycle 14287:
Completed 5/12
DRAM Request(Read) Issued for lw 736 $t0 on Line 2052

Clock Cycle 14288:
Completed 6/12

Clock Cycle 14289:
Completed 7/12

Clock Cycle 14290:
Completed 8/12

Clock Cycle 14291:
Completed 9/12

Clock Cycle 14292:
Completed 10/12

Clock Cycle 14293:
Completed 11/12

Clock Cycle 14294:
Completed 12/12
Finished Instruction sw 1868 1568 on Line 2047

Clock Cycle 14295:
Started sw 1436 1568 on Line 2049
Completed 1/2

Clock Cycle 14296:
Completed 2/2
Finished Instruction sw 1436 1568 on Line 2049

Clock Cycle 14297:
Started sw 888 1568 on Line 2048
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 14298:
Completed 2/22

Clock Cycle 14299:
Completed 3/22

Clock Cycle 14300:
Completed 4/22

Clock Cycle 14301:
Completed 5/22

Clock Cycle 14302:
Completed 6/22

Clock Cycle 14303:
Completed 7/22

Clock Cycle 14304:
Completed 8/22

Clock Cycle 14305:
Completed 9/22

Clock Cycle 14306:
Completed 10/22
Memory at 1436 = 1568
Memory at 1868 = 1568

Clock Cycle 14307:
Completed 11/22

Clock Cycle 14308:
Completed 12/22

Clock Cycle 14309:
Completed 13/22

Clock Cycle 14310:
Completed 14/22

Clock Cycle 14311:
Completed 15/22

Clock Cycle 14312:
Completed 16/22

Clock Cycle 14313:
Completed 17/22

Clock Cycle 14314:
Completed 18/22

Clock Cycle 14315:
Completed 19/22

Clock Cycle 14316:
Completed 20/22

Clock Cycle 14317:
Completed 21/22

Clock Cycle 14318:
Completed 22/22
Finished Instruction sw 888 1568 on Line 2048

Clock Cycle 14319:
Started lw 736 $t0 on Line 2052
Completed 1/2

Clock Cycle 14320:
Completed 2/2
$t0 = 0
Finished Instruction lw 736 $t0 on Line 2052

Clock Cycle 14321:
addi$t0,$t0,1488
$t0 = 1488

Clock Cycle 14322:
DRAM Request(Write) Issued for sw 1472 1568 on Line 2054

Clock Cycle 14323:
Started sw 1472 1568 on Line 2054
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 496 6456 on Line 2055

Clock Cycle 14324:
Completed 2/22
DRAM Request(Read) Issued for lw 968 $t1 on Line 2056

Clock Cycle 14325:
Completed 3/22
DRAM Request(Read) Issued for lw 1744 $t3 on Line 2057

Clock Cycle 14326:
Completed 4/22

Clock Cycle 14327:
Completed 5/22

Clock Cycle 14328:
Completed 6/22

Clock Cycle 14329:
Completed 7/22

Clock Cycle 14330:
Completed 8/22

Clock Cycle 14331:
Completed 9/22

Clock Cycle 14332:
Completed 10/22
Memory at 888 = 1568

Clock Cycle 14333:
Completed 11/22

Clock Cycle 14334:
Completed 12/22

Clock Cycle 14335:
Completed 13/22

Clock Cycle 14336:
Completed 14/22

Clock Cycle 14337:
Completed 15/22

Clock Cycle 14338:
Completed 16/22

Clock Cycle 14339:
Completed 17/22

Clock Cycle 14340:
Completed 18/22

Clock Cycle 14341:
Completed 19/22

Clock Cycle 14342:
Completed 20/22

Clock Cycle 14343:
Completed 21/22

Clock Cycle 14344:
Completed 22/22
Finished Instruction sw 1472 1568 on Line 2054

Clock Cycle 14345:
Started lw 1744 $t3 on Line 2057
Completed 1/2

Clock Cycle 14346:
Completed 2/2
$t3 = 0
Finished Instruction lw 1744 $t3 on Line 2057

Clock Cycle 14347:
Started sw 496 6456 on Line 2055
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 14348:
Completed 2/22

Clock Cycle 14349:
Completed 3/22

Clock Cycle 14350:
Completed 4/22

Clock Cycle 14351:
Completed 5/22

Clock Cycle 14352:
Completed 6/22

Clock Cycle 14353:
Completed 7/22

Clock Cycle 14354:
Completed 8/22

Clock Cycle 14355:
Completed 9/22

Clock Cycle 14356:
Completed 10/22
Memory at 1472 = 1568

Clock Cycle 14357:
Completed 11/22

Clock Cycle 14358:
Completed 12/22

Clock Cycle 14359:
Completed 13/22

Clock Cycle 14360:
Completed 14/22

Clock Cycle 14361:
Completed 15/22

Clock Cycle 14362:
Completed 16/22

Clock Cycle 14363:
Completed 17/22

Clock Cycle 14364:
Completed 18/22

Clock Cycle 14365:
Completed 19/22

Clock Cycle 14366:
Completed 20/22

Clock Cycle 14367:
Completed 21/22

Clock Cycle 14368:
Completed 22/22
Finished Instruction sw 496 6456 on Line 2055

Clock Cycle 14369:
Started lw 968 $t1 on Line 2056
Completed 1/2

Clock Cycle 14370:
Completed 2/2
$t1 = 0
Finished Instruction lw 968 $t1 on Line 2056

Clock Cycle 14371:
addi$t3,$t1,2360
$t3 = 2360

Clock Cycle 14372:
DRAM Request(Read) Issued for lw 3128 $t0 on Line 2059

Clock Cycle 14373:
Started lw 3128 $t0 on Line 2059
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 672 0 on Line 2060

Clock Cycle 14374:
Completed 2/22
addi$t4,$t1,3136
$t4 = 3136

Clock Cycle 14375:
Completed 3/22
addi$t2,$t2,1684
$t2 = 4812

Clock Cycle 14376:
Completed 4/22
DRAM Request(Write) Issued for sw 2136 0 on Line 2063

Clock Cycle 14377:
Completed 5/22
DRAM Request(Read) Issued for lw 1360 $t2 on Line 2064

Clock Cycle 14378:
Completed 6/22

Clock Cycle 14379:
Completed 7/22

Clock Cycle 14380:
Completed 8/22

Clock Cycle 14381:
Completed 9/22

Clock Cycle 14382:
Completed 10/22
Memory at 496 = 6456

Clock Cycle 14383:
Completed 11/22

Clock Cycle 14384:
Completed 12/22

Clock Cycle 14385:
Completed 13/22

Clock Cycle 14386:
Completed 14/22

Clock Cycle 14387:
Completed 15/22

Clock Cycle 14388:
Completed 16/22

Clock Cycle 14389:
Completed 17/22

Clock Cycle 14390:
Completed 18/22

Clock Cycle 14391:
Completed 19/22

Clock Cycle 14392:
Completed 20/22

Clock Cycle 14393:
Completed 21/22

Clock Cycle 14394:
Completed 22/22
$t0 = 0
Finished Instruction lw 3128 $t0 on Line 2059

Clock Cycle 14395:
Started lw 1360 $t2 on Line 2064
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 14396:
Completed 2/12

Clock Cycle 14397:
Completed 3/12

Clock Cycle 14398:
Completed 4/12

Clock Cycle 14399:
Completed 5/12

Clock Cycle 14400:
Completed 6/12

Clock Cycle 14401:
Completed 7/12

Clock Cycle 14402:
Completed 8/12

Clock Cycle 14403:
Completed 9/12

Clock Cycle 14404:
Completed 10/12

Clock Cycle 14405:
Completed 11/12

Clock Cycle 14406:
Completed 12/12
$t2 = 3256
Finished Instruction lw 1360 $t2 on Line 2064

Clock Cycle 14407:
Started sw 672 0 on Line 2060
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3776 $t2 on Line 2065

Clock Cycle 14408:
Completed 2/12

Clock Cycle 14409:
Completed 3/12

Clock Cycle 14410:
Completed 4/12

Clock Cycle 14411:
Completed 5/12

Clock Cycle 14412:
Completed 6/12

Clock Cycle 14413:
Completed 7/12

Clock Cycle 14414:
Completed 8/12

Clock Cycle 14415:
Completed 9/12

Clock Cycle 14416:
Completed 10/12

Clock Cycle 14417:
Completed 11/12

Clock Cycle 14418:
Completed 12/12
Finished Instruction sw 672 0 on Line 2060

Clock Cycle 14419:
Started lw 3776 $t2 on Line 2065
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14420:
Completed 2/22

Clock Cycle 14421:
Completed 3/22

Clock Cycle 14422:
Completed 4/22

Clock Cycle 14423:
Completed 5/22

Clock Cycle 14424:
Completed 6/22

Clock Cycle 14425:
Completed 7/22

Clock Cycle 14426:
Completed 8/22

Clock Cycle 14427:
Completed 9/22

Clock Cycle 14428:
Completed 10/22

Clock Cycle 14429:
Completed 11/22

Clock Cycle 14430:
Completed 12/22

Clock Cycle 14431:
Completed 13/22

Clock Cycle 14432:
Completed 14/22

Clock Cycle 14433:
Completed 15/22

Clock Cycle 14434:
Completed 16/22

Clock Cycle 14435:
Completed 17/22

Clock Cycle 14436:
Completed 18/22

Clock Cycle 14437:
Completed 19/22

Clock Cycle 14438:
Completed 20/22

Clock Cycle 14439:
Completed 21/22

Clock Cycle 14440:
Completed 22/22
$t2 = 0
Finished Instruction lw 3776 $t2 on Line 2065

Clock Cycle 14441:
Started sw 2136 0 on Line 2063
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 564 0 on Line 2066

Clock Cycle 14442:
Completed 2/12
DRAM Request(Read) Issued for lw 1504 $t3 on Line 2067

Clock Cycle 14443:
Completed 3/12

Clock Cycle 14444:
Completed 4/12

Clock Cycle 14445:
Completed 5/12

Clock Cycle 14446:
Completed 6/12

Clock Cycle 14447:
Completed 7/12

Clock Cycle 14448:
Completed 8/12

Clock Cycle 14449:
Completed 9/12

Clock Cycle 14450:
Completed 10/12

Clock Cycle 14451:
Completed 11/12

Clock Cycle 14452:
Completed 12/12
Finished Instruction sw 2136 0 on Line 2063

Clock Cycle 14453:
Started lw 1504 $t3 on Line 2067
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14454:
Completed 2/22

Clock Cycle 14455:
Completed 3/22

Clock Cycle 14456:
Completed 4/22

Clock Cycle 14457:
Completed 5/22

Clock Cycle 14458:
Completed 6/22

Clock Cycle 14459:
Completed 7/22

Clock Cycle 14460:
Completed 8/22

Clock Cycle 14461:
Completed 9/22

Clock Cycle 14462:
Completed 10/22
Memory at 2136 = 0

Clock Cycle 14463:
Completed 11/22

Clock Cycle 14464:
Completed 12/22

Clock Cycle 14465:
Completed 13/22

Clock Cycle 14466:
Completed 14/22

Clock Cycle 14467:
Completed 15/22

Clock Cycle 14468:
Completed 16/22

Clock Cycle 14469:
Completed 17/22

Clock Cycle 14470:
Completed 18/22

Clock Cycle 14471:
Completed 19/22

Clock Cycle 14472:
Completed 20/22

Clock Cycle 14473:
Completed 21/22

Clock Cycle 14474:
Completed 22/22
$t3 = 0
Finished Instruction lw 1504 $t3 on Line 2067

Clock Cycle 14475:
Started sw 564 0 on Line 2066
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 384 0 on Line 2068

Clock Cycle 14476:
Completed 2/12
DRAM Request(Write) Issued for sw 1712 0 on Line 2069

Clock Cycle 14477:
Completed 3/12
addi$t3,$t2,620
$t3 = 620

Clock Cycle 14478:
Completed 4/12
DRAM Request(Read) Issued for lw 796 $t3 on Line 2071

Clock Cycle 14479:
Completed 5/12
DRAM Request(Write) Issued for sw 688 0 on Line 2072

Clock Cycle 14480:
Completed 6/12

Clock Cycle 14481:
Completed 7/12

Clock Cycle 14482:
Completed 8/12

Clock Cycle 14483:
Completed 9/12

Clock Cycle 14484:
Completed 10/12

Clock Cycle 14485:
Completed 11/12

Clock Cycle 14486:
Completed 12/12
Finished Instruction sw 564 0 on Line 2066

Clock Cycle 14487:
Started lw 796 $t3 on Line 2071
Completed 1/2

Clock Cycle 14488:
Completed 2/2
$t3 = 0
Finished Instruction lw 796 $t3 on Line 2071

Clock Cycle 14489:
Started sw 384 0 on Line 2068
Completed 1/2
DRAM Request(Write) Issued for sw 2612 0 on Line 2073

Clock Cycle 14490:
Completed 2/2
Finished Instruction sw 384 0 on Line 2068
DRAM Request(Read) Issued for lw 3428 $t1 on Line 2074

Clock Cycle 14491:
Started sw 688 0 on Line 2072
Completed 1/2

Clock Cycle 14492:
Completed 2/2
Finished Instruction sw 688 0 on Line 2072

Clock Cycle 14493:
Started lw 3428 $t1 on Line 2074
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14494:
Completed 2/22

Clock Cycle 14495:
Completed 3/22

Clock Cycle 14496:
Completed 4/22

Clock Cycle 14497:
Completed 5/22

Clock Cycle 14498:
Completed 6/22

Clock Cycle 14499:
Completed 7/22

Clock Cycle 14500:
Completed 8/22

Clock Cycle 14501:
Completed 9/22

Clock Cycle 14502:
Completed 10/22
Memory at 688 = 0

Clock Cycle 14503:
Completed 11/22

Clock Cycle 14504:
Completed 12/22

Clock Cycle 14505:
Completed 13/22

Clock Cycle 14506:
Completed 14/22

Clock Cycle 14507:
Completed 15/22

Clock Cycle 14508:
Completed 16/22

Clock Cycle 14509:
Completed 17/22

Clock Cycle 14510:
Completed 18/22

Clock Cycle 14511:
Completed 19/22

Clock Cycle 14512:
Completed 20/22

Clock Cycle 14513:
Completed 21/22

Clock Cycle 14514:
Completed 22/22
$t1 = 0
Finished Instruction lw 3428 $t1 on Line 2074

Clock Cycle 14515:
Started sw 1712 0 on Line 2069
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t4,1412
$t1 = 4548

Clock Cycle 14516:
Completed 2/12
DRAM Request(Read) Issued for lw 2724 $t1 on Line 2076

Clock Cycle 14517:
Completed 3/12
DRAM Request(Write) Issued for sw 1824 0 on Line 2077

Clock Cycle 14518:
Completed 4/12
addi$t3,$t4,1196
$t3 = 4332

Clock Cycle 14519:
Completed 5/12
DRAM Request(Write) Issued for sw 2640 3136 on Line 2079

Clock Cycle 14520:
Completed 6/12
DRAM Request(Read) Issued for lw 360 $t4 on Line 2080

Clock Cycle 14521:
Completed 7/12

Clock Cycle 14522:
Completed 8/12

Clock Cycle 14523:
Completed 9/12

Clock Cycle 14524:
Completed 10/12

Clock Cycle 14525:
Completed 11/12

Clock Cycle 14526:
Completed 12/12
Finished Instruction sw 1712 0 on Line 2069

Clock Cycle 14527:
Started sw 1824 0 on Line 2077
Completed 1/2

Clock Cycle 14528:
Completed 2/2
Finished Instruction sw 1824 0 on Line 2077

Clock Cycle 14529:
Started lw 360 $t4 on Line 2080
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 14530:
Completed 2/22

Clock Cycle 14531:
Completed 3/22

Clock Cycle 14532:
Completed 4/22

Clock Cycle 14533:
Completed 5/22

Clock Cycle 14534:
Completed 6/22

Clock Cycle 14535:
Completed 7/22

Clock Cycle 14536:
Completed 8/22

Clock Cycle 14537:
Completed 9/22

Clock Cycle 14538:
Completed 10/22
Memory at 1824 = 0

Clock Cycle 14539:
Completed 11/22

Clock Cycle 14540:
Completed 12/22

Clock Cycle 14541:
Completed 13/22

Clock Cycle 14542:
Completed 14/22

Clock Cycle 14543:
Completed 15/22

Clock Cycle 14544:
Completed 16/22

Clock Cycle 14545:
Completed 17/22

Clock Cycle 14546:
Completed 18/22

Clock Cycle 14547:
Completed 19/22

Clock Cycle 14548:
Completed 20/22

Clock Cycle 14549:
Completed 21/22

Clock Cycle 14550:
Completed 22/22
$t4 = 0
Finished Instruction lw 360 $t4 on Line 2080

Clock Cycle 14551:
Started sw 2612 0 on Line 2073
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1124 0 on Line 2081

Clock Cycle 14552:
Completed 2/12
addi$t0,$t3,1476
$t0 = 5808

Clock Cycle 14553:
Completed 3/12
DRAM Request(Read) Issued for lw 2476 $t3 on Line 2083

Clock Cycle 14554:
Completed 4/12
DRAM Request(Write) Issued for sw 1720 5808 on Line 2084

Clock Cycle 14555:
Completed 5/12
DRAM Request(Write) Issued for sw 732 0 on Line 2085

Clock Cycle 14556:
Completed 6/12
DRAM Request(Write) Issued for sw 3220 5808 on Line 2086

Clock Cycle 14557:
Completed 7/12
addi$t0,$t2,1512
$t0 = 1512

Clock Cycle 14558:
Completed 8/12
DRAM Request(Read) Issued for lw 3744 $t2 on Line 2088

Clock Cycle 14559:
Completed 9/12
DRAM Request(Read) Issued for lw 572 $t0 on Line 2089

Clock Cycle 14560:
Completed 10/12

Clock Cycle 14561:
Completed 11/12

Clock Cycle 14562:
Completed 12/12
Finished Instruction sw 2612 0 on Line 2073

Clock Cycle 14563:
Started lw 2724 $t1 on Line 2076
Completed 1/2

Clock Cycle 14564:
Completed 2/2
$t1 = 5220
Finished Instruction lw 2724 $t1 on Line 2076

Clock Cycle 14565:
Started sw 2640 3136 on Line 2079
Completed 1/2

Clock Cycle 14566:
Completed 2/2
Finished Instruction sw 2640 3136 on Line 2079

Clock Cycle 14567:
Started lw 2476 $t3 on Line 2083
Completed 1/2

Clock Cycle 14568:
Completed 2/2
$t3 = 4124
Finished Instruction lw 2476 $t3 on Line 2083

Clock Cycle 14569:
Started sw 1124 0 on Line 2081
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t1,$t3,1500
$t1 = 5624

Clock Cycle 14570:
Completed 2/22

Clock Cycle 14571:
Completed 3/22

Clock Cycle 14572:
Completed 4/22

Clock Cycle 14573:
Completed 5/22

Clock Cycle 14574:
Completed 6/22

Clock Cycle 14575:
Completed 7/22

Clock Cycle 14576:
Completed 8/22

Clock Cycle 14577:
Completed 9/22

Clock Cycle 14578:
Completed 10/22
Memory at 2612 = 0
Memory at 2640 = 3136

Clock Cycle 14579:
Completed 11/22

Clock Cycle 14580:
Completed 12/22

Clock Cycle 14581:
Completed 13/22

Clock Cycle 14582:
Completed 14/22

Clock Cycle 14583:
Completed 15/22

Clock Cycle 14584:
Completed 16/22

Clock Cycle 14585:
Completed 17/22

Clock Cycle 14586:
Completed 18/22

Clock Cycle 14587:
Completed 19/22

Clock Cycle 14588:
Completed 20/22

Clock Cycle 14589:
Completed 21/22

Clock Cycle 14590:
Completed 22/22
Finished Instruction sw 1124 0 on Line 2081

Clock Cycle 14591:
Started sw 1720 5808 on Line 2084
Completed 1/2

Clock Cycle 14592:
Completed 2/2
Finished Instruction sw 1720 5808 on Line 2084

Clock Cycle 14593:
Started sw 3220 5808 on Line 2086
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14594:
Completed 2/22

Clock Cycle 14595:
Completed 3/22

Clock Cycle 14596:
Completed 4/22

Clock Cycle 14597:
Completed 5/22

Clock Cycle 14598:
Completed 6/22

Clock Cycle 14599:
Completed 7/22

Clock Cycle 14600:
Completed 8/22

Clock Cycle 14601:
Completed 9/22

Clock Cycle 14602:
Completed 10/22
Memory at 1720 = 5808

Clock Cycle 14603:
Completed 11/22

Clock Cycle 14604:
Completed 12/22

Clock Cycle 14605:
Completed 13/22

Clock Cycle 14606:
Completed 14/22

Clock Cycle 14607:
Completed 15/22

Clock Cycle 14608:
Completed 16/22

Clock Cycle 14609:
Completed 17/22

Clock Cycle 14610:
Completed 18/22

Clock Cycle 14611:
Completed 19/22

Clock Cycle 14612:
Completed 20/22

Clock Cycle 14613:
Completed 21/22

Clock Cycle 14614:
Completed 22/22
Finished Instruction sw 3220 5808 on Line 2086

Clock Cycle 14615:
Started lw 3744 $t2 on Line 2088
Completed 1/2

Clock Cycle 14616:
Completed 2/2
$t2 = 0
Finished Instruction lw 3744 $t2 on Line 2088

Clock Cycle 14617:
Started sw 732 0 on Line 2085
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3860 $t2 on Line 2091

Clock Cycle 14618:
Completed 2/22

Clock Cycle 14619:
Completed 3/22

Clock Cycle 14620:
Completed 4/22

Clock Cycle 14621:
Completed 5/22

Clock Cycle 14622:
Completed 6/22

Clock Cycle 14623:
Completed 7/22

Clock Cycle 14624:
Completed 8/22

Clock Cycle 14625:
Completed 9/22

Clock Cycle 14626:
Completed 10/22
Memory at 3220 = 5808

Clock Cycle 14627:
Completed 11/22

Clock Cycle 14628:
Completed 12/22

Clock Cycle 14629:
Completed 13/22

Clock Cycle 14630:
Completed 14/22

Clock Cycle 14631:
Completed 15/22

Clock Cycle 14632:
Completed 16/22

Clock Cycle 14633:
Completed 17/22

Clock Cycle 14634:
Completed 18/22

Clock Cycle 14635:
Completed 19/22

Clock Cycle 14636:
Completed 20/22

Clock Cycle 14637:
Completed 21/22

Clock Cycle 14638:
Completed 22/22
Finished Instruction sw 732 0 on Line 2085

Clock Cycle 14639:
Started lw 572 $t0 on Line 2089
Completed 1/2

Clock Cycle 14640:
Completed 2/2
$t0 = 0
Finished Instruction lw 572 $t0 on Line 2089

Clock Cycle 14641:
Started lw 3860 $t2 on Line 2091
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14642:
Completed 2/22

Clock Cycle 14643:
Completed 3/22

Clock Cycle 14644:
Completed 4/22

Clock Cycle 14645:
Completed 5/22

Clock Cycle 14646:
Completed 6/22

Clock Cycle 14647:
Completed 7/22

Clock Cycle 14648:
Completed 8/22

Clock Cycle 14649:
Completed 9/22

Clock Cycle 14650:
Completed 10/22
Memory at 732 = 0

Clock Cycle 14651:
Completed 11/22

Clock Cycle 14652:
Completed 12/22

Clock Cycle 14653:
Completed 13/22

Clock Cycle 14654:
Completed 14/22

Clock Cycle 14655:
Completed 15/22

Clock Cycle 14656:
Completed 16/22

Clock Cycle 14657:
Completed 17/22

Clock Cycle 14658:
Completed 18/22

Clock Cycle 14659:
Completed 19/22

Clock Cycle 14660:
Completed 20/22

Clock Cycle 14661:
Completed 21/22

Clock Cycle 14662:
Completed 22/22
$t2 = 0
Finished Instruction lw 3860 $t2 on Line 2091

Clock Cycle 14663:
DRAM Request(Write) Issued for sw 2580 0 on Line 2092

Clock Cycle 14664:
Started sw 2580 0 on Line 2092
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2248 4124 on Line 2093

Clock Cycle 14665:
Completed 2/12
DRAM Request(Read) Issued for lw 1200 $t1 on Line 2094

Clock Cycle 14666:
Completed 3/12
addi$t0,$t2,2144
$t0 = 2144

Clock Cycle 14667:
Completed 4/12
addi$t0,$t3,2948
$t0 = 7072

Clock Cycle 14668:
Completed 5/12
addi$t2,$t4,2480
$t2 = 2480

Clock Cycle 14669:
Completed 6/12
addi$t3,$t2,832
$t3 = 3312

Clock Cycle 14670:
Completed 7/12

Clock Cycle 14671:
Completed 8/12

Clock Cycle 14672:
Completed 9/12

Clock Cycle 14673:
Completed 10/12

Clock Cycle 14674:
Completed 11/12

Clock Cycle 14675:
Completed 12/12
Finished Instruction sw 2580 0 on Line 2092

Clock Cycle 14676:
Started sw 2248 4124 on Line 2093
Completed 1/2

Clock Cycle 14677:
Completed 2/2
Finished Instruction sw 2248 4124 on Line 2093

Clock Cycle 14678:
Started lw 1200 $t1 on Line 2094
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14679:
Completed 2/22

Clock Cycle 14680:
Completed 3/22

Clock Cycle 14681:
Completed 4/22

Clock Cycle 14682:
Completed 5/22

Clock Cycle 14683:
Completed 6/22

Clock Cycle 14684:
Completed 7/22

Clock Cycle 14685:
Completed 8/22

Clock Cycle 14686:
Completed 9/22

Clock Cycle 14687:
Completed 10/22
Memory at 2248 = 4124

Clock Cycle 14688:
Completed 11/22

Clock Cycle 14689:
Completed 12/22

Clock Cycle 14690:
Completed 13/22

Clock Cycle 14691:
Completed 14/22

Clock Cycle 14692:
Completed 15/22

Clock Cycle 14693:
Completed 16/22

Clock Cycle 14694:
Completed 17/22

Clock Cycle 14695:
Completed 18/22

Clock Cycle 14696:
Completed 19/22

Clock Cycle 14697:
Completed 20/22

Clock Cycle 14698:
Completed 21/22

Clock Cycle 14699:
Completed 22/22
$t1 = 0
Finished Instruction lw 1200 $t1 on Line 2094

Clock Cycle 14700:
addi$t4,$t1,1792
$t4 = 1792

Clock Cycle 14701:
DRAM Request(Write) Issued for sw 3164 3312 on Line 2100

Clock Cycle 14702:
Started sw 3164 3312 on Line 2100
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3556 $t4 on Line 2101

Clock Cycle 14703:
Completed 2/12
DRAM Request(Read) Issued for lw 1312 $t3 on Line 2102

Clock Cycle 14704:
Completed 3/12
DRAM Request(Read) Issued for lw 2708 $t0 on Line 2103

Clock Cycle 14705:
Completed 4/12
addi$t1,$t1,2192
$t1 = 2192

Clock Cycle 14706:
Completed 5/12

Clock Cycle 14707:
Completed 6/12

Clock Cycle 14708:
Completed 7/12

Clock Cycle 14709:
Completed 8/12

Clock Cycle 14710:
Completed 9/12

Clock Cycle 14711:
Completed 10/12

Clock Cycle 14712:
Completed 11/12

Clock Cycle 14713:
Completed 12/12
Finished Instruction sw 3164 3312 on Line 2100

Clock Cycle 14714:
Started lw 3556 $t4 on Line 2101
Completed 1/2

Clock Cycle 14715:
Completed 2/2
$t4 = 11472
Finished Instruction lw 3556 $t4 on Line 2101

Clock Cycle 14716:
Started lw 2708 $t0 on Line 2103
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14717:
Completed 2/22

Clock Cycle 14718:
Completed 3/22

Clock Cycle 14719:
Completed 4/22

Clock Cycle 14720:
Completed 5/22

Clock Cycle 14721:
Completed 6/22

Clock Cycle 14722:
Completed 7/22

Clock Cycle 14723:
Completed 8/22

Clock Cycle 14724:
Completed 9/22

Clock Cycle 14725:
Completed 10/22
Memory at 3164 = 3312

Clock Cycle 14726:
Completed 11/22

Clock Cycle 14727:
Completed 12/22

Clock Cycle 14728:
Completed 13/22

Clock Cycle 14729:
Completed 14/22

Clock Cycle 14730:
Completed 15/22

Clock Cycle 14731:
Completed 16/22

Clock Cycle 14732:
Completed 17/22

Clock Cycle 14733:
Completed 18/22

Clock Cycle 14734:
Completed 19/22

Clock Cycle 14735:
Completed 20/22

Clock Cycle 14736:
Completed 21/22

Clock Cycle 14737:
Completed 22/22
$t0 = 0
Finished Instruction lw 2708 $t0 on Line 2103

Clock Cycle 14738:
Started lw 1312 $t3 on Line 2102
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2312 0 on Line 2105

Clock Cycle 14739:
Completed 2/12
DRAM Request(Write) Issued for sw 616 2480 on Line 2106

Clock Cycle 14740:
Completed 3/12

Clock Cycle 14741:
Completed 4/12

Clock Cycle 14742:
Completed 5/12

Clock Cycle 14743:
Completed 6/12

Clock Cycle 14744:
Completed 7/12

Clock Cycle 14745:
Completed 8/12

Clock Cycle 14746:
Completed 9/12

Clock Cycle 14747:
Completed 10/12

Clock Cycle 14748:
Completed 11/12

Clock Cycle 14749:
Completed 12/12
$t3 = 0
Finished Instruction lw 1312 $t3 on Line 2102

Clock Cycle 14750:
Started sw 2312 0 on Line 2105
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 16 0 on Line 2107

Clock Cycle 14751:
Completed 2/12
DRAM Request(Write) Issued for sw 2400 0 on Line 2108

Clock Cycle 14752:
Completed 3/12
addi$t1,$t0,1592
$t1 = 1592

Clock Cycle 14753:
Completed 4/12
DRAM Request(Read) Issued for lw 4000 $t0 on Line 2110

Clock Cycle 14754:
Completed 5/12
addi$t2,$t4,2184
$t2 = 13656

Clock Cycle 14755:
Completed 6/12
addi$t3,$t4,1412
$t3 = 12884

Clock Cycle 14756:
Completed 7/12
DRAM Request(Read) Issued for lw 1060 $t1 on Line 2113

Clock Cycle 14757:
Completed 8/12

Clock Cycle 14758:
Completed 9/12

Clock Cycle 14759:
Completed 10/12

Clock Cycle 14760:
Completed 11/12

Clock Cycle 14761:
Completed 12/12
Finished Instruction sw 2312 0 on Line 2105

Clock Cycle 14762:
Started sw 2400 0 on Line 2108
Completed 1/2

Clock Cycle 14763:
Completed 2/2
Finished Instruction sw 2400 0 on Line 2108

Clock Cycle 14764:
Started lw 4000 $t0 on Line 2110
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14765:
Completed 2/22

Clock Cycle 14766:
Completed 3/22

Clock Cycle 14767:
Completed 4/22

Clock Cycle 14768:
Completed 5/22

Clock Cycle 14769:
Completed 6/22

Clock Cycle 14770:
Completed 7/22

Clock Cycle 14771:
Completed 8/22

Clock Cycle 14772:
Completed 9/22

Clock Cycle 14773:
Completed 10/22

Clock Cycle 14774:
Completed 11/22

Clock Cycle 14775:
Completed 12/22

Clock Cycle 14776:
Completed 13/22

Clock Cycle 14777:
Completed 14/22

Clock Cycle 14778:
Completed 15/22

Clock Cycle 14779:
Completed 16/22

Clock Cycle 14780:
Completed 17/22

Clock Cycle 14781:
Completed 18/22

Clock Cycle 14782:
Completed 19/22

Clock Cycle 14783:
Completed 20/22

Clock Cycle 14784:
Completed 21/22

Clock Cycle 14785:
Completed 22/22
$t0 = 0
Finished Instruction lw 4000 $t0 on Line 2110

Clock Cycle 14786:
Started sw 616 2480 on Line 2106
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 772 $t0 on Line 2114

Clock Cycle 14787:
Completed 2/12

Clock Cycle 14788:
Completed 3/12

Clock Cycle 14789:
Completed 4/12

Clock Cycle 14790:
Completed 5/12

Clock Cycle 14791:
Completed 6/12

Clock Cycle 14792:
Completed 7/12

Clock Cycle 14793:
Completed 8/12

Clock Cycle 14794:
Completed 9/12

Clock Cycle 14795:
Completed 10/12

Clock Cycle 14796:
Completed 11/12

Clock Cycle 14797:
Completed 12/12
Finished Instruction sw 616 2480 on Line 2106

Clock Cycle 14798:
Started sw 16 0 on Line 2107
Completed 1/2

Clock Cycle 14799:
Completed 2/2
Finished Instruction sw 16 0 on Line 2107

Clock Cycle 14800:
Started lw 772 $t0 on Line 2114
Completed 1/2

Clock Cycle 14801:
Completed 2/2
$t0 = 3368
Finished Instruction lw 772 $t0 on Line 2114

Clock Cycle 14802:
Started lw 1060 $t1 on Line 2113
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14803:
Completed 2/22

Clock Cycle 14804:
Completed 3/22

Clock Cycle 14805:
Completed 4/22

Clock Cycle 14806:
Completed 5/22

Clock Cycle 14807:
Completed 6/22

Clock Cycle 14808:
Completed 7/22

Clock Cycle 14809:
Completed 8/22

Clock Cycle 14810:
Completed 9/22

Clock Cycle 14811:
Completed 10/22
Memory at 16 = 0
Memory at 616 = 2480

Clock Cycle 14812:
Completed 11/22

Clock Cycle 14813:
Completed 12/22

Clock Cycle 14814:
Completed 13/22

Clock Cycle 14815:
Completed 14/22

Clock Cycle 14816:
Completed 15/22

Clock Cycle 14817:
Completed 16/22

Clock Cycle 14818:
Completed 17/22

Clock Cycle 14819:
Completed 18/22

Clock Cycle 14820:
Completed 19/22

Clock Cycle 14821:
Completed 20/22

Clock Cycle 14822:
Completed 21/22

Clock Cycle 14823:
Completed 22/22
$t1 = 0
Finished Instruction lw 1060 $t1 on Line 2113

Clock Cycle 14824:
DRAM Request(Read) Issued for lw 160 $t1 on Line 2115

Clock Cycle 14825:
Started lw 160 $t1 on Line 2115
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1076 3368 on Line 2116

Clock Cycle 14826:
Completed 2/12

Clock Cycle 14827:
Completed 3/12

Clock Cycle 14828:
Completed 4/12

Clock Cycle 14829:
Completed 5/12

Clock Cycle 14830:
Completed 6/12

Clock Cycle 14831:
Completed 7/12

Clock Cycle 14832:
Completed 8/12

Clock Cycle 14833:
Completed 9/12

Clock Cycle 14834:
Completed 10/12

Clock Cycle 14835:
Completed 11/12

Clock Cycle 14836:
Completed 12/12
$t1 = 9948
Finished Instruction lw 160 $t1 on Line 2115

Clock Cycle 14837:
Started sw 1076 3368 on Line 2116
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t1,1576
$t0 = 11524

Clock Cycle 14838:
Completed 2/12
DRAM Request(Read) Issued for lw 1064 $t4 on Line 2118

Clock Cycle 14839:
Completed 3/12
DRAM Request(Write) Issued for sw 156 13656 on Line 2119

Clock Cycle 14840:
Completed 4/12
DRAM Request(Read) Issued for lw 3228 $t3 on Line 2120

Clock Cycle 14841:
Completed 5/12
DRAM Request(Write) Issued for sw 560 9948 on Line 2121

Clock Cycle 14842:
Completed 6/12

Clock Cycle 14843:
Completed 7/12

Clock Cycle 14844:
Completed 8/12

Clock Cycle 14845:
Completed 9/12

Clock Cycle 14846:
Completed 10/12

Clock Cycle 14847:
Completed 11/12

Clock Cycle 14848:
Completed 12/12
Finished Instruction sw 1076 3368 on Line 2116

Clock Cycle 14849:
Started lw 1064 $t4 on Line 2118
Completed 1/2

Clock Cycle 14850:
Completed 2/2
$t4 = 0
Finished Instruction lw 1064 $t4 on Line 2118

Clock Cycle 14851:
Started lw 3228 $t3 on Line 2120
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14852:
Completed 2/22

Clock Cycle 14853:
Completed 3/22

Clock Cycle 14854:
Completed 4/22

Clock Cycle 14855:
Completed 5/22

Clock Cycle 14856:
Completed 6/22

Clock Cycle 14857:
Completed 7/22

Clock Cycle 14858:
Completed 8/22

Clock Cycle 14859:
Completed 9/22

Clock Cycle 14860:
Completed 10/22
Memory at 1076 = 3368

Clock Cycle 14861:
Completed 11/22

Clock Cycle 14862:
Completed 12/22

Clock Cycle 14863:
Completed 13/22

Clock Cycle 14864:
Completed 14/22

Clock Cycle 14865:
Completed 15/22

Clock Cycle 14866:
Completed 16/22

Clock Cycle 14867:
Completed 17/22

Clock Cycle 14868:
Completed 18/22

Clock Cycle 14869:
Completed 19/22

Clock Cycle 14870:
Completed 20/22

Clock Cycle 14871:
Completed 21/22

Clock Cycle 14872:
Completed 22/22
$t3 = 0
Finished Instruction lw 3228 $t3 on Line 2120

Clock Cycle 14873:
Started sw 156 13656 on Line 2119
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t3,3724
$t0 = 3724

Clock Cycle 14874:
Completed 2/12
DRAM Request(Read) Issued for lw 680 $t3 on Line 2123

Clock Cycle 14875:
Completed 3/12

Clock Cycle 14876:
Completed 4/12

Clock Cycle 14877:
Completed 5/12

Clock Cycle 14878:
Completed 6/12

Clock Cycle 14879:
Completed 7/12

Clock Cycle 14880:
Completed 8/12

Clock Cycle 14881:
Completed 9/12

Clock Cycle 14882:
Completed 10/12

Clock Cycle 14883:
Completed 11/12

Clock Cycle 14884:
Completed 12/12
Finished Instruction sw 156 13656 on Line 2119

Clock Cycle 14885:
Started lw 680 $t3 on Line 2123
Completed 1/2

Clock Cycle 14886:
Completed 2/2
$t3 = 2064
Finished Instruction lw 680 $t3 on Line 2123

Clock Cycle 14887:
Started sw 560 9948 on Line 2121
Completed 1/2
DRAM Request(Read) Issued for lw 816 $t3 on Line 2124

Clock Cycle 14888:
Completed 2/2
Finished Instruction sw 560 9948 on Line 2121
DRAM Request(Read) Issued for lw 3292 $t4 on Line 2125

Clock Cycle 14889:
Started lw 816 $t3 on Line 2124
Completed 1/2
DRAM Request(Read) Issued for lw 3444 $t0 on Line 2126

Clock Cycle 14890:
Completed 2/2
$t3 = 6424
Finished Instruction lw 816 $t3 on Line 2124

Clock Cycle 14891:
Started lw 3292 $t4 on Line 2125
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14892:
Completed 2/22

Clock Cycle 14893:
Completed 3/22

Clock Cycle 14894:
Completed 4/22

Clock Cycle 14895:
Completed 5/22

Clock Cycle 14896:
Completed 6/22

Clock Cycle 14897:
Completed 7/22

Clock Cycle 14898:
Completed 8/22

Clock Cycle 14899:
Completed 9/22

Clock Cycle 14900:
Completed 10/22
Memory at 156 = 13656
Memory at 560 = 9948

Clock Cycle 14901:
Completed 11/22

Clock Cycle 14902:
Completed 12/22

Clock Cycle 14903:
Completed 13/22

Clock Cycle 14904:
Completed 14/22

Clock Cycle 14905:
Completed 15/22

Clock Cycle 14906:
Completed 16/22

Clock Cycle 14907:
Completed 17/22

Clock Cycle 14908:
Completed 18/22

Clock Cycle 14909:
Completed 19/22

Clock Cycle 14910:
Completed 20/22

Clock Cycle 14911:
Completed 21/22

Clock Cycle 14912:
Completed 22/22
$t4 = 6312
Finished Instruction lw 3292 $t4 on Line 2125

Clock Cycle 14913:
Started lw 3444 $t0 on Line 2126
Completed 1/2
DRAM Request(Read) Issued for lw 1256 $t4 on Line 2127

Clock Cycle 14914:
Completed 2/2
$t0 = 0
Finished Instruction lw 3444 $t0 on Line 2126
DRAM Request(Write) Issued for sw 1124 9948 on Line 2128

Clock Cycle 14915:
Started lw 1256 $t4 on Line 2127
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 14916:
Completed 2/12

Clock Cycle 14917:
Completed 3/12

Clock Cycle 14918:
Completed 4/12

Clock Cycle 14919:
Completed 5/12

Clock Cycle 14920:
Completed 6/12

Clock Cycle 14921:
Completed 7/12

Clock Cycle 14922:
Completed 8/12

Clock Cycle 14923:
Completed 9/12

Clock Cycle 14924:
Completed 10/12

Clock Cycle 14925:
Completed 11/12

Clock Cycle 14926:
Completed 12/12
$t4 = 1568
Finished Instruction lw 1256 $t4 on Line 2127

Clock Cycle 14927:
Started sw 1124 9948 on Line 2128
Completed 1/2
addi$t2,$t4,400
$t2 = 1968

Clock Cycle 14928:
Completed 2/2
Finished Instruction sw 1124 9948 on Line 2128
addi$t3,$t1,2100
$t3 = 12048

Clock Cycle 14929:
DRAM Request(Read) Issued for lw 2712 $t3 on Line 2131

Clock Cycle 14930:
Started lw 2712 $t3 on Line 2131
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3916 1968 on Line 2132

Clock Cycle 14931:
Completed 2/22

Clock Cycle 14932:
Completed 3/22

Clock Cycle 14933:
Completed 4/22

Clock Cycle 14934:
Completed 5/22

Clock Cycle 14935:
Completed 6/22

Clock Cycle 14936:
Completed 7/22

Clock Cycle 14937:
Completed 8/22

Clock Cycle 14938:
Completed 9/22

Clock Cycle 14939:
Completed 10/22
Memory at 1124 = 9948

Clock Cycle 14940:
Completed 11/22

Clock Cycle 14941:
Completed 12/22

Clock Cycle 14942:
Completed 13/22

Clock Cycle 14943:
Completed 14/22

Clock Cycle 14944:
Completed 15/22

Clock Cycle 14945:
Completed 16/22

Clock Cycle 14946:
Completed 17/22

Clock Cycle 14947:
Completed 18/22

Clock Cycle 14948:
Completed 19/22

Clock Cycle 14949:
Completed 20/22

Clock Cycle 14950:
Completed 21/22

Clock Cycle 14951:
Completed 22/22
$t3 = 0
Finished Instruction lw 2712 $t3 on Line 2131

Clock Cycle 14952:
Started sw 3916 1968 on Line 2132
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t2,3344
$t3 = 5312

Clock Cycle 14953:
Completed 2/12
DRAM Request(Write) Issued for sw 2036 5312 on Line 2134

Clock Cycle 14954:
Completed 3/12
addi$t2,$t3,168
$t2 = 5480

Clock Cycle 14955:
Completed 4/12
DRAM Request(Read) Issued for lw 864 $t0 on Line 2136

Clock Cycle 14956:
Completed 5/12
addi$t4,$t2,3080
$t4 = 8560

Clock Cycle 14957:
Completed 6/12
DRAM Request(Write) Issued for sw 1084 9948 on Line 2138

Clock Cycle 14958:
Completed 7/12
DRAM Request(Write) Issued for sw 1080 5312 on Line 2139

Clock Cycle 14959:
Completed 8/12
addi$t1,$t3,1680
$t1 = 6992

Clock Cycle 14960:
Completed 9/12
addi$t4,$t2,1500
$t4 = 6980

Clock Cycle 14961:
Completed 10/12
DRAM Request(Write) Issued for sw 3888 5312 on Line 2142

Clock Cycle 14962:
Completed 11/12
DRAM Request(Write) Issued for sw 2952 5312 on Line 2143

Clock Cycle 14963:
Completed 12/12
Finished Instruction sw 3916 1968 on Line 2132
DRAM Request(Read) Issued for lw 1344 $t3 on Line 2144

Clock Cycle 14964:
Started sw 3888 5312 on Line 2142
Completed 1/2
DRAM Request(Write) Issued for sw 2160 6980 on Line 2145

Clock Cycle 14965:
Completed 2/2
Finished Instruction sw 3888 5312 on Line 2142

Clock Cycle 14966:
Started sw 2036 5312 on Line 2134
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14967:
Completed 2/22

Clock Cycle 14968:
Completed 3/22

Clock Cycle 14969:
Completed 4/22

Clock Cycle 14970:
Completed 5/22

Clock Cycle 14971:
Completed 6/22

Clock Cycle 14972:
Completed 7/22

Clock Cycle 14973:
Completed 8/22

Clock Cycle 14974:
Completed 9/22

Clock Cycle 14975:
Completed 10/22
Memory at 3888 = 5312
Memory at 3916 = 1968

Clock Cycle 14976:
Completed 11/22

Clock Cycle 14977:
Completed 12/22

Clock Cycle 14978:
Completed 13/22

Clock Cycle 14979:
Completed 14/22

Clock Cycle 14980:
Completed 15/22

Clock Cycle 14981:
Completed 16/22

Clock Cycle 14982:
Completed 17/22

Clock Cycle 14983:
Completed 18/22

Clock Cycle 14984:
Completed 19/22

Clock Cycle 14985:
Completed 20/22

Clock Cycle 14986:
Completed 21/22

Clock Cycle 14987:
Completed 22/22
Finished Instruction sw 2036 5312 on Line 2134

Clock Cycle 14988:
Started lw 1344 $t3 on Line 2144
Completed 1/2

Clock Cycle 14989:
Completed 2/2
$t3 = 0
Finished Instruction lw 1344 $t3 on Line 2144

Clock Cycle 14990:
Started sw 1084 9948 on Line 2138
Completed 1/2
addi$t3,$t2,2716
$t3 = 8196

Clock Cycle 14991:
Completed 2/2
Finished Instruction sw 1084 9948 on Line 2138
DRAM Request(Read) Issued for lw 296 $t2 on Line 2147

Clock Cycle 14992:
Started sw 1080 5312 on Line 2139
Completed 1/2

Clock Cycle 14993:
Completed 2/2
Finished Instruction sw 1080 5312 on Line 2139

Clock Cycle 14994:
Started lw 864 $t0 on Line 2136
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 14995:
Completed 2/22

Clock Cycle 14996:
Completed 3/22

Clock Cycle 14997:
Completed 4/22

Clock Cycle 14998:
Completed 5/22

Clock Cycle 14999:
Completed 6/22

Clock Cycle 15000:
Completed 7/22

Clock Cycle 15001:
Completed 8/22

Clock Cycle 15002:
Completed 9/22

Clock Cycle 15003:
Completed 10/22
Memory at 1080 = 5312
Memory at 1084 = 9948
Memory at 2036 = 5312

Clock Cycle 15004:
Completed 11/22

Clock Cycle 15005:
Completed 12/22

Clock Cycle 15006:
Completed 13/22

Clock Cycle 15007:
Completed 14/22

Clock Cycle 15008:
Completed 15/22

Clock Cycle 15009:
Completed 16/22

Clock Cycle 15010:
Completed 17/22

Clock Cycle 15011:
Completed 18/22

Clock Cycle 15012:
Completed 19/22

Clock Cycle 15013:
Completed 20/22

Clock Cycle 15014:
Completed 21/22

Clock Cycle 15015:
Completed 22/22
$t0 = 6000
Finished Instruction lw 864 $t0 on Line 2136

Clock Cycle 15016:
Started lw 296 $t2 on Line 2147
Completed 1/2
addi$t4,$t0,1496
$t4 = 7496

Clock Cycle 15017:
Completed 2/2
$t2 = 1644
Finished Instruction lw 296 $t2 on Line 2147

Clock Cycle 15018:
Started sw 2952 5312 on Line 2143
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t0,1624
$t2 = 7624

Clock Cycle 15019:
Completed 2/12
DRAM Request(Read) Issued for lw 1208 $t3 on Line 2150

Clock Cycle 15020:
Completed 3/12
addi$t4,$t4,2032
$t4 = 9528

Clock Cycle 15021:
Completed 4/12

Clock Cycle 15022:
Completed 5/12

Clock Cycle 15023:
Completed 6/12

Clock Cycle 15024:
Completed 7/12

Clock Cycle 15025:
Completed 8/12

Clock Cycle 15026:
Completed 9/12

Clock Cycle 15027:
Completed 10/12

Clock Cycle 15028:
Completed 11/12

Clock Cycle 15029:
Completed 12/12
Finished Instruction sw 2952 5312 on Line 2143

Clock Cycle 15030:
Started sw 2160 6980 on Line 2145
Completed 1/2

Clock Cycle 15031:
Completed 2/2
Finished Instruction sw 2160 6980 on Line 2145

Clock Cycle 15032:
Started lw 1208 $t3 on Line 2150
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 15033:
Completed 2/22

Clock Cycle 15034:
Completed 3/22

Clock Cycle 15035:
Completed 4/22

Clock Cycle 15036:
Completed 5/22

Clock Cycle 15037:
Completed 6/22

Clock Cycle 15038:
Completed 7/22

Clock Cycle 15039:
Completed 8/22

Clock Cycle 15040:
Completed 9/22

Clock Cycle 15041:
Completed 10/22
Memory at 2160 = 6980
Memory at 2952 = 5312

Clock Cycle 15042:
Completed 11/22

Clock Cycle 15043:
Completed 12/22

Clock Cycle 15044:
Completed 13/22

Clock Cycle 15045:
Completed 14/22

Clock Cycle 15046:
Completed 15/22

Clock Cycle 15047:
Completed 16/22

Clock Cycle 15048:
Completed 17/22

Clock Cycle 15049:
Completed 18/22

Clock Cycle 15050:
Completed 19/22

Clock Cycle 15051:
Completed 20/22

Clock Cycle 15052:
Completed 21/22

Clock Cycle 15053:
Completed 22/22
$t3 = 0
Finished Instruction lw 1208 $t3 on Line 2150

Clock Cycle 15054:
DRAM Request(Read) Issued for lw 624 $t3 on Line 2152

Clock Cycle 15055:
Started lw 624 $t3 on Line 2152
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 484 $t1 on Line 2153

Clock Cycle 15056:
Completed 2/12

Clock Cycle 15057:
Completed 3/12

Clock Cycle 15058:
Completed 4/12

Clock Cycle 15059:
Completed 5/12

Clock Cycle 15060:
Completed 6/12

Clock Cycle 15061:
Completed 7/12

Clock Cycle 15062:
Completed 8/12

Clock Cycle 15063:
Completed 9/12

Clock Cycle 15064:
Completed 10/12

Clock Cycle 15065:
Completed 11/12

Clock Cycle 15066:
Completed 12/12
$t3 = 0
Finished Instruction lw 624 $t3 on Line 2152

Clock Cycle 15067:
Started lw 484 $t1 on Line 2153
Completed 1/2

Clock Cycle 15068:
Completed 2/2
$t1 = 0
Finished Instruction lw 484 $t1 on Line 2153

Clock Cycle 15069:
DRAM Request(Write) Issued for sw 3860 0 on Line 2154

Clock Cycle 15070:
Started sw 3860 0 on Line 2154
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3072 $t3 on Line 2155

Clock Cycle 15071:
Completed 2/12
DRAM Request(Read) Issued for lw 2728 $t1 on Line 2156

Clock Cycle 15072:
Completed 3/12

Clock Cycle 15073:
Completed 4/12

Clock Cycle 15074:
Completed 5/12

Clock Cycle 15075:
Completed 6/12

Clock Cycle 15076:
Completed 7/12

Clock Cycle 15077:
Completed 8/12

Clock Cycle 15078:
Completed 9/12

Clock Cycle 15079:
Completed 10/12

Clock Cycle 15080:
Completed 11/12

Clock Cycle 15081:
Completed 12/12
Finished Instruction sw 3860 0 on Line 2154

Clock Cycle 15082:
Started lw 3072 $t3 on Line 2155
Completed 1/2

Clock Cycle 15083:
Completed 2/2
$t3 = 0
Finished Instruction lw 3072 $t3 on Line 2155

Clock Cycle 15084:
Started lw 2728 $t1 on Line 2156
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3640 0 on Line 2157

Clock Cycle 15085:
Completed 2/22
addi$t4,$t2,600
$t4 = 8224

Clock Cycle 15086:
Completed 3/22
DRAM Request(Read) Issued for lw 1812 $t2 on Line 2159

Clock Cycle 15087:
Completed 4/22
DRAM Request(Write) Issued for sw 3668 0 on Line 2160

Clock Cycle 15088:
Completed 5/22
DRAM Request(Read) Issued for lw 380 $t3 on Line 2161

Clock Cycle 15089:
Completed 6/22

Clock Cycle 15090:
Completed 7/22

Clock Cycle 15091:
Completed 8/22

Clock Cycle 15092:
Completed 9/22

Clock Cycle 15093:
Completed 10/22

Clock Cycle 15094:
Completed 11/22

Clock Cycle 15095:
Completed 12/22

Clock Cycle 15096:
Completed 13/22

Clock Cycle 15097:
Completed 14/22

Clock Cycle 15098:
Completed 15/22

Clock Cycle 15099:
Completed 16/22

Clock Cycle 15100:
Completed 17/22

Clock Cycle 15101:
Completed 18/22

Clock Cycle 15102:
Completed 19/22

Clock Cycle 15103:
Completed 20/22

Clock Cycle 15104:
Completed 21/22

Clock Cycle 15105:
Completed 22/22
$t1 = 0
Finished Instruction lw 2728 $t1 on Line 2156

Clock Cycle 15106:
Started lw 1812 $t2 on Line 2159
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 15107:
Completed 2/12

Clock Cycle 15108:
Completed 3/12

Clock Cycle 15109:
Completed 4/12

Clock Cycle 15110:
Completed 5/12

Clock Cycle 15111:
Completed 6/12

Clock Cycle 15112:
Completed 7/12

Clock Cycle 15113:
Completed 8/12

Clock Cycle 15114:
Completed 9/12

Clock Cycle 15115:
Completed 10/12

Clock Cycle 15116:
Completed 11/12

Clock Cycle 15117:
Completed 12/12
$t2 = 0
Finished Instruction lw 1812 $t2 on Line 2159

Clock Cycle 15118:
Started sw 3640 0 on Line 2157
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t2,2528
$t2 = 2528

Clock Cycle 15119:
Completed 2/12
addi$t2,$t2,1400
$t2 = 3928

Clock Cycle 15120:
Completed 3/12
addi$t1,$t0,1420
$t1 = 7420

Clock Cycle 15121:
Completed 4/12
DRAM Request(Read) Issued for lw 2004 $t0 on Line 2165

Clock Cycle 15122:
Completed 5/12
addi$t4,$t4,1260
$t4 = 9484

Clock Cycle 15123:
Completed 6/12
DRAM Request(Write) Issued for sw 1828 9484 on Line 2167

Clock Cycle 15124:
Completed 7/12
DRAM Request(Read) Issued for lw 3052 $t1 on Line 2168

Clock Cycle 15125:
Completed 8/12

Clock Cycle 15126:
Completed 9/12

Clock Cycle 15127:
Completed 10/12

Clock Cycle 15128:
Completed 11/12

Clock Cycle 15129:
Completed 12/12
Finished Instruction sw 3640 0 on Line 2157

Clock Cycle 15130:
Started sw 3668 0 on Line 2160
Completed 1/2

Clock Cycle 15131:
Completed 2/2
Finished Instruction sw 3668 0 on Line 2160

Clock Cycle 15132:
Started lw 380 $t3 on Line 2161
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15133:
Completed 2/22

Clock Cycle 15134:
Completed 3/22

Clock Cycle 15135:
Completed 4/22

Clock Cycle 15136:
Completed 5/22

Clock Cycle 15137:
Completed 6/22

Clock Cycle 15138:
Completed 7/22

Clock Cycle 15139:
Completed 8/22

Clock Cycle 15140:
Completed 9/22

Clock Cycle 15141:
Completed 10/22

Clock Cycle 15142:
Completed 11/22

Clock Cycle 15143:
Completed 12/22

Clock Cycle 15144:
Completed 13/22

Clock Cycle 15145:
Completed 14/22

Clock Cycle 15146:
Completed 15/22

Clock Cycle 15147:
Completed 16/22

Clock Cycle 15148:
Completed 17/22

Clock Cycle 15149:
Completed 18/22

Clock Cycle 15150:
Completed 19/22

Clock Cycle 15151:
Completed 20/22

Clock Cycle 15152:
Completed 21/22

Clock Cycle 15153:
Completed 22/22
$t3 = 0
Finished Instruction lw 380 $t3 on Line 2161

Clock Cycle 15154:
Started lw 2004 $t0 on Line 2165
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1244 $t3 on Line 2169

Clock Cycle 15155:
Completed 2/12
addi$t2,$t4,180
$t2 = 9664

Clock Cycle 15156:
Completed 3/12

Clock Cycle 15157:
Completed 4/12

Clock Cycle 15158:
Completed 5/12

Clock Cycle 15159:
Completed 6/12

Clock Cycle 15160:
Completed 7/12

Clock Cycle 15161:
Completed 8/12

Clock Cycle 15162:
Completed 9/12

Clock Cycle 15163:
Completed 10/12

Clock Cycle 15164:
Completed 11/12

Clock Cycle 15165:
Completed 12/12
$t0 = 0
Finished Instruction lw 2004 $t0 on Line 2165

Clock Cycle 15166:
Started sw 1828 9484 on Line 2167
Completed 1/2
DRAM Request(Read) Issued for lw 684 $t0 on Line 2171

Clock Cycle 15167:
Completed 2/2
Finished Instruction sw 1828 9484 on Line 2167

Clock Cycle 15168:
Started lw 1244 $t3 on Line 2169
Completed 1/2

Clock Cycle 15169:
Completed 2/2
$t3 = 0
Finished Instruction lw 1244 $t3 on Line 2169

Clock Cycle 15170:
Started lw 3052 $t1 on Line 2168
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 15171:
Completed 2/22

Clock Cycle 15172:
Completed 3/22

Clock Cycle 15173:
Completed 4/22

Clock Cycle 15174:
Completed 5/22

Clock Cycle 15175:
Completed 6/22

Clock Cycle 15176:
Completed 7/22

Clock Cycle 15177:
Completed 8/22

Clock Cycle 15178:
Completed 9/22

Clock Cycle 15179:
Completed 10/22
Memory at 1828 = 9484

Clock Cycle 15180:
Completed 11/22

Clock Cycle 15181:
Completed 12/22

Clock Cycle 15182:
Completed 13/22

Clock Cycle 15183:
Completed 14/22

Clock Cycle 15184:
Completed 15/22

Clock Cycle 15185:
Completed 16/22

Clock Cycle 15186:
Completed 17/22

Clock Cycle 15187:
Completed 18/22

Clock Cycle 15188:
Completed 19/22

Clock Cycle 15189:
Completed 20/22

Clock Cycle 15190:
Completed 21/22

Clock Cycle 15191:
Completed 22/22
$t1 = 0
Finished Instruction lw 3052 $t1 on Line 2168

Clock Cycle 15192:
Started lw 684 $t0 on Line 2171
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1376 $t1 on Line 2172

Clock Cycle 15193:
Completed 2/12
addi$t2,$t4,3748
$t2 = 13232

Clock Cycle 15194:
Completed 3/12
DRAM Request(Read) Issued for lw 3384 $t2 on Line 2174

Clock Cycle 15195:
Completed 4/12

Clock Cycle 15196:
Completed 5/12

Clock Cycle 15197:
Completed 6/12

Clock Cycle 15198:
Completed 7/12

Clock Cycle 15199:
Completed 8/12

Clock Cycle 15200:
Completed 9/12

Clock Cycle 15201:
Completed 10/12

Clock Cycle 15202:
Completed 11/12

Clock Cycle 15203:
Completed 12/12
$t0 = 940
Finished Instruction lw 684 $t0 on Line 2171

Clock Cycle 15204:
Started lw 1376 $t1 on Line 2172
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 15205:
Completed 2/12

Clock Cycle 15206:
Completed 3/12

Clock Cycle 15207:
Completed 4/12

Clock Cycle 15208:
Completed 5/12

Clock Cycle 15209:
Completed 6/12

Clock Cycle 15210:
Completed 7/12

Clock Cycle 15211:
Completed 8/12

Clock Cycle 15212:
Completed 9/12

Clock Cycle 15213:
Completed 10/12

Clock Cycle 15214:
Completed 11/12

Clock Cycle 15215:
Completed 12/12
$t1 = 0
Finished Instruction lw 1376 $t1 on Line 2172

Clock Cycle 15216:
Started lw 3384 $t2 on Line 2174
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t1,3748
$t4 = 3748

Clock Cycle 15217:
Completed 2/12
DRAM Request(Write) Issued for sw 3200 940 on Line 2176

Clock Cycle 15218:
Completed 3/12

Clock Cycle 15219:
Completed 4/12

Clock Cycle 15220:
Completed 5/12

Clock Cycle 15221:
Completed 6/12

Clock Cycle 15222:
Completed 7/12

Clock Cycle 15223:
Completed 8/12

Clock Cycle 15224:
Completed 9/12

Clock Cycle 15225:
Completed 10/12

Clock Cycle 15226:
Completed 11/12

Clock Cycle 15227:
Completed 12/12
$t2 = 0
Finished Instruction lw 3384 $t2 on Line 2174

Clock Cycle 15228:
Started sw 3200 940 on Line 2176
Completed 1/2
DRAM Request(Write) Issued for sw 1952 0 on Line 2177

Clock Cycle 15229:
Completed 2/2
Finished Instruction sw 3200 940 on Line 2176
DRAM Request(Read) Issued for lw 1020 $t1 on Line 2178

Clock Cycle 15230:
Started sw 1952 0 on Line 2177
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 252 $t0 on Line 2179

Clock Cycle 15231:
Completed 2/22
DRAM Request(Write) Issued for sw 2812 0 on Line 2180

Clock Cycle 15232:
Completed 3/22
DRAM Request(Write) Issued for sw 2812 0 on Line 2181

Clock Cycle 15233:
Completed 4/22
DRAM Request(Write) Issued for sw 2096 0 on Line 2182

Clock Cycle 15234:
Completed 5/22
addi$t4,$t4,2388
$t4 = 6136

Clock Cycle 15235:
Completed 6/22
DRAM Request(Read) Issued for lw 760 $t3 on Line 2184

Clock Cycle 15236:
Completed 7/22
DRAM Request(Write) Issued for sw 2160 0 on Line 2185

Clock Cycle 15237:
Completed 8/22

Clock Cycle 15238:
Completed 9/22

Clock Cycle 15239:
Completed 10/22
Memory at 3200 = 940

Clock Cycle 15240:
Completed 11/22

Clock Cycle 15241:
Completed 12/22

Clock Cycle 15242:
Completed 13/22

Clock Cycle 15243:
Completed 14/22

Clock Cycle 15244:
Completed 15/22

Clock Cycle 15245:
Completed 16/22

Clock Cycle 15246:
Completed 17/22

Clock Cycle 15247:
Completed 18/22

Clock Cycle 15248:
Completed 19/22

Clock Cycle 15249:
Completed 20/22

Clock Cycle 15250:
Completed 21/22

Clock Cycle 15251:
Completed 22/22
Finished Instruction sw 1952 0 on Line 2177

Clock Cycle 15252:
Started lw 1020 $t1 on Line 2178
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15253:
Completed 2/22

Clock Cycle 15254:
Completed 3/22

Clock Cycle 15255:
Completed 4/22

Clock Cycle 15256:
Completed 5/22

Clock Cycle 15257:
Completed 6/22

Clock Cycle 15258:
Completed 7/22

Clock Cycle 15259:
Completed 8/22

Clock Cycle 15260:
Completed 9/22

Clock Cycle 15261:
Completed 10/22

Clock Cycle 15262:
Completed 11/22

Clock Cycle 15263:
Completed 12/22

Clock Cycle 15264:
Completed 13/22

Clock Cycle 15265:
Completed 14/22

Clock Cycle 15266:
Completed 15/22

Clock Cycle 15267:
Completed 16/22

Clock Cycle 15268:
Completed 17/22

Clock Cycle 15269:
Completed 18/22

Clock Cycle 15270:
Completed 19/22

Clock Cycle 15271:
Completed 20/22

Clock Cycle 15272:
Completed 21/22

Clock Cycle 15273:
Completed 22/22
$t1 = 0
Finished Instruction lw 1020 $t1 on Line 2178

Clock Cycle 15274:
Started lw 760 $t3 on Line 2184
Completed 1/2

Clock Cycle 15275:
Completed 2/2
$t3 = 0
Finished Instruction lw 760 $t3 on Line 2184

Clock Cycle 15276:
Started lw 252 $t0 on Line 2179
Completed 1/2
addi$t2,$t3,2784
$t2 = 2784

Clock Cycle 15277:
Completed 2/2
$t0 = 0
Finished Instruction lw 252 $t0 on Line 2179

Clock Cycle 15278:
Started sw 2812 0 on Line 2180
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 148 0 on Line 2187

Clock Cycle 15279:
Completed 2/12
addi$t4,$t0,1948
$t4 = 1948

Clock Cycle 15280:
Completed 3/12
addi$t1,$t3,3252
$t1 = 3252

Clock Cycle 15281:
Completed 4/12
DRAM Request(Read) Issued for lw 3360 $t0 on Line 2190

Clock Cycle 15282:
Completed 5/12
DRAM Request(Write) Issued for sw 20 2784 on Line 2191

Clock Cycle 15283:
Completed 6/12
DRAM Request(Read) Issued for lw 2884 $t3 on Line 2192

Clock Cycle 15284:
Completed 7/12

Clock Cycle 15285:
Completed 8/12

Clock Cycle 15286:
Completed 9/12

Clock Cycle 15287:
Completed 10/12

Clock Cycle 15288:
Completed 11/12

Clock Cycle 15289:
Completed 12/12
Finished Instruction sw 2812 0 on Line 2180

Clock Cycle 15290:
Started lw 2884 $t3 on Line 2192
Completed 1/2

Clock Cycle 15291:
Completed 2/2
$t3 = 0
Finished Instruction lw 2884 $t3 on Line 2192

Clock Cycle 15292:
Started sw 2812 0 on Line 2181
Completed 1/2
DRAM Request(Write) Issued for sw 2616 0 on Line 2193

Clock Cycle 15293:
Completed 2/2
Finished Instruction sw 2812 0 on Line 2181
DRAM Request(Write) Issued for sw 3980 0 on Line 2194

Clock Cycle 15294:
Started sw 2096 0 on Line 2182
Completed 1/2
DRAM Request(Read) Issued for lw 488 $t2 on Line 2195

Clock Cycle 15295:
Completed 2/2
Finished Instruction sw 2096 0 on Line 2182

Clock Cycle 15296:
Started sw 2160 0 on Line 2185
Completed 1/2

Clock Cycle 15297:
Completed 2/2
Finished Instruction sw 2160 0 on Line 2185

Clock Cycle 15298:
Started sw 2616 0 on Line 2193
Completed 1/2

Clock Cycle 15299:
Completed 2/2
Finished Instruction sw 2616 0 on Line 2193

Clock Cycle 15300:
Started lw 3360 $t0 on Line 2190
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 15301:
Completed 2/22

Clock Cycle 15302:
Completed 3/22

Clock Cycle 15303:
Completed 4/22

Clock Cycle 15304:
Completed 5/22

Clock Cycle 15305:
Completed 6/22

Clock Cycle 15306:
Completed 7/22

Clock Cycle 15307:
Completed 8/22

Clock Cycle 15308:
Completed 9/22

Clock Cycle 15309:
Completed 10/22
Memory at 2160 = 0

Clock Cycle 15310:
Completed 11/22

Clock Cycle 15311:
Completed 12/22

Clock Cycle 15312:
Completed 13/22

Clock Cycle 15313:
Completed 14/22

Clock Cycle 15314:
Completed 15/22

Clock Cycle 15315:
Completed 16/22

Clock Cycle 15316:
Completed 17/22

Clock Cycle 15317:
Completed 18/22

Clock Cycle 15318:
Completed 19/22

Clock Cycle 15319:
Completed 20/22

Clock Cycle 15320:
Completed 21/22

Clock Cycle 15321:
Completed 22/22
$t0 = 0
Finished Instruction lw 3360 $t0 on Line 2190

Clock Cycle 15322:
Started sw 3980 0 on Line 2194
Completed 1/2
addi$t4,$t0,1976
$t4 = 1976

Clock Cycle 15323:
Completed 2/2
Finished Instruction sw 3980 0 on Line 2194
DRAM Request(Read) Issued for lw 3984 $t1 on Line 2197

Clock Cycle 15324:
Started sw 148 0 on Line 2187
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15325:
Completed 2/22

Clock Cycle 15326:
Completed 3/22

Clock Cycle 15327:
Completed 4/22

Clock Cycle 15328:
Completed 5/22

Clock Cycle 15329:
Completed 6/22

Clock Cycle 15330:
Completed 7/22

Clock Cycle 15331:
Completed 8/22

Clock Cycle 15332:
Completed 9/22

Clock Cycle 15333:
Completed 10/22

Clock Cycle 15334:
Completed 11/22

Clock Cycle 15335:
Completed 12/22

Clock Cycle 15336:
Completed 13/22

Clock Cycle 15337:
Completed 14/22

Clock Cycle 15338:
Completed 15/22

Clock Cycle 15339:
Completed 16/22

Clock Cycle 15340:
Completed 17/22

Clock Cycle 15341:
Completed 18/22

Clock Cycle 15342:
Completed 19/22

Clock Cycle 15343:
Completed 20/22

Clock Cycle 15344:
Completed 21/22

Clock Cycle 15345:
Completed 22/22
Finished Instruction sw 148 0 on Line 2187

Clock Cycle 15346:
Started lw 488 $t2 on Line 2195
Completed 1/2

Clock Cycle 15347:
Completed 2/2
$t2 = 6424
Finished Instruction lw 488 $t2 on Line 2195

Clock Cycle 15348:
Started sw 20 2784 on Line 2191
Completed 1/2
DRAM Request(Read) Issued for lw 2816 $t2 on Line 2198

Clock Cycle 15349:
Completed 2/2
Finished Instruction sw 20 2784 on Line 2191
DRAM Request(Write) Issued for sw 2340 0 on Line 2199

Clock Cycle 15350:
Started lw 3984 $t1 on Line 2197
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 15351:
Completed 2/22

Clock Cycle 15352:
Completed 3/22

Clock Cycle 15353:
Completed 4/22

Clock Cycle 15354:
Completed 5/22

Clock Cycle 15355:
Completed 6/22

Clock Cycle 15356:
Completed 7/22

Clock Cycle 15357:
Completed 8/22

Clock Cycle 15358:
Completed 9/22

Clock Cycle 15359:
Completed 10/22
Memory at 20 = 2784

Clock Cycle 15360:
Completed 11/22

Clock Cycle 15361:
Completed 12/22

Clock Cycle 15362:
Completed 13/22

Clock Cycle 15363:
Completed 14/22

Clock Cycle 15364:
Completed 15/22

Clock Cycle 15365:
Completed 16/22

Clock Cycle 15366:
Completed 17/22

Clock Cycle 15367:
Completed 18/22

Clock Cycle 15368:
Completed 19/22

Clock Cycle 15369:
Completed 20/22

Clock Cycle 15370:
Completed 21/22

Clock Cycle 15371:
Completed 22/22
$t1 = 0
Finished Instruction lw 3984 $t1 on Line 2197

Clock Cycle 15372:
Started lw 2816 $t2 on Line 2198
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 15373:
Completed 2/12

Clock Cycle 15374:
Completed 3/12

Clock Cycle 15375:
Completed 4/12

Clock Cycle 15376:
Completed 5/12

Clock Cycle 15377:
Completed 6/12

Clock Cycle 15378:
Completed 7/12

Clock Cycle 15379:
Completed 8/12

Clock Cycle 15380:
Completed 9/12

Clock Cycle 15381:
Completed 10/12

Clock Cycle 15382:
Completed 11/12

Clock Cycle 15383:
Completed 12/12
$t2 = 0
Finished Instruction lw 2816 $t2 on Line 2198

Clock Cycle 15384:
Started sw 2340 0 on Line 2199
Completed 1/2
DRAM Request(Read) Issued for lw 1036 $t2 on Line 2200

Clock Cycle 15385:
Completed 2/2
Finished Instruction sw 2340 0 on Line 2199

Clock Cycle 15386:
Started lw 1036 $t2 on Line 2200
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 15387:
Completed 2/22

Clock Cycle 15388:
Completed 3/22

Clock Cycle 15389:
Completed 4/22

Clock Cycle 15390:
Completed 5/22

Clock Cycle 15391:
Completed 6/22

Clock Cycle 15392:
Completed 7/22

Clock Cycle 15393:
Completed 8/22

Clock Cycle 15394:
Completed 9/22

Clock Cycle 15395:
Completed 10/22

Clock Cycle 15396:
Completed 11/22

Clock Cycle 15397:
Completed 12/22

Clock Cycle 15398:
Completed 13/22

Clock Cycle 15399:
Completed 14/22

Clock Cycle 15400:
Completed 15/22

Clock Cycle 15401:
Completed 16/22

Clock Cycle 15402:
Completed 17/22

Clock Cycle 15403:
Completed 18/22

Clock Cycle 15404:
Completed 19/22

Clock Cycle 15405:
Completed 20/22

Clock Cycle 15406:
Completed 21/22

Clock Cycle 15407:
Completed 22/22
$t2 = 0
Finished Instruction lw 1036 $t2 on Line 2200

Clock Cycle 15408:
DRAM Request(Read) Issued for lw 712 $t2 on Line 2201

Clock Cycle 15409:
Started lw 712 $t2 on Line 2201
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t0,980
$t4 = 980

Clock Cycle 15410:
Completed 2/12
DRAM Request(Write) Issued for sw 2568 980 on Line 2203

Clock Cycle 15411:
Completed 3/12
addi$t3,$t0,312
$t3 = 312

Clock Cycle 15412:
Completed 4/12
DRAM Request(Write) Issued for sw 852 312 on Line 2205

Clock Cycle 15413:
Completed 5/12

Clock Cycle 15414:
Completed 6/12

Clock Cycle 15415:
Completed 7/12

Clock Cycle 15416:
Completed 8/12

Clock Cycle 15417:
Completed 9/12

Clock Cycle 15418:
Completed 10/12

Clock Cycle 15419:
Completed 11/12

Clock Cycle 15420:
Completed 12/12
$t2 = 3964
Finished Instruction lw 712 $t2 on Line 2201

Clock Cycle 15421:
Started sw 852 312 on Line 2205
Completed 1/2
DRAM Request(Write) Issued for sw 3468 3964 on Line 2206

Clock Cycle 15422:
Completed 2/2
Finished Instruction sw 852 312 on Line 2205
DRAM Request(Write) Issued for sw 376 980 on Line 2207

Clock Cycle 15423:
Started sw 2568 980 on Line 2203
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3520 $t1 on Line 2208

Clock Cycle 15424:
Completed 2/22
DRAM Request(Read) Issued for lw 880 $t0 on Line 2209

Clock Cycle 15425:
Completed 3/22
addi$t4,$t4,1948
$t4 = 2928

Clock Cycle 15426:
Completed 4/22

Clock Cycle 15427:
Completed 5/22

Clock Cycle 15428:
Completed 6/22

Clock Cycle 15429:
Completed 7/22

Clock Cycle 15430:
Completed 8/22

Clock Cycle 15431:
Completed 9/22

Clock Cycle 15432:
Completed 10/22
Memory at 852 = 312

Clock Cycle 15433:
Completed 11/22

Clock Cycle 15434:
Completed 12/22

Clock Cycle 15435:
Completed 13/22

Clock Cycle 15436:
Completed 14/22

Clock Cycle 15437:
Completed 15/22

Clock Cycle 15438:
Completed 16/22

Clock Cycle 15439:
Completed 17/22

Clock Cycle 15440:
Completed 18/22

Clock Cycle 15441:
Completed 19/22

Clock Cycle 15442:
Completed 20/22

Clock Cycle 15443:
Completed 21/22

Clock Cycle 15444:
Completed 22/22
Finished Instruction sw 2568 980 on Line 2203

Clock Cycle 15445:
Started sw 376 980 on Line 2207
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15446:
Completed 2/22

Clock Cycle 15447:
Completed 3/22

Clock Cycle 15448:
Completed 4/22

Clock Cycle 15449:
Completed 5/22

Clock Cycle 15450:
Completed 6/22

Clock Cycle 15451:
Completed 7/22

Clock Cycle 15452:
Completed 8/22

Clock Cycle 15453:
Completed 9/22

Clock Cycle 15454:
Completed 10/22
Memory at 2568 = 980

Clock Cycle 15455:
Completed 11/22

Clock Cycle 15456:
Completed 12/22

Clock Cycle 15457:
Completed 13/22

Clock Cycle 15458:
Completed 14/22

Clock Cycle 15459:
Completed 15/22

Clock Cycle 15460:
Completed 16/22

Clock Cycle 15461:
Completed 17/22

Clock Cycle 15462:
Completed 18/22

Clock Cycle 15463:
Completed 19/22

Clock Cycle 15464:
Completed 20/22

Clock Cycle 15465:
Completed 21/22

Clock Cycle 15466:
Completed 22/22
Finished Instruction sw 376 980 on Line 2207

Clock Cycle 15467:
Started lw 880 $t0 on Line 2209
Completed 1/2

Clock Cycle 15468:
Completed 2/2
$t0 = 0
Finished Instruction lw 880 $t0 on Line 2209

Clock Cycle 15469:
Started sw 3468 3964 on Line 2206
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t0,$t0,872
$t0 = 872

Clock Cycle 15470:
Completed 2/22
DRAM Request(Read) Issued for lw 2004 $t2 on Line 2212

Clock Cycle 15471:
Completed 3/22
addi$t0,$t4,620
$t0 = 3548

Clock Cycle 15472:
Completed 4/22

Clock Cycle 15473:
Completed 5/22

Clock Cycle 15474:
Completed 6/22

Clock Cycle 15475:
Completed 7/22

Clock Cycle 15476:
Completed 8/22

Clock Cycle 15477:
Completed 9/22

Clock Cycle 15478:
Completed 10/22
Memory at 376 = 980

Clock Cycle 15479:
Completed 11/22

Clock Cycle 15480:
Completed 12/22

Clock Cycle 15481:
Completed 13/22

Clock Cycle 15482:
Completed 14/22

Clock Cycle 15483:
Completed 15/22

Clock Cycle 15484:
Completed 16/22

Clock Cycle 15485:
Completed 17/22

Clock Cycle 15486:
Completed 18/22

Clock Cycle 15487:
Completed 19/22

Clock Cycle 15488:
Completed 20/22

Clock Cycle 15489:
Completed 21/22

Clock Cycle 15490:
Completed 22/22
Finished Instruction sw 3468 3964 on Line 2206

Clock Cycle 15491:
Started lw 3520 $t1 on Line 2208
Completed 1/2

Clock Cycle 15492:
Completed 2/2
$t1 = 0
Finished Instruction lw 3520 $t1 on Line 2208

Clock Cycle 15493:
Started lw 2004 $t2 on Line 2212
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 15494:
Completed 2/22

Clock Cycle 15495:
Completed 3/22

Clock Cycle 15496:
Completed 4/22

Clock Cycle 15497:
Completed 5/22

Clock Cycle 15498:
Completed 6/22

Clock Cycle 15499:
Completed 7/22

Clock Cycle 15500:
Completed 8/22

Clock Cycle 15501:
Completed 9/22

Clock Cycle 15502:
Completed 10/22
Memory at 3468 = 3964

Clock Cycle 15503:
Completed 11/22

Clock Cycle 15504:
Completed 12/22

Clock Cycle 15505:
Completed 13/22

Clock Cycle 15506:
Completed 14/22

Clock Cycle 15507:
Completed 15/22

Clock Cycle 15508:
Completed 16/22

Clock Cycle 15509:
Completed 17/22

Clock Cycle 15510:
Completed 18/22

Clock Cycle 15511:
Completed 19/22

Clock Cycle 15512:
Completed 20/22

Clock Cycle 15513:
Completed 21/22

Clock Cycle 15514:
Completed 22/22
$t2 = 0
Finished Instruction lw 2004 $t2 on Line 2212

Clock Cycle 15515:
DRAM Request(Read) Issued for lw 648 $t2 on Line 2214

Clock Cycle 15516:
Started lw 648 $t2 on Line 2214
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 15517:
Completed 2/12

Clock Cycle 15518:
Completed 3/12

Clock Cycle 15519:
Completed 4/12

Clock Cycle 15520:
Completed 5/12

Clock Cycle 15521:
Completed 6/12

Clock Cycle 15522:
Completed 7/12

Clock Cycle 15523:
Completed 8/12

Clock Cycle 15524:
Completed 9/12

Clock Cycle 15525:
Completed 10/12

Clock Cycle 15526:
Completed 11/12

Clock Cycle 15527:
Completed 12/12
$t2 = 0
Finished Instruction lw 648 $t2 on Line 2214

Clock Cycle 15528:
DRAM Request(Write) Issued for sw 1640 0 on Line 2215

Clock Cycle 15529:
Started sw 1640 0 on Line 2215
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 852 $t4 on Line 2216

Clock Cycle 15530:
Completed 2/12
DRAM Request(Read) Issued for lw 2920 $t2 on Line 2217

Clock Cycle 15531:
Completed 3/12
DRAM Request(Read) Issued for lw 564 $t1 on Line 2218

Clock Cycle 15532:
Completed 4/12

Clock Cycle 15533:
Completed 5/12

Clock Cycle 15534:
Completed 6/12

Clock Cycle 15535:
Completed 7/12

Clock Cycle 15536:
Completed 8/12

Clock Cycle 15537:
Completed 9/12

Clock Cycle 15538:
Completed 10/12

Clock Cycle 15539:
Completed 11/12

Clock Cycle 15540:
Completed 12/12
Finished Instruction sw 1640 0 on Line 2215

Clock Cycle 15541:
Started lw 852 $t4 on Line 2216
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15542:
Completed 2/22

Clock Cycle 15543:
Completed 3/22

Clock Cycle 15544:
Completed 4/22

Clock Cycle 15545:
Completed 5/22

Clock Cycle 15546:
Completed 6/22

Clock Cycle 15547:
Completed 7/22

Clock Cycle 15548:
Completed 8/22

Clock Cycle 15549:
Completed 9/22

Clock Cycle 15550:
Completed 10/22

Clock Cycle 15551:
Completed 11/22

Clock Cycle 15552:
Completed 12/22

Clock Cycle 15553:
Completed 13/22

Clock Cycle 15554:
Completed 14/22

Clock Cycle 15555:
Completed 15/22

Clock Cycle 15556:
Completed 16/22

Clock Cycle 15557:
Completed 17/22

Clock Cycle 15558:
Completed 18/22

Clock Cycle 15559:
Completed 19/22

Clock Cycle 15560:
Completed 20/22

Clock Cycle 15561:
Completed 21/22

Clock Cycle 15562:
Completed 22/22
$t4 = 312
Finished Instruction lw 852 $t4 on Line 2216

Clock Cycle 15563:
Started lw 564 $t1 on Line 2218
Completed 1/2

Clock Cycle 15564:
Completed 2/2
$t1 = 0
Finished Instruction lw 564 $t1 on Line 2218

Clock Cycle 15565:
Started lw 2920 $t2 on Line 2217
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1256 $t1 on Line 2219

Clock Cycle 15566:
Completed 2/12

Clock Cycle 15567:
Completed 3/12

Clock Cycle 15568:
Completed 4/12

Clock Cycle 15569:
Completed 5/12

Clock Cycle 15570:
Completed 6/12

Clock Cycle 15571:
Completed 7/12

Clock Cycle 15572:
Completed 8/12

Clock Cycle 15573:
Completed 9/12

Clock Cycle 15574:
Completed 10/12

Clock Cycle 15575:
Completed 11/12

Clock Cycle 15576:
Completed 12/12
$t2 = 0
Finished Instruction lw 2920 $t2 on Line 2217

Clock Cycle 15577:
Started lw 1256 $t1 on Line 2219
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 15578:
Completed 2/12

Clock Cycle 15579:
Completed 3/12

Clock Cycle 15580:
Completed 4/12

Clock Cycle 15581:
Completed 5/12

Clock Cycle 15582:
Completed 6/12

Clock Cycle 15583:
Completed 7/12

Clock Cycle 15584:
Completed 8/12

Clock Cycle 15585:
Completed 9/12

Clock Cycle 15586:
Completed 10/12

Clock Cycle 15587:
Completed 11/12

Clock Cycle 15588:
Completed 12/12
$t1 = 1568
Finished Instruction lw 1256 $t1 on Line 2219

Clock Cycle 15589:
DRAM Request(Write) Issued for sw 3948 1568 on Line 2220

Clock Cycle 15590:
Started sw 3948 1568 on Line 2220
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3420 $t3 on Line 2221

Clock Cycle 15591:
Completed 2/12
addi$t1,$t2,140
$t1 = 140

Clock Cycle 15592:
Completed 3/12
DRAM Request(Read) Issued for lw 600 $t2 on Line 2223

Clock Cycle 15593:
Completed 4/12

Clock Cycle 15594:
Completed 5/12

Clock Cycle 15595:
Completed 6/12

Clock Cycle 15596:
Completed 7/12

Clock Cycle 15597:
Completed 8/12

Clock Cycle 15598:
Completed 9/12

Clock Cycle 15599:
Completed 10/12

Clock Cycle 15600:
Completed 11/12

Clock Cycle 15601:
Completed 12/12
Finished Instruction sw 3948 1568 on Line 2220

Clock Cycle 15602:
Started lw 3420 $t3 on Line 2221
Completed 1/2

Clock Cycle 15603:
Completed 2/2
$t3 = 0
Finished Instruction lw 3420 $t3 on Line 2221

Clock Cycle 15604:
Started lw 600 $t2 on Line 2223
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15605:
Completed 2/22

Clock Cycle 15606:
Completed 3/22

Clock Cycle 15607:
Completed 4/22

Clock Cycle 15608:
Completed 5/22

Clock Cycle 15609:
Completed 6/22

Clock Cycle 15610:
Completed 7/22

Clock Cycle 15611:
Completed 8/22

Clock Cycle 15612:
Completed 9/22

Clock Cycle 15613:
Completed 10/22
Memory at 3948 = 1568

Clock Cycle 15614:
Completed 11/22

Clock Cycle 15615:
Completed 12/22

Clock Cycle 15616:
Completed 13/22

Clock Cycle 15617:
Completed 14/22

Clock Cycle 15618:
Completed 15/22

Clock Cycle 15619:
Completed 16/22

Clock Cycle 15620:
Completed 17/22

Clock Cycle 15621:
Completed 18/22

Clock Cycle 15622:
Completed 19/22

Clock Cycle 15623:
Completed 20/22

Clock Cycle 15624:
Completed 21/22

Clock Cycle 15625:
Completed 22/22
$t2 = 0
Finished Instruction lw 600 $t2 on Line 2223

Clock Cycle 15626:
addi$t3,$t2,44
$t3 = 44

Clock Cycle 15627:
addi$t2,$t4,1388
$t2 = 1700

Clock Cycle 15628:
DRAM Request(Read) Issued for lw 3840 $t2 on Line 2226

Clock Cycle 15629:
Started lw 3840 $t2 on Line 2226
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t4,1092
$t4 = 1404

Clock Cycle 15630:
Completed 2/12
addi$t0,$t0,176
$t0 = 3724

Clock Cycle 15631:
Completed 3/12

Clock Cycle 15632:
Completed 4/12

Clock Cycle 15633:
Completed 5/12

Clock Cycle 15634:
Completed 6/12

Clock Cycle 15635:
Completed 7/12

Clock Cycle 15636:
Completed 8/12

Clock Cycle 15637:
Completed 9/12

Clock Cycle 15638:
Completed 10/12

Clock Cycle 15639:
Completed 11/12

Clock Cycle 15640:
Completed 12/12
$t2 = 0
Finished Instruction lw 3840 $t2 on Line 2226

Clock Cycle 15641:
addi$t3,$t2,400
$t3 = 400

Clock Cycle 15642:
addi$t0,$t4,880
$t0 = 2284

Clock Cycle 15643:
DRAM Request(Write) Issued for sw 3404 140 on Line 2231

Clock Cycle 15644:
Started sw 3404 140 on Line 2231
Completed 1/2
DRAM Request(Read) Issued for lw 3636 $t4 on Line 2232

Clock Cycle 15645:
Completed 2/2
Finished Instruction sw 3404 140 on Line 2231

Clock Cycle 15646:
Started lw 3636 $t4 on Line 2232
Completed 1/2

Clock Cycle 15647:
Completed 2/2
$t4 = 0
Finished Instruction lw 3636 $t4 on Line 2232

Clock Cycle 15648:
DRAM Request(Write) Issued for sw 956 0 on Line 2233

Clock Cycle 15649:
Started sw 956 0 on Line 2233
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1216 0 on Line 2234

Clock Cycle 15650:
Completed 2/22
DRAM Request(Read) Issued for lw 2340 $t0 on Line 2235

Clock Cycle 15651:
Completed 3/22
DRAM Request(Read) Issued for lw 3600 $t2 on Line 2236

Clock Cycle 15652:
Completed 4/22

Clock Cycle 15653:
Completed 5/22

Clock Cycle 15654:
Completed 6/22

Clock Cycle 15655:
Completed 7/22

Clock Cycle 15656:
Completed 8/22

Clock Cycle 15657:
Completed 9/22

Clock Cycle 15658:
Completed 10/22
Memory at 3404 = 140

Clock Cycle 15659:
Completed 11/22

Clock Cycle 15660:
Completed 12/22

Clock Cycle 15661:
Completed 13/22

Clock Cycle 15662:
Completed 14/22

Clock Cycle 15663:
Completed 15/22

Clock Cycle 15664:
Completed 16/22

Clock Cycle 15665:
Completed 17/22

Clock Cycle 15666:
Completed 18/22

Clock Cycle 15667:
Completed 19/22

Clock Cycle 15668:
Completed 20/22

Clock Cycle 15669:
Completed 21/22

Clock Cycle 15670:
Completed 22/22
Finished Instruction sw 956 0 on Line 2233

Clock Cycle 15671:
Started lw 2340 $t0 on Line 2235
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 15672:
Completed 2/22

Clock Cycle 15673:
Completed 3/22

Clock Cycle 15674:
Completed 4/22

Clock Cycle 15675:
Completed 5/22

Clock Cycle 15676:
Completed 6/22

Clock Cycle 15677:
Completed 7/22

Clock Cycle 15678:
Completed 8/22

Clock Cycle 15679:
Completed 9/22

Clock Cycle 15680:
Completed 10/22

Clock Cycle 15681:
Completed 11/22

Clock Cycle 15682:
Completed 12/22

Clock Cycle 15683:
Completed 13/22

Clock Cycle 15684:
Completed 14/22

Clock Cycle 15685:
Completed 15/22

Clock Cycle 15686:
Completed 16/22

Clock Cycle 15687:
Completed 17/22

Clock Cycle 15688:
Completed 18/22

Clock Cycle 15689:
Completed 19/22

Clock Cycle 15690:
Completed 20/22

Clock Cycle 15691:
Completed 21/22

Clock Cycle 15692:
Completed 22/22
$t0 = 0
Finished Instruction lw 2340 $t0 on Line 2235

Clock Cycle 15693:
Started sw 1216 0 on Line 2234
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t1,1836
$t0 = 1976

Clock Cycle 15694:
Completed 2/12
addi$t0,$t3,2804
$t0 = 3204

Clock Cycle 15695:
Completed 3/12
addi$t0,$t3,316
$t0 = 716

Clock Cycle 15696:
Completed 4/12
DRAM Request(Write) Issued for sw 208 716 on Line 2240

Clock Cycle 15697:
Completed 5/12
DRAM Request(Read) Issued for lw 52 $t1 on Line 2241

Clock Cycle 15698:
Completed 6/12
DRAM Request(Write) Issued for sw 72 0 on Line 2242

Clock Cycle 15699:
Completed 7/12
addi$t3,$t3,1460
$t3 = 1860

Clock Cycle 15700:
Completed 8/12
DRAM Request(Write) Issued for sw 3288 716 on Line 2244

Clock Cycle 15701:
Completed 9/12
addi$t3,$t4,824
$t3 = 824

Clock Cycle 15702:
Completed 10/12

Clock Cycle 15703:
Completed 11/12

Clock Cycle 15704:
Completed 12/12
Finished Instruction sw 1216 0 on Line 2234

Clock Cycle 15705:
Started sw 208 716 on Line 2240
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15706:
Completed 2/22

Clock Cycle 15707:
Completed 3/22

Clock Cycle 15708:
Completed 4/22

Clock Cycle 15709:
Completed 5/22

Clock Cycle 15710:
Completed 6/22

Clock Cycle 15711:
Completed 7/22

Clock Cycle 15712:
Completed 8/22

Clock Cycle 15713:
Completed 9/22

Clock Cycle 15714:
Completed 10/22

Clock Cycle 15715:
Completed 11/22

Clock Cycle 15716:
Completed 12/22

Clock Cycle 15717:
Completed 13/22

Clock Cycle 15718:
Completed 14/22

Clock Cycle 15719:
Completed 15/22

Clock Cycle 15720:
Completed 16/22

Clock Cycle 15721:
Completed 17/22

Clock Cycle 15722:
Completed 18/22

Clock Cycle 15723:
Completed 19/22

Clock Cycle 15724:
Completed 20/22

Clock Cycle 15725:
Completed 21/22

Clock Cycle 15726:
Completed 22/22
Finished Instruction sw 208 716 on Line 2240

Clock Cycle 15727:
Started lw 52 $t1 on Line 2241
Completed 1/2

Clock Cycle 15728:
Completed 2/2
$t1 = 0
Finished Instruction lw 52 $t1 on Line 2241

Clock Cycle 15729:
Started sw 72 0 on Line 2242
Completed 1/2
DRAM Request(Read) Issued for lw 2112 $t1 on Line 2246

Clock Cycle 15730:
Completed 2/2
Finished Instruction sw 72 0 on Line 2242

Clock Cycle 15731:
Started lw 3600 $t2 on Line 2236
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 15732:
Completed 2/22

Clock Cycle 15733:
Completed 3/22

Clock Cycle 15734:
Completed 4/22

Clock Cycle 15735:
Completed 5/22

Clock Cycle 15736:
Completed 6/22

Clock Cycle 15737:
Completed 7/22

Clock Cycle 15738:
Completed 8/22

Clock Cycle 15739:
Completed 9/22

Clock Cycle 15740:
Completed 10/22
Memory at 208 = 716

Clock Cycle 15741:
Completed 11/22

Clock Cycle 15742:
Completed 12/22

Clock Cycle 15743:
Completed 13/22

Clock Cycle 15744:
Completed 14/22

Clock Cycle 15745:
Completed 15/22

Clock Cycle 15746:
Completed 16/22

Clock Cycle 15747:
Completed 17/22

Clock Cycle 15748:
Completed 18/22

Clock Cycle 15749:
Completed 19/22

Clock Cycle 15750:
Completed 20/22

Clock Cycle 15751:
Completed 21/22

Clock Cycle 15752:
Completed 22/22
$t2 = 4388
Finished Instruction lw 3600 $t2 on Line 2236

Clock Cycle 15753:
Started sw 3288 716 on Line 2244
Completed 1/2

Clock Cycle 15754:
Completed 2/2
Finished Instruction sw 3288 716 on Line 2244

Clock Cycle 15755:
Started lw 2112 $t1 on Line 2246
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 15756:
Completed 2/22

Clock Cycle 15757:
Completed 3/22

Clock Cycle 15758:
Completed 4/22

Clock Cycle 15759:
Completed 5/22

Clock Cycle 15760:
Completed 6/22

Clock Cycle 15761:
Completed 7/22

Clock Cycle 15762:
Completed 8/22

Clock Cycle 15763:
Completed 9/22

Clock Cycle 15764:
Completed 10/22
Memory at 3288 = 716

Clock Cycle 15765:
Completed 11/22

Clock Cycle 15766:
Completed 12/22

Clock Cycle 15767:
Completed 13/22

Clock Cycle 15768:
Completed 14/22

Clock Cycle 15769:
Completed 15/22

Clock Cycle 15770:
Completed 16/22

Clock Cycle 15771:
Completed 17/22

Clock Cycle 15772:
Completed 18/22

Clock Cycle 15773:
Completed 19/22

Clock Cycle 15774:
Completed 20/22

Clock Cycle 15775:
Completed 21/22

Clock Cycle 15776:
Completed 22/22
$t1 = 0
Finished Instruction lw 2112 $t1 on Line 2246

Clock Cycle 15777:
DRAM Request(Write) Issued for sw 3064 0 on Line 2247

Clock Cycle 15778:
Started sw 3064 0 on Line 2247
Completed 1/2
DRAM Request(Write) Issued for sw 2892 0 on Line 2248

Clock Cycle 15779:
Completed 2/2
Finished Instruction sw 3064 0 on Line 2247
DRAM Request(Write) Issued for sw 2072 824 on Line 2249

Clock Cycle 15780:
Started sw 2892 0 on Line 2248
Completed 1/2
DRAM Request(Read) Issued for lw 2172 $t0 on Line 2250

Clock Cycle 15781:
Completed 2/2
Finished Instruction sw 2892 0 on Line 2248
DRAM Request(Write) Issued for sw 2208 4388 on Line 2251

Clock Cycle 15782:
Started sw 2072 824 on Line 2249
Completed 1/2

Clock Cycle 15783:
Completed 2/2
Finished Instruction sw 2072 824 on Line 2249

Clock Cycle 15784:
Started lw 2172 $t0 on Line 2250
Completed 1/2

Clock Cycle 15785:
Completed 2/2
$t0 = 0
Finished Instruction lw 2172 $t0 on Line 2250

Clock Cycle 15786:
Started sw 2208 4388 on Line 2251
Completed 1/2
DRAM Request(Write) Issued for sw 3216 0 on Line 2252

Clock Cycle 15787:
Completed 2/2
Finished Instruction sw 2208 4388 on Line 2251
DRAM Request(Write) Issued for sw 1288 824 on Line 2253

Clock Cycle 15788:
Started sw 3216 0 on Line 2252
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t0,3936
$t4 = 3936

Clock Cycle 15789:
Completed 2/22
DRAM Request(Read) Issued for lw 3656 $t1 on Line 2255

Clock Cycle 15790:
Completed 3/22
DRAM Request(Write) Issued for sw 1080 0 on Line 2256

Clock Cycle 15791:
Completed 4/22
DRAM Request(Read) Issued for lw 796 $t3 on Line 2257

Clock Cycle 15792:
Completed 5/22

Clock Cycle 15793:
Completed 6/22

Clock Cycle 15794:
Completed 7/22

Clock Cycle 15795:
Completed 8/22

Clock Cycle 15796:
Completed 9/22

Clock Cycle 15797:
Completed 10/22
Memory at 2072 = 824
Memory at 2208 = 4388

Clock Cycle 15798:
Completed 11/22

Clock Cycle 15799:
Completed 12/22

Clock Cycle 15800:
Completed 13/22

Clock Cycle 15801:
Completed 14/22

Clock Cycle 15802:
Completed 15/22

Clock Cycle 15803:
Completed 16/22

Clock Cycle 15804:
Completed 17/22

Clock Cycle 15805:
Completed 18/22

Clock Cycle 15806:
Completed 19/22

Clock Cycle 15807:
Completed 20/22

Clock Cycle 15808:
Completed 21/22

Clock Cycle 15809:
Completed 22/22
Finished Instruction sw 3216 0 on Line 2252

Clock Cycle 15810:
Started lw 3656 $t1 on Line 2255
Completed 1/2

Clock Cycle 15811:
Completed 2/2
$t1 = 0
Finished Instruction lw 3656 $t1 on Line 2255

Clock Cycle 15812:
Started sw 1288 824 on Line 2253
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3760 0 on Line 2258

Clock Cycle 15813:
Completed 2/22
addi$t4,$t4,3832
$t4 = 7768

Clock Cycle 15814:
Completed 3/22
DRAM Request(Write) Issued for sw 1944 0 on Line 2260

Clock Cycle 15815:
Completed 4/22

Clock Cycle 15816:
Completed 5/22

Clock Cycle 15817:
Completed 6/22

Clock Cycle 15818:
Completed 7/22

Clock Cycle 15819:
Completed 8/22

Clock Cycle 15820:
Completed 9/22

Clock Cycle 15821:
Completed 10/22

Clock Cycle 15822:
Completed 11/22

Clock Cycle 15823:
Completed 12/22

Clock Cycle 15824:
Completed 13/22

Clock Cycle 15825:
Completed 14/22

Clock Cycle 15826:
Completed 15/22

Clock Cycle 15827:
Completed 16/22

Clock Cycle 15828:
Completed 17/22

Clock Cycle 15829:
Completed 18/22

Clock Cycle 15830:
Completed 19/22

Clock Cycle 15831:
Completed 20/22

Clock Cycle 15832:
Completed 21/22

Clock Cycle 15833:
Completed 22/22
Finished Instruction sw 1288 824 on Line 2253

Clock Cycle 15834:
Started sw 1080 0 on Line 2256
Completed 1/2

Clock Cycle 15835:
Completed 2/2
Finished Instruction sw 1080 0 on Line 2256

Clock Cycle 15836:
Started sw 1944 0 on Line 2260
Completed 1/2

Clock Cycle 15837:
Completed 2/2
Finished Instruction sw 1944 0 on Line 2260

Clock Cycle 15838:
Started lw 796 $t3 on Line 2257
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15839:
Completed 2/22

Clock Cycle 15840:
Completed 3/22

Clock Cycle 15841:
Completed 4/22

Clock Cycle 15842:
Completed 5/22

Clock Cycle 15843:
Completed 6/22

Clock Cycle 15844:
Completed 7/22

Clock Cycle 15845:
Completed 8/22

Clock Cycle 15846:
Completed 9/22

Clock Cycle 15847:
Completed 10/22
Memory at 1080 = 0
Memory at 1288 = 824
Memory at 1944 = 0

Clock Cycle 15848:
Completed 11/22

Clock Cycle 15849:
Completed 12/22

Clock Cycle 15850:
Completed 13/22

Clock Cycle 15851:
Completed 14/22

Clock Cycle 15852:
Completed 15/22

Clock Cycle 15853:
Completed 16/22

Clock Cycle 15854:
Completed 17/22

Clock Cycle 15855:
Completed 18/22

Clock Cycle 15856:
Completed 19/22

Clock Cycle 15857:
Completed 20/22

Clock Cycle 15858:
Completed 21/22

Clock Cycle 15859:
Completed 22/22
$t3 = 0
Finished Instruction lw 796 $t3 on Line 2257

Clock Cycle 15860:
Started sw 3760 0 on Line 2258
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t2,2160
$t3 = 6548

Clock Cycle 15861:
Completed 2/12
DRAM Request(Read) Issued for lw 2348 $t4 on Line 2262

Clock Cycle 15862:
Completed 3/12
addi$t1,$t0,56
$t1 = 56

Clock Cycle 15863:
Completed 4/12
addi$t0,$t0,3304
$t0 = 3304

Clock Cycle 15864:
Completed 5/12
DRAM Request(Write) Issued for sw 228 3304 on Line 2265

Clock Cycle 15865:
Completed 6/12
DRAM Request(Write) Issued for sw 3536 3304 on Line 2266

Clock Cycle 15866:
Completed 7/12
DRAM Request(Read) Issued for lw 660 $t2 on Line 2267

Clock Cycle 15867:
Completed 8/12
DRAM Request(Read) Issued for lw 1212 $t3 on Line 2268

Clock Cycle 15868:
Completed 9/12

Clock Cycle 15869:
Completed 10/12

Clock Cycle 15870:
Completed 11/12

Clock Cycle 15871:
Completed 12/12
Finished Instruction sw 3760 0 on Line 2258

Clock Cycle 15872:
Started sw 3536 3304 on Line 2266
Completed 1/2

Clock Cycle 15873:
Completed 2/2
Finished Instruction sw 3536 3304 on Line 2266

Clock Cycle 15874:
Started sw 228 3304 on Line 2265
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15875:
Completed 2/22

Clock Cycle 15876:
Completed 3/22

Clock Cycle 15877:
Completed 4/22

Clock Cycle 15878:
Completed 5/22

Clock Cycle 15879:
Completed 6/22

Clock Cycle 15880:
Completed 7/22

Clock Cycle 15881:
Completed 8/22

Clock Cycle 15882:
Completed 9/22

Clock Cycle 15883:
Completed 10/22
Memory at 3536 = 3304

Clock Cycle 15884:
Completed 11/22

Clock Cycle 15885:
Completed 12/22

Clock Cycle 15886:
Completed 13/22

Clock Cycle 15887:
Completed 14/22

Clock Cycle 15888:
Completed 15/22

Clock Cycle 15889:
Completed 16/22

Clock Cycle 15890:
Completed 17/22

Clock Cycle 15891:
Completed 18/22

Clock Cycle 15892:
Completed 19/22

Clock Cycle 15893:
Completed 20/22

Clock Cycle 15894:
Completed 21/22

Clock Cycle 15895:
Completed 22/22
Finished Instruction sw 228 3304 on Line 2265

Clock Cycle 15896:
Started lw 660 $t2 on Line 2267
Completed 1/2

Clock Cycle 15897:
Completed 2/2
$t2 = 2044
Finished Instruction lw 660 $t2 on Line 2267

Clock Cycle 15898:
Started lw 2348 $t4 on Line 2262
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t0,1800
$t2 = 5104

Clock Cycle 15899:
Completed 2/22
DRAM Request(Write) Issued for sw 1896 56 on Line 2270

Clock Cycle 15900:
Completed 3/22

Clock Cycle 15901:
Completed 4/22

Clock Cycle 15902:
Completed 5/22

Clock Cycle 15903:
Completed 6/22

Clock Cycle 15904:
Completed 7/22

Clock Cycle 15905:
Completed 8/22

Clock Cycle 15906:
Completed 9/22

Clock Cycle 15907:
Completed 10/22
Memory at 228 = 3304

Clock Cycle 15908:
Completed 11/22

Clock Cycle 15909:
Completed 12/22

Clock Cycle 15910:
Completed 13/22

Clock Cycle 15911:
Completed 14/22

Clock Cycle 15912:
Completed 15/22

Clock Cycle 15913:
Completed 16/22

Clock Cycle 15914:
Completed 17/22

Clock Cycle 15915:
Completed 18/22

Clock Cycle 15916:
Completed 19/22

Clock Cycle 15917:
Completed 20/22

Clock Cycle 15918:
Completed 21/22

Clock Cycle 15919:
Completed 22/22
$t4 = 0
Finished Instruction lw 2348 $t4 on Line 2262

Clock Cycle 15920:
Started lw 1212 $t3 on Line 2268
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1568 $t4 on Line 2271

Clock Cycle 15921:
Completed 2/12
DRAM Request(Read) Issued for lw 1196 $t1 on Line 2272

Clock Cycle 15922:
Completed 3/12
addi$t2,$t2,1652
$t2 = 6756

Clock Cycle 15923:
Completed 4/12

Clock Cycle 15924:
Completed 5/12

Clock Cycle 15925:
Completed 6/12

Clock Cycle 15926:
Completed 7/12

Clock Cycle 15927:
Completed 8/12

Clock Cycle 15928:
Completed 9/12

Clock Cycle 15929:
Completed 10/12

Clock Cycle 15930:
Completed 11/12

Clock Cycle 15931:
Completed 12/12
$t3 = 0
Finished Instruction lw 1212 $t3 on Line 2268

Clock Cycle 15932:
Started lw 1568 $t4 on Line 2271
Completed 1/2

Clock Cycle 15933:
Completed 2/2
$t4 = 0
Finished Instruction lw 1568 $t4 on Line 2271

Clock Cycle 15934:
Started sw 1896 56 on Line 2270
Completed 1/2
DRAM Request(Read) Issued for lw 1980 $t4 on Line 2274

Clock Cycle 15935:
Completed 2/2
Finished Instruction sw 1896 56 on Line 2270

Clock Cycle 15936:
Started lw 1196 $t1 on Line 2272
Completed 1/2

Clock Cycle 15937:
Completed 2/2
$t1 = 2704
Finished Instruction lw 1196 $t1 on Line 2272

Clock Cycle 15938:
Started lw 1980 $t4 on Line 2274
Completed 1/2

Clock Cycle 15939:
Completed 2/2
$t4 = 0
Finished Instruction lw 1980 $t4 on Line 2274

Clock Cycle 15940:
DRAM Request(Read) Issued for lw 1132 $t4 on Line 2275

Clock Cycle 15941:
Started lw 1132 $t4 on Line 2275
Completed 1/2
DRAM Request(Read) Issued for lw 796 $t1 on Line 2276

Clock Cycle 15942:
Completed 2/2
$t4 = 4220
Finished Instruction lw 1132 $t4 on Line 2275
DRAM Request(Read) Issued for lw 8 $t2 on Line 2277

Clock Cycle 15943:
Started lw 796 $t1 on Line 2276
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15944:
Completed 2/22

Clock Cycle 15945:
Completed 3/22

Clock Cycle 15946:
Completed 4/22

Clock Cycle 15947:
Completed 5/22

Clock Cycle 15948:
Completed 6/22

Clock Cycle 15949:
Completed 7/22

Clock Cycle 15950:
Completed 8/22

Clock Cycle 15951:
Completed 9/22

Clock Cycle 15952:
Completed 10/22
Memory at 1896 = 56

Clock Cycle 15953:
Completed 11/22

Clock Cycle 15954:
Completed 12/22

Clock Cycle 15955:
Completed 13/22

Clock Cycle 15956:
Completed 14/22

Clock Cycle 15957:
Completed 15/22

Clock Cycle 15958:
Completed 16/22

Clock Cycle 15959:
Completed 17/22

Clock Cycle 15960:
Completed 18/22

Clock Cycle 15961:
Completed 19/22

Clock Cycle 15962:
Completed 20/22

Clock Cycle 15963:
Completed 21/22

Clock Cycle 15964:
Completed 22/22
$t1 = 0
Finished Instruction lw 796 $t1 on Line 2276

Clock Cycle 15965:
Started lw 8 $t2 on Line 2277
Completed 1/2
DRAM Request(Write) Issued for sw 3864 0 on Line 2278

Clock Cycle 15966:
Completed 2/2
$t2 = 0
Finished Instruction lw 8 $t2 on Line 2277
addi$t4,$t0,1912
$t4 = 5216

Clock Cycle 15967:
Started sw 3864 0 on Line 2278
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2116 $t4 on Line 2280

Clock Cycle 15968:
Completed 2/12
DRAM Request(Write) Issued for sw 1392 0 on Line 2281

Clock Cycle 15969:
Completed 3/12
DRAM Request(Read) Issued for lw 192 $t2 on Line 2282

Clock Cycle 15970:
Completed 4/12

Clock Cycle 15971:
Completed 5/12

Clock Cycle 15972:
Completed 6/12

Clock Cycle 15973:
Completed 7/12

Clock Cycle 15974:
Completed 8/12

Clock Cycle 15975:
Completed 9/12

Clock Cycle 15976:
Completed 10/12

Clock Cycle 15977:
Completed 11/12

Clock Cycle 15978:
Completed 12/12
Finished Instruction sw 3864 0 on Line 2278

Clock Cycle 15979:
Started lw 2116 $t4 on Line 2280
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 15980:
Completed 2/22

Clock Cycle 15981:
Completed 3/22

Clock Cycle 15982:
Completed 4/22

Clock Cycle 15983:
Completed 5/22

Clock Cycle 15984:
Completed 6/22

Clock Cycle 15985:
Completed 7/22

Clock Cycle 15986:
Completed 8/22

Clock Cycle 15987:
Completed 9/22

Clock Cycle 15988:
Completed 10/22

Clock Cycle 15989:
Completed 11/22

Clock Cycle 15990:
Completed 12/22

Clock Cycle 15991:
Completed 13/22

Clock Cycle 15992:
Completed 14/22

Clock Cycle 15993:
Completed 15/22

Clock Cycle 15994:
Completed 16/22

Clock Cycle 15995:
Completed 17/22

Clock Cycle 15996:
Completed 18/22

Clock Cycle 15997:
Completed 19/22

Clock Cycle 15998:
Completed 20/22

Clock Cycle 15999:
Completed 21/22

Clock Cycle 16000:
Completed 22/22
$t4 = 0
Finished Instruction lw 2116 $t4 on Line 2280

Clock Cycle 16001:
Started sw 1392 0 on Line 2281
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3252 0 on Line 2283

Clock Cycle 16002:
Completed 2/12

Clock Cycle 16003:
Completed 3/12

Clock Cycle 16004:
Completed 4/12

Clock Cycle 16005:
Completed 5/12

Clock Cycle 16006:
Completed 6/12

Clock Cycle 16007:
Completed 7/12

Clock Cycle 16008:
Completed 8/12

Clock Cycle 16009:
Completed 9/12

Clock Cycle 16010:
Completed 10/12

Clock Cycle 16011:
Completed 11/12

Clock Cycle 16012:
Completed 12/12
Finished Instruction sw 1392 0 on Line 2281

Clock Cycle 16013:
Started lw 192 $t2 on Line 2282
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 16014:
Completed 2/22

Clock Cycle 16015:
Completed 3/22

Clock Cycle 16016:
Completed 4/22

Clock Cycle 16017:
Completed 5/22

Clock Cycle 16018:
Completed 6/22

Clock Cycle 16019:
Completed 7/22

Clock Cycle 16020:
Completed 8/22

Clock Cycle 16021:
Completed 9/22

Clock Cycle 16022:
Completed 10/22

Clock Cycle 16023:
Completed 11/22

Clock Cycle 16024:
Completed 12/22

Clock Cycle 16025:
Completed 13/22

Clock Cycle 16026:
Completed 14/22

Clock Cycle 16027:
Completed 15/22

Clock Cycle 16028:
Completed 16/22

Clock Cycle 16029:
Completed 17/22

Clock Cycle 16030:
Completed 18/22

Clock Cycle 16031:
Completed 19/22

Clock Cycle 16032:
Completed 20/22

Clock Cycle 16033:
Completed 21/22

Clock Cycle 16034:
Completed 22/22
$t2 = 1796
Finished Instruction lw 192 $t2 on Line 2282

Clock Cycle 16035:
Started sw 3252 0 on Line 2283
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3992 $t2 on Line 2284

Clock Cycle 16036:
Completed 2/12
DRAM Request(Read) Issued for lw 840 $t3 on Line 2285

Clock Cycle 16037:
Completed 3/12

Clock Cycle 16038:
Completed 4/12

Clock Cycle 16039:
Completed 5/12

Clock Cycle 16040:
Completed 6/12

Clock Cycle 16041:
Completed 7/12

Clock Cycle 16042:
Completed 8/12

Clock Cycle 16043:
Completed 9/12

Clock Cycle 16044:
Completed 10/12

Clock Cycle 16045:
Completed 11/12

Clock Cycle 16046:
Completed 12/12
Finished Instruction sw 3252 0 on Line 2283

Clock Cycle 16047:
Started lw 3992 $t2 on Line 2284
Completed 1/2

Clock Cycle 16048:
Completed 2/2
$t2 = 0
Finished Instruction lw 3992 $t2 on Line 2284

Clock Cycle 16049:
Started lw 840 $t3 on Line 2285
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 864 0 on Line 2286

Clock Cycle 16050:
Completed 2/22
DRAM Request(Write) Issued for sw 2688 3304 on Line 2287

Clock Cycle 16051:
Completed 3/22
addi$t4,$t4,2488
$t4 = 2488

Clock Cycle 16052:
Completed 4/22

Clock Cycle 16053:
Completed 5/22

Clock Cycle 16054:
Completed 6/22

Clock Cycle 16055:
Completed 7/22

Clock Cycle 16056:
Completed 8/22

Clock Cycle 16057:
Completed 9/22

Clock Cycle 16058:
Completed 10/22

Clock Cycle 16059:
Completed 11/22

Clock Cycle 16060:
Completed 12/22

Clock Cycle 16061:
Completed 13/22

Clock Cycle 16062:
Completed 14/22

Clock Cycle 16063:
Completed 15/22

Clock Cycle 16064:
Completed 16/22

Clock Cycle 16065:
Completed 17/22

Clock Cycle 16066:
Completed 18/22

Clock Cycle 16067:
Completed 19/22

Clock Cycle 16068:
Completed 20/22

Clock Cycle 16069:
Completed 21/22

Clock Cycle 16070:
Completed 22/22
$t3 = 0
Finished Instruction lw 840 $t3 on Line 2285

Clock Cycle 16071:
Started sw 864 0 on Line 2286
Completed 1/2
DRAM Request(Read) Issued for lw 2204 $t3 on Line 2289

Clock Cycle 16072:
Completed 2/2
Finished Instruction sw 864 0 on Line 2286
DRAM Request(Read) Issued for lw 2776 $t0 on Line 2290

Clock Cycle 16073:
Started sw 2688 3304 on Line 2287
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 16074:
Completed 2/22

Clock Cycle 16075:
Completed 3/22

Clock Cycle 16076:
Completed 4/22

Clock Cycle 16077:
Completed 5/22

Clock Cycle 16078:
Completed 6/22

Clock Cycle 16079:
Completed 7/22

Clock Cycle 16080:
Completed 8/22

Clock Cycle 16081:
Completed 9/22

Clock Cycle 16082:
Completed 10/22
Memory at 864 = 0

Clock Cycle 16083:
Completed 11/22

Clock Cycle 16084:
Completed 12/22

Clock Cycle 16085:
Completed 13/22

Clock Cycle 16086:
Completed 14/22

Clock Cycle 16087:
Completed 15/22

Clock Cycle 16088:
Completed 16/22

Clock Cycle 16089:
Completed 17/22

Clock Cycle 16090:
Completed 18/22

Clock Cycle 16091:
Completed 19/22

Clock Cycle 16092:
Completed 20/22

Clock Cycle 16093:
Completed 21/22

Clock Cycle 16094:
Completed 22/22
Finished Instruction sw 2688 3304 on Line 2287

Clock Cycle 16095:
Started lw 2776 $t0 on Line 2290
Completed 1/2

Clock Cycle 16096:
Completed 2/2
$t0 = 0
Finished Instruction lw 2776 $t0 on Line 2290

Clock Cycle 16097:
Started lw 2204 $t3 on Line 2289
Completed 1/2
addi$t0,$t0,3236
$t0 = 3236

Clock Cycle 16098:
Completed 2/2
$t3 = 0
Finished Instruction lw 2204 $t3 on Line 2289
addi$t0,$t1,2376
$t0 = 2376

Clock Cycle 16099:
addi$t4,$t3,1056
$t4 = 1056

Clock Cycle 16100:
addi$t3,$t4,1200
$t3 = 2256

Clock Cycle 16101:
DRAM Request(Write) Issued for sw 1400 2256 on Line 2295

Clock Cycle 16102:
Started sw 1400 2256 on Line 2295
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 332 $t1 on Line 2296

Clock Cycle 16103:
Completed 2/22

Clock Cycle 16104:
Completed 3/22

Clock Cycle 16105:
Completed 4/22

Clock Cycle 16106:
Completed 5/22

Clock Cycle 16107:
Completed 6/22

Clock Cycle 16108:
Completed 7/22

Clock Cycle 16109:
Completed 8/22

Clock Cycle 16110:
Completed 9/22

Clock Cycle 16111:
Completed 10/22
Memory at 2688 = 3304

Clock Cycle 16112:
Completed 11/22

Clock Cycle 16113:
Completed 12/22

Clock Cycle 16114:
Completed 13/22

Clock Cycle 16115:
Completed 14/22

Clock Cycle 16116:
Completed 15/22

Clock Cycle 16117:
Completed 16/22

Clock Cycle 16118:
Completed 17/22

Clock Cycle 16119:
Completed 18/22

Clock Cycle 16120:
Completed 19/22

Clock Cycle 16121:
Completed 20/22

Clock Cycle 16122:
Completed 21/22

Clock Cycle 16123:
Completed 22/22
Finished Instruction sw 1400 2256 on Line 2295

Clock Cycle 16124:
Started lw 332 $t1 on Line 2296
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 16125:
Completed 2/22

Clock Cycle 16126:
Completed 3/22

Clock Cycle 16127:
Completed 4/22

Clock Cycle 16128:
Completed 5/22

Clock Cycle 16129:
Completed 6/22

Clock Cycle 16130:
Completed 7/22

Clock Cycle 16131:
Completed 8/22

Clock Cycle 16132:
Completed 9/22

Clock Cycle 16133:
Completed 10/22
Memory at 1400 = 2256

Clock Cycle 16134:
Completed 11/22

Clock Cycle 16135:
Completed 12/22

Clock Cycle 16136:
Completed 13/22

Clock Cycle 16137:
Completed 14/22

Clock Cycle 16138:
Completed 15/22

Clock Cycle 16139:
Completed 16/22

Clock Cycle 16140:
Completed 17/22

Clock Cycle 16141:
Completed 18/22

Clock Cycle 16142:
Completed 19/22

Clock Cycle 16143:
Completed 20/22

Clock Cycle 16144:
Completed 21/22

Clock Cycle 16145:
Completed 22/22
$t1 = 0
Finished Instruction lw 332 $t1 on Line 2296

Clock Cycle 16146:
DRAM Request(Write) Issued for sw 360 0 on Line 2297

Clock Cycle 16147:
Started sw 360 0 on Line 2297
Completed 1/2
DRAM Request(Read) Issued for lw 1668 $t0 on Line 2298

Clock Cycle 16148:
Completed 2/2
Finished Instruction sw 360 0 on Line 2297

Clock Cycle 16149:
Started lw 1668 $t0 on Line 2298
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 16150:
Completed 2/22

Clock Cycle 16151:
Completed 3/22

Clock Cycle 16152:
Completed 4/22

Clock Cycle 16153:
Completed 5/22

Clock Cycle 16154:
Completed 6/22

Clock Cycle 16155:
Completed 7/22

Clock Cycle 16156:
Completed 8/22

Clock Cycle 16157:
Completed 9/22

Clock Cycle 16158:
Completed 10/22

Clock Cycle 16159:
Completed 11/22

Clock Cycle 16160:
Completed 12/22

Clock Cycle 16161:
Completed 13/22

Clock Cycle 16162:
Completed 14/22

Clock Cycle 16163:
Completed 15/22

Clock Cycle 16164:
Completed 16/22

Clock Cycle 16165:
Completed 17/22

Clock Cycle 16166:
Completed 18/22

Clock Cycle 16167:
Completed 19/22

Clock Cycle 16168:
Completed 20/22

Clock Cycle 16169:
Completed 21/22

Clock Cycle 16170:
Completed 22/22
$t0 = 0
Finished Instruction lw 1668 $t0 on Line 2298

Clock Cycle 16171:
DRAM Request(Write) Issued for sw 1432 0 on Line 2299

Clock Cycle 16172:
Started sw 1432 0 on Line 2299
Completed 1/2
DRAM Request(Write) Issued for sw 1276 0 on Line 2300

Clock Cycle 16173:
Completed 2/2
Finished Instruction sw 1432 0 on Line 2299
DRAM Request(Read) Issued for lw 2740 $t2 on Line 2301

Clock Cycle 16174:
Started sw 1276 0 on Line 2300
Completed 1/2
DRAM Request(Write) Issued for sw 2820 2256 on Line 2302

Clock Cycle 16175:
Completed 2/2
Finished Instruction sw 1276 0 on Line 2300
DRAM Request(Write) Issued for sw 384 1056 on Line 2303

Clock Cycle 16176:
Started lw 2740 $t2 on Line 2301
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 16177:
Completed 2/22

Clock Cycle 16178:
Completed 3/22

Clock Cycle 16179:
Completed 4/22

Clock Cycle 16180:
Completed 5/22

Clock Cycle 16181:
Completed 6/22

Clock Cycle 16182:
Completed 7/22

Clock Cycle 16183:
Completed 8/22

Clock Cycle 16184:
Completed 9/22

Clock Cycle 16185:
Completed 10/22
Memory at 1276 = 0
Memory at 1432 = 0

Clock Cycle 16186:
Completed 11/22

Clock Cycle 16187:
Completed 12/22

Clock Cycle 16188:
Completed 13/22

Clock Cycle 16189:
Completed 14/22

Clock Cycle 16190:
Completed 15/22

Clock Cycle 16191:
Completed 16/22

Clock Cycle 16192:
Completed 17/22

Clock Cycle 16193:
Completed 18/22

Clock Cycle 16194:
Completed 19/22

Clock Cycle 16195:
Completed 20/22

Clock Cycle 16196:
Completed 21/22

Clock Cycle 16197:
Completed 22/22
$t2 = 4392
Finished Instruction lw 2740 $t2 on Line 2301

Clock Cycle 16198:
Started sw 2820 2256 on Line 2302
Completed 1/2
addi$t2,$t0,1048
$t2 = 1048

Clock Cycle 16199:
Completed 2/2
Finished Instruction sw 2820 2256 on Line 2302
DRAM Request(Write) Issued for sw 3716 1056 on Line 2305

Clock Cycle 16200:
Started sw 384 1056 on Line 2303
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t3,$t3,2308
$t3 = 4564

Clock Cycle 16201:
Completed 2/22
addi$t0,$t4,64
$t0 = 1120

Clock Cycle 16202:
Completed 3/22
addi$t1,$t3,1816
$t1 = 6380

Clock Cycle 16203:
Completed 4/22
addi$t3,$t2,3616
$t3 = 4664

Clock Cycle 16204:
Completed 5/22
addi$t1,$t3,776
$t1 = 5440

Clock Cycle 16205:
Completed 6/22
DRAM Request(Write) Issued for sw 104 1048 on Line 2311

Clock Cycle 16206:
Completed 7/22
addi$t3,$t0,2052
$t3 = 3172

Clock Cycle 16207:
Completed 8/22
addi$t2,$t1,3456
$t2 = 8896

Clock Cycle 16208:
Completed 9/22
addi$t0,$t4,504
$t0 = 1560

Clock Cycle 16209:
Completed 10/22
Memory at 2820 = 2256
addi$t1,$t0,2020
$t1 = 3580

Clock Cycle 16210:
Completed 11/22
DRAM Request(Write) Issued for sw 1984 1056 on Line 2316

Clock Cycle 16211:
Completed 12/22
addi$t3,$t0,3056
$t3 = 4616

Clock Cycle 16212:
Completed 13/22
DRAM Request(Read) Issued for lw 3276 $t4 on Line 2318

Clock Cycle 16213:
Completed 14/22
addi$t2,$t2,408
$t2 = 9304

Clock Cycle 16214:
Completed 15/22

Clock Cycle 16215:
Completed 16/22

Clock Cycle 16216:
Completed 17/22

Clock Cycle 16217:
Completed 18/22

Clock Cycle 16218:
Completed 19/22

Clock Cycle 16219:
Completed 20/22

Clock Cycle 16220:
Completed 21/22

Clock Cycle 16221:
Completed 22/22
Finished Instruction sw 384 1056 on Line 2303

Clock Cycle 16222:
Started sw 104 1048 on Line 2311
Completed 1/2

Clock Cycle 16223:
Completed 2/2
Finished Instruction sw 104 1048 on Line 2311

Clock Cycle 16224:
Started sw 3716 1056 on Line 2305
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 16225:
Completed 2/22

Clock Cycle 16226:
Completed 3/22

Clock Cycle 16227:
Completed 4/22

Clock Cycle 16228:
Completed 5/22

Clock Cycle 16229:
Completed 6/22

Clock Cycle 16230:
Completed 7/22

Clock Cycle 16231:
Completed 8/22

Clock Cycle 16232:
Completed 9/22

Clock Cycle 16233:
Completed 10/22
Memory at 104 = 1048
Memory at 384 = 1056

Clock Cycle 16234:
Completed 11/22

Clock Cycle 16235:
Completed 12/22

Clock Cycle 16236:
Completed 13/22

Clock Cycle 16237:
Completed 14/22

Clock Cycle 16238:
Completed 15/22

Clock Cycle 16239:
Completed 16/22

Clock Cycle 16240:
Completed 17/22

Clock Cycle 16241:
Completed 18/22

Clock Cycle 16242:
Completed 19/22

Clock Cycle 16243:
Completed 20/22

Clock Cycle 16244:
Completed 21/22

Clock Cycle 16245:
Completed 22/22
Finished Instruction sw 3716 1056 on Line 2305

Clock Cycle 16246:
Started lw 3276 $t4 on Line 2318
Completed 1/2

Clock Cycle 16247:
Completed 2/2
$t4 = 0
Finished Instruction lw 3276 $t4 on Line 2318

Clock Cycle 16248:
Started sw 1984 1056 on Line 2316
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t4,$t2,1280
$t4 = 10584

Clock Cycle 16249:
Completed 2/22
DRAM Request(Write) Issued for sw 1676 9304 on Line 2321

Clock Cycle 16250:
Completed 3/22
DRAM Request(Read) Issued for lw 3640 $t4 on Line 2322

Clock Cycle 16251:
Completed 4/22
DRAM Request(Read) Issued for lw 2296 $t3 on Line 2323

Clock Cycle 16252:
Completed 5/22
DRAM Request(Read) Issued for lw 2520 $t2 on Line 2324

Clock Cycle 16253:
Completed 6/22

Clock Cycle 16254:
Completed 7/22

Clock Cycle 16255:
Completed 8/22

Clock Cycle 16256:
Completed 9/22

Clock Cycle 16257:
Completed 10/22
Memory at 3716 = 1056

Clock Cycle 16258:
Completed 11/22

Clock Cycle 16259:
Completed 12/22

Clock Cycle 16260:
Completed 13/22

Clock Cycle 16261:
Completed 14/22

Clock Cycle 16262:
Completed 15/22

Clock Cycle 16263:
Completed 16/22

Clock Cycle 16264:
Completed 17/22

Clock Cycle 16265:
Completed 18/22

Clock Cycle 16266:
Completed 19/22

Clock Cycle 16267:
Completed 20/22

Clock Cycle 16268:
Completed 21/22

Clock Cycle 16269:
Completed 22/22
Finished Instruction sw 1984 1056 on Line 2316

Clock Cycle 16270:
Started sw 1676 9304 on Line 2321
Completed 1/2

Clock Cycle 16271:
Completed 2/2
Finished Instruction sw 1676 9304 on Line 2321

Clock Cycle 16272:
Started lw 2296 $t3 on Line 2323
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 16273:
Completed 2/22

Clock Cycle 16274:
Completed 3/22

Clock Cycle 16275:
Completed 4/22

Clock Cycle 16276:
Completed 5/22

Clock Cycle 16277:
Completed 6/22

Clock Cycle 16278:
Completed 7/22

Clock Cycle 16279:
Completed 8/22

Clock Cycle 16280:
Completed 9/22

Clock Cycle 16281:
Completed 10/22
Memory at 1676 = 9304
Memory at 1984 = 1056

Clock Cycle 16282:
Completed 11/22

Clock Cycle 16283:
Completed 12/22

Clock Cycle 16284:
Completed 13/22

Clock Cycle 16285:
Completed 14/22

Clock Cycle 16286:
Completed 15/22

Clock Cycle 16287:
Completed 16/22

Clock Cycle 16288:
Completed 17/22

Clock Cycle 16289:
Completed 18/22

Clock Cycle 16290:
Completed 19/22

Clock Cycle 16291:
Completed 20/22

Clock Cycle 16292:
Completed 21/22

Clock Cycle 16293:
Completed 22/22
$t3 = 0
Finished Instruction lw 2296 $t3 on Line 2323

Clock Cycle 16294:
Started lw 2520 $t2 on Line 2324
Completed 1/2
DRAM Request(Read) Issued for lw 1828 $t3 on Line 2325

Clock Cycle 16295:
Completed 2/2
$t2 = 1260
Finished Instruction lw 2520 $t2 on Line 2324

Clock Cycle 16296:
Started lw 3640 $t4 on Line 2322
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 16297:
Completed 2/12

Clock Cycle 16298:
Completed 3/12

Clock Cycle 16299:
Completed 4/12

Clock Cycle 16300:
Completed 5/12

Clock Cycle 16301:
Completed 6/12

Clock Cycle 16302:
Completed 7/12

Clock Cycle 16303:
Completed 8/12

Clock Cycle 16304:
Completed 9/12

Clock Cycle 16305:
Completed 10/12

Clock Cycle 16306:
Completed 11/12

Clock Cycle 16307:
Completed 12/12
$t4 = 0
Finished Instruction lw 3640 $t4 on Line 2322

Clock Cycle 16308:
Started lw 1828 $t3 on Line 2325
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1688 $t4 on Line 2326

Clock Cycle 16309:
Completed 2/12

Clock Cycle 16310:
Completed 3/12

Clock Cycle 16311:
Completed 4/12

Clock Cycle 16312:
Completed 5/12

Clock Cycle 16313:
Completed 6/12

Clock Cycle 16314:
Completed 7/12

Clock Cycle 16315:
Completed 8/12

Clock Cycle 16316:
Completed 9/12

Clock Cycle 16317:
Completed 10/12

Clock Cycle 16318:
Completed 11/12

Clock Cycle 16319:
Completed 12/12
$t3 = 9484
Finished Instruction lw 1828 $t3 on Line 2325

Clock Cycle 16320:
Started lw 1688 $t4 on Line 2326
Completed 1/2
DRAM Request(Write) Issued for sw 392 9484 on Line 2327

Clock Cycle 16321:
Completed 2/2
$t4 = 196
Finished Instruction lw 1688 $t4 on Line 2326
addi$t0,$t0,1956
$t0 = 3516

Clock Cycle 16322:
Started sw 392 9484 on Line 2327
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1092 9484 on Line 2329

Clock Cycle 16323:
Completed 2/12
addi$t2,$t0,3216
$t2 = 6732

Clock Cycle 16324:
Completed 3/12
DRAM Request(Write) Issued for sw 3428 196 on Line 2331

Clock Cycle 16325:
Completed 4/12
DRAM Request(Write) Issued for sw 3976 6732 on Line 2332

Clock Cycle 16326:
Completed 5/12
DRAM Request(Write) Issued for sw 1740 9484 on Line 2333

Clock Cycle 16327:
Completed 6/12
DRAM Request(Read) Issued for lw 3076 $t0 on Line 2334

Clock Cycle 16328:
Completed 7/12
DRAM Request(Write) Issued for sw 1948 3580 on Line 2335

Clock Cycle 16329:
Completed 8/12
DRAM Request(Read) Issued for lw 136 $t2 on Line 2336

Clock Cycle 16330:
Completed 9/12
DRAM Request(Write) Issued for sw 884 196 on Line 2337

Clock Cycle 16331:
Completed 10/12

Clock Cycle 16332:
Completed 11/12

Clock Cycle 16333:
Completed 12/12
Finished Instruction sw 392 9484 on Line 2327

Clock Cycle 16334:
Started lw 136 $t2 on Line 2336
Completed 1/2

Clock Cycle 16335:
Completed 2/2
$t2 = 0
Finished Instruction lw 136 $t2 on Line 2336

Clock Cycle 16336:
Started sw 884 196 on Line 2337
Completed 1/2

Clock Cycle 16337:
Completed 2/2
Finished Instruction sw 884 196 on Line 2337

Clock Cycle 16338:
Started sw 3428 196 on Line 2331
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 16339:
Completed 2/22

Clock Cycle 16340:
Completed 3/22

Clock Cycle 16341:
Completed 4/22

Clock Cycle 16342:
Completed 5/22

Clock Cycle 16343:
Completed 6/22

Clock Cycle 16344:
Completed 7/22

Clock Cycle 16345:
Completed 8/22

Clock Cycle 16346:
Completed 9/22

Clock Cycle 16347:
Completed 10/22
Memory at 392 = 9484
Memory at 884 = 196

Clock Cycle 16348:
Completed 11/22

Clock Cycle 16349:
Completed 12/22

Clock Cycle 16350:
Completed 13/22

Clock Cycle 16351:
Completed 14/22

Clock Cycle 16352:
Completed 15/22

Clock Cycle 16353:
Completed 16/22

Clock Cycle 16354:
Completed 17/22

Clock Cycle 16355:
Completed 18/22

Clock Cycle 16356:
Completed 19/22

Clock Cycle 16357:
Completed 20/22

Clock Cycle 16358:
Completed 21/22

Clock Cycle 16359:
Completed 22/22
Finished Instruction sw 3428 196 on Line 2331

Clock Cycle 16360:
Started lw 3076 $t0 on Line 2334
Completed 1/2

Clock Cycle 16361:
Completed 2/2
$t0 = 0
Finished Instruction lw 3076 $t0 on Line 2334

Clock Cycle 16362:
Started sw 3976 6732 on Line 2332
Completed 1/2
addi$t0,$t0,3632
$t0 = 3632

Clock Cycle 16363:
Completed 2/2
Finished Instruction sw 3976 6732 on Line 2332
DRAM Request(Read) Issued for lw 2848 $t1 on Line 2339

Clock Cycle 16364:
Started sw 1092 9484 on Line 2329
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2440 0 on Line 2340

Clock Cycle 16365:
Completed 2/22
DRAM Request(Read) Issued for lw 3280 $t0 on Line 2341

Clock Cycle 16366:
Completed 3/22
DRAM Request(Read) Issued for lw 1444 $t3 on Line 2342

Clock Cycle 16367:
Completed 4/22

Clock Cycle 16368:
Completed 5/22

Clock Cycle 16369:
Completed 6/22

Clock Cycle 16370:
Completed 7/22

Clock Cycle 16371:
Completed 8/22

Clock Cycle 16372:
Completed 9/22

Clock Cycle 16373:
Completed 10/22
Memory at 3428 = 196
Memory at 3976 = 6732

Clock Cycle 16374:
Completed 11/22

Clock Cycle 16375:
Completed 12/22

Clock Cycle 16376:
Completed 13/22

Clock Cycle 16377:
Completed 14/22

Clock Cycle 16378:
Completed 15/22

Clock Cycle 16379:
Completed 16/22

Clock Cycle 16380:
Completed 17/22

Clock Cycle 16381:
Completed 18/22

Clock Cycle 16382:
Completed 19/22

Clock Cycle 16383:
Completed 20/22

Clock Cycle 16384:
Completed 21/22

Clock Cycle 16385:
Completed 22/22
Finished Instruction sw 1092 9484 on Line 2329

Clock Cycle 16386:
Started lw 1444 $t3 on Line 2342
Completed 1/2

Clock Cycle 16387:
Completed 2/2
$t3 = 0
Finished Instruction lw 1444 $t3 on Line 2342

Clock Cycle 16388:
Started sw 1740 9484 on Line 2333
Completed 1/2
DRAM Request(Read) Issued for lw 2060 $t3 on Line 2343

Clock Cycle 16389:
Completed 2/2
Finished Instruction sw 1740 9484 on Line 2333
DRAM Request(Read) Issued for lw 3144 $t2 on Line 2344

Clock Cycle 16390:
Started sw 1948 3580 on Line 2335
Completed 1/2

Clock Cycle 16391:
Completed 2/2
Finished Instruction sw 1948 3580 on Line 2335

Clock Cycle 16392:
Started lw 3280 $t0 on Line 2341
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 16393:
Completed 2/22

Clock Cycle 16394:
Completed 3/22

Clock Cycle 16395:
Completed 4/22

Clock Cycle 16396:
Completed 5/22

Clock Cycle 16397:
Completed 6/22

Clock Cycle 16398:
Completed 7/22

Clock Cycle 16399:
Completed 8/22

Clock Cycle 16400:
Completed 9/22

Clock Cycle 16401:
Completed 10/22
Memory at 1092 = 9484
Memory at 1740 = 9484
Memory at 1948 = 3580

Clock Cycle 16402:
Completed 11/22

Clock Cycle 16403:
Completed 12/22

Clock Cycle 16404:
Completed 13/22

Clock Cycle 16405:
Completed 14/22

Clock Cycle 16406:
Completed 15/22

Clock Cycle 16407:
Completed 16/22

Clock Cycle 16408:
Completed 17/22

Clock Cycle 16409:
Completed 18/22

Clock Cycle 16410:
Completed 19/22

Clock Cycle 16411:
Completed 20/22

Clock Cycle 16412:
Completed 21/22

Clock Cycle 16413:
Completed 22/22
$t0 = 1844
Finished Instruction lw 3280 $t0 on Line 2341

Clock Cycle 16414:
Started lw 3144 $t2 on Line 2344
Completed 1/2

Clock Cycle 16415:
Completed 2/2
$t2 = 0
Finished Instruction lw 3144 $t2 on Line 2344

Clock Cycle 16416:
Started lw 2848 $t1 on Line 2339
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t0,3084
$t2 = 4928

Clock Cycle 16417:
Completed 2/12
addi$t4,$t0,1028
$t4 = 2872

Clock Cycle 16418:
Completed 3/12

Clock Cycle 16419:
Completed 4/12

Clock Cycle 16420:
Completed 5/12

Clock Cycle 16421:
Completed 6/12

Clock Cycle 16422:
Completed 7/12

Clock Cycle 16423:
Completed 8/12

Clock Cycle 16424:
Completed 9/12

Clock Cycle 16425:
Completed 10/12

Clock Cycle 16426:
Completed 11/12

Clock Cycle 16427:
Completed 12/12
$t1 = 3828
Finished Instruction lw 2848 $t1 on Line 2339

Clock Cycle 16428:
Started sw 2440 0 on Line 2340
Completed 1/2
DRAM Request(Read) Issued for lw 3640 $t1 on Line 2347

Clock Cycle 16429:
Completed 2/2
Finished Instruction sw 2440 0 on Line 2340
addi$t0,$t2,2772
$t0 = 7700

Clock Cycle 16430:
Started lw 2060 $t3 on Line 2343
Completed 1/2
DRAM Request(Write) Issued for sw 3516 2872 on Line 2349

Clock Cycle 16431:
Completed 2/2
$t3 = 0
Finished Instruction lw 2060 $t3 on Line 2343

Clock Cycle 16432:
Started lw 3640 $t1 on Line 2347
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3136 0 on Line 2350

Clock Cycle 16433:
Completed 2/22
DRAM Request(Read) Issued for lw 2620 $t3 on Line 2351

Clock Cycle 16434:
Completed 3/22

Clock Cycle 16435:
Completed 4/22

Clock Cycle 16436:
Completed 5/22

Clock Cycle 16437:
Completed 6/22

Clock Cycle 16438:
Completed 7/22

Clock Cycle 16439:
Completed 8/22

Clock Cycle 16440:
Completed 9/22

Clock Cycle 16441:
Completed 10/22
Memory at 2440 = 0

Clock Cycle 16442:
Completed 11/22

Clock Cycle 16443:
Completed 12/22

Clock Cycle 16444:
Completed 13/22

Clock Cycle 16445:
Completed 14/22

Clock Cycle 16446:
Completed 15/22

Clock Cycle 16447:
Completed 16/22

Clock Cycle 16448:
Completed 17/22

Clock Cycle 16449:
Completed 18/22

Clock Cycle 16450:
Completed 19/22

Clock Cycle 16451:
Completed 20/22

Clock Cycle 16452:
Completed 21/22

Clock Cycle 16453:
Completed 22/22
$t1 = 0
Finished Instruction lw 3640 $t1 on Line 2347

Clock Cycle 16454:
Started sw 3516 2872 on Line 2349
Completed 1/2
addi$t1,$t1,1168
$t1 = 1168

Clock Cycle 16455:
Completed 2/2
Finished Instruction sw 3516 2872 on Line 2349

Clock Cycle 16456:
Started sw 3136 0 on Line 2350
Completed 1/2

Clock Cycle 16457:
Completed 2/2
Finished Instruction sw 3136 0 on Line 2350

Clock Cycle 16458:
Started lw 2620 $t3 on Line 2351
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 16459:
Completed 2/22

Clock Cycle 16460:
Completed 3/22

Clock Cycle 16461:
Completed 4/22

Clock Cycle 16462:
Completed 5/22

Clock Cycle 16463:
Completed 6/22

Clock Cycle 16464:
Completed 7/22

Clock Cycle 16465:
Completed 8/22

Clock Cycle 16466:
Completed 9/22

Clock Cycle 16467:
Completed 10/22
Memory at 3136 = 0
Memory at 3516 = 2872

Clock Cycle 16468:
Completed 11/22

Clock Cycle 16469:
Completed 12/22

Clock Cycle 16470:
Completed 13/22

Clock Cycle 16471:
Completed 14/22

Clock Cycle 16472:
Completed 15/22

Clock Cycle 16473:
Completed 16/22

Clock Cycle 16474:
Completed 17/22

Clock Cycle 16475:
Completed 18/22

Clock Cycle 16476:
Completed 19/22

Clock Cycle 16477:
Completed 20/22

Clock Cycle 16478:
Completed 21/22

Clock Cycle 16479:
Completed 22/22
$t3 = 0
Finished Instruction lw 2620 $t3 on Line 2351

Clock Cycle 16480:
DRAM Request(Read) Issued for lw 3624 $t3 on Line 2353

Clock Cycle 16481:
Started lw 3624 $t3 on Line 2353
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2776 $t4 on Line 2354

Clock Cycle 16482:
Completed 2/12
DRAM Request(Read) Issued for lw 1512 $t2 on Line 2355

Clock Cycle 16483:
Completed 3/12
DRAM Request(Read) Issued for lw 2768 $t0 on Line 2356

Clock Cycle 16484:
Completed 4/12

Clock Cycle 16485:
Completed 5/12

Clock Cycle 16486:
Completed 6/12

Clock Cycle 16487:
Completed 7/12

Clock Cycle 16488:
Completed 8/12

Clock Cycle 16489:
Completed 9/12

Clock Cycle 16490:
Completed 10/12

Clock Cycle 16491:
Completed 11/12

Clock Cycle 16492:
Completed 12/12
$t3 = 2020
Finished Instruction lw 3624 $t3 on Line 2353

Clock Cycle 16493:
Started lw 1512 $t2 on Line 2355
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 16494:
Completed 2/12

Clock Cycle 16495:
Completed 3/12

Clock Cycle 16496:
Completed 4/12

Clock Cycle 16497:
Completed 5/12

Clock Cycle 16498:
Completed 6/12

Clock Cycle 16499:
Completed 7/12

Clock Cycle 16500:
Completed 8/12

Clock Cycle 16501:
Completed 9/12

Clock Cycle 16502:
Completed 10/12

Clock Cycle 16503:
Completed 11/12

Clock Cycle 16504:
Completed 12/12
$t2 = 0
Finished Instruction lw 1512 $t2 on Line 2355

Clock Cycle 16505:
Started lw 2776 $t4 on Line 2354
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3740 0 on Line 2357

Clock Cycle 16506:
Completed 2/12
addi$t2,$t2,192
$t2 = 192

Clock Cycle 16507:
Completed 3/12

Clock Cycle 16508:
Completed 4/12

Clock Cycle 16509:
Completed 5/12

Clock Cycle 16510:
Completed 6/12

Clock Cycle 16511:
Completed 7/12

Clock Cycle 16512:
Completed 8/12

Clock Cycle 16513:
Completed 9/12

Clock Cycle 16514:
Completed 10/12

Clock Cycle 16515:
Completed 11/12

Clock Cycle 16516:
Completed 12/12
$t4 = 0
Finished Instruction lw 2776 $t4 on Line 2354

Clock Cycle 16517:
Started lw 2768 $t0 on Line 2356
Completed 1/2

Clock Cycle 16518:
Completed 2/2
$t0 = 0
Finished Instruction lw 2768 $t0 on Line 2356

Clock Cycle 16519:
Started sw 3740 0 on Line 2357
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1768 $t0 on Line 2359

Clock Cycle 16520:
Completed 2/12
addi$t4,$t4,3220
$t4 = 3220

Clock Cycle 16521:
Completed 3/12
DRAM Request(Write) Issued for sw 1904 2020 on Line 2361

Clock Cycle 16522:
Completed 4/12
addi$t3,$t3,1940
$t3 = 3960

Clock Cycle 16523:
Completed 5/12
DRAM Request(Read) Issued for lw 3744 $t1 on Line 2363

Clock Cycle 16524:
Completed 6/12

Clock Cycle 16525:
Completed 7/12

Clock Cycle 16526:
Completed 8/12

Clock Cycle 16527:
Completed 9/12

Clock Cycle 16528:
Completed 10/12

Clock Cycle 16529:
Completed 11/12

Clock Cycle 16530:
Completed 12/12
Finished Instruction sw 3740 0 on Line 2357

Clock Cycle 16531:
Started lw 3744 $t1 on Line 2363
Completed 1/2

Clock Cycle 16532:
Completed 2/2
$t1 = 0
Finished Instruction lw 3744 $t1 on Line 2363

Clock Cycle 16533:
Started lw 1768 $t0 on Line 2359
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t1,3608
$t2 = 3608

Clock Cycle 16534:
Completed 2/22

Clock Cycle 16535:
Completed 3/22

Clock Cycle 16536:
Completed 4/22

Clock Cycle 16537:
Completed 5/22

Clock Cycle 16538:
Completed 6/22

Clock Cycle 16539:
Completed 7/22

Clock Cycle 16540:
Completed 8/22

Clock Cycle 16541:
Completed 9/22

Clock Cycle 16542:
Completed 10/22

Clock Cycle 16543:
Completed 11/22

Clock Cycle 16544:
Completed 12/22

Clock Cycle 16545:
Completed 13/22

Clock Cycle 16546:
Completed 14/22

Clock Cycle 16547:
Completed 15/22

Clock Cycle 16548:
Completed 16/22

Clock Cycle 16549:
Completed 17/22

Clock Cycle 16550:
Completed 18/22

Clock Cycle 16551:
Completed 19/22

Clock Cycle 16552:
Completed 20/22

Clock Cycle 16553:
Completed 21/22

Clock Cycle 16554:
Completed 22/22
$t0 = 0
Finished Instruction lw 1768 $t0 on Line 2359

Clock Cycle 16555:
Started sw 1904 2020 on Line 2361
Completed 1/2
addi$t0,$t0,3240
$t0 = 3240

Clock Cycle 16556:
Completed 2/2
Finished Instruction sw 1904 2020 on Line 2361
addi$t0,$t3,3812
$t0 = 7772

Clock Cycle 16557:
addi$t0,$t1,3856
$t0 = 3856

Clock Cycle 16558:
addi$t1,$t0,168
$t1 = 4024

Clock Cycle 16559:
DRAM Request(Write) Issued for sw 1716 3220 on Line 2369

Clock Cycle 16560:
Started sw 1716 3220 on Line 2369
Completed 1/2
addi$t4,$t3,2388
$t4 = 6348

Clock Cycle 16561:
Completed 2/2
Finished Instruction sw 1716 3220 on Line 2369
DRAM Request(Write) Issued for sw 2956 3960 on Line 2371

Clock Cycle 16562:
Started sw 2956 3960 on Line 2371
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 260 6348 on Line 2372

Clock Cycle 16563:
Completed 2/22
DRAM Request(Read) Issued for lw 1724 $t2 on Line 2373

Clock Cycle 16564:
Completed 3/22
addi$t3,$t4,1204
$t3 = 7552

Clock Cycle 16565:
Completed 4/22

Clock Cycle 16566:
Completed 5/22

Clock Cycle 16567:
Completed 6/22

Clock Cycle 16568:
Completed 7/22

Clock Cycle 16569:
Completed 8/22

Clock Cycle 16570:
Completed 9/22

Clock Cycle 16571:
Completed 10/22
Memory at 1716 = 3220
Memory at 1904 = 2020

Clock Cycle 16572:
Completed 11/22

Clock Cycle 16573:
Completed 12/22

Clock Cycle 16574:
Completed 13/22

Clock Cycle 16575:
Completed 14/22

Clock Cycle 16576:
Completed 15/22

Clock Cycle 16577:
Completed 16/22

Clock Cycle 16578:
Completed 17/22

Clock Cycle 16579:
Completed 18/22

Clock Cycle 16580:
Completed 19/22

Clock Cycle 16581:
Completed 20/22

Clock Cycle 16582:
Completed 21/22

Clock Cycle 16583:
Completed 22/22
Finished Instruction sw 2956 3960 on Line 2371

Clock Cycle 16584:
Started lw 1724 $t2 on Line 2373
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 16585:
Completed 2/22

Clock Cycle 16586:
Completed 3/22

Clock Cycle 16587:
Completed 4/22

Clock Cycle 16588:
Completed 5/22

Clock Cycle 16589:
Completed 6/22

Clock Cycle 16590:
Completed 7/22

Clock Cycle 16591:
Completed 8/22

Clock Cycle 16592:
Completed 9/22

Clock Cycle 16593:
Completed 10/22
Memory at 2956 = 3960

Clock Cycle 16594:
Completed 11/22

Clock Cycle 16595:
Completed 12/22

Clock Cycle 16596:
Completed 13/22

Clock Cycle 16597:
Completed 14/22

Clock Cycle 16598:
Completed 15/22

Clock Cycle 16599:
Completed 16/22

Clock Cycle 16600:
Completed 17/22

Clock Cycle 16601:
Completed 18/22

Clock Cycle 16602:
Completed 19/22

Clock Cycle 16603:
Completed 20/22

Clock Cycle 16604:
Completed 21/22

Clock Cycle 16605:
Completed 22/22
$t2 = 2396
Finished Instruction lw 1724 $t2 on Line 2373

Clock Cycle 16606:
Started sw 260 6348 on Line 2372
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3136 $t2 on Line 2375

Clock Cycle 16607:
Completed 2/12
addi$t1,$t0,1124
$t1 = 4980

Clock Cycle 16608:
Completed 3/12

Clock Cycle 16609:
Completed 4/12

Clock Cycle 16610:
Completed 5/12

Clock Cycle 16611:
Completed 6/12

Clock Cycle 16612:
Completed 7/12

Clock Cycle 16613:
Completed 8/12

Clock Cycle 16614:
Completed 9/12

Clock Cycle 16615:
Completed 10/12

Clock Cycle 16616:
Completed 11/12

Clock Cycle 16617:
Completed 12/12
Finished Instruction sw 260 6348 on Line 2372

Clock Cycle 16618:
Started lw 3136 $t2 on Line 2375
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 16619:
Completed 2/22

Clock Cycle 16620:
Completed 3/22

Clock Cycle 16621:
Completed 4/22

Clock Cycle 16622:
Completed 5/22

Clock Cycle 16623:
Completed 6/22

Clock Cycle 16624:
Completed 7/22

Clock Cycle 16625:
Completed 8/22

Clock Cycle 16626:
Completed 9/22

Clock Cycle 16627:
Completed 10/22
Memory at 260 = 6348

Clock Cycle 16628:
Completed 11/22

Clock Cycle 16629:
Completed 12/22

Clock Cycle 16630:
Completed 13/22

Clock Cycle 16631:
Completed 14/22

Clock Cycle 16632:
Completed 15/22

Clock Cycle 16633:
Completed 16/22

Clock Cycle 16634:
Completed 17/22

Clock Cycle 16635:
Completed 18/22

Clock Cycle 16636:
Completed 19/22

Clock Cycle 16637:
Completed 20/22

Clock Cycle 16638:
Completed 21/22

Clock Cycle 16639:
Completed 22/22
$t2 = 0
Finished Instruction lw 3136 $t2 on Line 2375

Clock Cycle 16640:
addi$t4,$t2,744
$t4 = 744

Clock Cycle 16641:
addi$t0,$t3,632
$t0 = 8184

Clock Cycle 16642:
addi$t4,$t4,3916
$t4 = 4660

Clock Cycle 16643:
DRAM Request(Read) Issued for lw 2176 $t4 on Line 2380

Clock Cycle 16644:
Started lw 2176 $t4 on Line 2380
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3824 $t2 on Line 2381

Clock Cycle 16645:
Completed 2/12
addi$t1,$t3,3040
$t1 = 10592

Clock Cycle 16646:
Completed 3/12

Clock Cycle 16647:
Completed 4/12

Clock Cycle 16648:
Completed 5/12

Clock Cycle 16649:
Completed 6/12

Clock Cycle 16650:
Completed 7/12

Clock Cycle 16651:
Completed 8/12

Clock Cycle 16652:
Completed 9/12

Clock Cycle 16653:
Completed 10/12

Clock Cycle 16654:
Completed 11/12

Clock Cycle 16655:
Completed 12/12
$t4 = 0
Finished Instruction lw 2176 $t4 on Line 2380

Clock Cycle 16656:
Started lw 3824 $t2 on Line 2381
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 16657:
Completed 2/12

Clock Cycle 16658:
Completed 3/12

Clock Cycle 16659:
Completed 4/12

Clock Cycle 16660:
Completed 5/12

Clock Cycle 16661:
Completed 6/12

Clock Cycle 16662:
Completed 7/12

Clock Cycle 16663:
Completed 8/12

Clock Cycle 16664:
Completed 9/12

Clock Cycle 16665:
Completed 10/12

Clock Cycle 16666:
Completed 11/12

Clock Cycle 16667:
Completed 12/12
$t2 = 0
Finished Instruction lw 3824 $t2 on Line 2381

Clock Cycle 16668:
addi$t2,$t4,156
$t2 = 156

Clock Cycle 16669:
DRAM Request(Read) Issued for lw 1428 $t1 on Line 2384

Clock Cycle 16670:
Started lw 1428 $t1 on Line 2384
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t2,1576
$t0 = 1732

Clock Cycle 16671:
Completed 2/12

Clock Cycle 16672:
Completed 3/12

Clock Cycle 16673:
Completed 4/12

Clock Cycle 16674:
Completed 5/12

Clock Cycle 16675:
Completed 6/12

Clock Cycle 16676:
Completed 7/12

Clock Cycle 16677:
Completed 8/12

Clock Cycle 16678:
Completed 9/12

Clock Cycle 16679:
Completed 10/12

Clock Cycle 16680:
Completed 11/12

Clock Cycle 16681:
Completed 12/12
$t1 = 4052
Finished Instruction lw 1428 $t1 on Line 2384

Clock Cycle 16682:
addi$t4,$t1,2440
$t4 = 6492

Clock Cycle 16683:
DRAM Request(Read) Issued for lw 2860 $t2 on Line 2387

Clock Cycle 16684:
Started lw 2860 $t2 on Line 2387
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3372 $t1 on Line 2388

Clock Cycle 16685:
Completed 2/12

Clock Cycle 16686:
Completed 3/12

Clock Cycle 16687:
Completed 4/12

Clock Cycle 16688:
Completed 5/12

Clock Cycle 16689:
Completed 6/12

Clock Cycle 16690:
Completed 7/12

Clock Cycle 16691:
Completed 8/12

Clock Cycle 16692:
Completed 9/12

Clock Cycle 16693:
Completed 10/12

Clock Cycle 16694:
Completed 11/12

Clock Cycle 16695:
Completed 12/12
$t2 = 1844
Finished Instruction lw 2860 $t2 on Line 2387

Clock Cycle 16696:
Started lw 3372 $t1 on Line 2388
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 16697:
Completed 2/12

Clock Cycle 16698:
Completed 3/12

Clock Cycle 16699:
Completed 4/12

Clock Cycle 16700:
Completed 5/12

Clock Cycle 16701:
Completed 6/12

Clock Cycle 16702:
Completed 7/12

Clock Cycle 16703:
Completed 8/12

Clock Cycle 16704:
Completed 9/12

Clock Cycle 16705:
Completed 10/12

Clock Cycle 16706:
Completed 11/12

Clock Cycle 16707:
Completed 12/12
$t1 = 0
Finished Instruction lw 3372 $t1 on Line 2388

Clock Cycle 16708:
addi$t1,$t3,1988
$t1 = 9540

Clock Cycle 16709:
DRAM Request(Read) Issued for lw 28 $t0 on Line 2390

Clock Cycle 16710:
Started lw 28 $t0 on Line 2390
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 316 9540 on Line 2391

Clock Cycle 16711:
Completed 2/12
DRAM Request(Read) Issued for lw 788 $t3 on Line 2392

Clock Cycle 16712:
Completed 3/12
DRAM Request(Read) Issued for lw 1868 $t2 on Line 2393

Clock Cycle 16713:
Completed 4/12
addi$t4,$t4,224
$t4 = 6716

Clock Cycle 16714:
Completed 5/12

Clock Cycle 16715:
Completed 6/12

Clock Cycle 16716:
Completed 7/12

Clock Cycle 16717:
Completed 8/12

Clock Cycle 16718:
Completed 9/12

Clock Cycle 16719:
Completed 10/12

Clock Cycle 16720:
Completed 11/12

Clock Cycle 16721:
Completed 12/12
$t0 = 0
Finished Instruction lw 28 $t0 on Line 2390

Clock Cycle 16722:
Started sw 316 9540 on Line 2391
Completed 1/2

Clock Cycle 16723:
Completed 2/2
Finished Instruction sw 316 9540 on Line 2391

Clock Cycle 16724:
Started lw 788 $t3 on Line 2392
Completed 1/2

Clock Cycle 16725:
Completed 2/2
$t3 = 716
Finished Instruction lw 788 $t3 on Line 2392

Clock Cycle 16726:
Started lw 1868 $t2 on Line 2393
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 16727:
Completed 2/22

Clock Cycle 16728:
Completed 3/22

Clock Cycle 16729:
Completed 4/22

Clock Cycle 16730:
Completed 5/22

Clock Cycle 16731:
Completed 6/22

Clock Cycle 16732:
Completed 7/22

Clock Cycle 16733:
Completed 8/22

Clock Cycle 16734:
Completed 9/22

Clock Cycle 16735:
Completed 10/22
Memory at 316 = 9540

Clock Cycle 16736:
Completed 11/22

Clock Cycle 16737:
Completed 12/22

Clock Cycle 16738:
Completed 13/22

Clock Cycle 16739:
Completed 14/22

Clock Cycle 16740:
Completed 15/22

Clock Cycle 16741:
Completed 16/22

Clock Cycle 16742:
Completed 17/22

Clock Cycle 16743:
Completed 18/22

Clock Cycle 16744:
Completed 19/22

Clock Cycle 16745:
Completed 20/22

Clock Cycle 16746:
Completed 21/22

Clock Cycle 16747:
Completed 22/22
$t2 = 1568
Finished Instruction lw 1868 $t2 on Line 2393

Clock Cycle 16748:
addi$t2,$t4,184
$t2 = 6900

Clock Cycle 16749:
DRAM Request(Write) Issued for sw 1232 716 on Line 2396

Clock Cycle 16750:
Started sw 1232 716 on Line 2396
Completed 1/2
DRAM Request(Read) Issued for lw 572 $t3 on Line 2397

Clock Cycle 16751:
Completed 2/2
Finished Instruction sw 1232 716 on Line 2396
addi$t0,$t0,2036
$t0 = 2036

Clock Cycle 16752:
Started lw 572 $t3 on Line 2397
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3108 6900 on Line 2399

Clock Cycle 16753:
Completed 2/22
addi$t0,$t0,3352
$t0 = 5388

Clock Cycle 16754:
Completed 3/22
DRAM Request(Read) Issued for lw 396 $t4 on Line 2401

Clock Cycle 16755:
Completed 4/22
DRAM Request(Read) Issued for lw 2808 $t2 on Line 2402

Clock Cycle 16756:
Completed 5/22

Clock Cycle 16757:
Completed 6/22

Clock Cycle 16758:
Completed 7/22

Clock Cycle 16759:
Completed 8/22

Clock Cycle 16760:
Completed 9/22

Clock Cycle 16761:
Completed 10/22
Memory at 1232 = 716

Clock Cycle 16762:
Completed 11/22

Clock Cycle 16763:
Completed 12/22

Clock Cycle 16764:
Completed 13/22

Clock Cycle 16765:
Completed 14/22

Clock Cycle 16766:
Completed 15/22

Clock Cycle 16767:
Completed 16/22

Clock Cycle 16768:
Completed 17/22

Clock Cycle 16769:
Completed 18/22

Clock Cycle 16770:
Completed 19/22

Clock Cycle 16771:
Completed 20/22

Clock Cycle 16772:
Completed 21/22

Clock Cycle 16773:
Completed 22/22
$t3 = 0
Finished Instruction lw 572 $t3 on Line 2397

Clock Cycle 16774:
Started lw 396 $t4 on Line 2401
Completed 1/2
DRAM Request(Write) Issued for sw 3308 0 on Line 2403

Clock Cycle 16775:
Completed 2/2
$t4 = 0
Finished Instruction lw 396 $t4 on Line 2401
DRAM Request(Read) Issued for lw 136 $t3 on Line 2404

Clock Cycle 16776:
Started sw 3108 6900 on Line 2399
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 664 $t4 on Line 2405

Clock Cycle 16777:
Completed 2/12
addi$t0,$t1,2600
$t0 = 12140

Clock Cycle 16778:
Completed 3/12
DRAM Request(Write) Issued for sw 3332 12140 on Line 2407

Clock Cycle 16779:
Completed 4/12

Clock Cycle 16780:
Completed 5/12

Clock Cycle 16781:
Completed 6/12

Clock Cycle 16782:
Completed 7/12

Clock Cycle 16783:
Completed 8/12

Clock Cycle 16784:
Completed 9/12

Clock Cycle 16785:
Completed 10/12

Clock Cycle 16786:
Completed 11/12

Clock Cycle 16787:
Completed 12/12
Finished Instruction sw 3108 6900 on Line 2399

Clock Cycle 16788:
Started sw 3308 0 on Line 2403
Completed 1/2

Clock Cycle 16789:
Completed 2/2
Finished Instruction sw 3308 0 on Line 2403

Clock Cycle 16790:
Started sw 3332 12140 on Line 2407
Completed 1/2

Clock Cycle 16791:
Completed 2/2
Finished Instruction sw 3332 12140 on Line 2407

Clock Cycle 16792:
Started lw 136 $t3 on Line 2404
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 16793:
Completed 2/22

Clock Cycle 16794:
Completed 3/22

Clock Cycle 16795:
Completed 4/22

Clock Cycle 16796:
Completed 5/22

Clock Cycle 16797:
Completed 6/22

Clock Cycle 16798:
Completed 7/22

Clock Cycle 16799:
Completed 8/22

Clock Cycle 16800:
Completed 9/22

Clock Cycle 16801:
Completed 10/22
Memory at 3108 = 6900
Memory at 3332 = 12140

Clock Cycle 16802:
Completed 11/22

Clock Cycle 16803:
Completed 12/22

Clock Cycle 16804:
Completed 13/22

Clock Cycle 16805:
Completed 14/22

Clock Cycle 16806:
Completed 15/22

Clock Cycle 16807:
Completed 16/22

Clock Cycle 16808:
Completed 17/22

Clock Cycle 16809:
Completed 18/22

Clock Cycle 16810:
Completed 19/22

Clock Cycle 16811:
Completed 20/22

Clock Cycle 16812:
Completed 21/22

Clock Cycle 16813:
Completed 22/22
$t3 = 0
Finished Instruction lw 136 $t3 on Line 2404

Clock Cycle 16814:
Started lw 664 $t4 on Line 2405
Completed 1/2

Clock Cycle 16815:
Completed 2/2
$t4 = 0
Finished Instruction lw 664 $t4 on Line 2405

Clock Cycle 16816:
Started lw 2808 $t2 on Line 2402
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1388 $t4 on Line 2408

Clock Cycle 16817:
Completed 2/12
DRAM Request(Write) Issued for sw 2816 9540 on Line 2409

Clock Cycle 16818:
Completed 3/12

Clock Cycle 16819:
Completed 4/12

Clock Cycle 16820:
Completed 5/12

Clock Cycle 16821:
Completed 6/12

Clock Cycle 16822:
Completed 7/12

Clock Cycle 16823:
Completed 8/12

Clock Cycle 16824:
Completed 9/12

Clock Cycle 16825:
Completed 10/12

Clock Cycle 16826:
Completed 11/12

Clock Cycle 16827:
Completed 12/12
$t2 = 0
Finished Instruction lw 2808 $t2 on Line 2402

Clock Cycle 16828:
Started sw 2816 9540 on Line 2409
Completed 1/2

Clock Cycle 16829:
Completed 2/2
Finished Instruction sw 2816 9540 on Line 2409

Clock Cycle 16830:
Started lw 1388 $t4 on Line 2408
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 16831:
Completed 2/22

Clock Cycle 16832:
Completed 3/22

Clock Cycle 16833:
Completed 4/22

Clock Cycle 16834:
Completed 5/22

Clock Cycle 16835:
Completed 6/22

Clock Cycle 16836:
Completed 7/22

Clock Cycle 16837:
Completed 8/22

Clock Cycle 16838:
Completed 9/22

Clock Cycle 16839:
Completed 10/22
Memory at 2816 = 9540

Clock Cycle 16840:
Completed 11/22

Clock Cycle 16841:
Completed 12/22

Clock Cycle 16842:
Completed 13/22

Clock Cycle 16843:
Completed 14/22

Clock Cycle 16844:
Completed 15/22

Clock Cycle 16845:
Completed 16/22

Clock Cycle 16846:
Completed 17/22

Clock Cycle 16847:
Completed 18/22

Clock Cycle 16848:
Completed 19/22

Clock Cycle 16849:
Completed 20/22

Clock Cycle 16850:
Completed 21/22

Clock Cycle 16851:
Completed 22/22
$t4 = 0
Finished Instruction lw 1388 $t4 on Line 2408

Clock Cycle 16852:
DRAM Request(Write) Issued for sw 2884 0 on Line 2410

Clock Cycle 16853:
Started sw 2884 0 on Line 2410
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2192 $t3 on Line 2411

Clock Cycle 16854:
Completed 2/12
DRAM Request(Write) Issued for sw 828 0 on Line 2412

Clock Cycle 16855:
Completed 3/12

Clock Cycle 16856:
Completed 4/12

Clock Cycle 16857:
Completed 5/12

Clock Cycle 16858:
Completed 6/12

Clock Cycle 16859:
Completed 7/12

Clock Cycle 16860:
Completed 8/12

Clock Cycle 16861:
Completed 9/12

Clock Cycle 16862:
Completed 10/12

Clock Cycle 16863:
Completed 11/12

Clock Cycle 16864:
Completed 12/12
Finished Instruction sw 2884 0 on Line 2410

Clock Cycle 16865:
Started lw 2192 $t3 on Line 2411
Completed 1/2

Clock Cycle 16866:
Completed 2/2
$t3 = 0
Finished Instruction lw 2192 $t3 on Line 2411

Clock Cycle 16867:
Started sw 828 0 on Line 2412
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t3,$t3,3044
$t3 = 3044

Clock Cycle 16868:
Completed 2/22
addi$t2,$t2,2004
$t2 = 2004

Clock Cycle 16869:
Completed 3/22
addi$t3,$t3,1040
$t3 = 4084

Clock Cycle 16870:
Completed 4/22
addi$t4,$t3,1780
$t4 = 5864

Clock Cycle 16871:
Completed 5/22
DRAM Request(Write) Issued for sw 3400 4084 on Line 2417

Clock Cycle 16872:
Completed 6/22
DRAM Request(Read) Issued for lw 1228 $t4 on Line 2418

Clock Cycle 16873:
Completed 7/22
DRAM Request(Read) Issued for lw 2808 $t2 on Line 2419

Clock Cycle 16874:
Completed 8/22

Clock Cycle 16875:
Completed 9/22

Clock Cycle 16876:
Completed 10/22

Clock Cycle 16877:
Completed 11/22

Clock Cycle 16878:
Completed 12/22

Clock Cycle 16879:
Completed 13/22

Clock Cycle 16880:
Completed 14/22

Clock Cycle 16881:
Completed 15/22

Clock Cycle 16882:
Completed 16/22

Clock Cycle 16883:
Completed 17/22

Clock Cycle 16884:
Completed 18/22

Clock Cycle 16885:
Completed 19/22

Clock Cycle 16886:
Completed 20/22

Clock Cycle 16887:
Completed 21/22

Clock Cycle 16888:
Completed 22/22
Finished Instruction sw 828 0 on Line 2412

Clock Cycle 16889:
Started lw 1228 $t4 on Line 2418
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 16890:
Completed 2/22

Clock Cycle 16891:
Completed 3/22

Clock Cycle 16892:
Completed 4/22

Clock Cycle 16893:
Completed 5/22

Clock Cycle 16894:
Completed 6/22

Clock Cycle 16895:
Completed 7/22

Clock Cycle 16896:
Completed 8/22

Clock Cycle 16897:
Completed 9/22

Clock Cycle 16898:
Completed 10/22

Clock Cycle 16899:
Completed 11/22

Clock Cycle 16900:
Completed 12/22

Clock Cycle 16901:
Completed 13/22

Clock Cycle 16902:
Completed 14/22

Clock Cycle 16903:
Completed 15/22

Clock Cycle 16904:
Completed 16/22

Clock Cycle 16905:
Completed 17/22

Clock Cycle 16906:
Completed 18/22

Clock Cycle 16907:
Completed 19/22

Clock Cycle 16908:
Completed 20/22

Clock Cycle 16909:
Completed 21/22

Clock Cycle 16910:
Completed 22/22
$t4 = 0
Finished Instruction lw 1228 $t4 on Line 2418

Clock Cycle 16911:
Started sw 3400 4084 on Line 2417
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t4,2360
$t4 = 2360

Clock Cycle 16912:
Completed 2/12
addi$t3,$t1,288
$t3 = 9828

Clock Cycle 16913:
Completed 3/12
addi$t0,$t4,1824
$t0 = 4184

Clock Cycle 16914:
Completed 4/12
DRAM Request(Read) Issued for lw 1736 $t4 on Line 2423

Clock Cycle 16915:
Completed 5/12

Clock Cycle 16916:
Completed 6/12

Clock Cycle 16917:
Completed 7/12

Clock Cycle 16918:
Completed 8/12

Clock Cycle 16919:
Completed 9/12

Clock Cycle 16920:
Completed 10/12

Clock Cycle 16921:
Completed 11/12

Clock Cycle 16922:
Completed 12/12
Finished Instruction sw 3400 4084 on Line 2417

Clock Cycle 16923:
Started lw 1736 $t4 on Line 2423
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 16924:
Completed 2/22

Clock Cycle 16925:
Completed 3/22

Clock Cycle 16926:
Completed 4/22

Clock Cycle 16927:
Completed 5/22

Clock Cycle 16928:
Completed 6/22

Clock Cycle 16929:
Completed 7/22

Clock Cycle 16930:
Completed 8/22

Clock Cycle 16931:
Completed 9/22

Clock Cycle 16932:
Completed 10/22
Memory at 3400 = 4084

Clock Cycle 16933:
Completed 11/22

Clock Cycle 16934:
Completed 12/22

Clock Cycle 16935:
Completed 13/22

Clock Cycle 16936:
Completed 14/22

Clock Cycle 16937:
Completed 15/22

Clock Cycle 16938:
Completed 16/22

Clock Cycle 16939:
Completed 17/22

Clock Cycle 16940:
Completed 18/22

Clock Cycle 16941:
Completed 19/22

Clock Cycle 16942:
Completed 20/22

Clock Cycle 16943:
Completed 21/22

Clock Cycle 16944:
Completed 22/22
$t4 = 0
Finished Instruction lw 1736 $t4 on Line 2423

Clock Cycle 16945:
Started lw 2808 $t2 on Line 2419
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t3,$t4,2364
$t3 = 2364

Clock Cycle 16946:
Completed 2/12
addi$t0,$t4,2984
$t0 = 2984

Clock Cycle 16947:
Completed 3/12
DRAM Request(Read) Issued for lw 3536 $t1 on Line 2426

Clock Cycle 16948:
Completed 4/12
DRAM Request(Read) Issued for lw 3380 $t4 on Line 2427

Clock Cycle 16949:
Completed 5/12

Clock Cycle 16950:
Completed 6/12

Clock Cycle 16951:
Completed 7/12

Clock Cycle 16952:
Completed 8/12

Clock Cycle 16953:
Completed 9/12

Clock Cycle 16954:
Completed 10/12

Clock Cycle 16955:
Completed 11/12

Clock Cycle 16956:
Completed 12/12
$t2 = 0
Finished Instruction lw 2808 $t2 on Line 2419

Clock Cycle 16957:
Started lw 3536 $t1 on Line 2426
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 16958:
Completed 2/12

Clock Cycle 16959:
Completed 3/12

Clock Cycle 16960:
Completed 4/12

Clock Cycle 16961:
Completed 5/12

Clock Cycle 16962:
Completed 6/12

Clock Cycle 16963:
Completed 7/12

Clock Cycle 16964:
Completed 8/12

Clock Cycle 16965:
Completed 9/12

Clock Cycle 16966:
Completed 10/12

Clock Cycle 16967:
Completed 11/12

Clock Cycle 16968:
Completed 12/12
$t1 = 3304
Finished Instruction lw 3536 $t1 on Line 2426

Clock Cycle 16969:
Started lw 3380 $t4 on Line 2427
Completed 1/2

Clock Cycle 16970:
Completed 2/2
$t4 = 0
Finished Instruction lw 3380 $t4 on Line 2427

Clock Cycle 16971:
DRAM Request(Read) Issued for lw 2312 $t4 on Line 2428

Clock Cycle 16972:
Started lw 2312 $t4 on Line 2428
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2796 2984 on Line 2429

Clock Cycle 16973:
Completed 2/12
DRAM Request(Write) Issued for sw 3616 3304 on Line 2430

Clock Cycle 16974:
Completed 3/12
DRAM Request(Write) Issued for sw 1928 0 on Line 2431

Clock Cycle 16975:
Completed 4/12

Clock Cycle 16976:
Completed 5/12

Clock Cycle 16977:
Completed 6/12

Clock Cycle 16978:
Completed 7/12

Clock Cycle 16979:
Completed 8/12

Clock Cycle 16980:
Completed 9/12

Clock Cycle 16981:
Completed 10/12

Clock Cycle 16982:
Completed 11/12

Clock Cycle 16983:
Completed 12/12
$t4 = 0
Finished Instruction lw 2312 $t4 on Line 2428

Clock Cycle 16984:
Started sw 2796 2984 on Line 2429
Completed 1/2
DRAM Request(Write) Issued for sw 3480 0 on Line 2432

Clock Cycle 16985:
Completed 2/2
Finished Instruction sw 2796 2984 on Line 2429
addi$t4,$t1,2260
$t4 = 5564

Clock Cycle 16986:
Started sw 3616 3304 on Line 2430
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t1,3632
$t1 = 6936

Clock Cycle 16987:
Completed 2/22
DRAM Request(Read) Issued for lw 976 $t4 on Line 2435

Clock Cycle 16988:
Completed 3/22
DRAM Request(Read) Issued for lw 1628 $t0 on Line 2436

Clock Cycle 16989:
Completed 4/22
DRAM Request(Read) Issued for lw 3028 $t2 on Line 2437

Clock Cycle 16990:
Completed 5/22
addi$t3,$t1,1892
$t3 = 8828

Clock Cycle 16991:
Completed 6/22

Clock Cycle 16992:
Completed 7/22

Clock Cycle 16993:
Completed 8/22

Clock Cycle 16994:
Completed 9/22

Clock Cycle 16995:
Completed 10/22
Memory at 2796 = 2984

Clock Cycle 16996:
Completed 11/22

Clock Cycle 16997:
Completed 12/22

Clock Cycle 16998:
Completed 13/22

Clock Cycle 16999:
Completed 14/22

Clock Cycle 17000:
Completed 15/22

Clock Cycle 17001:
Completed 16/22

Clock Cycle 17002:
Completed 17/22

Clock Cycle 17003:
Completed 18/22

Clock Cycle 17004:
Completed 19/22

Clock Cycle 17005:
Completed 20/22

Clock Cycle 17006:
Completed 21/22

Clock Cycle 17007:
Completed 22/22
Finished Instruction sw 3616 3304 on Line 2430

Clock Cycle 17008:
Started sw 3480 0 on Line 2432
Completed 1/2

Clock Cycle 17009:
Completed 2/2
Finished Instruction sw 3480 0 on Line 2432

Clock Cycle 17010:
Started lw 976 $t4 on Line 2435
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 17011:
Completed 2/22

Clock Cycle 17012:
Completed 3/22

Clock Cycle 17013:
Completed 4/22

Clock Cycle 17014:
Completed 5/22

Clock Cycle 17015:
Completed 6/22

Clock Cycle 17016:
Completed 7/22

Clock Cycle 17017:
Completed 8/22

Clock Cycle 17018:
Completed 9/22

Clock Cycle 17019:
Completed 10/22
Memory at 3616 = 3304

Clock Cycle 17020:
Completed 11/22

Clock Cycle 17021:
Completed 12/22

Clock Cycle 17022:
Completed 13/22

Clock Cycle 17023:
Completed 14/22

Clock Cycle 17024:
Completed 15/22

Clock Cycle 17025:
Completed 16/22

Clock Cycle 17026:
Completed 17/22

Clock Cycle 17027:
Completed 18/22

Clock Cycle 17028:
Completed 19/22

Clock Cycle 17029:
Completed 20/22

Clock Cycle 17030:
Completed 21/22

Clock Cycle 17031:
Completed 22/22
$t4 = 0
Finished Instruction lw 976 $t4 on Line 2435

Clock Cycle 17032:
Started sw 1928 0 on Line 2431
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2416 $t4 on Line 2439

Clock Cycle 17033:
Completed 2/12

Clock Cycle 17034:
Completed 3/12

Clock Cycle 17035:
Completed 4/12

Clock Cycle 17036:
Completed 5/12

Clock Cycle 17037:
Completed 6/12

Clock Cycle 17038:
Completed 7/12

Clock Cycle 17039:
Completed 8/12

Clock Cycle 17040:
Completed 9/12

Clock Cycle 17041:
Completed 10/12

Clock Cycle 17042:
Completed 11/12

Clock Cycle 17043:
Completed 12/12
Finished Instruction sw 1928 0 on Line 2431

Clock Cycle 17044:
Started lw 1628 $t0 on Line 2436
Completed 1/2

Clock Cycle 17045:
Completed 2/2
$t0 = 0
Finished Instruction lw 1628 $t0 on Line 2436

Clock Cycle 17046:
Started lw 3028 $t2 on Line 2437
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 17047:
Completed 2/22

Clock Cycle 17048:
Completed 3/22

Clock Cycle 17049:
Completed 4/22

Clock Cycle 17050:
Completed 5/22

Clock Cycle 17051:
Completed 6/22

Clock Cycle 17052:
Completed 7/22

Clock Cycle 17053:
Completed 8/22

Clock Cycle 17054:
Completed 9/22

Clock Cycle 17055:
Completed 10/22
Memory at 1928 = 0

Clock Cycle 17056:
Completed 11/22

Clock Cycle 17057:
Completed 12/22

Clock Cycle 17058:
Completed 13/22

Clock Cycle 17059:
Completed 14/22

Clock Cycle 17060:
Completed 15/22

Clock Cycle 17061:
Completed 16/22

Clock Cycle 17062:
Completed 17/22

Clock Cycle 17063:
Completed 18/22

Clock Cycle 17064:
Completed 19/22

Clock Cycle 17065:
Completed 20/22

Clock Cycle 17066:
Completed 21/22

Clock Cycle 17067:
Completed 22/22
$t2 = 4964
Finished Instruction lw 3028 $t2 on Line 2437

Clock Cycle 17068:
Started lw 2416 $t4 on Line 2439
Completed 1/2

Clock Cycle 17069:
Completed 2/2
$t4 = 0
Finished Instruction lw 2416 $t4 on Line 2439

Clock Cycle 17070:
addi$t0,$t4,2116
$t0 = 2116

Clock Cycle 17071:
DRAM Request(Write) Issued for sw 3628 0 on Line 2441

Clock Cycle 17072:
Started sw 3628 0 on Line 2441
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3244 8828 on Line 2442

Clock Cycle 17073:
Completed 2/12
DRAM Request(Write) Issued for sw 3328 2116 on Line 2443

Clock Cycle 17074:
Completed 3/12
DRAM Request(Read) Issued for lw 1740 $t1 on Line 2444

Clock Cycle 17075:
Completed 4/12
DRAM Request(Read) Issued for lw 3968 $t3 on Line 2445

Clock Cycle 17076:
Completed 5/12

Clock Cycle 17077:
Completed 6/12

Clock Cycle 17078:
Completed 7/12

Clock Cycle 17079:
Completed 8/12

Clock Cycle 17080:
Completed 9/12

Clock Cycle 17081:
Completed 10/12

Clock Cycle 17082:
Completed 11/12

Clock Cycle 17083:
Completed 12/12
Finished Instruction sw 3628 0 on Line 2441

Clock Cycle 17084:
Started sw 3244 8828 on Line 2442
Completed 1/2

Clock Cycle 17085:
Completed 2/2
Finished Instruction sw 3244 8828 on Line 2442

Clock Cycle 17086:
Started sw 3328 2116 on Line 2443
Completed 1/2

Clock Cycle 17087:
Completed 2/2
Finished Instruction sw 3328 2116 on Line 2443

Clock Cycle 17088:
Started lw 3968 $t3 on Line 2445
Completed 1/2

Clock Cycle 17089:
Completed 2/2
$t3 = 0
Finished Instruction lw 3968 $t3 on Line 2445

Clock Cycle 17090:
Started lw 1740 $t1 on Line 2444
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17091:
Completed 2/22

Clock Cycle 17092:
Completed 3/22

Clock Cycle 17093:
Completed 4/22

Clock Cycle 17094:
Completed 5/22

Clock Cycle 17095:
Completed 6/22

Clock Cycle 17096:
Completed 7/22

Clock Cycle 17097:
Completed 8/22

Clock Cycle 17098:
Completed 9/22

Clock Cycle 17099:
Completed 10/22
Memory at 3244 = 8828
Memory at 3328 = 2116

Clock Cycle 17100:
Completed 11/22

Clock Cycle 17101:
Completed 12/22

Clock Cycle 17102:
Completed 13/22

Clock Cycle 17103:
Completed 14/22

Clock Cycle 17104:
Completed 15/22

Clock Cycle 17105:
Completed 16/22

Clock Cycle 17106:
Completed 17/22

Clock Cycle 17107:
Completed 18/22

Clock Cycle 17108:
Completed 19/22

Clock Cycle 17109:
Completed 20/22

Clock Cycle 17110:
Completed 21/22

Clock Cycle 17111:
Completed 22/22
$t1 = 9484
Finished Instruction lw 1740 $t1 on Line 2444

Clock Cycle 17112:
DRAM Request(Read) Issued for lw 52 $t1 on Line 2446

Clock Cycle 17113:
Started lw 52 $t1 on Line 2446
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2448 0 on Line 2447

Clock Cycle 17114:
Completed 2/12
addi$t4,$t4,620
$t4 = 620

Clock Cycle 17115:
Completed 3/12
DRAM Request(Read) Issued for lw 1172 $t4 on Line 2449

Clock Cycle 17116:
Completed 4/12
DRAM Request(Read) Issued for lw 892 $t2 on Line 2450

Clock Cycle 17117:
Completed 5/12

Clock Cycle 17118:
Completed 6/12

Clock Cycle 17119:
Completed 7/12

Clock Cycle 17120:
Completed 8/12

Clock Cycle 17121:
Completed 9/12

Clock Cycle 17122:
Completed 10/12

Clock Cycle 17123:
Completed 11/12

Clock Cycle 17124:
Completed 12/12
$t1 = 0
Finished Instruction lw 52 $t1 on Line 2446

Clock Cycle 17125:
Started lw 892 $t2 on Line 2450
Completed 1/2

Clock Cycle 17126:
Completed 2/2
$t2 = 1320
Finished Instruction lw 892 $t2 on Line 2450

Clock Cycle 17127:
Started sw 2448 0 on Line 2447
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t2,3568
$t0 = 4888

Clock Cycle 17128:
Completed 2/12
addi$t1,$t1,808
$t1 = 808

Clock Cycle 17129:
Completed 3/12
DRAM Request(Read) Issued for lw 240 $t0 on Line 2453

Clock Cycle 17130:
Completed 4/12
addi$t1,$t3,1448
$t1 = 1448

Clock Cycle 17131:
Completed 5/12

Clock Cycle 17132:
Completed 6/12

Clock Cycle 17133:
Completed 7/12

Clock Cycle 17134:
Completed 8/12

Clock Cycle 17135:
Completed 9/12

Clock Cycle 17136:
Completed 10/12

Clock Cycle 17137:
Completed 11/12

Clock Cycle 17138:
Completed 12/12
Finished Instruction sw 2448 0 on Line 2447

Clock Cycle 17139:
Started lw 240 $t0 on Line 2453
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 17140:
Completed 2/22

Clock Cycle 17141:
Completed 3/22

Clock Cycle 17142:
Completed 4/22

Clock Cycle 17143:
Completed 5/22

Clock Cycle 17144:
Completed 6/22

Clock Cycle 17145:
Completed 7/22

Clock Cycle 17146:
Completed 8/22

Clock Cycle 17147:
Completed 9/22

Clock Cycle 17148:
Completed 10/22

Clock Cycle 17149:
Completed 11/22

Clock Cycle 17150:
Completed 12/22

Clock Cycle 17151:
Completed 13/22

Clock Cycle 17152:
Completed 14/22

Clock Cycle 17153:
Completed 15/22

Clock Cycle 17154:
Completed 16/22

Clock Cycle 17155:
Completed 17/22

Clock Cycle 17156:
Completed 18/22

Clock Cycle 17157:
Completed 19/22

Clock Cycle 17158:
Completed 20/22

Clock Cycle 17159:
Completed 21/22

Clock Cycle 17160:
Completed 22/22
$t0 = 0
Finished Instruction lw 240 $t0 on Line 2453

Clock Cycle 17161:
Started lw 1172 $t4 on Line 2449
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 17162:
Completed 2/12

Clock Cycle 17163:
Completed 3/12

Clock Cycle 17164:
Completed 4/12

Clock Cycle 17165:
Completed 5/12

Clock Cycle 17166:
Completed 6/12

Clock Cycle 17167:
Completed 7/12

Clock Cycle 17168:
Completed 8/12

Clock Cycle 17169:
Completed 9/12

Clock Cycle 17170:
Completed 10/12

Clock Cycle 17171:
Completed 11/12

Clock Cycle 17172:
Completed 12/12
$t4 = 0
Finished Instruction lw 1172 $t4 on Line 2449

Clock Cycle 17173:
addi$t0,$t4,2772
$t0 = 2772

Clock Cycle 17174:
DRAM Request(Write) Issued for sw 2816 0 on Line 2456

Clock Cycle 17175:
Started sw 2816 0 on Line 2456
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1828 0 on Line 2457

Clock Cycle 17176:
Completed 2/12
addi$t4,$t3,1280
$t4 = 1280

Clock Cycle 17177:
Completed 3/12
DRAM Request(Read) Issued for lw 2876 $t1 on Line 2459

Clock Cycle 17178:
Completed 4/12
DRAM Request(Write) Issued for sw 1628 1280 on Line 2460

Clock Cycle 17179:
Completed 5/12
addi$t3,$t2,148
$t3 = 1468

Clock Cycle 17180:
Completed 6/12

Clock Cycle 17181:
Completed 7/12

Clock Cycle 17182:
Completed 8/12

Clock Cycle 17183:
Completed 9/12

Clock Cycle 17184:
Completed 10/12

Clock Cycle 17185:
Completed 11/12

Clock Cycle 17186:
Completed 12/12
Finished Instruction sw 2816 0 on Line 2456

Clock Cycle 17187:
Started lw 2876 $t1 on Line 2459
Completed 1/2

Clock Cycle 17188:
Completed 2/2
$t1 = 0
Finished Instruction lw 2876 $t1 on Line 2459

Clock Cycle 17189:
Started sw 1828 0 on Line 2457
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 256 0 on Line 2462

Clock Cycle 17190:
Completed 2/22
DRAM Request(Write) Issued for sw 924 1468 on Line 2463

Clock Cycle 17191:
Completed 3/22
addi$t2,$t2,764
$t2 = 2084

Clock Cycle 17192:
Completed 4/22
addi$t3,$t1,2452
$t3 = 2452

Clock Cycle 17193:
Completed 5/22
DRAM Request(Read) Issued for lw 684 $t0 on Line 2466

Clock Cycle 17194:
Completed 6/22

Clock Cycle 17195:
Completed 7/22

Clock Cycle 17196:
Completed 8/22

Clock Cycle 17197:
Completed 9/22

Clock Cycle 17198:
Completed 10/22
Memory at 2816 = 0

Clock Cycle 17199:
Completed 11/22

Clock Cycle 17200:
Completed 12/22

Clock Cycle 17201:
Completed 13/22

Clock Cycle 17202:
Completed 14/22

Clock Cycle 17203:
Completed 15/22

Clock Cycle 17204:
Completed 16/22

Clock Cycle 17205:
Completed 17/22

Clock Cycle 17206:
Completed 18/22

Clock Cycle 17207:
Completed 19/22

Clock Cycle 17208:
Completed 20/22

Clock Cycle 17209:
Completed 21/22

Clock Cycle 17210:
Completed 22/22
Finished Instruction sw 1828 0 on Line 2457

Clock Cycle 17211:
Started sw 1628 1280 on Line 2460
Completed 1/2

Clock Cycle 17212:
Completed 2/2
Finished Instruction sw 1628 1280 on Line 2460

Clock Cycle 17213:
Started sw 256 0 on Line 2462
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 17214:
Completed 2/22

Clock Cycle 17215:
Completed 3/22

Clock Cycle 17216:
Completed 4/22

Clock Cycle 17217:
Completed 5/22

Clock Cycle 17218:
Completed 6/22

Clock Cycle 17219:
Completed 7/22

Clock Cycle 17220:
Completed 8/22

Clock Cycle 17221:
Completed 9/22

Clock Cycle 17222:
Completed 10/22
Memory at 1628 = 1280
Memory at 1828 = 0

Clock Cycle 17223:
Completed 11/22

Clock Cycle 17224:
Completed 12/22

Clock Cycle 17225:
Completed 13/22

Clock Cycle 17226:
Completed 14/22

Clock Cycle 17227:
Completed 15/22

Clock Cycle 17228:
Completed 16/22

Clock Cycle 17229:
Completed 17/22

Clock Cycle 17230:
Completed 18/22

Clock Cycle 17231:
Completed 19/22

Clock Cycle 17232:
Completed 20/22

Clock Cycle 17233:
Completed 21/22

Clock Cycle 17234:
Completed 22/22
Finished Instruction sw 256 0 on Line 2462

Clock Cycle 17235:
Started lw 684 $t0 on Line 2466
Completed 1/2

Clock Cycle 17236:
Completed 2/2
$t0 = 940
Finished Instruction lw 684 $t0 on Line 2466

Clock Cycle 17237:
Started sw 924 1468 on Line 2463
Completed 1/2
DRAM Request(Read) Issued for lw 1120 $t0 on Line 2467

Clock Cycle 17238:
Completed 2/2
Finished Instruction sw 924 1468 on Line 2463
DRAM Request(Write) Issued for sw 808 1280 on Line 2468

Clock Cycle 17239:
Started lw 1120 $t0 on Line 2467
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t1,$t2,3276
$t1 = 5360

Clock Cycle 17240:
Completed 2/22
DRAM Request(Read) Issued for lw 2704 $t2 on Line 2470

Clock Cycle 17241:
Completed 3/22
DRAM Request(Write) Issued for sw 3964 1280 on Line 2471

Clock Cycle 17242:
Completed 4/22

Clock Cycle 17243:
Completed 5/22

Clock Cycle 17244:
Completed 6/22

Clock Cycle 17245:
Completed 7/22

Clock Cycle 17246:
Completed 8/22

Clock Cycle 17247:
Completed 9/22

Clock Cycle 17248:
Completed 10/22
Memory at 256 = 0
Memory at 924 = 1468

Clock Cycle 17249:
Completed 11/22

Clock Cycle 17250:
Completed 12/22

Clock Cycle 17251:
Completed 13/22

Clock Cycle 17252:
Completed 14/22

Clock Cycle 17253:
Completed 15/22

Clock Cycle 17254:
Completed 16/22

Clock Cycle 17255:
Completed 17/22

Clock Cycle 17256:
Completed 18/22

Clock Cycle 17257:
Completed 19/22

Clock Cycle 17258:
Completed 20/22

Clock Cycle 17259:
Completed 21/22

Clock Cycle 17260:
Completed 22/22
$t0 = 0
Finished Instruction lw 1120 $t0 on Line 2467

Clock Cycle 17261:
Started lw 2704 $t2 on Line 2470
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 17262:
Completed 2/12

Clock Cycle 17263:
Completed 3/12

Clock Cycle 17264:
Completed 4/12

Clock Cycle 17265:
Completed 5/12

Clock Cycle 17266:
Completed 6/12

Clock Cycle 17267:
Completed 7/12

Clock Cycle 17268:
Completed 8/12

Clock Cycle 17269:
Completed 9/12

Clock Cycle 17270:
Completed 10/12

Clock Cycle 17271:
Completed 11/12

Clock Cycle 17272:
Completed 12/12
$t2 = 6376
Finished Instruction lw 2704 $t2 on Line 2470

Clock Cycle 17273:
Started sw 808 1280 on Line 2468
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3612 $t2 on Line 2472

Clock Cycle 17274:
Completed 2/12
DRAM Request(Read) Issued for lw 1512 $t4 on Line 2473

Clock Cycle 17275:
Completed 3/12
DRAM Request(Write) Issued for sw 936 5360 on Line 2474

Clock Cycle 17276:
Completed 4/12
DRAM Request(Write) Issued for sw 1336 2452 on Line 2475

Clock Cycle 17277:
Completed 5/12
DRAM Request(Write) Issued for sw 3604 5360 on Line 2476

Clock Cycle 17278:
Completed 6/12
addi$t3,$t0,804
$t3 = 804

Clock Cycle 17279:
Completed 7/12
DRAM Request(Write) Issued for sw 2528 5360 on Line 2478

Clock Cycle 17280:
Completed 8/12
DRAM Request(Write) Issued for sw 2228 5360 on Line 2479

Clock Cycle 17281:
Completed 9/12

Clock Cycle 17282:
Completed 10/12

Clock Cycle 17283:
Completed 11/12

Clock Cycle 17284:
Completed 12/12
Finished Instruction sw 808 1280 on Line 2468

Clock Cycle 17285:
Started sw 936 5360 on Line 2474
Completed 1/2

Clock Cycle 17286:
Completed 2/2
Finished Instruction sw 936 5360 on Line 2474

Clock Cycle 17287:
Started lw 1512 $t4 on Line 2473
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17288:
Completed 2/22

Clock Cycle 17289:
Completed 3/22

Clock Cycle 17290:
Completed 4/22

Clock Cycle 17291:
Completed 5/22

Clock Cycle 17292:
Completed 6/22

Clock Cycle 17293:
Completed 7/22

Clock Cycle 17294:
Completed 8/22

Clock Cycle 17295:
Completed 9/22

Clock Cycle 17296:
Completed 10/22
Memory at 808 = 1280
Memory at 936 = 5360

Clock Cycle 17297:
Completed 11/22

Clock Cycle 17298:
Completed 12/22

Clock Cycle 17299:
Completed 13/22

Clock Cycle 17300:
Completed 14/22

Clock Cycle 17301:
Completed 15/22

Clock Cycle 17302:
Completed 16/22

Clock Cycle 17303:
Completed 17/22

Clock Cycle 17304:
Completed 18/22

Clock Cycle 17305:
Completed 19/22

Clock Cycle 17306:
Completed 20/22

Clock Cycle 17307:
Completed 21/22

Clock Cycle 17308:
Completed 22/22
$t4 = 0
Finished Instruction lw 1512 $t4 on Line 2473

Clock Cycle 17309:
Started sw 1336 2452 on Line 2475
Completed 1/2
DRAM Request(Write) Issued for sw 2248 0 on Line 2480

Clock Cycle 17310:
Completed 2/2
Finished Instruction sw 1336 2452 on Line 2475

Clock Cycle 17311:
Started sw 3964 1280 on Line 2471
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 17312:
Completed 2/22

Clock Cycle 17313:
Completed 3/22

Clock Cycle 17314:
Completed 4/22

Clock Cycle 17315:
Completed 5/22

Clock Cycle 17316:
Completed 6/22

Clock Cycle 17317:
Completed 7/22

Clock Cycle 17318:
Completed 8/22

Clock Cycle 17319:
Completed 9/22

Clock Cycle 17320:
Completed 10/22
Memory at 1336 = 2452

Clock Cycle 17321:
Completed 11/22

Clock Cycle 17322:
Completed 12/22

Clock Cycle 17323:
Completed 13/22

Clock Cycle 17324:
Completed 14/22

Clock Cycle 17325:
Completed 15/22

Clock Cycle 17326:
Completed 16/22

Clock Cycle 17327:
Completed 17/22

Clock Cycle 17328:
Completed 18/22

Clock Cycle 17329:
Completed 19/22

Clock Cycle 17330:
Completed 20/22

Clock Cycle 17331:
Completed 21/22

Clock Cycle 17332:
Completed 22/22
Finished Instruction sw 3964 1280 on Line 2471

Clock Cycle 17333:
Started lw 3612 $t2 on Line 2472
Completed 1/2

Clock Cycle 17334:
Completed 2/2
$t2 = 0
Finished Instruction lw 3612 $t2 on Line 2472

Clock Cycle 17335:
Started sw 3604 5360 on Line 2476
Completed 1/2
addi$t2,$t3,2844
$t2 = 3648

Clock Cycle 17336:
Completed 2/2
Finished Instruction sw 3604 5360 on Line 2476
addi$t4,$t3,3360
$t4 = 4164

Clock Cycle 17337:
Started sw 2528 5360 on Line 2478
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1984 4164 on Line 2483

Clock Cycle 17338:
Completed 2/22
DRAM Request(Read) Issued for lw 1828 $t2 on Line 2484

Clock Cycle 17339:
Completed 3/22

Clock Cycle 17340:
Completed 4/22

Clock Cycle 17341:
Completed 5/22

Clock Cycle 17342:
Completed 6/22

Clock Cycle 17343:
Completed 7/22

Clock Cycle 17344:
Completed 8/22

Clock Cycle 17345:
Completed 9/22

Clock Cycle 17346:
Completed 10/22
Memory at 3604 = 5360
Memory at 3964 = 1280

Clock Cycle 17347:
Completed 11/22

Clock Cycle 17348:
Completed 12/22

Clock Cycle 17349:
Completed 13/22

Clock Cycle 17350:
Completed 14/22

Clock Cycle 17351:
Completed 15/22

Clock Cycle 17352:
Completed 16/22

Clock Cycle 17353:
Completed 17/22

Clock Cycle 17354:
Completed 18/22

Clock Cycle 17355:
Completed 19/22

Clock Cycle 17356:
Completed 20/22

Clock Cycle 17357:
Completed 21/22

Clock Cycle 17358:
Completed 22/22
Finished Instruction sw 2528 5360 on Line 2478

Clock Cycle 17359:
Started sw 2228 5360 on Line 2479
Completed 1/2

Clock Cycle 17360:
Completed 2/2
Finished Instruction sw 2228 5360 on Line 2479

Clock Cycle 17361:
Started sw 2248 0 on Line 2480
Completed 1/2

Clock Cycle 17362:
Completed 2/2
Finished Instruction sw 2248 0 on Line 2480

Clock Cycle 17363:
Started sw 1984 4164 on Line 2483
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17364:
Completed 2/22

Clock Cycle 17365:
Completed 3/22

Clock Cycle 17366:
Completed 4/22

Clock Cycle 17367:
Completed 5/22

Clock Cycle 17368:
Completed 6/22

Clock Cycle 17369:
Completed 7/22

Clock Cycle 17370:
Completed 8/22

Clock Cycle 17371:
Completed 9/22

Clock Cycle 17372:
Completed 10/22
Memory at 2228 = 5360
Memory at 2248 = 0
Memory at 2528 = 5360

Clock Cycle 17373:
Completed 11/22

Clock Cycle 17374:
Completed 12/22

Clock Cycle 17375:
Completed 13/22

Clock Cycle 17376:
Completed 14/22

Clock Cycle 17377:
Completed 15/22

Clock Cycle 17378:
Completed 16/22

Clock Cycle 17379:
Completed 17/22

Clock Cycle 17380:
Completed 18/22

Clock Cycle 17381:
Completed 19/22

Clock Cycle 17382:
Completed 20/22

Clock Cycle 17383:
Completed 21/22

Clock Cycle 17384:
Completed 22/22
Finished Instruction sw 1984 4164 on Line 2483

Clock Cycle 17385:
Started lw 1828 $t2 on Line 2484
Completed 1/2

Clock Cycle 17386:
Completed 2/2
$t2 = 0
Finished Instruction lw 1828 $t2 on Line 2484

Clock Cycle 17387:
addi$t0,$t2,860
$t0 = 860

Clock Cycle 17388:
DRAM Request(Read) Issued for lw 792 $t4 on Line 2486

Clock Cycle 17389:
Started lw 792 $t4 on Line 2486
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 17390:
Completed 2/22

Clock Cycle 17391:
Completed 3/22

Clock Cycle 17392:
Completed 4/22

Clock Cycle 17393:
Completed 5/22

Clock Cycle 17394:
Completed 6/22

Clock Cycle 17395:
Completed 7/22

Clock Cycle 17396:
Completed 8/22

Clock Cycle 17397:
Completed 9/22

Clock Cycle 17398:
Completed 10/22
Memory at 1984 = 4164

Clock Cycle 17399:
Completed 11/22

Clock Cycle 17400:
Completed 12/22

Clock Cycle 17401:
Completed 13/22

Clock Cycle 17402:
Completed 14/22

Clock Cycle 17403:
Completed 15/22

Clock Cycle 17404:
Completed 16/22

Clock Cycle 17405:
Completed 17/22

Clock Cycle 17406:
Completed 18/22

Clock Cycle 17407:
Completed 19/22

Clock Cycle 17408:
Completed 20/22

Clock Cycle 17409:
Completed 21/22

Clock Cycle 17410:
Completed 22/22
$t4 = 0
Finished Instruction lw 792 $t4 on Line 2486

Clock Cycle 17411:
addi$t4,$t0,1984
$t4 = 2844

Clock Cycle 17412:
addi$t1,$t4,352
$t1 = 3196

Clock Cycle 17413:
DRAM Request(Write) Issued for sw 728 0 on Line 2489

Clock Cycle 17414:
Started sw 728 0 on Line 2489
Completed 1/2
addi$t4,$t4,2032
$t4 = 4876

Clock Cycle 17415:
Completed 2/2
Finished Instruction sw 728 0 on Line 2489
DRAM Request(Read) Issued for lw 3028 $t0 on Line 2491

Clock Cycle 17416:
Started lw 3028 $t0 on Line 2491
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 17417:
Completed 2/22

Clock Cycle 17418:
Completed 3/22

Clock Cycle 17419:
Completed 4/22

Clock Cycle 17420:
Completed 5/22

Clock Cycle 17421:
Completed 6/22

Clock Cycle 17422:
Completed 7/22

Clock Cycle 17423:
Completed 8/22

Clock Cycle 17424:
Completed 9/22

Clock Cycle 17425:
Completed 10/22

Clock Cycle 17426:
Completed 11/22

Clock Cycle 17427:
Completed 12/22

Clock Cycle 17428:
Completed 13/22

Clock Cycle 17429:
Completed 14/22

Clock Cycle 17430:
Completed 15/22

Clock Cycle 17431:
Completed 16/22

Clock Cycle 17432:
Completed 17/22

Clock Cycle 17433:
Completed 18/22

Clock Cycle 17434:
Completed 19/22

Clock Cycle 17435:
Completed 20/22

Clock Cycle 17436:
Completed 21/22

Clock Cycle 17437:
Completed 22/22
$t0 = 4964
Finished Instruction lw 3028 $t0 on Line 2491

Clock Cycle 17438:
DRAM Request(Write) Issued for sw 480 4964 on Line 2492

Clock Cycle 17439:
Started sw 480 4964 on Line 2492
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t4,2204
$t1 = 7080

Clock Cycle 17440:
Completed 2/12
DRAM Request(Read) Issued for lw 3492 $t0 on Line 2494

Clock Cycle 17441:
Completed 3/12

Clock Cycle 17442:
Completed 4/12

Clock Cycle 17443:
Completed 5/12

Clock Cycle 17444:
Completed 6/12

Clock Cycle 17445:
Completed 7/12

Clock Cycle 17446:
Completed 8/12

Clock Cycle 17447:
Completed 9/12

Clock Cycle 17448:
Completed 10/12

Clock Cycle 17449:
Completed 11/12

Clock Cycle 17450:
Completed 12/12
Finished Instruction sw 480 4964 on Line 2492

Clock Cycle 17451:
Started lw 3492 $t0 on Line 2494
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 17452:
Completed 2/22

Clock Cycle 17453:
Completed 3/22

Clock Cycle 17454:
Completed 4/22

Clock Cycle 17455:
Completed 5/22

Clock Cycle 17456:
Completed 6/22

Clock Cycle 17457:
Completed 7/22

Clock Cycle 17458:
Completed 8/22

Clock Cycle 17459:
Completed 9/22

Clock Cycle 17460:
Completed 10/22
Memory at 480 = 4964

Clock Cycle 17461:
Completed 11/22

Clock Cycle 17462:
Completed 12/22

Clock Cycle 17463:
Completed 13/22

Clock Cycle 17464:
Completed 14/22

Clock Cycle 17465:
Completed 15/22

Clock Cycle 17466:
Completed 16/22

Clock Cycle 17467:
Completed 17/22

Clock Cycle 17468:
Completed 18/22

Clock Cycle 17469:
Completed 19/22

Clock Cycle 17470:
Completed 20/22

Clock Cycle 17471:
Completed 21/22

Clock Cycle 17472:
Completed 22/22
$t0 = 0
Finished Instruction lw 3492 $t0 on Line 2494

Clock Cycle 17473:
addi$t0,$t3,3824
$t0 = 4628

Clock Cycle 17474:
DRAM Request(Write) Issued for sw 2120 804 on Line 2496

Clock Cycle 17475:
Started sw 2120 804 on Line 2496
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3112 $t0 on Line 2497

Clock Cycle 17476:
Completed 2/12
DRAM Request(Read) Issued for lw 2836 $t1 on Line 2498

Clock Cycle 17477:
Completed 3/12
DRAM Request(Write) Issued for sw 3080 4876 on Line 2499

Clock Cycle 17478:
Completed 4/12

Clock Cycle 17479:
Completed 5/12

Clock Cycle 17480:
Completed 6/12

Clock Cycle 17481:
Completed 7/12

Clock Cycle 17482:
Completed 8/12

Clock Cycle 17483:
Completed 9/12

Clock Cycle 17484:
Completed 10/12

Clock Cycle 17485:
Completed 11/12

Clock Cycle 17486:
Completed 12/12
Finished Instruction sw 2120 804 on Line 2496

Clock Cycle 17487:
Started lw 2836 $t1 on Line 2498
Completed 1/2

Clock Cycle 17488:
Completed 2/2
$t1 = 0
Finished Instruction lw 2836 $t1 on Line 2498

Clock Cycle 17489:
Started lw 3112 $t0 on Line 2497
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 17490:
Completed 2/22

Clock Cycle 17491:
Completed 3/22

Clock Cycle 17492:
Completed 4/22

Clock Cycle 17493:
Completed 5/22

Clock Cycle 17494:
Completed 6/22

Clock Cycle 17495:
Completed 7/22

Clock Cycle 17496:
Completed 8/22

Clock Cycle 17497:
Completed 9/22

Clock Cycle 17498:
Completed 10/22
Memory at 2120 = 804

Clock Cycle 17499:
Completed 11/22

Clock Cycle 17500:
Completed 12/22

Clock Cycle 17501:
Completed 13/22

Clock Cycle 17502:
Completed 14/22

Clock Cycle 17503:
Completed 15/22

Clock Cycle 17504:
Completed 16/22

Clock Cycle 17505:
Completed 17/22

Clock Cycle 17506:
Completed 18/22

Clock Cycle 17507:
Completed 19/22

Clock Cycle 17508:
Completed 20/22

Clock Cycle 17509:
Completed 21/22

Clock Cycle 17510:
Completed 22/22
$t0 = 0
Finished Instruction lw 3112 $t0 on Line 2497

Clock Cycle 17511:
Started sw 3080 4876 on Line 2499
Completed 1/2
addi$t0,$t2,2672
$t0 = 2672

Clock Cycle 17512:
Completed 2/2
Finished Instruction sw 3080 4876 on Line 2499
addi$t4,$t4,1140
$t4 = 6016

Clock Cycle 17513:
DRAM Request(Read) Issued for lw 1864 $t3 on Line 2502

Clock Cycle 17514:
Started lw 1864 $t3 on Line 2502
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17515:
Completed 2/22

Clock Cycle 17516:
Completed 3/22

Clock Cycle 17517:
Completed 4/22

Clock Cycle 17518:
Completed 5/22

Clock Cycle 17519:
Completed 6/22

Clock Cycle 17520:
Completed 7/22

Clock Cycle 17521:
Completed 8/22

Clock Cycle 17522:
Completed 9/22

Clock Cycle 17523:
Completed 10/22
Memory at 3080 = 4876

Clock Cycle 17524:
Completed 11/22

Clock Cycle 17525:
Completed 12/22

Clock Cycle 17526:
Completed 13/22

Clock Cycle 17527:
Completed 14/22

Clock Cycle 17528:
Completed 15/22

Clock Cycle 17529:
Completed 16/22

Clock Cycle 17530:
Completed 17/22

Clock Cycle 17531:
Completed 18/22

Clock Cycle 17532:
Completed 19/22

Clock Cycle 17533:
Completed 20/22

Clock Cycle 17534:
Completed 21/22

Clock Cycle 17535:
Completed 22/22
$t3 = 0
Finished Instruction lw 1864 $t3 on Line 2502

Clock Cycle 17536:
addi$t3,$t3,1700
$t3 = 1700

Clock Cycle 17537:
DRAM Request(Write) Issued for sw 3936 1700 on Line 2504

Clock Cycle 17538:
Started sw 3936 1700 on Line 2504
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t0,3744
$t2 = 6416

Clock Cycle 17539:
Completed 2/12
DRAM Request(Read) Issued for lw 1384 $t4 on Line 2506

Clock Cycle 17540:
Completed 3/12
DRAM Request(Write) Issued for sw 832 6416 on Line 2507

Clock Cycle 17541:
Completed 4/12
DRAM Request(Write) Issued for sw 3788 1700 on Line 2508

Clock Cycle 17542:
Completed 5/12
addi$t1,$t3,2440
$t1 = 4140

Clock Cycle 17543:
Completed 6/12
addi$t1,$t2,436
$t1 = 6852

Clock Cycle 17544:
Completed 7/12

Clock Cycle 17545:
Completed 8/12

Clock Cycle 17546:
Completed 9/12

Clock Cycle 17547:
Completed 10/12

Clock Cycle 17548:
Completed 11/12

Clock Cycle 17549:
Completed 12/12
Finished Instruction sw 3936 1700 on Line 2504

Clock Cycle 17550:
Started sw 3788 1700 on Line 2508
Completed 1/2

Clock Cycle 17551:
Completed 2/2
Finished Instruction sw 3788 1700 on Line 2508

Clock Cycle 17552:
Started lw 1384 $t4 on Line 2506
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17553:
Completed 2/22

Clock Cycle 17554:
Completed 3/22

Clock Cycle 17555:
Completed 4/22

Clock Cycle 17556:
Completed 5/22

Clock Cycle 17557:
Completed 6/22

Clock Cycle 17558:
Completed 7/22

Clock Cycle 17559:
Completed 8/22

Clock Cycle 17560:
Completed 9/22

Clock Cycle 17561:
Completed 10/22
Memory at 3788 = 1700
Memory at 3936 = 1700

Clock Cycle 17562:
Completed 11/22

Clock Cycle 17563:
Completed 12/22

Clock Cycle 17564:
Completed 13/22

Clock Cycle 17565:
Completed 14/22

Clock Cycle 17566:
Completed 15/22

Clock Cycle 17567:
Completed 16/22

Clock Cycle 17568:
Completed 17/22

Clock Cycle 17569:
Completed 18/22

Clock Cycle 17570:
Completed 19/22

Clock Cycle 17571:
Completed 20/22

Clock Cycle 17572:
Completed 21/22

Clock Cycle 17573:
Completed 22/22
$t4 = 0
Finished Instruction lw 1384 $t4 on Line 2506

Clock Cycle 17574:
Started sw 832 6416 on Line 2507
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t4,1964
$t4 = 1964

Clock Cycle 17575:
Completed 2/12
DRAM Request(Write) Issued for sw 3840 1700 on Line 2512

Clock Cycle 17576:
Completed 3/12
DRAM Request(Write) Issued for sw 852 1700 on Line 2513

Clock Cycle 17577:
Completed 4/12
DRAM Request(Write) Issued for sw 2828 6852 on Line 2514

Clock Cycle 17578:
Completed 5/12
DRAM Request(Write) Issued for sw 3068 1700 on Line 2515

Clock Cycle 17579:
Completed 6/12
DRAM Request(Write) Issued for sw 600 6852 on Line 2516

Clock Cycle 17580:
Completed 7/12
DRAM Request(Write) Issued for sw 1788 1700 on Line 2517

Clock Cycle 17581:
Completed 8/12
DRAM Request(Read) Issued for lw 1772 $t3 on Line 2518

Clock Cycle 17582:
Completed 9/12
DRAM Request(Read) Issued for lw 1836 $t2 on Line 2519

Clock Cycle 17583:
Completed 10/12
DRAM Request(Write) Issued for sw 272 2672 on Line 2520

Clock Cycle 17584:
Completed 11/12

Clock Cycle 17585:
Completed 12/12
Finished Instruction sw 832 6416 on Line 2507

Clock Cycle 17586:
Started sw 852 1700 on Line 2513
Completed 1/2

Clock Cycle 17587:
Completed 2/2
Finished Instruction sw 852 1700 on Line 2513

Clock Cycle 17588:
Started sw 600 6852 on Line 2516
Completed 1/2

Clock Cycle 17589:
Completed 2/2
Finished Instruction sw 600 6852 on Line 2516

Clock Cycle 17590:
Started sw 272 2672 on Line 2520
Completed 1/2

Clock Cycle 17591:
Completed 2/2
Finished Instruction sw 272 2672 on Line 2520

Clock Cycle 17592:
Started sw 1788 1700 on Line 2517
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17593:
Completed 2/22

Clock Cycle 17594:
Completed 3/22

Clock Cycle 17595:
Completed 4/22

Clock Cycle 17596:
Completed 5/22

Clock Cycle 17597:
Completed 6/22

Clock Cycle 17598:
Completed 7/22

Clock Cycle 17599:
Completed 8/22

Clock Cycle 17600:
Completed 9/22

Clock Cycle 17601:
Completed 10/22
Memory at 272 = 2672
Memory at 600 = 6852
Memory at 832 = 6416
Memory at 852 = 1700

Clock Cycle 17602:
Completed 11/22

Clock Cycle 17603:
Completed 12/22

Clock Cycle 17604:
Completed 13/22

Clock Cycle 17605:
Completed 14/22

Clock Cycle 17606:
Completed 15/22

Clock Cycle 17607:
Completed 16/22

Clock Cycle 17608:
Completed 17/22

Clock Cycle 17609:
Completed 18/22

Clock Cycle 17610:
Completed 19/22

Clock Cycle 17611:
Completed 20/22

Clock Cycle 17612:
Completed 21/22

Clock Cycle 17613:
Completed 22/22
Finished Instruction sw 1788 1700 on Line 2517

Clock Cycle 17614:
Started lw 1836 $t2 on Line 2519
Completed 1/2

Clock Cycle 17615:
Completed 2/2
$t2 = 0
Finished Instruction lw 1836 $t2 on Line 2519

Clock Cycle 17616:
Started lw 1772 $t3 on Line 2518
Completed 1/2
DRAM Request(Read) Issued for lw 3808 $t2 on Line 2521

Clock Cycle 17617:
Completed 2/2
$t3 = 0
Finished Instruction lw 1772 $t3 on Line 2518

Clock Cycle 17618:
Started sw 3840 1700 on Line 2512
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 17619:
Completed 2/22

Clock Cycle 17620:
Completed 3/22

Clock Cycle 17621:
Completed 4/22

Clock Cycle 17622:
Completed 5/22

Clock Cycle 17623:
Completed 6/22

Clock Cycle 17624:
Completed 7/22

Clock Cycle 17625:
Completed 8/22

Clock Cycle 17626:
Completed 9/22

Clock Cycle 17627:
Completed 10/22
Memory at 1788 = 1700

Clock Cycle 17628:
Completed 11/22

Clock Cycle 17629:
Completed 12/22

Clock Cycle 17630:
Completed 13/22

Clock Cycle 17631:
Completed 14/22

Clock Cycle 17632:
Completed 15/22

Clock Cycle 17633:
Completed 16/22

Clock Cycle 17634:
Completed 17/22

Clock Cycle 17635:
Completed 18/22

Clock Cycle 17636:
Completed 19/22

Clock Cycle 17637:
Completed 20/22

Clock Cycle 17638:
Completed 21/22

Clock Cycle 17639:
Completed 22/22
Finished Instruction sw 3840 1700 on Line 2512

Clock Cycle 17640:
Started lw 3808 $t2 on Line 2521
Completed 1/2

Clock Cycle 17641:
Completed 2/2
$t2 = 1188
Finished Instruction lw 3808 $t2 on Line 2521

Clock Cycle 17642:
Started sw 2828 6852 on Line 2514
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1636 $t2 on Line 2522

Clock Cycle 17643:
Completed 2/22
DRAM Request(Read) Issued for lw 3780 $t0 on Line 2523

Clock Cycle 17644:
Completed 3/22
DRAM Request(Write) Issued for sw 2608 6852 on Line 2524

Clock Cycle 17645:
Completed 4/22
addi$t3,$t1,1280
$t3 = 8132

Clock Cycle 17646:
Completed 5/22

Clock Cycle 17647:
Completed 6/22

Clock Cycle 17648:
Completed 7/22

Clock Cycle 17649:
Completed 8/22

Clock Cycle 17650:
Completed 9/22

Clock Cycle 17651:
Completed 10/22
Memory at 3840 = 1700

Clock Cycle 17652:
Completed 11/22

Clock Cycle 17653:
Completed 12/22

Clock Cycle 17654:
Completed 13/22

Clock Cycle 17655:
Completed 14/22

Clock Cycle 17656:
Completed 15/22

Clock Cycle 17657:
Completed 16/22

Clock Cycle 17658:
Completed 17/22

Clock Cycle 17659:
Completed 18/22

Clock Cycle 17660:
Completed 19/22

Clock Cycle 17661:
Completed 20/22

Clock Cycle 17662:
Completed 21/22

Clock Cycle 17663:
Completed 22/22
Finished Instruction sw 2828 6852 on Line 2514

Clock Cycle 17664:
Started sw 3068 1700 on Line 2515
Completed 1/2

Clock Cycle 17665:
Completed 2/2
Finished Instruction sw 3068 1700 on Line 2515

Clock Cycle 17666:
Started sw 2608 6852 on Line 2524
Completed 1/2

Clock Cycle 17667:
Completed 2/2
Finished Instruction sw 2608 6852 on Line 2524

Clock Cycle 17668:
Started lw 1636 $t2 on Line 2522
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17669:
Completed 2/22

Clock Cycle 17670:
Completed 3/22

Clock Cycle 17671:
Completed 4/22

Clock Cycle 17672:
Completed 5/22

Clock Cycle 17673:
Completed 6/22

Clock Cycle 17674:
Completed 7/22

Clock Cycle 17675:
Completed 8/22

Clock Cycle 17676:
Completed 9/22

Clock Cycle 17677:
Completed 10/22
Memory at 2608 = 6852
Memory at 2828 = 6852
Memory at 3068 = 1700

Clock Cycle 17678:
Completed 11/22

Clock Cycle 17679:
Completed 12/22

Clock Cycle 17680:
Completed 13/22

Clock Cycle 17681:
Completed 14/22

Clock Cycle 17682:
Completed 15/22

Clock Cycle 17683:
Completed 16/22

Clock Cycle 17684:
Completed 17/22

Clock Cycle 17685:
Completed 18/22

Clock Cycle 17686:
Completed 19/22

Clock Cycle 17687:
Completed 20/22

Clock Cycle 17688:
Completed 21/22

Clock Cycle 17689:
Completed 22/22
$t2 = 0
Finished Instruction lw 1636 $t2 on Line 2522

Clock Cycle 17690:
Started lw 3780 $t0 on Line 2523
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3412 0 on Line 2526

Clock Cycle 17691:
Completed 2/12
DRAM Request(Write) Issued for sw 1284 0 on Line 2527

Clock Cycle 17692:
Completed 3/12
DRAM Request(Read) Issued for lw 556 $t3 on Line 2528

Clock Cycle 17693:
Completed 4/12
DRAM Request(Read) Issued for lw 668 $t4 on Line 2529

Clock Cycle 17694:
Completed 5/12

Clock Cycle 17695:
Completed 6/12

Clock Cycle 17696:
Completed 7/12

Clock Cycle 17697:
Completed 8/12

Clock Cycle 17698:
Completed 9/12

Clock Cycle 17699:
Completed 10/12

Clock Cycle 17700:
Completed 11/12

Clock Cycle 17701:
Completed 12/12
$t0 = 4900
Finished Instruction lw 3780 $t0 on Line 2523

Clock Cycle 17702:
Started sw 3412 0 on Line 2526
Completed 1/2
addi$t0,$t1,2860
$t0 = 9712

Clock Cycle 17703:
Completed 2/2
Finished Instruction sw 3412 0 on Line 2526
addi$t1,$t1,1416
$t1 = 8268

Clock Cycle 17704:
Started sw 1284 0 on Line 2527
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17705:
Completed 2/22

Clock Cycle 17706:
Completed 3/22

Clock Cycle 17707:
Completed 4/22

Clock Cycle 17708:
Completed 5/22

Clock Cycle 17709:
Completed 6/22

Clock Cycle 17710:
Completed 7/22

Clock Cycle 17711:
Completed 8/22

Clock Cycle 17712:
Completed 9/22

Clock Cycle 17713:
Completed 10/22

Clock Cycle 17714:
Completed 11/22

Clock Cycle 17715:
Completed 12/22

Clock Cycle 17716:
Completed 13/22

Clock Cycle 17717:
Completed 14/22

Clock Cycle 17718:
Completed 15/22

Clock Cycle 17719:
Completed 16/22

Clock Cycle 17720:
Completed 17/22

Clock Cycle 17721:
Completed 18/22

Clock Cycle 17722:
Completed 19/22

Clock Cycle 17723:
Completed 20/22

Clock Cycle 17724:
Completed 21/22

Clock Cycle 17725:
Completed 22/22
Finished Instruction sw 1284 0 on Line 2527

Clock Cycle 17726:
Started lw 556 $t3 on Line 2528
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 17727:
Completed 2/22

Clock Cycle 17728:
Completed 3/22

Clock Cycle 17729:
Completed 4/22

Clock Cycle 17730:
Completed 5/22

Clock Cycle 17731:
Completed 6/22

Clock Cycle 17732:
Completed 7/22

Clock Cycle 17733:
Completed 8/22

Clock Cycle 17734:
Completed 9/22

Clock Cycle 17735:
Completed 10/22

Clock Cycle 17736:
Completed 11/22

Clock Cycle 17737:
Completed 12/22

Clock Cycle 17738:
Completed 13/22

Clock Cycle 17739:
Completed 14/22

Clock Cycle 17740:
Completed 15/22

Clock Cycle 17741:
Completed 16/22

Clock Cycle 17742:
Completed 17/22

Clock Cycle 17743:
Completed 18/22

Clock Cycle 17744:
Completed 19/22

Clock Cycle 17745:
Completed 20/22

Clock Cycle 17746:
Completed 21/22

Clock Cycle 17747:
Completed 22/22
$t3 = 0
Finished Instruction lw 556 $t3 on Line 2528

Clock Cycle 17748:
Started lw 668 $t4 on Line 2529
Completed 1/2

Clock Cycle 17749:
Completed 2/2
$t4 = 0
Finished Instruction lw 668 $t4 on Line 2529

Clock Cycle 17750:
DRAM Request(Read) Issued for lw 72 $t4 on Line 2532

Clock Cycle 17751:
Started lw 72 $t4 on Line 2532
Completed 1/2

Clock Cycle 17752:
Completed 2/2
$t4 = 0
Finished Instruction lw 72 $t4 on Line 2532

Clock Cycle 17753:
addi$t4,$t1,1964
$t4 = 10232

Clock Cycle 17754:
addi$t3,$t1,1516
$t3 = 9784

Clock Cycle 17755:
DRAM Request(Read) Issued for lw 208 $t1 on Line 2535

Clock Cycle 17756:
Started lw 208 $t1 on Line 2535
Completed 1/2
DRAM Request(Read) Issued for lw 248 $t3 on Line 2536

Clock Cycle 17757:
Completed 2/2
$t1 = 716
Finished Instruction lw 208 $t1 on Line 2535
DRAM Request(Read) Issued for lw 1012 $t4 on Line 2537

Clock Cycle 17758:
Started lw 248 $t3 on Line 2536
Completed 1/2
DRAM Request(Read) Issued for lw 3448 $t2 on Line 2538

Clock Cycle 17759:
Completed 2/2
$t3 = 0
Finished Instruction lw 248 $t3 on Line 2536
DRAM Request(Read) Issued for lw 2448 $t0 on Line 2539

Clock Cycle 17760:
Started lw 1012 $t4 on Line 2537
Completed 1/2
addi$t1,$t1,1476
$t1 = 2192

Clock Cycle 17761:
Completed 2/2
$t4 = 0
Finished Instruction lw 1012 $t4 on Line 2537

Clock Cycle 17762:
Started lw 3448 $t2 on Line 2538
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 17763:
Completed 2/12

Clock Cycle 17764:
Completed 3/12

Clock Cycle 17765:
Completed 4/12

Clock Cycle 17766:
Completed 5/12

Clock Cycle 17767:
Completed 6/12

Clock Cycle 17768:
Completed 7/12

Clock Cycle 17769:
Completed 8/12

Clock Cycle 17770:
Completed 9/12

Clock Cycle 17771:
Completed 10/12

Clock Cycle 17772:
Completed 11/12

Clock Cycle 17773:
Completed 12/12
$t2 = 0
Finished Instruction lw 3448 $t2 on Line 2538

Clock Cycle 17774:
Started lw 2448 $t0 on Line 2539
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3700 $t2 on Line 2541

Clock Cycle 17775:
Completed 2/12

Clock Cycle 17776:
Completed 3/12

Clock Cycle 17777:
Completed 4/12

Clock Cycle 17778:
Completed 5/12

Clock Cycle 17779:
Completed 6/12

Clock Cycle 17780:
Completed 7/12

Clock Cycle 17781:
Completed 8/12

Clock Cycle 17782:
Completed 9/12

Clock Cycle 17783:
Completed 10/12

Clock Cycle 17784:
Completed 11/12

Clock Cycle 17785:
Completed 12/12
$t0 = 0
Finished Instruction lw 2448 $t0 on Line 2539

Clock Cycle 17786:
Started lw 3700 $t2 on Line 2541
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 17787:
Completed 2/12

Clock Cycle 17788:
Completed 3/12

Clock Cycle 17789:
Completed 4/12

Clock Cycle 17790:
Completed 5/12

Clock Cycle 17791:
Completed 6/12

Clock Cycle 17792:
Completed 7/12

Clock Cycle 17793:
Completed 8/12

Clock Cycle 17794:
Completed 9/12

Clock Cycle 17795:
Completed 10/12

Clock Cycle 17796:
Completed 11/12

Clock Cycle 17797:
Completed 12/12
$t2 = 0
Finished Instruction lw 3700 $t2 on Line 2541

Clock Cycle 17798:
addi$t2,$t1,2148
$t2 = 4340

Clock Cycle 17799:
DRAM Request(Write) Issued for sw 2940 4340 on Line 2543

Clock Cycle 17800:
Started sw 2940 4340 on Line 2543
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1072 $t4 on Line 2544

Clock Cycle 17801:
Completed 2/12

Clock Cycle 17802:
Completed 3/12

Clock Cycle 17803:
Completed 4/12

Clock Cycle 17804:
Completed 5/12

Clock Cycle 17805:
Completed 6/12

Clock Cycle 17806:
Completed 7/12

Clock Cycle 17807:
Completed 8/12

Clock Cycle 17808:
Completed 9/12

Clock Cycle 17809:
Completed 10/12

Clock Cycle 17810:
Completed 11/12

Clock Cycle 17811:
Completed 12/12
Finished Instruction sw 2940 4340 on Line 2543

Clock Cycle 17812:
Started lw 1072 $t4 on Line 2544
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17813:
Completed 2/22

Clock Cycle 17814:
Completed 3/22

Clock Cycle 17815:
Completed 4/22

Clock Cycle 17816:
Completed 5/22

Clock Cycle 17817:
Completed 6/22

Clock Cycle 17818:
Completed 7/22

Clock Cycle 17819:
Completed 8/22

Clock Cycle 17820:
Completed 9/22

Clock Cycle 17821:
Completed 10/22
Memory at 2940 = 4340

Clock Cycle 17822:
Completed 11/22

Clock Cycle 17823:
Completed 12/22

Clock Cycle 17824:
Completed 13/22

Clock Cycle 17825:
Completed 14/22

Clock Cycle 17826:
Completed 15/22

Clock Cycle 17827:
Completed 16/22

Clock Cycle 17828:
Completed 17/22

Clock Cycle 17829:
Completed 18/22

Clock Cycle 17830:
Completed 19/22

Clock Cycle 17831:
Completed 20/22

Clock Cycle 17832:
Completed 21/22

Clock Cycle 17833:
Completed 22/22
$t4 = 0
Finished Instruction lw 1072 $t4 on Line 2544

Clock Cycle 17834:
addi$t4,$t0,3544
$t4 = 3544

Clock Cycle 17835:
DRAM Request(Write) Issued for sw 1976 2192 on Line 2546

Clock Cycle 17836:
Started sw 1976 2192 on Line 2546
Completed 1/2
addi$t1,$t1,648
$t1 = 2840

Clock Cycle 17837:
Completed 2/2
Finished Instruction sw 1976 2192 on Line 2546
DRAM Request(Read) Issued for lw 4000 $t1 on Line 2548

Clock Cycle 17838:
Started lw 4000 $t1 on Line 2548
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 17839:
Completed 2/22

Clock Cycle 17840:
Completed 3/22

Clock Cycle 17841:
Completed 4/22

Clock Cycle 17842:
Completed 5/22

Clock Cycle 17843:
Completed 6/22

Clock Cycle 17844:
Completed 7/22

Clock Cycle 17845:
Completed 8/22

Clock Cycle 17846:
Completed 9/22

Clock Cycle 17847:
Completed 10/22
Memory at 1976 = 2192

Clock Cycle 17848:
Completed 11/22

Clock Cycle 17849:
Completed 12/22

Clock Cycle 17850:
Completed 13/22

Clock Cycle 17851:
Completed 14/22

Clock Cycle 17852:
Completed 15/22

Clock Cycle 17853:
Completed 16/22

Clock Cycle 17854:
Completed 17/22

Clock Cycle 17855:
Completed 18/22

Clock Cycle 17856:
Completed 19/22

Clock Cycle 17857:
Completed 20/22

Clock Cycle 17858:
Completed 21/22

Clock Cycle 17859:
Completed 22/22
$t1 = 0
Finished Instruction lw 4000 $t1 on Line 2548

Clock Cycle 17860:
DRAM Request(Write) Issued for sw 1328 0 on Line 2549

Clock Cycle 17861:
Started sw 1328 0 on Line 2549
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3596 $t0 on Line 2550

Clock Cycle 17862:
Completed 2/12
DRAM Request(Write) Issued for sw 1280 0 on Line 2551

Clock Cycle 17863:
Completed 3/12
addi$t3,$t1,592
$t3 = 592

Clock Cycle 17864:
Completed 4/12
DRAM Request(Write) Issued for sw 472 592 on Line 2553

Clock Cycle 17865:
Completed 5/12
DRAM Request(Read) Issued for lw 176 $t2 on Line 2554

Clock Cycle 17866:
Completed 6/12

Clock Cycle 17867:
Completed 7/12

Clock Cycle 17868:
Completed 8/12

Clock Cycle 17869:
Completed 9/12

Clock Cycle 17870:
Completed 10/12

Clock Cycle 17871:
Completed 11/12

Clock Cycle 17872:
Completed 12/12
Finished Instruction sw 1328 0 on Line 2549

Clock Cycle 17873:
Started sw 1280 0 on Line 2551
Completed 1/2

Clock Cycle 17874:
Completed 2/2
Finished Instruction sw 1280 0 on Line 2551

Clock Cycle 17875:
Started lw 3596 $t0 on Line 2550
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 17876:
Completed 2/22

Clock Cycle 17877:
Completed 3/22

Clock Cycle 17878:
Completed 4/22

Clock Cycle 17879:
Completed 5/22

Clock Cycle 17880:
Completed 6/22

Clock Cycle 17881:
Completed 7/22

Clock Cycle 17882:
Completed 8/22

Clock Cycle 17883:
Completed 9/22

Clock Cycle 17884:
Completed 10/22

Clock Cycle 17885:
Completed 11/22

Clock Cycle 17886:
Completed 12/22

Clock Cycle 17887:
Completed 13/22

Clock Cycle 17888:
Completed 14/22

Clock Cycle 17889:
Completed 15/22

Clock Cycle 17890:
Completed 16/22

Clock Cycle 17891:
Completed 17/22

Clock Cycle 17892:
Completed 18/22

Clock Cycle 17893:
Completed 19/22

Clock Cycle 17894:
Completed 20/22

Clock Cycle 17895:
Completed 21/22

Clock Cycle 17896:
Completed 22/22
$t0 = 0
Finished Instruction lw 3596 $t0 on Line 2550

Clock Cycle 17897:
Started sw 472 592 on Line 2553
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 748 0 on Line 2555

Clock Cycle 17898:
Completed 2/12
addi$t0,$t3,2944
$t0 = 3536

Clock Cycle 17899:
Completed 3/12
addi$t4,$t3,3696
$t4 = 4288

Clock Cycle 17900:
Completed 4/12
addi$t3,$t4,2580
$t3 = 6868

Clock Cycle 17901:
Completed 5/12
DRAM Request(Write) Issued for sw 2896 3536 on Line 2559

Clock Cycle 17902:
Completed 6/12

Clock Cycle 17903:
Completed 7/12

Clock Cycle 17904:
Completed 8/12

Clock Cycle 17905:
Completed 9/12

Clock Cycle 17906:
Completed 10/12

Clock Cycle 17907:
Completed 11/12

Clock Cycle 17908:
Completed 12/12
Finished Instruction sw 472 592 on Line 2553

Clock Cycle 17909:
Started lw 176 $t2 on Line 2554
Completed 1/2

Clock Cycle 17910:
Completed 2/2
$t2 = 0
Finished Instruction lw 176 $t2 on Line 2554

Clock Cycle 17911:
Started sw 748 0 on Line 2555
Completed 1/2
addi$t1,$t2,3012
$t1 = 3012

Clock Cycle 17912:
Completed 2/2
Finished Instruction sw 748 0 on Line 2555
DRAM Request(Write) Issued for sw 1096 0 on Line 2561

Clock Cycle 17913:
Started sw 2896 3536 on Line 2559
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t1,560
$t2 = 3572

Clock Cycle 17914:
Completed 2/22
addi$t3,$t2,1388
$t3 = 4960

Clock Cycle 17915:
Completed 3/22
addi$t0,$t0,3452
$t0 = 6988

Clock Cycle 17916:
Completed 4/22
DRAM Request(Read) Issued for lw 1012 $t4 on Line 2565

Clock Cycle 17917:
Completed 5/22
DRAM Request(Write) Issued for sw 960 6988 on Line 2566

Clock Cycle 17918:
Completed 6/22
addi$t2,$t1,2044
$t2 = 5056

Clock Cycle 17919:
Completed 7/22

Clock Cycle 17920:
Completed 8/22

Clock Cycle 17921:
Completed 9/22

Clock Cycle 17922:
Completed 10/22
Memory at 472 = 592

Clock Cycle 17923:
Completed 11/22

Clock Cycle 17924:
Completed 12/22

Clock Cycle 17925:
Completed 13/22

Clock Cycle 17926:
Completed 14/22

Clock Cycle 17927:
Completed 15/22

Clock Cycle 17928:
Completed 16/22

Clock Cycle 17929:
Completed 17/22

Clock Cycle 17930:
Completed 18/22

Clock Cycle 17931:
Completed 19/22

Clock Cycle 17932:
Completed 20/22

Clock Cycle 17933:
Completed 21/22

Clock Cycle 17934:
Completed 22/22
Finished Instruction sw 2896 3536 on Line 2559

Clock Cycle 17935:
Started lw 1012 $t4 on Line 2565
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 17936:
Completed 2/22

Clock Cycle 17937:
Completed 3/22

Clock Cycle 17938:
Completed 4/22

Clock Cycle 17939:
Completed 5/22

Clock Cycle 17940:
Completed 6/22

Clock Cycle 17941:
Completed 7/22

Clock Cycle 17942:
Completed 8/22

Clock Cycle 17943:
Completed 9/22

Clock Cycle 17944:
Completed 10/22
Memory at 2896 = 3536

Clock Cycle 17945:
Completed 11/22

Clock Cycle 17946:
Completed 12/22

Clock Cycle 17947:
Completed 13/22

Clock Cycle 17948:
Completed 14/22

Clock Cycle 17949:
Completed 15/22

Clock Cycle 17950:
Completed 16/22

Clock Cycle 17951:
Completed 17/22

Clock Cycle 17952:
Completed 18/22

Clock Cycle 17953:
Completed 19/22

Clock Cycle 17954:
Completed 20/22

Clock Cycle 17955:
Completed 21/22

Clock Cycle 17956:
Completed 22/22
$t4 = 0
Finished Instruction lw 1012 $t4 on Line 2565

Clock Cycle 17957:
Started sw 960 6988 on Line 2566
Completed 1/2
addi$t4,$t4,2456
$t4 = 2456

Clock Cycle 17958:
Completed 2/2
Finished Instruction sw 960 6988 on Line 2566
DRAM Request(Read) Issued for lw 732 $t2 on Line 2569

Clock Cycle 17959:
Started sw 1096 0 on Line 2561
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 17960:
Completed 2/22

Clock Cycle 17961:
Completed 3/22

Clock Cycle 17962:
Completed 4/22

Clock Cycle 17963:
Completed 5/22

Clock Cycle 17964:
Completed 6/22

Clock Cycle 17965:
Completed 7/22

Clock Cycle 17966:
Completed 8/22

Clock Cycle 17967:
Completed 9/22

Clock Cycle 17968:
Completed 10/22
Memory at 960 = 6988

Clock Cycle 17969:
Completed 11/22

Clock Cycle 17970:
Completed 12/22

Clock Cycle 17971:
Completed 13/22

Clock Cycle 17972:
Completed 14/22

Clock Cycle 17973:
Completed 15/22

Clock Cycle 17974:
Completed 16/22

Clock Cycle 17975:
Completed 17/22

Clock Cycle 17976:
Completed 18/22

Clock Cycle 17977:
Completed 19/22

Clock Cycle 17978:
Completed 20/22

Clock Cycle 17979:
Completed 21/22

Clock Cycle 17980:
Completed 22/22
Finished Instruction sw 1096 0 on Line 2561

Clock Cycle 17981:
Started lw 732 $t2 on Line 2569
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 17982:
Completed 2/22

Clock Cycle 17983:
Completed 3/22

Clock Cycle 17984:
Completed 4/22

Clock Cycle 17985:
Completed 5/22

Clock Cycle 17986:
Completed 6/22

Clock Cycle 17987:
Completed 7/22

Clock Cycle 17988:
Completed 8/22

Clock Cycle 17989:
Completed 9/22

Clock Cycle 17990:
Completed 10/22

Clock Cycle 17991:
Completed 11/22

Clock Cycle 17992:
Completed 12/22

Clock Cycle 17993:
Completed 13/22

Clock Cycle 17994:
Completed 14/22

Clock Cycle 17995:
Completed 15/22

Clock Cycle 17996:
Completed 16/22

Clock Cycle 17997:
Completed 17/22

Clock Cycle 17998:
Completed 18/22

Clock Cycle 17999:
Completed 19/22

Clock Cycle 18000:
Completed 20/22

Clock Cycle 18001:
Completed 21/22

Clock Cycle 18002:
Completed 22/22
$t2 = 0
Finished Instruction lw 732 $t2 on Line 2569

Clock Cycle 18003:
addi$t2,$t4,2092
$t2 = 4548

Clock Cycle 18004:
DRAM Request(Read) Issued for lw 3780 $t3 on Line 2571

Clock Cycle 18005:
Started lw 3780 $t3 on Line 2571
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t0,1868
$t2 = 8856

Clock Cycle 18006:
Completed 2/12
DRAM Request(Write) Issued for sw 1916 3012 on Line 2573

Clock Cycle 18007:
Completed 3/12
addi$t1,$t4,2916
$t1 = 5372

Clock Cycle 18008:
Completed 4/12
DRAM Request(Write) Issued for sw 1012 8856 on Line 2575

Clock Cycle 18009:
Completed 5/12
DRAM Request(Read) Issued for lw 1824 $t4 on Line 2576

Clock Cycle 18010:
Completed 6/12
DRAM Request(Write) Issued for sw 788 8856 on Line 2577

Clock Cycle 18011:
Completed 7/12

Clock Cycle 18012:
Completed 8/12

Clock Cycle 18013:
Completed 9/12

Clock Cycle 18014:
Completed 10/12

Clock Cycle 18015:
Completed 11/12

Clock Cycle 18016:
Completed 12/12
$t3 = 4900
Finished Instruction lw 3780 $t3 on Line 2571

Clock Cycle 18017:
Started sw 1916 3012 on Line 2573
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1300 $t3 on Line 2578

Clock Cycle 18018:
Completed 2/12

Clock Cycle 18019:
Completed 3/12

Clock Cycle 18020:
Completed 4/12

Clock Cycle 18021:
Completed 5/12

Clock Cycle 18022:
Completed 6/12

Clock Cycle 18023:
Completed 7/12

Clock Cycle 18024:
Completed 8/12

Clock Cycle 18025:
Completed 9/12

Clock Cycle 18026:
Completed 10/12

Clock Cycle 18027:
Completed 11/12

Clock Cycle 18028:
Completed 12/12
Finished Instruction sw 1916 3012 on Line 2573

Clock Cycle 18029:
Started lw 1824 $t4 on Line 2576
Completed 1/2

Clock Cycle 18030:
Completed 2/2
$t4 = 0
Finished Instruction lw 1824 $t4 on Line 2576

Clock Cycle 18031:
Started lw 1300 $t3 on Line 2578
Completed 1/2
DRAM Request(Read) Issued for lw 452 $t4 on Line 2579

Clock Cycle 18032:
Completed 2/2
$t3 = 3020
Finished Instruction lw 1300 $t3 on Line 2578
addi$t2,$t1,2888
$t2 = 8260

Clock Cycle 18033:
Started sw 1012 8856 on Line 2575
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 18034:
Completed 2/22

Clock Cycle 18035:
Completed 3/22

Clock Cycle 18036:
Completed 4/22

Clock Cycle 18037:
Completed 5/22

Clock Cycle 18038:
Completed 6/22

Clock Cycle 18039:
Completed 7/22

Clock Cycle 18040:
Completed 8/22

Clock Cycle 18041:
Completed 9/22

Clock Cycle 18042:
Completed 10/22
Memory at 1916 = 3012

Clock Cycle 18043:
Completed 11/22

Clock Cycle 18044:
Completed 12/22

Clock Cycle 18045:
Completed 13/22

Clock Cycle 18046:
Completed 14/22

Clock Cycle 18047:
Completed 15/22

Clock Cycle 18048:
Completed 16/22

Clock Cycle 18049:
Completed 17/22

Clock Cycle 18050:
Completed 18/22

Clock Cycle 18051:
Completed 19/22

Clock Cycle 18052:
Completed 20/22

Clock Cycle 18053:
Completed 21/22

Clock Cycle 18054:
Completed 22/22
Finished Instruction sw 1012 8856 on Line 2575

Clock Cycle 18055:
Started lw 452 $t4 on Line 2579
Completed 1/2

Clock Cycle 18056:
Completed 2/2
$t4 = 0
Finished Instruction lw 452 $t4 on Line 2579

Clock Cycle 18057:
Started sw 788 8856 on Line 2577
Completed 1/2
DRAM Request(Read) Issued for lw 2772 $t4 on Line 2581

Clock Cycle 18058:
Completed 2/2
Finished Instruction sw 788 8856 on Line 2577

Clock Cycle 18059:
Started lw 2772 $t4 on Line 2581
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 18060:
Completed 2/22

Clock Cycle 18061:
Completed 3/22

Clock Cycle 18062:
Completed 4/22

Clock Cycle 18063:
Completed 5/22

Clock Cycle 18064:
Completed 6/22

Clock Cycle 18065:
Completed 7/22

Clock Cycle 18066:
Completed 8/22

Clock Cycle 18067:
Completed 9/22

Clock Cycle 18068:
Completed 10/22
Memory at 788 = 8856
Memory at 1012 = 8856

Clock Cycle 18069:
Completed 11/22

Clock Cycle 18070:
Completed 12/22

Clock Cycle 18071:
Completed 13/22

Clock Cycle 18072:
Completed 14/22

Clock Cycle 18073:
Completed 15/22

Clock Cycle 18074:
Completed 16/22

Clock Cycle 18075:
Completed 17/22

Clock Cycle 18076:
Completed 18/22

Clock Cycle 18077:
Completed 19/22

Clock Cycle 18078:
Completed 20/22

Clock Cycle 18079:
Completed 21/22

Clock Cycle 18080:
Completed 22/22
$t4 = 0
Finished Instruction lw 2772 $t4 on Line 2581

Clock Cycle 18081:
addi$t4,$t3,3168
$t4 = 6188

Clock Cycle 18082:
DRAM Request(Read) Issued for lw 2420 $t4 on Line 2583

Clock Cycle 18083:
Started lw 2420 $t4 on Line 2583
Completed 1/2
addi$t2,$t3,3868
$t2 = 6888

Clock Cycle 18084:
Completed 2/2
$t4 = 0
Finished Instruction lw 2420 $t4 on Line 2583
DRAM Request(Read) Issued for lw 1456 $t2 on Line 2585

Clock Cycle 18085:
Started lw 1456 $t2 on Line 2585
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2792 6988 on Line 2586

Clock Cycle 18086:
Completed 2/12
addi$t0,$t0,1716
$t0 = 8704

Clock Cycle 18087:
Completed 3/12
DRAM Request(Write) Issued for sw 1760 5372 on Line 2588

Clock Cycle 18088:
Completed 4/12
addi$t0,$t0,1192
$t0 = 9896

Clock Cycle 18089:
Completed 5/12
DRAM Request(Read) Issued for lw 3652 $t3 on Line 2590

Clock Cycle 18090:
Completed 6/12

Clock Cycle 18091:
Completed 7/12

Clock Cycle 18092:
Completed 8/12

Clock Cycle 18093:
Completed 9/12

Clock Cycle 18094:
Completed 10/12

Clock Cycle 18095:
Completed 11/12

Clock Cycle 18096:
Completed 12/12
$t2 = 0
Finished Instruction lw 1456 $t2 on Line 2585

Clock Cycle 18097:
Started sw 1760 5372 on Line 2588
Completed 1/2
addi$t2,$t2,1356
$t2 = 1356

Clock Cycle 18098:
Completed 2/2
Finished Instruction sw 1760 5372 on Line 2588
DRAM Request(Write) Issued for sw 84 0 on Line 2592

Clock Cycle 18099:
Started sw 2792 6988 on Line 2586
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1528 $t1 on Line 2593

Clock Cycle 18100:
Completed 2/22
DRAM Request(Write) Issued for sw 2476 1356 on Line 2594

Clock Cycle 18101:
Completed 3/22

Clock Cycle 18102:
Completed 4/22

Clock Cycle 18103:
Completed 5/22

Clock Cycle 18104:
Completed 6/22

Clock Cycle 18105:
Completed 7/22

Clock Cycle 18106:
Completed 8/22

Clock Cycle 18107:
Completed 9/22

Clock Cycle 18108:
Completed 10/22
Memory at 1760 = 5372

Clock Cycle 18109:
Completed 11/22

Clock Cycle 18110:
Completed 12/22

Clock Cycle 18111:
Completed 13/22

Clock Cycle 18112:
Completed 14/22

Clock Cycle 18113:
Completed 15/22

Clock Cycle 18114:
Completed 16/22

Clock Cycle 18115:
Completed 17/22

Clock Cycle 18116:
Completed 18/22

Clock Cycle 18117:
Completed 19/22

Clock Cycle 18118:
Completed 20/22

Clock Cycle 18119:
Completed 21/22

Clock Cycle 18120:
Completed 22/22
Finished Instruction sw 2792 6988 on Line 2586

Clock Cycle 18121:
Started sw 2476 1356 on Line 2594
Completed 1/2

Clock Cycle 18122:
Completed 2/2
Finished Instruction sw 2476 1356 on Line 2594

Clock Cycle 18123:
Started lw 1528 $t1 on Line 2593
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 18124:
Completed 2/22

Clock Cycle 18125:
Completed 3/22

Clock Cycle 18126:
Completed 4/22

Clock Cycle 18127:
Completed 5/22

Clock Cycle 18128:
Completed 6/22

Clock Cycle 18129:
Completed 7/22

Clock Cycle 18130:
Completed 8/22

Clock Cycle 18131:
Completed 9/22

Clock Cycle 18132:
Completed 10/22
Memory at 2476 = 1356
Memory at 2792 = 6988

Clock Cycle 18133:
Completed 11/22

Clock Cycle 18134:
Completed 12/22

Clock Cycle 18135:
Completed 13/22

Clock Cycle 18136:
Completed 14/22

Clock Cycle 18137:
Completed 15/22

Clock Cycle 18138:
Completed 16/22

Clock Cycle 18139:
Completed 17/22

Clock Cycle 18140:
Completed 18/22

Clock Cycle 18141:
Completed 19/22

Clock Cycle 18142:
Completed 20/22

Clock Cycle 18143:
Completed 21/22

Clock Cycle 18144:
Completed 22/22
$t1 = 0
Finished Instruction lw 1528 $t1 on Line 2593

Clock Cycle 18145:
Started lw 3652 $t3 on Line 2590
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3632 0 on Line 2595

Clock Cycle 18146:
Completed 2/12
addi$t4,$t2,1488
$t4 = 2844

Clock Cycle 18147:
Completed 3/12
DRAM Request(Read) Issued for lw 2636 $t2 on Line 2597

Clock Cycle 18148:
Completed 4/12

Clock Cycle 18149:
Completed 5/12

Clock Cycle 18150:
Completed 6/12

Clock Cycle 18151:
Completed 7/12

Clock Cycle 18152:
Completed 8/12

Clock Cycle 18153:
Completed 9/12

Clock Cycle 18154:
Completed 10/12

Clock Cycle 18155:
Completed 11/12

Clock Cycle 18156:
Completed 12/12
$t3 = 1524
Finished Instruction lw 3652 $t3 on Line 2590

Clock Cycle 18157:
Started sw 3632 0 on Line 2595
Completed 1/2

Clock Cycle 18158:
Completed 2/2
Finished Instruction sw 3632 0 on Line 2595

Clock Cycle 18159:
Started lw 2636 $t2 on Line 2597
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 18160:
Completed 2/22

Clock Cycle 18161:
Completed 3/22

Clock Cycle 18162:
Completed 4/22

Clock Cycle 18163:
Completed 5/22

Clock Cycle 18164:
Completed 6/22

Clock Cycle 18165:
Completed 7/22

Clock Cycle 18166:
Completed 8/22

Clock Cycle 18167:
Completed 9/22

Clock Cycle 18168:
Completed 10/22

Clock Cycle 18169:
Completed 11/22

Clock Cycle 18170:
Completed 12/22

Clock Cycle 18171:
Completed 13/22

Clock Cycle 18172:
Completed 14/22

Clock Cycle 18173:
Completed 15/22

Clock Cycle 18174:
Completed 16/22

Clock Cycle 18175:
Completed 17/22

Clock Cycle 18176:
Completed 18/22

Clock Cycle 18177:
Completed 19/22

Clock Cycle 18178:
Completed 20/22

Clock Cycle 18179:
Completed 21/22

Clock Cycle 18180:
Completed 22/22
$t2 = 2520
Finished Instruction lw 2636 $t2 on Line 2597

Clock Cycle 18181:
Started sw 84 0 on Line 2592
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2280 $t2 on Line 2598

Clock Cycle 18182:
Completed 2/12
DRAM Request(Read) Issued for lw 1648 $t1 on Line 2599

Clock Cycle 18183:
Completed 3/12

Clock Cycle 18184:
Completed 4/12

Clock Cycle 18185:
Completed 5/12

Clock Cycle 18186:
Completed 6/12

Clock Cycle 18187:
Completed 7/12

Clock Cycle 18188:
Completed 8/12

Clock Cycle 18189:
Completed 9/12

Clock Cycle 18190:
Completed 10/12

Clock Cycle 18191:
Completed 11/12

Clock Cycle 18192:
Completed 12/12
Finished Instruction sw 84 0 on Line 2592

Clock Cycle 18193:
Started lw 1648 $t1 on Line 2599
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 18194:
Completed 2/22

Clock Cycle 18195:
Completed 3/22

Clock Cycle 18196:
Completed 4/22

Clock Cycle 18197:
Completed 5/22

Clock Cycle 18198:
Completed 6/22

Clock Cycle 18199:
Completed 7/22

Clock Cycle 18200:
Completed 8/22

Clock Cycle 18201:
Completed 9/22

Clock Cycle 18202:
Completed 10/22

Clock Cycle 18203:
Completed 11/22

Clock Cycle 18204:
Completed 12/22

Clock Cycle 18205:
Completed 13/22

Clock Cycle 18206:
Completed 14/22

Clock Cycle 18207:
Completed 15/22

Clock Cycle 18208:
Completed 16/22

Clock Cycle 18209:
Completed 17/22

Clock Cycle 18210:
Completed 18/22

Clock Cycle 18211:
Completed 19/22

Clock Cycle 18212:
Completed 20/22

Clock Cycle 18213:
Completed 21/22

Clock Cycle 18214:
Completed 22/22
$t1 = 0
Finished Instruction lw 1648 $t1 on Line 2599

Clock Cycle 18215:
Started lw 2280 $t2 on Line 2598
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1336 0 on Line 2600

Clock Cycle 18216:
Completed 2/12
DRAM Request(Write) Issued for sw 692 9896 on Line 2601

Clock Cycle 18217:
Completed 3/12

Clock Cycle 18218:
Completed 4/12

Clock Cycle 18219:
Completed 5/12

Clock Cycle 18220:
Completed 6/12

Clock Cycle 18221:
Completed 7/12

Clock Cycle 18222:
Completed 8/12

Clock Cycle 18223:
Completed 9/12

Clock Cycle 18224:
Completed 10/12

Clock Cycle 18225:
Completed 11/12

Clock Cycle 18226:
Completed 12/12
$t2 = 7536
Finished Instruction lw 2280 $t2 on Line 2598

Clock Cycle 18227:
Started sw 1336 0 on Line 2600
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t1,2036
$t2 = 2036

Clock Cycle 18228:
Completed 2/12
DRAM Request(Read) Issued for lw 3100 $t2 on Line 2603

Clock Cycle 18229:
Completed 3/12

Clock Cycle 18230:
Completed 4/12

Clock Cycle 18231:
Completed 5/12

Clock Cycle 18232:
Completed 6/12

Clock Cycle 18233:
Completed 7/12

Clock Cycle 18234:
Completed 8/12

Clock Cycle 18235:
Completed 9/12

Clock Cycle 18236:
Completed 10/12

Clock Cycle 18237:
Completed 11/12

Clock Cycle 18238:
Completed 12/12
Finished Instruction sw 1336 0 on Line 2600

Clock Cycle 18239:
Started lw 3100 $t2 on Line 2603
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 18240:
Completed 2/22

Clock Cycle 18241:
Completed 3/22

Clock Cycle 18242:
Completed 4/22

Clock Cycle 18243:
Completed 5/22

Clock Cycle 18244:
Completed 6/22

Clock Cycle 18245:
Completed 7/22

Clock Cycle 18246:
Completed 8/22

Clock Cycle 18247:
Completed 9/22

Clock Cycle 18248:
Completed 10/22
Memory at 1336 = 0

Clock Cycle 18249:
Completed 11/22

Clock Cycle 18250:
Completed 12/22

Clock Cycle 18251:
Completed 13/22

Clock Cycle 18252:
Completed 14/22

Clock Cycle 18253:
Completed 15/22

Clock Cycle 18254:
Completed 16/22

Clock Cycle 18255:
Completed 17/22

Clock Cycle 18256:
Completed 18/22

Clock Cycle 18257:
Completed 19/22

Clock Cycle 18258:
Completed 20/22

Clock Cycle 18259:
Completed 21/22

Clock Cycle 18260:
Completed 22/22
$t2 = 6568
Finished Instruction lw 3100 $t2 on Line 2603

Clock Cycle 18261:
Started sw 692 9896 on Line 2601
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t4,3760
$t2 = 6604

Clock Cycle 18262:
Completed 2/12
addi$t1,$t2,3952
$t1 = 10556

Clock Cycle 18263:
Completed 3/12
addi$t1,$t1,1564
$t1 = 12120

Clock Cycle 18264:
Completed 4/12
DRAM Request(Write) Issued for sw 1028 9896 on Line 2607

Clock Cycle 18265:
Completed 5/12
DRAM Request(Read) Issued for lw 2200 $t4 on Line 2608

Clock Cycle 18266:
Completed 6/12
DRAM Request(Write) Issued for sw 1128 12120 on Line 2609

Clock Cycle 18267:
Completed 7/12
DRAM Request(Write) Issued for sw 596 1524 on Line 2610

Clock Cycle 18268:
Completed 8/12
DRAM Request(Write) Issued for sw 2368 6604 on Line 2611

Clock Cycle 18269:
Completed 9/12

Clock Cycle 18270:
Completed 10/12

Clock Cycle 18271:
Completed 11/12

Clock Cycle 18272:
Completed 12/12
Finished Instruction sw 692 9896 on Line 2601

Clock Cycle 18273:
Started sw 596 1524 on Line 2610
Completed 1/2

Clock Cycle 18274:
Completed 2/2
Finished Instruction sw 596 1524 on Line 2610

Clock Cycle 18275:
Started lw 2200 $t4 on Line 2608
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 18276:
Completed 2/22

Clock Cycle 18277:
Completed 3/22

Clock Cycle 18278:
Completed 4/22

Clock Cycle 18279:
Completed 5/22

Clock Cycle 18280:
Completed 6/22

Clock Cycle 18281:
Completed 7/22

Clock Cycle 18282:
Completed 8/22

Clock Cycle 18283:
Completed 9/22

Clock Cycle 18284:
Completed 10/22
Memory at 596 = 1524
Memory at 692 = 9896

Clock Cycle 18285:
Completed 11/22

Clock Cycle 18286:
Completed 12/22

Clock Cycle 18287:
Completed 13/22

Clock Cycle 18288:
Completed 14/22

Clock Cycle 18289:
Completed 15/22

Clock Cycle 18290:
Completed 16/22

Clock Cycle 18291:
Completed 17/22

Clock Cycle 18292:
Completed 18/22

Clock Cycle 18293:
Completed 19/22

Clock Cycle 18294:
Completed 20/22

Clock Cycle 18295:
Completed 21/22

Clock Cycle 18296:
Completed 22/22
$t4 = 1476
Finished Instruction lw 2200 $t4 on Line 2608

Clock Cycle 18297:
Started sw 2368 6604 on Line 2611
Completed 1/2
DRAM Request(Write) Issued for sw 344 1476 on Line 2612

Clock Cycle 18298:
Completed 2/2
Finished Instruction sw 2368 6604 on Line 2611
addi$t2,$t0,3568
$t2 = 13464

Clock Cycle 18299:
Started sw 1028 9896 on Line 2607
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 556 1524 on Line 2614

Clock Cycle 18300:
Completed 2/22
DRAM Request(Write) Issued for sw 484 9896 on Line 2615

Clock Cycle 18301:
Completed 3/22
addi$t2,$t3,2200
$t2 = 3724

Clock Cycle 18302:
Completed 4/22
addi$t3,$t4,2776
$t3 = 4252

Clock Cycle 18303:
Completed 5/22
DRAM Request(Write) Issued for sw 3660 3724 on Line 2618

Clock Cycle 18304:
Completed 6/22
DRAM Request(Write) Issued for sw 856 1476 on Line 2619

Clock Cycle 18305:
Completed 7/22
DRAM Request(Write) Issued for sw 2328 9896 on Line 2620

Clock Cycle 18306:
Completed 8/22
DRAM Request(Read) Issued for lw 3072 $t0 on Line 2621

Clock Cycle 18307:
Completed 9/22
DRAM Request(Write) Issued for sw 636 1476 on Line 2622

Clock Cycle 18308:
Completed 10/22
Memory at 2368 = 6604
addi$t2,$t1,3764
$t2 = 15884

Clock Cycle 18309:
Completed 11/22
DRAM Request(Write) Issued for sw 2140 1476 on Line 2624

Clock Cycle 18310:
Completed 12/22
DRAM Request(Read) Issued for lw 1212 $t3 on Line 2625

Clock Cycle 18311:
Completed 13/22
DRAM Request(Read) Issued for lw 104 $t1 on Line 2626

Clock Cycle 18312:
Completed 14/22

Clock Cycle 18313:
Completed 15/22

Clock Cycle 18314:
Completed 16/22

Clock Cycle 18315:
Completed 17/22

Clock Cycle 18316:
Completed 18/22

Clock Cycle 18317:
Completed 19/22

Clock Cycle 18318:
Completed 20/22

Clock Cycle 18319:
Completed 21/22

Clock Cycle 18320:
Completed 22/22
Finished Instruction sw 1028 9896 on Line 2607

Clock Cycle 18321:
Started lw 1212 $t3 on Line 2625
Completed 1/2

Clock Cycle 18322:
Completed 2/2
$t3 = 0
Finished Instruction lw 1212 $t3 on Line 2625

Clock Cycle 18323:
Started sw 1128 12120 on Line 2609
Completed 1/2
DRAM Request(Write) Issued for sw 480 0 on Line 2627

Clock Cycle 18324:
Completed 2/2
Finished Instruction sw 1128 12120 on Line 2609
DRAM Request(Write) Issued for sw 1016 0 on Line 2628

Clock Cycle 18325:
Started sw 344 1476 on Line 2612
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1780 15884 on Line 2629

Clock Cycle 18326:
Completed 2/22

Clock Cycle 18327:
Completed 3/22

Clock Cycle 18328:
Completed 4/22

Clock Cycle 18329:
Completed 5/22

Clock Cycle 18330:
Completed 6/22

Clock Cycle 18331:
Completed 7/22

Clock Cycle 18332:
Completed 8/22

Clock Cycle 18333:
Completed 9/22

Clock Cycle 18334:
Completed 10/22
Memory at 1028 = 9896
Memory at 1128 = 12120

Clock Cycle 18335:
Completed 11/22

Clock Cycle 18336:
Completed 12/22

Clock Cycle 18337:
Completed 13/22

Clock Cycle 18338:
Completed 14/22

Clock Cycle 18339:
Completed 15/22

Clock Cycle 18340:
Completed 16/22

Clock Cycle 18341:
Completed 17/22

Clock Cycle 18342:
Completed 18/22

Clock Cycle 18343:
Completed 19/22

Clock Cycle 18344:
Completed 20/22

Clock Cycle 18345:
Completed 21/22

Clock Cycle 18346:
Completed 22/22
Finished Instruction sw 344 1476 on Line 2612

Clock Cycle 18347:
Started sw 556 1524 on Line 2614
Completed 1/2

Clock Cycle 18348:
Completed 2/2
Finished Instruction sw 556 1524 on Line 2614

Clock Cycle 18349:
Started sw 484 9896 on Line 2615
Completed 1/2

Clock Cycle 18350:
Completed 2/2
Finished Instruction sw 484 9896 on Line 2615

Clock Cycle 18351:
Started sw 856 1476 on Line 2619
Completed 1/2

Clock Cycle 18352:
Completed 2/2
Finished Instruction sw 856 1476 on Line 2619

Clock Cycle 18353:
Started sw 636 1476 on Line 2622
Completed 1/2

Clock Cycle 18354:
Completed 2/2
Finished Instruction sw 636 1476 on Line 2622

Clock Cycle 18355:
Started lw 104 $t1 on Line 2626
Completed 1/2

Clock Cycle 18356:
Completed 2/2
$t1 = 1048
Finished Instruction lw 104 $t1 on Line 2626

Clock Cycle 18357:
Started sw 480 0 on Line 2627
Completed 1/2

Clock Cycle 18358:
Completed 2/2
Finished Instruction sw 480 0 on Line 2627

Clock Cycle 18359:
Started sw 1016 0 on Line 2628
Completed 1/2

Clock Cycle 18360:
Completed 2/2
Finished Instruction sw 1016 0 on Line 2628

Clock Cycle 18361:
Started sw 3660 3724 on Line 2618
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 18362:
Completed 2/22

Clock Cycle 18363:
Completed 3/22

Clock Cycle 18364:
Completed 4/22

Clock Cycle 18365:
Completed 5/22

Clock Cycle 18366:
Completed 6/22

Clock Cycle 18367:
Completed 7/22

Clock Cycle 18368:
Completed 8/22

Clock Cycle 18369:
Completed 9/22

Clock Cycle 18370:
Completed 10/22
Memory at 344 = 1476
Memory at 480 = 0
Memory at 484 = 9896
Memory at 556 = 1524
Memory at 636 = 1476
Memory at 856 = 1476
Memory at 1016 = 0

Clock Cycle 18371:
Completed 11/22

Clock Cycle 18372:
Completed 12/22

Clock Cycle 18373:
Completed 13/22

Clock Cycle 18374:
Completed 14/22

Clock Cycle 18375:
Completed 15/22

Clock Cycle 18376:
Completed 16/22

Clock Cycle 18377:
Completed 17/22

Clock Cycle 18378:
Completed 18/22

Clock Cycle 18379:
Completed 19/22

Clock Cycle 18380:
Completed 20/22

Clock Cycle 18381:
Completed 21/22

Clock Cycle 18382:
Completed 22/22
Finished Instruction sw 3660 3724 on Line 2618

Clock Cycle 18383:
Started lw 3072 $t0 on Line 2621
Completed 1/2

Clock Cycle 18384:
Completed 2/2
$t0 = 0
Finished Instruction lw 3072 $t0 on Line 2621

Clock Cycle 18385:
Started sw 2328 9896 on Line 2620
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 36 $t0 on Line 2630

Clock Cycle 18386:
Completed 2/22

Clock Cycle 18387:
Completed 3/22

Clock Cycle 18388:
Completed 4/22

Clock Cycle 18389:
Completed 5/22

Clock Cycle 18390:
Completed 6/22

Clock Cycle 18391:
Completed 7/22

Clock Cycle 18392:
Completed 8/22

Clock Cycle 18393:
Completed 9/22

Clock Cycle 18394:
Completed 10/22
Memory at 3660 = 3724

Clock Cycle 18395:
Completed 11/22

Clock Cycle 18396:
Completed 12/22

Clock Cycle 18397:
Completed 13/22

Clock Cycle 18398:
Completed 14/22

Clock Cycle 18399:
Completed 15/22

Clock Cycle 18400:
Completed 16/22

Clock Cycle 18401:
Completed 17/22

Clock Cycle 18402:
Completed 18/22

Clock Cycle 18403:
Completed 19/22

Clock Cycle 18404:
Completed 20/22

Clock Cycle 18405:
Completed 21/22

Clock Cycle 18406:
Completed 22/22
Finished Instruction sw 2328 9896 on Line 2620

Clock Cycle 18407:
Started sw 2140 1476 on Line 2624
Completed 1/2

Clock Cycle 18408:
Completed 2/2
Finished Instruction sw 2140 1476 on Line 2624

Clock Cycle 18409:
Started lw 36 $t0 on Line 2630
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 18410:
Completed 2/22

Clock Cycle 18411:
Completed 3/22

Clock Cycle 18412:
Completed 4/22

Clock Cycle 18413:
Completed 5/22

Clock Cycle 18414:
Completed 6/22

Clock Cycle 18415:
Completed 7/22

Clock Cycle 18416:
Completed 8/22

Clock Cycle 18417:
Completed 9/22

Clock Cycle 18418:
Completed 10/22
Memory at 2140 = 1476
Memory at 2328 = 9896

Clock Cycle 18419:
Completed 11/22

Clock Cycle 18420:
Completed 12/22

Clock Cycle 18421:
Completed 13/22

Clock Cycle 18422:
Completed 14/22

Clock Cycle 18423:
Completed 15/22

Clock Cycle 18424:
Completed 16/22

Clock Cycle 18425:
Completed 17/22

Clock Cycle 18426:
Completed 18/22

Clock Cycle 18427:
Completed 19/22

Clock Cycle 18428:
Completed 20/22

Clock Cycle 18429:
Completed 21/22

Clock Cycle 18430:
Completed 22/22
$t0 = 0
Finished Instruction lw 36 $t0 on Line 2630

Clock Cycle 18431:
Started sw 1780 15884 on Line 2629
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t0,612
$t0 = 612

Clock Cycle 18432:
Completed 2/12
DRAM Request(Read) Issued for lw 2896 $t1 on Line 2632

Clock Cycle 18433:
Completed 3/12
DRAM Request(Write) Issued for sw 3968 0 on Line 2633

Clock Cycle 18434:
Completed 4/12

Clock Cycle 18435:
Completed 5/12

Clock Cycle 18436:
Completed 6/12

Clock Cycle 18437:
Completed 7/12

Clock Cycle 18438:
Completed 8/12

Clock Cycle 18439:
Completed 9/12

Clock Cycle 18440:
Completed 10/12

Clock Cycle 18441:
Completed 11/12

Clock Cycle 18442:
Completed 12/12
Finished Instruction sw 1780 15884 on Line 2629

Clock Cycle 18443:
Started lw 2896 $t1 on Line 2632
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 18444:
Completed 2/22

Clock Cycle 18445:
Completed 3/22

Clock Cycle 18446:
Completed 4/22

Clock Cycle 18447:
Completed 5/22

Clock Cycle 18448:
Completed 6/22

Clock Cycle 18449:
Completed 7/22

Clock Cycle 18450:
Completed 8/22

Clock Cycle 18451:
Completed 9/22

Clock Cycle 18452:
Completed 10/22
Memory at 1780 = 15884

Clock Cycle 18453:
Completed 11/22

Clock Cycle 18454:
Completed 12/22

Clock Cycle 18455:
Completed 13/22

Clock Cycle 18456:
Completed 14/22

Clock Cycle 18457:
Completed 15/22

Clock Cycle 18458:
Completed 16/22

Clock Cycle 18459:
Completed 17/22

Clock Cycle 18460:
Completed 18/22

Clock Cycle 18461:
Completed 19/22

Clock Cycle 18462:
Completed 20/22

Clock Cycle 18463:
Completed 21/22

Clock Cycle 18464:
Completed 22/22
$t1 = 3536
Finished Instruction lw 2896 $t1 on Line 2632

Clock Cycle 18465:
Started sw 3968 0 on Line 2633
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t1,852
$t3 = 4388

Clock Cycle 18466:
Completed 2/12
DRAM Request(Read) Issued for lw 1724 $t0 on Line 2635

Clock Cycle 18467:
Completed 3/12
DRAM Request(Read) Issued for lw 584 $t2 on Line 2636

Clock Cycle 18468:
Completed 4/12
DRAM Request(Read) Issued for lw 3932 $t1 on Line 2637

Clock Cycle 18469:
Completed 5/12

Clock Cycle 18470:
Completed 6/12

Clock Cycle 18471:
Completed 7/12

Clock Cycle 18472:
Completed 8/12

Clock Cycle 18473:
Completed 9/12

Clock Cycle 18474:
Completed 10/12

Clock Cycle 18475:
Completed 11/12

Clock Cycle 18476:
Completed 12/12
Finished Instruction sw 3968 0 on Line 2633

Clock Cycle 18477:
Started lw 3932 $t1 on Line 2637
Completed 1/2

Clock Cycle 18478:
Completed 2/2
$t1 = 4000
Finished Instruction lw 3932 $t1 on Line 2637

Clock Cycle 18479:
Started lw 1724 $t0 on Line 2635
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t1,$t4,1028
$t1 = 2504

Clock Cycle 18480:
Completed 2/22
addi$t1,$t4,3960
$t1 = 5436

Clock Cycle 18481:
Completed 3/22

Clock Cycle 18482:
Completed 4/22

Clock Cycle 18483:
Completed 5/22

Clock Cycle 18484:
Completed 6/22

Clock Cycle 18485:
Completed 7/22

Clock Cycle 18486:
Completed 8/22

Clock Cycle 18487:
Completed 9/22

Clock Cycle 18488:
Completed 10/22

Clock Cycle 18489:
Completed 11/22

Clock Cycle 18490:
Completed 12/22

Clock Cycle 18491:
Completed 13/22

Clock Cycle 18492:
Completed 14/22

Clock Cycle 18493:
Completed 15/22

Clock Cycle 18494:
Completed 16/22

Clock Cycle 18495:
Completed 17/22

Clock Cycle 18496:
Completed 18/22

Clock Cycle 18497:
Completed 19/22

Clock Cycle 18498:
Completed 20/22

Clock Cycle 18499:
Completed 21/22

Clock Cycle 18500:
Completed 22/22
$t0 = 2396
Finished Instruction lw 1724 $t0 on Line 2635

Clock Cycle 18501:
Started lw 584 $t2 on Line 2636
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1468 $t0 on Line 2640

Clock Cycle 18502:
Completed 2/12

Clock Cycle 18503:
Completed 3/12

Clock Cycle 18504:
Completed 4/12

Clock Cycle 18505:
Completed 5/12

Clock Cycle 18506:
Completed 6/12

Clock Cycle 18507:
Completed 7/12

Clock Cycle 18508:
Completed 8/12

Clock Cycle 18509:
Completed 9/12

Clock Cycle 18510:
Completed 10/12

Clock Cycle 18511:
Completed 11/12

Clock Cycle 18512:
Completed 12/12
$t2 = 0
Finished Instruction lw 584 $t2 on Line 2636

Clock Cycle 18513:
Started lw 1468 $t0 on Line 2640
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t2,3672
$t4 = 3672

Clock Cycle 18514:
Completed 2/12

Clock Cycle 18515:
Completed 3/12

Clock Cycle 18516:
Completed 4/12

Clock Cycle 18517:
Completed 5/12

Clock Cycle 18518:
Completed 6/12

Clock Cycle 18519:
Completed 7/12

Clock Cycle 18520:
Completed 8/12

Clock Cycle 18521:
Completed 9/12

Clock Cycle 18522:
Completed 10/12

Clock Cycle 18523:
Completed 11/12

Clock Cycle 18524:
Completed 12/12
$t0 = 0
Finished Instruction lw 1468 $t0 on Line 2640

Clock Cycle 18525:
addi$t0,$t3,2164
$t0 = 6552

Clock Cycle 18526:
DRAM Request(Read) Issued for lw 2916 $t2 on Line 2643

Clock Cycle 18527:
Started lw 2916 $t2 on Line 2643
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 808 4388 on Line 2644

Clock Cycle 18528:
Completed 2/12
addi$t4,$t1,2936
$t4 = 8372

Clock Cycle 18529:
Completed 3/12
addi$t3,$t1,3728
$t3 = 9164

Clock Cycle 18530:
Completed 4/12

Clock Cycle 18531:
Completed 5/12

Clock Cycle 18532:
Completed 6/12

Clock Cycle 18533:
Completed 7/12

Clock Cycle 18534:
Completed 8/12

Clock Cycle 18535:
Completed 9/12

Clock Cycle 18536:
Completed 10/12

Clock Cycle 18537:
Completed 11/12

Clock Cycle 18538:
Completed 12/12
$t2 = 0
Finished Instruction lw 2916 $t2 on Line 2643

Clock Cycle 18539:
Started sw 808 4388 on Line 2644
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1780 0 on Line 2647

Clock Cycle 18540:
Completed 2/12
DRAM Request(Write) Issued for sw 1828 8372 on Line 2648

Clock Cycle 18541:
Completed 3/12
DRAM Request(Read) Issued for lw 928 $t4 on Line 2649

Clock Cycle 18542:
Completed 4/12
addi$t2,$t0,3184
$t2 = 9736

Clock Cycle 18543:
Completed 5/12
addi$t0,$t2,2968
$t0 = 12704

Clock Cycle 18544:
Completed 6/12

Clock Cycle 18545:
Completed 7/12

Clock Cycle 18546:
Completed 8/12

Clock Cycle 18547:
Completed 9/12

Clock Cycle 18548:
Completed 10/12

Clock Cycle 18549:
Completed 11/12

Clock Cycle 18550:
Completed 12/12
Finished Instruction sw 808 4388 on Line 2644

Clock Cycle 18551:
Started lw 928 $t4 on Line 2649
Completed 1/2

Clock Cycle 18552:
Completed 2/2
$t4 = 0
Finished Instruction lw 928 $t4 on Line 2649

Clock Cycle 18553:
Started sw 1780 0 on Line 2647
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t4,68
$t2 = 68

Clock Cycle 18554:
Completed 2/22
addi$t0,$t3,712
$t0 = 9876

Clock Cycle 18555:
Completed 3/22
DRAM Request(Read) Issued for lw 3348 $t3 on Line 2654

Clock Cycle 18556:
Completed 4/22
DRAM Request(Write) Issued for sw 2480 5436 on Line 2655

Clock Cycle 18557:
Completed 5/22
DRAM Request(Read) Issued for lw 1396 $t1 on Line 2656

Clock Cycle 18558:
Completed 6/22

Clock Cycle 18559:
Completed 7/22

Clock Cycle 18560:
Completed 8/22

Clock Cycle 18561:
Completed 9/22

Clock Cycle 18562:
Completed 10/22
Memory at 808 = 4388

Clock Cycle 18563:
Completed 11/22

Clock Cycle 18564:
Completed 12/22

Clock Cycle 18565:
Completed 13/22

Clock Cycle 18566:
Completed 14/22

Clock Cycle 18567:
Completed 15/22

Clock Cycle 18568:
Completed 16/22

Clock Cycle 18569:
Completed 17/22

Clock Cycle 18570:
Completed 18/22

Clock Cycle 18571:
Completed 19/22

Clock Cycle 18572:
Completed 20/22

Clock Cycle 18573:
Completed 21/22

Clock Cycle 18574:
Completed 22/22
Finished Instruction sw 1780 0 on Line 2647

Clock Cycle 18575:
Started sw 1828 8372 on Line 2648
Completed 1/2

Clock Cycle 18576:
Completed 2/2
Finished Instruction sw 1828 8372 on Line 2648

Clock Cycle 18577:
Started lw 1396 $t1 on Line 2656
Completed 1/2

Clock Cycle 18578:
Completed 2/2
$t1 = 3172
Finished Instruction lw 1396 $t1 on Line 2656

Clock Cycle 18579:
Started lw 3348 $t3 on Line 2654
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 18580:
Completed 2/22

Clock Cycle 18581:
Completed 3/22

Clock Cycle 18582:
Completed 4/22

Clock Cycle 18583:
Completed 5/22

Clock Cycle 18584:
Completed 6/22

Clock Cycle 18585:
Completed 7/22

Clock Cycle 18586:
Completed 8/22

Clock Cycle 18587:
Completed 9/22

Clock Cycle 18588:
Completed 10/22
Memory at 1780 = 0
Memory at 1828 = 8372

Clock Cycle 18589:
Completed 11/22

Clock Cycle 18590:
Completed 12/22

Clock Cycle 18591:
Completed 13/22

Clock Cycle 18592:
Completed 14/22

Clock Cycle 18593:
Completed 15/22

Clock Cycle 18594:
Completed 16/22

Clock Cycle 18595:
Completed 17/22

Clock Cycle 18596:
Completed 18/22

Clock Cycle 18597:
Completed 19/22

Clock Cycle 18598:
Completed 20/22

Clock Cycle 18599:
Completed 21/22

Clock Cycle 18600:
Completed 22/22
$t3 = 388
Finished Instruction lw 3348 $t3 on Line 2654

Clock Cycle 18601:
Started sw 2480 5436 on Line 2655
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t3,960
$t4 = 1348

Clock Cycle 18602:
Completed 2/12
addi$t1,$t4,340
$t1 = 1688

Clock Cycle 18603:
Completed 3/12
addi$t4,$t0,2300
$t4 = 12176

Clock Cycle 18604:
Completed 4/12
addi$t1,$t0,2444
$t1 = 12320

Clock Cycle 18605:
Completed 5/12
DRAM Request(Write) Issued for sw 3156 388 on Line 2661

Clock Cycle 18606:
Completed 6/12
DRAM Request(Write) Issued for sw 1400 68 on Line 2662

Clock Cycle 18607:
Completed 7/12
addi$t3,$t0,1860
$t3 = 11736

Clock Cycle 18608:
Completed 8/12
addi$t0,$t1,924
$t0 = 13244

Clock Cycle 18609:
Completed 9/12
addi$t2,$t2,1572
$t2 = 1640

Clock Cycle 18610:
Completed 10/12
addi$t2,$t1,3632
$t2 = 15952

Clock Cycle 18611:
Completed 11/12
addi$t3,$t3,648
$t3 = 12384

Clock Cycle 18612:
Completed 12/12
Finished Instruction sw 2480 5436 on Line 2655
addi$t3,$t1,388
$t3 = 12708

Clock Cycle 18613:
Started sw 3156 388 on Line 2661
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t2,$t0,1156
$t2 = 14400

Clock Cycle 18614:
Completed 2/22
DRAM Request(Write) Issued for sw 584 12708 on Line 2670

Clock Cycle 18615:
Completed 3/22
addi$t4,$t2,3444
$t4 = 17844

Clock Cycle 18616:
Completed 4/22
addi$t4,$t2,1652
$t4 = 16052

Clock Cycle 18617:
Completed 5/22
DRAM Request(Write) Issued for sw 1832 14400 on Line 2673

Clock Cycle 18618:
Completed 6/22
DRAM Request(Read) Issued for lw 1320 $t2 on Line 2674

Clock Cycle 18619:
Completed 7/22
DRAM Request(Read) Issued for lw 3832 $t0 on Line 2675

Clock Cycle 18620:
Completed 8/22
DRAM Request(Write) Issued for sw 1392 12320 on Line 2676

Clock Cycle 18621:
Completed 9/22

Clock Cycle 18622:
Completed 10/22
Memory at 2480 = 5436

Clock Cycle 18623:
Completed 11/22

Clock Cycle 18624:
Completed 12/22

Clock Cycle 18625:
Completed 13/22

Clock Cycle 18626:
Completed 14/22

Clock Cycle 18627:
Completed 15/22

Clock Cycle 18628:
Completed 16/22

Clock Cycle 18629:
Completed 17/22

Clock Cycle 18630:
Completed 18/22

Clock Cycle 18631:
Completed 19/22

Clock Cycle 18632:
Completed 20/22

Clock Cycle 18633:
Completed 21/22

Clock Cycle 18634:
Completed 22/22
Finished Instruction sw 3156 388 on Line 2661

Clock Cycle 18635:
Started lw 3832 $t0 on Line 2675
Completed 1/2

Clock Cycle 18636:
Completed 2/2
$t0 = 1168
Finished Instruction lw 3832 $t0 on Line 2675

Clock Cycle 18637:
Started sw 1400 68 on Line 2662
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 18638:
Completed 2/22

Clock Cycle 18639:
Completed 3/22

Clock Cycle 18640:
Completed 4/22

Clock Cycle 18641:
Completed 5/22

Clock Cycle 18642:
Completed 6/22

Clock Cycle 18643:
Completed 7/22

Clock Cycle 18644:
Completed 8/22

Clock Cycle 18645:
Completed 9/22

Clock Cycle 18646:
Completed 10/22
Memory at 3156 = 388

Clock Cycle 18647:
Completed 11/22

Clock Cycle 18648:
Completed 12/22

Clock Cycle 18649:
Completed 13/22

Clock Cycle 18650:
Completed 14/22

Clock Cycle 18651:
Completed 15/22

Clock Cycle 18652:
Completed 16/22

Clock Cycle 18653:
Completed 17/22

Clock Cycle 18654:
Completed 18/22

Clock Cycle 18655:
Completed 19/22

Clock Cycle 18656:
Completed 20/22

Clock Cycle 18657:
Completed 21/22

Clock Cycle 18658:
Completed 22/22
Finished Instruction sw 1400 68 on Line 2662

Clock Cycle 18659:
Started lw 1320 $t2 on Line 2674
Completed 1/2

Clock Cycle 18660:
Completed 2/2
$t2 = 0
Finished Instruction lw 1320 $t2 on Line 2674

Clock Cycle 18661:
Started sw 1832 14400 on Line 2673
Completed 1/2
DRAM Request(Read) Issued for lw 2772 $t2 on Line 2677

Clock Cycle 18662:
Completed 2/2
Finished Instruction sw 1832 14400 on Line 2673
DRAM Request(Read) Issued for lw 3984 $t0 on Line 2678

Clock Cycle 18663:
Started sw 1392 12320 on Line 2676
Completed 1/2
DRAM Request(Read) Issued for lw 3564 $t3 on Line 2679

Clock Cycle 18664:
Completed 2/2
Finished Instruction sw 1392 12320 on Line 2676
DRAM Request(Write) Issued for sw 300 16052 on Line 2680

Clock Cycle 18665:
Started sw 584 12708 on Line 2670
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 18666:
Completed 2/22

Clock Cycle 18667:
Completed 3/22

Clock Cycle 18668:
Completed 4/22

Clock Cycle 18669:
Completed 5/22

Clock Cycle 18670:
Completed 6/22

Clock Cycle 18671:
Completed 7/22

Clock Cycle 18672:
Completed 8/22

Clock Cycle 18673:
Completed 9/22

Clock Cycle 18674:
Completed 10/22
Memory at 1392 = 12320
Memory at 1400 = 68
Memory at 1832 = 14400

Clock Cycle 18675:
Completed 11/22

Clock Cycle 18676:
Completed 12/22

Clock Cycle 18677:
Completed 13/22

Clock Cycle 18678:
Completed 14/22

Clock Cycle 18679:
Completed 15/22

Clock Cycle 18680:
Completed 16/22

Clock Cycle 18681:
Completed 17/22

Clock Cycle 18682:
Completed 18/22

Clock Cycle 18683:
Completed 19/22

Clock Cycle 18684:
Completed 20/22

Clock Cycle 18685:
Completed 21/22

Clock Cycle 18686:
Completed 22/22
Finished Instruction sw 584 12708 on Line 2670

Clock Cycle 18687:
Started sw 300 16052 on Line 2680
Completed 1/2

Clock Cycle 18688:
Completed 2/2
Finished Instruction sw 300 16052 on Line 2680

Clock Cycle 18689:
Started lw 3984 $t0 on Line 2678
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 18690:
Completed 2/22

Clock Cycle 18691:
Completed 3/22

Clock Cycle 18692:
Completed 4/22

Clock Cycle 18693:
Completed 5/22

Clock Cycle 18694:
Completed 6/22

Clock Cycle 18695:
Completed 7/22

Clock Cycle 18696:
Completed 8/22

Clock Cycle 18697:
Completed 9/22

Clock Cycle 18698:
Completed 10/22
Memory at 300 = 16052
Memory at 584 = 12708

Clock Cycle 18699:
Completed 11/22

Clock Cycle 18700:
Completed 12/22

Clock Cycle 18701:
Completed 13/22

Clock Cycle 18702:
Completed 14/22

Clock Cycle 18703:
Completed 15/22

Clock Cycle 18704:
Completed 16/22

Clock Cycle 18705:
Completed 17/22

Clock Cycle 18706:
Completed 18/22

Clock Cycle 18707:
Completed 19/22

Clock Cycle 18708:
Completed 20/22

Clock Cycle 18709:
Completed 21/22

Clock Cycle 18710:
Completed 22/22
$t0 = 0
Finished Instruction lw 3984 $t0 on Line 2678

Clock Cycle 18711:
Started lw 3564 $t3 on Line 2679
Completed 1/2

Clock Cycle 18712:
Completed 2/2
$t3 = 0
Finished Instruction lw 3564 $t3 on Line 2679

Clock Cycle 18713:
Started lw 2772 $t2 on Line 2677
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 18714:
Completed 2/12

Clock Cycle 18715:
Completed 3/12

Clock Cycle 18716:
Completed 4/12

Clock Cycle 18717:
Completed 5/12

Clock Cycle 18718:
Completed 6/12

Clock Cycle 18719:
Completed 7/12

Clock Cycle 18720:
Completed 8/12

Clock Cycle 18721:
Completed 9/12

Clock Cycle 18722:
Completed 10/12

Clock Cycle 18723:
Completed 11/12

Clock Cycle 18724:
Completed 12/12
$t2 = 0
Finished Instruction lw 2772 $t2 on Line 2677

Clock Cycle 18725:
addi$t0,$t2,1572
$t0 = 1572

Clock Cycle 18726:
DRAM Request(Read) Issued for lw 1832 $t4 on Line 2682

Clock Cycle 18727:
Started lw 1832 $t4 on Line 2682
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t0,1900
$t1 = 3472

Clock Cycle 18728:
Completed 2/12
addi$t1,$t0,3508
$t1 = 5080

Clock Cycle 18729:
Completed 3/12

Clock Cycle 18730:
Completed 4/12

Clock Cycle 18731:
Completed 5/12

Clock Cycle 18732:
Completed 6/12

Clock Cycle 18733:
Completed 7/12

Clock Cycle 18734:
Completed 8/12

Clock Cycle 18735:
Completed 9/12

Clock Cycle 18736:
Completed 10/12

Clock Cycle 18737:
Completed 11/12

Clock Cycle 18738:
Completed 12/12
$t4 = 14400
Finished Instruction lw 1832 $t4 on Line 2682

Clock Cycle 18739:
addi$t4,$t1,3048
$t4 = 8128

Clock Cycle 18740:
DRAM Request(Read) Issued for lw 2148 $t2 on Line 2686

Clock Cycle 18741:
Started lw 2148 $t2 on Line 2686
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 96 5080 on Line 2687

Clock Cycle 18742:
Completed 2/12
DRAM Request(Read) Issued for lw 1588 $t4 on Line 2688

Clock Cycle 18743:
Completed 3/12
DRAM Request(Read) Issued for lw 3916 $t0 on Line 2689

Clock Cycle 18744:
Completed 4/12

Clock Cycle 18745:
Completed 5/12

Clock Cycle 18746:
Completed 6/12

Clock Cycle 18747:
Completed 7/12

Clock Cycle 18748:
Completed 8/12

Clock Cycle 18749:
Completed 9/12

Clock Cycle 18750:
Completed 10/12

Clock Cycle 18751:
Completed 11/12

Clock Cycle 18752:
Completed 12/12
$t2 = 6260
Finished Instruction lw 2148 $t2 on Line 2686

Clock Cycle 18753:
Started lw 1588 $t4 on Line 2688
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 18754:
Completed 2/12

Clock Cycle 18755:
Completed 3/12

Clock Cycle 18756:
Completed 4/12

Clock Cycle 18757:
Completed 5/12

Clock Cycle 18758:
Completed 6/12

Clock Cycle 18759:
Completed 7/12

Clock Cycle 18760:
Completed 8/12

Clock Cycle 18761:
Completed 9/12

Clock Cycle 18762:
Completed 10/12

Clock Cycle 18763:
Completed 11/12

Clock Cycle 18764:
Completed 12/12
$t4 = 0
Finished Instruction lw 1588 $t4 on Line 2688

Clock Cycle 18765:
Started sw 96 5080 on Line 2687
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t1,2564
$t4 = 7644

Clock Cycle 18766:
Completed 2/12
DRAM Request(Write) Issued for sw 1552 0 on Line 2691

Clock Cycle 18767:
Completed 3/12
DRAM Request(Read) Issued for lw 2196 $t2 on Line 2692

Clock Cycle 18768:
Completed 4/12

Clock Cycle 18769:
Completed 5/12

Clock Cycle 18770:
Completed 6/12

Clock Cycle 18771:
Completed 7/12

Clock Cycle 18772:
Completed 8/12

Clock Cycle 18773:
Completed 9/12

Clock Cycle 18774:
Completed 10/12

Clock Cycle 18775:
Completed 11/12

Clock Cycle 18776:
Completed 12/12
Finished Instruction sw 96 5080 on Line 2687

Clock Cycle 18777:
Started lw 2196 $t2 on Line 2692
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 18778:
Completed 2/22

Clock Cycle 18779:
Completed 3/22

Clock Cycle 18780:
Completed 4/22

Clock Cycle 18781:
Completed 5/22

Clock Cycle 18782:
Completed 6/22

Clock Cycle 18783:
Completed 7/22

Clock Cycle 18784:
Completed 8/22

Clock Cycle 18785:
Completed 9/22

Clock Cycle 18786:
Completed 10/22
Memory at 96 = 5080

Clock Cycle 18787:
Completed 11/22

Clock Cycle 18788:
Completed 12/22

Clock Cycle 18789:
Completed 13/22

Clock Cycle 18790:
Completed 14/22

Clock Cycle 18791:
Completed 15/22

Clock Cycle 18792:
Completed 16/22

Clock Cycle 18793:
Completed 17/22

Clock Cycle 18794:
Completed 18/22

Clock Cycle 18795:
Completed 19/22

Clock Cycle 18796:
Completed 20/22

Clock Cycle 18797:
Completed 21/22

Clock Cycle 18798:
Completed 22/22
$t2 = 0
Finished Instruction lw 2196 $t2 on Line 2692

Clock Cycle 18799:
Started lw 3916 $t0 on Line 2689
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t2,3364
$t3 = 3364

Clock Cycle 18800:
Completed 2/12
DRAM Request(Write) Issued for sw 1572 5080 on Line 2694

Clock Cycle 18801:
Completed 3/12
addi$t1,$t1,3920
$t1 = 9000

Clock Cycle 18802:
Completed 4/12
DRAM Request(Write) Issued for sw 2120 3364 on Line 2696

Clock Cycle 18803:
Completed 5/12
DRAM Request(Write) Issued for sw 340 9000 on Line 2697

Clock Cycle 18804:
Completed 6/12
DRAM Request(Read) Issued for lw 1720 $t2 on Line 2698

Clock Cycle 18805:
Completed 7/12

Clock Cycle 18806:
Completed 8/12

Clock Cycle 18807:
Completed 9/12

Clock Cycle 18808:
Completed 10/12

Clock Cycle 18809:
Completed 11/12

Clock Cycle 18810:
Completed 12/12
$t0 = 1968
Finished Instruction lw 3916 $t0 on Line 2689

Clock Cycle 18811:
Started sw 1552 0 on Line 2691
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 604 1968 on Line 2699

Clock Cycle 18812:
Completed 2/12
DRAM Request(Write) Issued for sw 3144 7644 on Line 2700

Clock Cycle 18813:
Completed 3/12
DRAM Request(Write) Issued for sw 2888 7644 on Line 2701

Clock Cycle 18814:
Completed 4/12
DRAM Request(Read) Issued for lw 3020 $t0 on Line 2702

Clock Cycle 18815:
Completed 5/12

Clock Cycle 18816:
Completed 6/12

Clock Cycle 18817:
Completed 7/12

Clock Cycle 18818:
Completed 8/12

Clock Cycle 18819:
Completed 9/12

Clock Cycle 18820:
Completed 10/12

Clock Cycle 18821:
Completed 11/12

Clock Cycle 18822:
Completed 12/12
Finished Instruction sw 1552 0 on Line 2691

Clock Cycle 18823:
Started sw 1572 5080 on Line 2694
Completed 1/2

Clock Cycle 18824:
Completed 2/2
Finished Instruction sw 1572 5080 on Line 2694

Clock Cycle 18825:
Started lw 1720 $t2 on Line 2698
Completed 1/2

Clock Cycle 18826:
Completed 2/2
$t2 = 5808
Finished Instruction lw 1720 $t2 on Line 2698

Clock Cycle 18827:
Started sw 2120 3364 on Line 2696
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 18828:
Completed 2/22

Clock Cycle 18829:
Completed 3/22

Clock Cycle 18830:
Completed 4/22

Clock Cycle 18831:
Completed 5/22

Clock Cycle 18832:
Completed 6/22

Clock Cycle 18833:
Completed 7/22

Clock Cycle 18834:
Completed 8/22

Clock Cycle 18835:
Completed 9/22

Clock Cycle 18836:
Completed 10/22
Memory at 1572 = 5080

Clock Cycle 18837:
Completed 11/22

Clock Cycle 18838:
Completed 12/22

Clock Cycle 18839:
Completed 13/22

Clock Cycle 18840:
Completed 14/22

Clock Cycle 18841:
Completed 15/22

Clock Cycle 18842:
Completed 16/22

Clock Cycle 18843:
Completed 17/22

Clock Cycle 18844:
Completed 18/22

Clock Cycle 18845:
Completed 19/22

Clock Cycle 18846:
Completed 20/22

Clock Cycle 18847:
Completed 21/22

Clock Cycle 18848:
Completed 22/22
Finished Instruction sw 2120 3364 on Line 2696

Clock Cycle 18849:
Started lw 3020 $t0 on Line 2702
Completed 1/2

Clock Cycle 18850:
Completed 2/2
$t0 = 3408
Finished Instruction lw 3020 $t0 on Line 2702

Clock Cycle 18851:
Started sw 2888 7644 on Line 2701
Completed 1/2
DRAM Request(Read) Issued for lw 2176 $t0 on Line 2703

Clock Cycle 18852:
Completed 2/2
Finished Instruction sw 2888 7644 on Line 2701

Clock Cycle 18853:
Started lw 2176 $t0 on Line 2703
Completed 1/2

Clock Cycle 18854:
Completed 2/2
$t0 = 0
Finished Instruction lw 2176 $t0 on Line 2703

Clock Cycle 18855:
Started sw 340 9000 on Line 2697
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t4,3304
$t0 = 10948

Clock Cycle 18856:
Completed 2/22
addi$t4,$t1,472
$t4 = 9472

Clock Cycle 18857:
Completed 3/22
addi$t0,$t1,1608
$t0 = 10608

Clock Cycle 18858:
Completed 4/22
addi$t3,$t4,2996
$t3 = 12468

Clock Cycle 18859:
Completed 5/22
DRAM Request(Write) Issued for sw 2888 9472 on Line 2708

Clock Cycle 18860:
Completed 6/22
DRAM Request(Read) Issued for lw 2392 $t2 on Line 2709

Clock Cycle 18861:
Completed 7/22

Clock Cycle 18862:
Completed 8/22

Clock Cycle 18863:
Completed 9/22

Clock Cycle 18864:
Completed 10/22
Memory at 2120 = 3364
Memory at 2888 = 7644

Clock Cycle 18865:
Completed 11/22

Clock Cycle 18866:
Completed 12/22

Clock Cycle 18867:
Completed 13/22

Clock Cycle 18868:
Completed 14/22

Clock Cycle 18869:
Completed 15/22

Clock Cycle 18870:
Completed 16/22

Clock Cycle 18871:
Completed 17/22

Clock Cycle 18872:
Completed 18/22

Clock Cycle 18873:
Completed 19/22

Clock Cycle 18874:
Completed 20/22

Clock Cycle 18875:
Completed 21/22

Clock Cycle 18876:
Completed 22/22
Finished Instruction sw 340 9000 on Line 2697

Clock Cycle 18877:
Started sw 604 1968 on Line 2699
Completed 1/2

Clock Cycle 18878:
Completed 2/2
Finished Instruction sw 604 1968 on Line 2699

Clock Cycle 18879:
Started sw 2888 9472 on Line 2708
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 18880:
Completed 2/22

Clock Cycle 18881:
Completed 3/22

Clock Cycle 18882:
Completed 4/22

Clock Cycle 18883:
Completed 5/22

Clock Cycle 18884:
Completed 6/22

Clock Cycle 18885:
Completed 7/22

Clock Cycle 18886:
Completed 8/22

Clock Cycle 18887:
Completed 9/22

Clock Cycle 18888:
Completed 10/22
Memory at 340 = 9000
Memory at 604 = 1968

Clock Cycle 18889:
Completed 11/22

Clock Cycle 18890:
Completed 12/22

Clock Cycle 18891:
Completed 13/22

Clock Cycle 18892:
Completed 14/22

Clock Cycle 18893:
Completed 15/22

Clock Cycle 18894:
Completed 16/22

Clock Cycle 18895:
Completed 17/22

Clock Cycle 18896:
Completed 18/22

Clock Cycle 18897:
Completed 19/22

Clock Cycle 18898:
Completed 20/22

Clock Cycle 18899:
Completed 21/22

Clock Cycle 18900:
Completed 22/22
Finished Instruction sw 2888 9472 on Line 2708

Clock Cycle 18901:
Started lw 2392 $t2 on Line 2709
Completed 1/2

Clock Cycle 18902:
Completed 2/2
$t2 = 0
Finished Instruction lw 2392 $t2 on Line 2709

Clock Cycle 18903:
Started sw 3144 7644 on Line 2700
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t2,3184
$t1 = 3184

Clock Cycle 18904:
Completed 2/22
addi$t4,$t0,1756
$t4 = 12364

Clock Cycle 18905:
Completed 3/22
DRAM Request(Read) Issued for lw 3500 $t3 on Line 2712

Clock Cycle 18906:
Completed 4/22

Clock Cycle 18907:
Completed 5/22

Clock Cycle 18908:
Completed 6/22

Clock Cycle 18909:
Completed 7/22

Clock Cycle 18910:
Completed 8/22

Clock Cycle 18911:
Completed 9/22

Clock Cycle 18912:
Completed 10/22
Memory at 2888 = 9472

Clock Cycle 18913:
Completed 11/22

Clock Cycle 18914:
Completed 12/22

Clock Cycle 18915:
Completed 13/22

Clock Cycle 18916:
Completed 14/22

Clock Cycle 18917:
Completed 15/22

Clock Cycle 18918:
Completed 16/22

Clock Cycle 18919:
Completed 17/22

Clock Cycle 18920:
Completed 18/22

Clock Cycle 18921:
Completed 19/22

Clock Cycle 18922:
Completed 20/22

Clock Cycle 18923:
Completed 21/22

Clock Cycle 18924:
Completed 22/22
Finished Instruction sw 3144 7644 on Line 2700

Clock Cycle 18925:
Started lw 3500 $t3 on Line 2712
Completed 1/2

Clock Cycle 18926:
Completed 2/2
$t3 = 0
Finished Instruction lw 3500 $t3 on Line 2712

Clock Cycle 18927:
addi$t1,$t3,2364
$t1 = 2364

Clock Cycle 18928:
DRAM Request(Read) Issued for lw 3612 $t3 on Line 2714

Clock Cycle 18929:
Started lw 3612 $t3 on Line 2714
Completed 1/2

Clock Cycle 18930:
Completed 2/2
$t3 = 0
Finished Instruction lw 3612 $t3 on Line 2714

Clock Cycle 18931:
DRAM Request(Read) Issued for lw 1520 $t3 on Line 2715

Clock Cycle 18932:
Started lw 1520 $t3 on Line 2715
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1148 $t4 on Line 2716

Clock Cycle 18933:
Completed 2/22
DRAM Request(Write) Issued for sw 1332 10608 on Line 2717

Clock Cycle 18934:
Completed 3/22
addi$t2,$t2,396
$t2 = 396

Clock Cycle 18935:
Completed 4/22
DRAM Request(Write) Issued for sw 2728 10608 on Line 2719

Clock Cycle 18936:
Completed 5/22
DRAM Request(Write) Issued for sw 3956 10608 on Line 2720

Clock Cycle 18937:
Completed 6/22
DRAM Request(Write) Issued for sw 3584 396 on Line 2721

Clock Cycle 18938:
Completed 7/22
addi$t2,$t1,2664
$t2 = 5028

Clock Cycle 18939:
Completed 8/22

Clock Cycle 18940:
Completed 9/22

Clock Cycle 18941:
Completed 10/22
Memory at 3144 = 7644

Clock Cycle 18942:
Completed 11/22

Clock Cycle 18943:
Completed 12/22

Clock Cycle 18944:
Completed 13/22

Clock Cycle 18945:
Completed 14/22

Clock Cycle 18946:
Completed 15/22

Clock Cycle 18947:
Completed 16/22

Clock Cycle 18948:
Completed 17/22

Clock Cycle 18949:
Completed 18/22

Clock Cycle 18950:
Completed 19/22

Clock Cycle 18951:
Completed 20/22

Clock Cycle 18952:
Completed 21/22

Clock Cycle 18953:
Completed 22/22
$t3 = 0
Finished Instruction lw 1520 $t3 on Line 2715

Clock Cycle 18954:
Started lw 1148 $t4 on Line 2716
Completed 1/2

Clock Cycle 18955:
Completed 2/2
$t4 = 0
Finished Instruction lw 1148 $t4 on Line 2716

Clock Cycle 18956:
Started sw 1332 10608 on Line 2717
Completed 1/2
addi$t4,$t0,2048
$t4 = 12656

Clock Cycle 18957:
Completed 2/2
Finished Instruction sw 1332 10608 on Line 2717
addi$t1,$t1,3084
$t1 = 5448

Clock Cycle 18958:
Started sw 2728 10608 on Line 2719
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2076 $t1 on Line 2725

Clock Cycle 18959:
Completed 2/22
DRAM Request(Write) Issued for sw 612 0 on Line 2726

Clock Cycle 18960:
Completed 3/22
DRAM Request(Read) Issued for lw 84 $t4 on Line 2727

Clock Cycle 18961:
Completed 4/22
DRAM Request(Read) Issued for lw 2156 $t3 on Line 2728

Clock Cycle 18962:
Completed 5/22
DRAM Request(Write) Issued for sw 796 10608 on Line 2729

Clock Cycle 18963:
Completed 6/22

Clock Cycle 18964:
Completed 7/22

Clock Cycle 18965:
Completed 8/22

Clock Cycle 18966:
Completed 9/22

Clock Cycle 18967:
Completed 10/22
Memory at 1332 = 10608

Clock Cycle 18968:
Completed 11/22

Clock Cycle 18969:
Completed 12/22

Clock Cycle 18970:
Completed 13/22

Clock Cycle 18971:
Completed 14/22

Clock Cycle 18972:
Completed 15/22

Clock Cycle 18973:
Completed 16/22

Clock Cycle 18974:
Completed 17/22

Clock Cycle 18975:
Completed 18/22

Clock Cycle 18976:
Completed 19/22

Clock Cycle 18977:
Completed 20/22

Clock Cycle 18978:
Completed 21/22

Clock Cycle 18979:
Completed 22/22
Finished Instruction sw 2728 10608 on Line 2719

Clock Cycle 18980:
Started lw 2076 $t1 on Line 2725
Completed 1/2

Clock Cycle 18981:
Completed 2/2
$t1 = 912
Finished Instruction lw 2076 $t1 on Line 2725

Clock Cycle 18982:
Started lw 2156 $t3 on Line 2728
Completed 1/2

Clock Cycle 18983:
Completed 2/2
$t3 = 0
Finished Instruction lw 2156 $t3 on Line 2728

Clock Cycle 18984:
Started sw 612 0 on Line 2726
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 18985:
Completed 2/22

Clock Cycle 18986:
Completed 3/22

Clock Cycle 18987:
Completed 4/22

Clock Cycle 18988:
Completed 5/22

Clock Cycle 18989:
Completed 6/22

Clock Cycle 18990:
Completed 7/22

Clock Cycle 18991:
Completed 8/22

Clock Cycle 18992:
Completed 9/22

Clock Cycle 18993:
Completed 10/22
Memory at 2728 = 10608

Clock Cycle 18994:
Completed 11/22

Clock Cycle 18995:
Completed 12/22

Clock Cycle 18996:
Completed 13/22

Clock Cycle 18997:
Completed 14/22

Clock Cycle 18998:
Completed 15/22

Clock Cycle 18999:
Completed 16/22

Clock Cycle 19000:
Completed 17/22

Clock Cycle 19001:
Completed 18/22

Clock Cycle 19002:
Completed 19/22

Clock Cycle 19003:
Completed 20/22

Clock Cycle 19004:
Completed 21/22

Clock Cycle 19005:
Completed 22/22
Finished Instruction sw 612 0 on Line 2726

Clock Cycle 19006:
Started lw 84 $t4 on Line 2727
Completed 1/2

Clock Cycle 19007:
Completed 2/2
$t4 = 0
Finished Instruction lw 84 $t4 on Line 2727

Clock Cycle 19008:
Started sw 796 10608 on Line 2729
Completed 1/2
DRAM Request(Write) Issued for sw 376 0 on Line 2730

Clock Cycle 19009:
Completed 2/2
Finished Instruction sw 796 10608 on Line 2729
addi$t2,$t4,3288
$t2 = 3288

Clock Cycle 19010:
Started sw 376 0 on Line 2730
Completed 1/2
DRAM Request(Read) Issued for lw 2768 $t0 on Line 2732

Clock Cycle 19011:
Completed 2/2
Finished Instruction sw 376 0 on Line 2730
DRAM Request(Read) Issued for lw 1328 $t2 on Line 2733

Clock Cycle 19012:
Started sw 3956 10608 on Line 2720
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 19013:
Completed 2/22

Clock Cycle 19014:
Completed 3/22

Clock Cycle 19015:
Completed 4/22

Clock Cycle 19016:
Completed 5/22

Clock Cycle 19017:
Completed 6/22

Clock Cycle 19018:
Completed 7/22

Clock Cycle 19019:
Completed 8/22

Clock Cycle 19020:
Completed 9/22

Clock Cycle 19021:
Completed 10/22
Memory at 376 = 0
Memory at 796 = 10608

Clock Cycle 19022:
Completed 11/22

Clock Cycle 19023:
Completed 12/22

Clock Cycle 19024:
Completed 13/22

Clock Cycle 19025:
Completed 14/22

Clock Cycle 19026:
Completed 15/22

Clock Cycle 19027:
Completed 16/22

Clock Cycle 19028:
Completed 17/22

Clock Cycle 19029:
Completed 18/22

Clock Cycle 19030:
Completed 19/22

Clock Cycle 19031:
Completed 20/22

Clock Cycle 19032:
Completed 21/22

Clock Cycle 19033:
Completed 22/22
Finished Instruction sw 3956 10608 on Line 2720

Clock Cycle 19034:
Started sw 3584 396 on Line 2721
Completed 1/2

Clock Cycle 19035:
Completed 2/2
Finished Instruction sw 3584 396 on Line 2721

Clock Cycle 19036:
Started lw 2768 $t0 on Line 2732
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 19037:
Completed 2/22

Clock Cycle 19038:
Completed 3/22

Clock Cycle 19039:
Completed 4/22

Clock Cycle 19040:
Completed 5/22

Clock Cycle 19041:
Completed 6/22

Clock Cycle 19042:
Completed 7/22

Clock Cycle 19043:
Completed 8/22

Clock Cycle 19044:
Completed 9/22

Clock Cycle 19045:
Completed 10/22
Memory at 3584 = 396
Memory at 3956 = 10608

Clock Cycle 19046:
Completed 11/22

Clock Cycle 19047:
Completed 12/22

Clock Cycle 19048:
Completed 13/22

Clock Cycle 19049:
Completed 14/22

Clock Cycle 19050:
Completed 15/22

Clock Cycle 19051:
Completed 16/22

Clock Cycle 19052:
Completed 17/22

Clock Cycle 19053:
Completed 18/22

Clock Cycle 19054:
Completed 19/22

Clock Cycle 19055:
Completed 20/22

Clock Cycle 19056:
Completed 21/22

Clock Cycle 19057:
Completed 22/22
$t0 = 0
Finished Instruction lw 2768 $t0 on Line 2732

Clock Cycle 19058:
Started lw 1328 $t2 on Line 2733
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t0,2284
$t1 = 2284

Clock Cycle 19059:
Completed 2/12

Clock Cycle 19060:
Completed 3/12

Clock Cycle 19061:
Completed 4/12

Clock Cycle 19062:
Completed 5/12

Clock Cycle 19063:
Completed 6/12

Clock Cycle 19064:
Completed 7/12

Clock Cycle 19065:
Completed 8/12

Clock Cycle 19066:
Completed 9/12

Clock Cycle 19067:
Completed 10/12

Clock Cycle 19068:
Completed 11/12

Clock Cycle 19069:
Completed 12/12
$t2 = 0
Finished Instruction lw 1328 $t2 on Line 2733

Clock Cycle 19070:
addi$t2,$t3,380
$t2 = 380

Clock Cycle 19071:
DRAM Request(Write) Issued for sw 2264 0 on Line 2736

Clock Cycle 19072:
Started sw 2264 0 on Line 2736
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t0,1744
$t0 = 1744

Clock Cycle 19073:
Completed 2/12
addi$t0,$t2,2356
$t0 = 2736

Clock Cycle 19074:
Completed 3/12
DRAM Request(Read) Issued for lw 1640 $t1 on Line 2739

Clock Cycle 19075:
Completed 4/12
DRAM Request(Read) Issued for lw 1696 $t2 on Line 2740

Clock Cycle 19076:
Completed 5/12

Clock Cycle 19077:
Completed 6/12

Clock Cycle 19078:
Completed 7/12

Clock Cycle 19079:
Completed 8/12

Clock Cycle 19080:
Completed 9/12

Clock Cycle 19081:
Completed 10/12

Clock Cycle 19082:
Completed 11/12

Clock Cycle 19083:
Completed 12/12
Finished Instruction sw 2264 0 on Line 2736

Clock Cycle 19084:
Started lw 1640 $t1 on Line 2739
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 19085:
Completed 2/22

Clock Cycle 19086:
Completed 3/22

Clock Cycle 19087:
Completed 4/22

Clock Cycle 19088:
Completed 5/22

Clock Cycle 19089:
Completed 6/22

Clock Cycle 19090:
Completed 7/22

Clock Cycle 19091:
Completed 8/22

Clock Cycle 19092:
Completed 9/22

Clock Cycle 19093:
Completed 10/22
Memory at 2264 = 0

Clock Cycle 19094:
Completed 11/22

Clock Cycle 19095:
Completed 12/22

Clock Cycle 19096:
Completed 13/22

Clock Cycle 19097:
Completed 14/22

Clock Cycle 19098:
Completed 15/22

Clock Cycle 19099:
Completed 16/22

Clock Cycle 19100:
Completed 17/22

Clock Cycle 19101:
Completed 18/22

Clock Cycle 19102:
Completed 19/22

Clock Cycle 19103:
Completed 20/22

Clock Cycle 19104:
Completed 21/22

Clock Cycle 19105:
Completed 22/22
$t1 = 0
Finished Instruction lw 1640 $t1 on Line 2739

Clock Cycle 19106:
Started lw 1696 $t2 on Line 2740
Completed 1/2

Clock Cycle 19107:
Completed 2/2
$t2 = 0
Finished Instruction lw 1696 $t2 on Line 2740

Clock Cycle 19108:
addi$t2,$t0,2304
$t2 = 5040

Clock Cycle 19109:
addi$t4,$t0,2884
$t4 = 5620

Clock Cycle 19110:
addi$t0,$t1,3552
$t0 = 3552

Clock Cycle 19111:
addi$t1,$t4,3152
$t1 = 8772

Clock Cycle 19112:
DRAM Request(Write) Issued for sw 2780 5620 on Line 2745

Clock Cycle 19113:
Started sw 2780 5620 on Line 2745
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t3,2164
$t1 = 2164

Clock Cycle 19114:
Completed 2/12
DRAM Request(Write) Issued for sw 724 3552 on Line 2747

Clock Cycle 19115:
Completed 3/12
DRAM Request(Write) Issued for sw 1936 0 on Line 2748

Clock Cycle 19116:
Completed 4/12
addi$t1,$t3,3844
$t1 = 3844

Clock Cycle 19117:
Completed 5/12
DRAM Request(Read) Issued for lw 3580 $t3 on Line 2750

Clock Cycle 19118:
Completed 6/12
DRAM Request(Read) Issued for lw 2296 $t4 on Line 2751

Clock Cycle 19119:
Completed 7/12

Clock Cycle 19120:
Completed 8/12

Clock Cycle 19121:
Completed 9/12

Clock Cycle 19122:
Completed 10/12

Clock Cycle 19123:
Completed 11/12

Clock Cycle 19124:
Completed 12/12
Finished Instruction sw 2780 5620 on Line 2745

Clock Cycle 19125:
Started lw 2296 $t4 on Line 2751
Completed 1/2

Clock Cycle 19126:
Completed 2/2
$t4 = 0
Finished Instruction lw 2296 $t4 on Line 2751

Clock Cycle 19127:
Started lw 3580 $t3 on Line 2750
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 19128:
Completed 2/22

Clock Cycle 19129:
Completed 3/22

Clock Cycle 19130:
Completed 4/22

Clock Cycle 19131:
Completed 5/22

Clock Cycle 19132:
Completed 6/22

Clock Cycle 19133:
Completed 7/22

Clock Cycle 19134:
Completed 8/22

Clock Cycle 19135:
Completed 9/22

Clock Cycle 19136:
Completed 10/22
Memory at 2780 = 5620

Clock Cycle 19137:
Completed 11/22

Clock Cycle 19138:
Completed 12/22

Clock Cycle 19139:
Completed 13/22

Clock Cycle 19140:
Completed 14/22

Clock Cycle 19141:
Completed 15/22

Clock Cycle 19142:
Completed 16/22

Clock Cycle 19143:
Completed 17/22

Clock Cycle 19144:
Completed 18/22

Clock Cycle 19145:
Completed 19/22

Clock Cycle 19146:
Completed 20/22

Clock Cycle 19147:
Completed 21/22

Clock Cycle 19148:
Completed 22/22
$t3 = 3172
Finished Instruction lw 3580 $t3 on Line 2750

Clock Cycle 19149:
Started sw 724 3552 on Line 2747
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t4,2208
$t3 = 2208

Clock Cycle 19150:
Completed 2/12
addi$t3,$t3,2452
$t3 = 4660

Clock Cycle 19151:
Completed 3/12
DRAM Request(Write) Issued for sw 760 4660 on Line 2754

Clock Cycle 19152:
Completed 4/12
DRAM Request(Read) Issued for lw 1040 $t0 on Line 2755

Clock Cycle 19153:
Completed 5/12
DRAM Request(Write) Issued for sw 2992 4660 on Line 2756

Clock Cycle 19154:
Completed 6/12
DRAM Request(Read) Issued for lw 160 $t3 on Line 2757

Clock Cycle 19155:
Completed 7/12
DRAM Request(Read) Issued for lw 2512 $t1 on Line 2758

Clock Cycle 19156:
Completed 8/12

Clock Cycle 19157:
Completed 9/12

Clock Cycle 19158:
Completed 10/12

Clock Cycle 19159:
Completed 11/12

Clock Cycle 19160:
Completed 12/12
Finished Instruction sw 724 3552 on Line 2747

Clock Cycle 19161:
Started sw 760 4660 on Line 2754
Completed 1/2

Clock Cycle 19162:
Completed 2/2
Finished Instruction sw 760 4660 on Line 2754

Clock Cycle 19163:
Started lw 160 $t3 on Line 2757
Completed 1/2

Clock Cycle 19164:
Completed 2/2
$t3 = 9948
Finished Instruction lw 160 $t3 on Line 2757

Clock Cycle 19165:
Started sw 1936 0 on Line 2748
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 19166:
Completed 2/22

Clock Cycle 19167:
Completed 3/22

Clock Cycle 19168:
Completed 4/22

Clock Cycle 19169:
Completed 5/22

Clock Cycle 19170:
Completed 6/22

Clock Cycle 19171:
Completed 7/22

Clock Cycle 19172:
Completed 8/22

Clock Cycle 19173:
Completed 9/22

Clock Cycle 19174:
Completed 10/22
Memory at 724 = 3552
Memory at 760 = 4660

Clock Cycle 19175:
Completed 11/22

Clock Cycle 19176:
Completed 12/22

Clock Cycle 19177:
Completed 13/22

Clock Cycle 19178:
Completed 14/22

Clock Cycle 19179:
Completed 15/22

Clock Cycle 19180:
Completed 16/22

Clock Cycle 19181:
Completed 17/22

Clock Cycle 19182:
Completed 18/22

Clock Cycle 19183:
Completed 19/22

Clock Cycle 19184:
Completed 20/22

Clock Cycle 19185:
Completed 21/22

Clock Cycle 19186:
Completed 22/22
Finished Instruction sw 1936 0 on Line 2748

Clock Cycle 19187:
Started lw 1040 $t0 on Line 2755
Completed 1/2

Clock Cycle 19188:
Completed 2/2
$t0 = 10748
Finished Instruction lw 1040 $t0 on Line 2755

Clock Cycle 19189:
Started sw 2992 4660 on Line 2756
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3712 10748 on Line 2759

Clock Cycle 19190:
Completed 2/22
addi$t4,$t4,1864
$t4 = 1864

Clock Cycle 19191:
Completed 3/22
DRAM Request(Write) Issued for sw 1620 5040 on Line 2761

Clock Cycle 19192:
Completed 4/22
DRAM Request(Read) Issued for lw 2132 $t3 on Line 2762

Clock Cycle 19193:
Completed 5/22
DRAM Request(Read) Issued for lw 424 $t2 on Line 2763

Clock Cycle 19194:
Completed 6/22

Clock Cycle 19195:
Completed 7/22

Clock Cycle 19196:
Completed 8/22

Clock Cycle 19197:
Completed 9/22

Clock Cycle 19198:
Completed 10/22

Clock Cycle 19199:
Completed 11/22

Clock Cycle 19200:
Completed 12/22

Clock Cycle 19201:
Completed 13/22

Clock Cycle 19202:
Completed 14/22

Clock Cycle 19203:
Completed 15/22

Clock Cycle 19204:
Completed 16/22

Clock Cycle 19205:
Completed 17/22

Clock Cycle 19206:
Completed 18/22

Clock Cycle 19207:
Completed 19/22

Clock Cycle 19208:
Completed 20/22

Clock Cycle 19209:
Completed 21/22

Clock Cycle 19210:
Completed 22/22
Finished Instruction sw 2992 4660 on Line 2756

Clock Cycle 19211:
Started lw 2512 $t1 on Line 2758
Completed 1/2

Clock Cycle 19212:
Completed 2/2
$t1 = 4700
Finished Instruction lw 2512 $t1 on Line 2758

Clock Cycle 19213:
Started lw 2132 $t3 on Line 2762
Completed 1/2
DRAM Request(Read) Issued for lw 44 $t1 on Line 2764

Clock Cycle 19214:
Completed 2/2
$t3 = 0
Finished Instruction lw 2132 $t3 on Line 2762

Clock Cycle 19215:
Started sw 3712 10748 on Line 2759
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 19216:
Completed 2/22

Clock Cycle 19217:
Completed 3/22

Clock Cycle 19218:
Completed 4/22

Clock Cycle 19219:
Completed 5/22

Clock Cycle 19220:
Completed 6/22

Clock Cycle 19221:
Completed 7/22

Clock Cycle 19222:
Completed 8/22

Clock Cycle 19223:
Completed 9/22

Clock Cycle 19224:
Completed 10/22
Memory at 2992 = 4660

Clock Cycle 19225:
Completed 11/22

Clock Cycle 19226:
Completed 12/22

Clock Cycle 19227:
Completed 13/22

Clock Cycle 19228:
Completed 14/22

Clock Cycle 19229:
Completed 15/22

Clock Cycle 19230:
Completed 16/22

Clock Cycle 19231:
Completed 17/22

Clock Cycle 19232:
Completed 18/22

Clock Cycle 19233:
Completed 19/22

Clock Cycle 19234:
Completed 20/22

Clock Cycle 19235:
Completed 21/22

Clock Cycle 19236:
Completed 22/22
Finished Instruction sw 3712 10748 on Line 2759

Clock Cycle 19237:
Started lw 424 $t2 on Line 2763
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 19238:
Completed 2/22

Clock Cycle 19239:
Completed 3/22

Clock Cycle 19240:
Completed 4/22

Clock Cycle 19241:
Completed 5/22

Clock Cycle 19242:
Completed 6/22

Clock Cycle 19243:
Completed 7/22

Clock Cycle 19244:
Completed 8/22

Clock Cycle 19245:
Completed 9/22

Clock Cycle 19246:
Completed 10/22
Memory at 3712 = 10748

Clock Cycle 19247:
Completed 11/22

Clock Cycle 19248:
Completed 12/22

Clock Cycle 19249:
Completed 13/22

Clock Cycle 19250:
Completed 14/22

Clock Cycle 19251:
Completed 15/22

Clock Cycle 19252:
Completed 16/22

Clock Cycle 19253:
Completed 17/22

Clock Cycle 19254:
Completed 18/22

Clock Cycle 19255:
Completed 19/22

Clock Cycle 19256:
Completed 20/22

Clock Cycle 19257:
Completed 21/22

Clock Cycle 19258:
Completed 22/22
$t2 = 0
Finished Instruction lw 424 $t2 on Line 2763

Clock Cycle 19259:
Started lw 44 $t1 on Line 2764
Completed 1/2

Clock Cycle 19260:
Completed 2/2
$t1 = 0
Finished Instruction lw 44 $t1 on Line 2764

Clock Cycle 19261:
Started sw 1620 5040 on Line 2761
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t1,1760
$t3 = 1760

Clock Cycle 19262:
Completed 2/12
addi$t2,$t0,1696
$t2 = 12444

Clock Cycle 19263:
Completed 3/12
DRAM Request(Read) Issued for lw 236 $t3 on Line 2767

Clock Cycle 19264:
Completed 4/12

Clock Cycle 19265:
Completed 5/12

Clock Cycle 19266:
Completed 6/12

Clock Cycle 19267:
Completed 7/12

Clock Cycle 19268:
Completed 8/12

Clock Cycle 19269:
Completed 9/12

Clock Cycle 19270:
Completed 10/12

Clock Cycle 19271:
Completed 11/12

Clock Cycle 19272:
Completed 12/12
Finished Instruction sw 1620 5040 on Line 2761

Clock Cycle 19273:
Started lw 236 $t3 on Line 2767
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 19274:
Completed 2/22

Clock Cycle 19275:
Completed 3/22

Clock Cycle 19276:
Completed 4/22

Clock Cycle 19277:
Completed 5/22

Clock Cycle 19278:
Completed 6/22

Clock Cycle 19279:
Completed 7/22

Clock Cycle 19280:
Completed 8/22

Clock Cycle 19281:
Completed 9/22

Clock Cycle 19282:
Completed 10/22
Memory at 1620 = 5040

Clock Cycle 19283:
Completed 11/22

Clock Cycle 19284:
Completed 12/22

Clock Cycle 19285:
Completed 13/22

Clock Cycle 19286:
Completed 14/22

Clock Cycle 19287:
Completed 15/22

Clock Cycle 19288:
Completed 16/22

Clock Cycle 19289:
Completed 17/22

Clock Cycle 19290:
Completed 18/22

Clock Cycle 19291:
Completed 19/22

Clock Cycle 19292:
Completed 20/22

Clock Cycle 19293:
Completed 21/22

Clock Cycle 19294:
Completed 22/22
$t3 = 0
Finished Instruction lw 236 $t3 on Line 2767

Clock Cycle 19295:
DRAM Request(Read) Issued for lw 2744 $t3 on Line 2768

Clock Cycle 19296:
Started lw 2744 $t3 on Line 2768
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2476 $t4 on Line 2769

Clock Cycle 19297:
Completed 2/12
addi$t0,$t0,1564
$t0 = 12312

Clock Cycle 19298:
Completed 3/12

Clock Cycle 19299:
Completed 4/12

Clock Cycle 19300:
Completed 5/12

Clock Cycle 19301:
Completed 6/12

Clock Cycle 19302:
Completed 7/12

Clock Cycle 19303:
Completed 8/12

Clock Cycle 19304:
Completed 9/12

Clock Cycle 19305:
Completed 10/12

Clock Cycle 19306:
Completed 11/12

Clock Cycle 19307:
Completed 12/12
$t3 = 0
Finished Instruction lw 2744 $t3 on Line 2768

Clock Cycle 19308:
Started lw 2476 $t4 on Line 2769
Completed 1/2

Clock Cycle 19309:
Completed 2/2
$t4 = 1356
Finished Instruction lw 2476 $t4 on Line 2769

Clock Cycle 19310:
DRAM Request(Write) Issued for sw 2508 1356 on Line 2771

Clock Cycle 19311:
Started sw 2508 1356 on Line 2771
Completed 1/2
DRAM Request(Write) Issued for sw 2460 12444 on Line 2772

Clock Cycle 19312:
Completed 2/2
Finished Instruction sw 2508 1356 on Line 2771
DRAM Request(Read) Issued for lw 2512 $t0 on Line 2773

Clock Cycle 19313:
Started sw 2460 12444 on Line 2772
Completed 1/2
DRAM Request(Write) Issued for sw 1768 12444 on Line 2774

Clock Cycle 19314:
Completed 2/2
Finished Instruction sw 2460 12444 on Line 2772
DRAM Request(Write) Issued for sw 1384 0 on Line 2775

Clock Cycle 19315:
Started lw 2512 $t0 on Line 2773
Completed 1/2
DRAM Request(Write) Issued for sw 2796 12444 on Line 2776

Clock Cycle 19316:
Completed 2/2
$t0 = 4700
Finished Instruction lw 2512 $t0 on Line 2773
DRAM Request(Read) Issued for lw 2256 $t4 on Line 2777

Clock Cycle 19317:
Started sw 2796 12444 on Line 2776
Completed 1/2

Clock Cycle 19318:
Completed 2/2
Finished Instruction sw 2796 12444 on Line 2776

Clock Cycle 19319:
Started lw 2256 $t4 on Line 2777
Completed 1/2

Clock Cycle 19320:
Completed 2/2
$t4 = 0
Finished Instruction lw 2256 $t4 on Line 2777

Clock Cycle 19321:
Started sw 1768 12444 on Line 2774
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t3,$t4,1436
$t3 = 1436

Clock Cycle 19322:
Completed 2/22
addi$t2,$t1,2360
$t2 = 2360

Clock Cycle 19323:
Completed 3/22
DRAM Request(Read) Issued for lw 1288 $t0 on Line 2780

Clock Cycle 19324:
Completed 4/22
DRAM Request(Write) Issued for sw 2636 0 on Line 2781

Clock Cycle 19325:
Completed 5/22
addi$t3,$t2,2580
$t3 = 4940

Clock Cycle 19326:
Completed 6/22
DRAM Request(Read) Issued for lw 3732 $t4 on Line 2783

Clock Cycle 19327:
Completed 7/22

Clock Cycle 19328:
Completed 8/22

Clock Cycle 19329:
Completed 9/22

Clock Cycle 19330:
Completed 10/22
Memory at 2460 = 12444
Memory at 2508 = 1356
Memory at 2796 = 12444

Clock Cycle 19331:
Completed 11/22

Clock Cycle 19332:
Completed 12/22

Clock Cycle 19333:
Completed 13/22

Clock Cycle 19334:
Completed 14/22

Clock Cycle 19335:
Completed 15/22

Clock Cycle 19336:
Completed 16/22

Clock Cycle 19337:
Completed 17/22

Clock Cycle 19338:
Completed 18/22

Clock Cycle 19339:
Completed 19/22

Clock Cycle 19340:
Completed 20/22

Clock Cycle 19341:
Completed 21/22

Clock Cycle 19342:
Completed 22/22
Finished Instruction sw 1768 12444 on Line 2774

Clock Cycle 19343:
Started lw 1288 $t0 on Line 2780
Completed 1/2

Clock Cycle 19344:
Completed 2/2
$t0 = 824
Finished Instruction lw 1288 $t0 on Line 2780

Clock Cycle 19345:
Started sw 1384 0 on Line 2775
Completed 1/2
addi$t3,$t0,2808
$t3 = 3632

Clock Cycle 19346:
Completed 2/2
Finished Instruction sw 1384 0 on Line 2775
DRAM Request(Write) Issued for sw 268 3632 on Line 2785

Clock Cycle 19347:
Started sw 2636 0 on Line 2781
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t0,2296
$t2 = 3120

Clock Cycle 19348:
Completed 2/22
DRAM Request(Read) Issued for lw 1340 $t3 on Line 2787

Clock Cycle 19349:
Completed 3/22
DRAM Request(Read) Issued for lw 1008 $t2 on Line 2788

Clock Cycle 19350:
Completed 4/22

Clock Cycle 19351:
Completed 5/22

Clock Cycle 19352:
Completed 6/22

Clock Cycle 19353:
Completed 7/22

Clock Cycle 19354:
Completed 8/22

Clock Cycle 19355:
Completed 9/22

Clock Cycle 19356:
Completed 10/22
Memory at 1768 = 12444

Clock Cycle 19357:
Completed 11/22

Clock Cycle 19358:
Completed 12/22

Clock Cycle 19359:
Completed 13/22

Clock Cycle 19360:
Completed 14/22

Clock Cycle 19361:
Completed 15/22

Clock Cycle 19362:
Completed 16/22

Clock Cycle 19363:
Completed 17/22

Clock Cycle 19364:
Completed 18/22

Clock Cycle 19365:
Completed 19/22

Clock Cycle 19366:
Completed 20/22

Clock Cycle 19367:
Completed 21/22

Clock Cycle 19368:
Completed 22/22
Finished Instruction sw 2636 0 on Line 2781

Clock Cycle 19369:
Started lw 3732 $t4 on Line 2783
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 19370:
Completed 2/22

Clock Cycle 19371:
Completed 3/22

Clock Cycle 19372:
Completed 4/22

Clock Cycle 19373:
Completed 5/22

Clock Cycle 19374:
Completed 6/22

Clock Cycle 19375:
Completed 7/22

Clock Cycle 19376:
Completed 8/22

Clock Cycle 19377:
Completed 9/22

Clock Cycle 19378:
Completed 10/22
Memory at 2636 = 0

Clock Cycle 19379:
Completed 11/22

Clock Cycle 19380:
Completed 12/22

Clock Cycle 19381:
Completed 13/22

Clock Cycle 19382:
Completed 14/22

Clock Cycle 19383:
Completed 15/22

Clock Cycle 19384:
Completed 16/22

Clock Cycle 19385:
Completed 17/22

Clock Cycle 19386:
Completed 18/22

Clock Cycle 19387:
Completed 19/22

Clock Cycle 19388:
Completed 20/22

Clock Cycle 19389:
Completed 21/22

Clock Cycle 19390:
Completed 22/22
$t4 = 0
Finished Instruction lw 3732 $t4 on Line 2783

Clock Cycle 19391:
Started sw 268 3632 on Line 2785
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 924 0 on Line 2789

Clock Cycle 19392:
Completed 2/12

Clock Cycle 19393:
Completed 3/12

Clock Cycle 19394:
Completed 4/12

Clock Cycle 19395:
Completed 5/12

Clock Cycle 19396:
Completed 6/12

Clock Cycle 19397:
Completed 7/12

Clock Cycle 19398:
Completed 8/12

Clock Cycle 19399:
Completed 9/12

Clock Cycle 19400:
Completed 10/12

Clock Cycle 19401:
Completed 11/12

Clock Cycle 19402:
Completed 12/12
Finished Instruction sw 268 3632 on Line 2785

Clock Cycle 19403:
Started lw 1008 $t2 on Line 2788
Completed 1/2

Clock Cycle 19404:
Completed 2/2
$t2 = 0
Finished Instruction lw 1008 $t2 on Line 2788

Clock Cycle 19405:
Started sw 924 0 on Line 2789
Completed 1/2
addi$t2,$t4,32
$t2 = 32

Clock Cycle 19406:
Completed 2/2
Finished Instruction sw 924 0 on Line 2789

Clock Cycle 19407:
Started lw 1340 $t3 on Line 2787
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 19408:
Completed 2/22

Clock Cycle 19409:
Completed 3/22

Clock Cycle 19410:
Completed 4/22

Clock Cycle 19411:
Completed 5/22

Clock Cycle 19412:
Completed 6/22

Clock Cycle 19413:
Completed 7/22

Clock Cycle 19414:
Completed 8/22

Clock Cycle 19415:
Completed 9/22

Clock Cycle 19416:
Completed 10/22
Memory at 268 = 3632
Memory at 924 = 0

Clock Cycle 19417:
Completed 11/22

Clock Cycle 19418:
Completed 12/22

Clock Cycle 19419:
Completed 13/22

Clock Cycle 19420:
Completed 14/22

Clock Cycle 19421:
Completed 15/22

Clock Cycle 19422:
Completed 16/22

Clock Cycle 19423:
Completed 17/22

Clock Cycle 19424:
Completed 18/22

Clock Cycle 19425:
Completed 19/22

Clock Cycle 19426:
Completed 20/22

Clock Cycle 19427:
Completed 21/22

Clock Cycle 19428:
Completed 22/22
$t3 = 0
Finished Instruction lw 1340 $t3 on Line 2787

Clock Cycle 19429:
addi$t3,$t0,480
$t3 = 1304

Clock Cycle 19430:
DRAM Request(Write) Issued for sw 2816 1304 on Line 2792

Clock Cycle 19431:
Started sw 2816 1304 on Line 2792
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1928 1304 on Line 2793

Clock Cycle 19432:
Completed 2/12
DRAM Request(Write) Issued for sw 3208 0 on Line 2794

Clock Cycle 19433:
Completed 3/12
addi$t1,$t0,3352
$t1 = 4176

Clock Cycle 19434:
Completed 4/12
addi$t4,$t2,2808
$t4 = 2840

Clock Cycle 19435:
Completed 5/12
DRAM Request(Read) Issued for lw 1884 $t4 on Line 2797

Clock Cycle 19436:
Completed 6/12

Clock Cycle 19437:
Completed 7/12

Clock Cycle 19438:
Completed 8/12

Clock Cycle 19439:
Completed 9/12

Clock Cycle 19440:
Completed 10/12

Clock Cycle 19441:
Completed 11/12

Clock Cycle 19442:
Completed 12/12
Finished Instruction sw 2816 1304 on Line 2792

Clock Cycle 19443:
Started sw 1928 1304 on Line 2793
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 19444:
Completed 2/22

Clock Cycle 19445:
Completed 3/22

Clock Cycle 19446:
Completed 4/22

Clock Cycle 19447:
Completed 5/22

Clock Cycle 19448:
Completed 6/22

Clock Cycle 19449:
Completed 7/22

Clock Cycle 19450:
Completed 8/22

Clock Cycle 19451:
Completed 9/22

Clock Cycle 19452:
Completed 10/22
Memory at 2816 = 1304

Clock Cycle 19453:
Completed 11/22

Clock Cycle 19454:
Completed 12/22

Clock Cycle 19455:
Completed 13/22

Clock Cycle 19456:
Completed 14/22

Clock Cycle 19457:
Completed 15/22

Clock Cycle 19458:
Completed 16/22

Clock Cycle 19459:
Completed 17/22

Clock Cycle 19460:
Completed 18/22

Clock Cycle 19461:
Completed 19/22

Clock Cycle 19462:
Completed 20/22

Clock Cycle 19463:
Completed 21/22

Clock Cycle 19464:
Completed 22/22
Finished Instruction sw 1928 1304 on Line 2793

Clock Cycle 19465:
Started lw 1884 $t4 on Line 2797
Completed 1/2

Clock Cycle 19466:
Completed 2/2
$t4 = 3836
Finished Instruction lw 1884 $t4 on Line 2797

Clock Cycle 19467:
Started sw 3208 0 on Line 2794
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2984 3836 on Line 2798

Clock Cycle 19468:
Completed 2/22
DRAM Request(Write) Issued for sw 184 1304 on Line 2799

Clock Cycle 19469:
Completed 3/22
DRAM Request(Write) Issued for sw 2032 4176 on Line 2800

Clock Cycle 19470:
Completed 4/22
DRAM Request(Read) Issued for lw 2216 $t1 on Line 2801

Clock Cycle 19471:
Completed 5/22
DRAM Request(Read) Issued for lw 2636 $t0 on Line 2802

Clock Cycle 19472:
Completed 6/22
DRAM Request(Write) Issued for sw 748 1304 on Line 2803

Clock Cycle 19473:
Completed 7/22

Clock Cycle 19474:
Completed 8/22

Clock Cycle 19475:
Completed 9/22

Clock Cycle 19476:
Completed 10/22
Memory at 1928 = 1304

Clock Cycle 19477:
Completed 11/22

Clock Cycle 19478:
Completed 12/22

Clock Cycle 19479:
Completed 13/22

Clock Cycle 19480:
Completed 14/22

Clock Cycle 19481:
Completed 15/22

Clock Cycle 19482:
Completed 16/22

Clock Cycle 19483:
Completed 17/22

Clock Cycle 19484:
Completed 18/22

Clock Cycle 19485:
Completed 19/22

Clock Cycle 19486:
Completed 20/22

Clock Cycle 19487:
Completed 21/22

Clock Cycle 19488:
Completed 22/22
Finished Instruction sw 3208 0 on Line 2794

Clock Cycle 19489:
Started sw 2984 3836 on Line 2798
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 19490:
Completed 2/22

Clock Cycle 19491:
Completed 3/22

Clock Cycle 19492:
Completed 4/22

Clock Cycle 19493:
Completed 5/22

Clock Cycle 19494:
Completed 6/22

Clock Cycle 19495:
Completed 7/22

Clock Cycle 19496:
Completed 8/22

Clock Cycle 19497:
Completed 9/22

Clock Cycle 19498:
Completed 10/22

Clock Cycle 19499:
Completed 11/22

Clock Cycle 19500:
Completed 12/22

Clock Cycle 19501:
Completed 13/22

Clock Cycle 19502:
Completed 14/22

Clock Cycle 19503:
Completed 15/22

Clock Cycle 19504:
Completed 16/22

Clock Cycle 19505:
Completed 17/22

Clock Cycle 19506:
Completed 18/22

Clock Cycle 19507:
Completed 19/22

Clock Cycle 19508:
Completed 20/22

Clock Cycle 19509:
Completed 21/22

Clock Cycle 19510:
Completed 22/22
Finished Instruction sw 2984 3836 on Line 2798

Clock Cycle 19511:
Started lw 2216 $t1 on Line 2801
Completed 1/2

Clock Cycle 19512:
Completed 2/2
$t1 = 0
Finished Instruction lw 2216 $t1 on Line 2801

Clock Cycle 19513:
Started lw 2636 $t0 on Line 2802
Completed 1/2
DRAM Request(Read) Issued for lw 692 $t1 on Line 2804

Clock Cycle 19514:
Completed 2/2
$t0 = 0
Finished Instruction lw 2636 $t0 on Line 2802
DRAM Request(Read) Issued for lw 3928 $t3 on Line 2805

Clock Cycle 19515:
Started sw 184 1304 on Line 2799
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 964 $t4 on Line 2806

Clock Cycle 19516:
Completed 2/22
DRAM Request(Write) Issued for sw 284 0 on Line 2807

Clock Cycle 19517:
Completed 3/22
addi$t2,$t2,3968
$t2 = 4000

Clock Cycle 19518:
Completed 4/22

Clock Cycle 19519:
Completed 5/22

Clock Cycle 19520:
Completed 6/22

Clock Cycle 19521:
Completed 7/22

Clock Cycle 19522:
Completed 8/22

Clock Cycle 19523:
Completed 9/22

Clock Cycle 19524:
Completed 10/22
Memory at 2984 = 3836

Clock Cycle 19525:
Completed 11/22

Clock Cycle 19526:
Completed 12/22

Clock Cycle 19527:
Completed 13/22

Clock Cycle 19528:
Completed 14/22

Clock Cycle 19529:
Completed 15/22

Clock Cycle 19530:
Completed 16/22

Clock Cycle 19531:
Completed 17/22

Clock Cycle 19532:
Completed 18/22

Clock Cycle 19533:
Completed 19/22

Clock Cycle 19534:
Completed 20/22

Clock Cycle 19535:
Completed 21/22

Clock Cycle 19536:
Completed 22/22
Finished Instruction sw 184 1304 on Line 2799

Clock Cycle 19537:
Started sw 748 1304 on Line 2803
Completed 1/2

Clock Cycle 19538:
Completed 2/2
Finished Instruction sw 748 1304 on Line 2803

Clock Cycle 19539:
Started lw 692 $t1 on Line 2804
Completed 1/2

Clock Cycle 19540:
Completed 2/2
$t1 = 9896
Finished Instruction lw 692 $t1 on Line 2804

Clock Cycle 19541:
Started lw 964 $t4 on Line 2806
Completed 1/2

Clock Cycle 19542:
Completed 2/2
$t4 = 0
Finished Instruction lw 964 $t4 on Line 2806

Clock Cycle 19543:
Started sw 284 0 on Line 2807
Completed 1/2

Clock Cycle 19544:
Completed 2/2
Finished Instruction sw 284 0 on Line 2807

Clock Cycle 19545:
Started lw 3928 $t3 on Line 2805
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 19546:
Completed 2/22

Clock Cycle 19547:
Completed 3/22

Clock Cycle 19548:
Completed 4/22

Clock Cycle 19549:
Completed 5/22

Clock Cycle 19550:
Completed 6/22

Clock Cycle 19551:
Completed 7/22

Clock Cycle 19552:
Completed 8/22

Clock Cycle 19553:
Completed 9/22

Clock Cycle 19554:
Completed 10/22
Memory at 184 = 1304
Memory at 748 = 1304

Clock Cycle 19555:
Completed 11/22

Clock Cycle 19556:
Completed 12/22

Clock Cycle 19557:
Completed 13/22

Clock Cycle 19558:
Completed 14/22

Clock Cycle 19559:
Completed 15/22

Clock Cycle 19560:
Completed 16/22

Clock Cycle 19561:
Completed 17/22

Clock Cycle 19562:
Completed 18/22

Clock Cycle 19563:
Completed 19/22

Clock Cycle 19564:
Completed 20/22

Clock Cycle 19565:
Completed 21/22

Clock Cycle 19566:
Completed 22/22
$t3 = 0
Finished Instruction lw 3928 $t3 on Line 2805

Clock Cycle 19567:
Started sw 2032 4176 on Line 2800
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t1,2944
$t3 = 12840

Clock Cycle 19568:
Completed 2/12
DRAM Request(Read) Issued for lw 3152 $t3 on Line 2810

Clock Cycle 19569:
Completed 3/12

Clock Cycle 19570:
Completed 4/12

Clock Cycle 19571:
Completed 5/12

Clock Cycle 19572:
Completed 6/12

Clock Cycle 19573:
Completed 7/12

Clock Cycle 19574:
Completed 8/12

Clock Cycle 19575:
Completed 9/12

Clock Cycle 19576:
Completed 10/12

Clock Cycle 19577:
Completed 11/12

Clock Cycle 19578:
Completed 12/12
Finished Instruction sw 2032 4176 on Line 2800

Clock Cycle 19579:
Started lw 3152 $t3 on Line 2810
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 19580:
Completed 2/22

Clock Cycle 19581:
Completed 3/22

Clock Cycle 19582:
Completed 4/22

Clock Cycle 19583:
Completed 5/22

Clock Cycle 19584:
Completed 6/22

Clock Cycle 19585:
Completed 7/22

Clock Cycle 19586:
Completed 8/22

Clock Cycle 19587:
Completed 9/22

Clock Cycle 19588:
Completed 10/22
Memory at 2032 = 4176

Clock Cycle 19589:
Completed 11/22

Clock Cycle 19590:
Completed 12/22

Clock Cycle 19591:
Completed 13/22

Clock Cycle 19592:
Completed 14/22

Clock Cycle 19593:
Completed 15/22

Clock Cycle 19594:
Completed 16/22

Clock Cycle 19595:
Completed 17/22

Clock Cycle 19596:
Completed 18/22

Clock Cycle 19597:
Completed 19/22

Clock Cycle 19598:
Completed 20/22

Clock Cycle 19599:
Completed 21/22

Clock Cycle 19600:
Completed 22/22
$t3 = 0
Finished Instruction lw 3152 $t3 on Line 2810

Clock Cycle 19601:
addi$t3,$t0,3832
$t3 = 3832

Clock Cycle 19602:
DRAM Request(Write) Issued for sw 232 9896 on Line 2812

Clock Cycle 19603:
Started sw 232 9896 on Line 2812
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t0,800
$t0 = 800

Clock Cycle 19604:
Completed 2/12
DRAM Request(Write) Issued for sw 1628 4000 on Line 2814

Clock Cycle 19605:
Completed 3/12
DRAM Request(Read) Issued for lw 1584 $t0 on Line 2815

Clock Cycle 19606:
Completed 4/12

Clock Cycle 19607:
Completed 5/12

Clock Cycle 19608:
Completed 6/12

Clock Cycle 19609:
Completed 7/12

Clock Cycle 19610:
Completed 8/12

Clock Cycle 19611:
Completed 9/12

Clock Cycle 19612:
Completed 10/12

Clock Cycle 19613:
Completed 11/12

Clock Cycle 19614:
Completed 12/12
Finished Instruction sw 232 9896 on Line 2812

Clock Cycle 19615:
Started sw 1628 4000 on Line 2814
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 19616:
Completed 2/22

Clock Cycle 19617:
Completed 3/22

Clock Cycle 19618:
Completed 4/22

Clock Cycle 19619:
Completed 5/22

Clock Cycle 19620:
Completed 6/22

Clock Cycle 19621:
Completed 7/22

Clock Cycle 19622:
Completed 8/22

Clock Cycle 19623:
Completed 9/22

Clock Cycle 19624:
Completed 10/22
Memory at 232 = 9896

Clock Cycle 19625:
Completed 11/22

Clock Cycle 19626:
Completed 12/22

Clock Cycle 19627:
Completed 13/22

Clock Cycle 19628:
Completed 14/22

Clock Cycle 19629:
Completed 15/22

Clock Cycle 19630:
Completed 16/22

Clock Cycle 19631:
Completed 17/22

Clock Cycle 19632:
Completed 18/22

Clock Cycle 19633:
Completed 19/22

Clock Cycle 19634:
Completed 20/22

Clock Cycle 19635:
Completed 21/22

Clock Cycle 19636:
Completed 22/22
Finished Instruction sw 1628 4000 on Line 2814

Clock Cycle 19637:
Started lw 1584 $t0 on Line 2815
Completed 1/2

Clock Cycle 19638:
Completed 2/2
$t0 = 0
Finished Instruction lw 1584 $t0 on Line 2815

Clock Cycle 19639:
DRAM Request(Read) Issued for lw 2728 $t0 on Line 2816

Clock Cycle 19640:
Started lw 2728 $t0 on Line 2816
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 900 $t4 on Line 2817

Clock Cycle 19641:
Completed 2/22
addi$t2,$t2,308
$t2 = 4308

Clock Cycle 19642:
Completed 3/22
DRAM Request(Write) Issued for sw 1572 4308 on Line 2819

Clock Cycle 19643:
Completed 4/22
DRAM Request(Write) Issued for sw 3536 3832 on Line 2820

Clock Cycle 19644:
Completed 5/22

Clock Cycle 19645:
Completed 6/22

Clock Cycle 19646:
Completed 7/22

Clock Cycle 19647:
Completed 8/22

Clock Cycle 19648:
Completed 9/22

Clock Cycle 19649:
Completed 10/22
Memory at 1628 = 4000

Clock Cycle 19650:
Completed 11/22

Clock Cycle 19651:
Completed 12/22

Clock Cycle 19652:
Completed 13/22

Clock Cycle 19653:
Completed 14/22

Clock Cycle 19654:
Completed 15/22

Clock Cycle 19655:
Completed 16/22

Clock Cycle 19656:
Completed 17/22

Clock Cycle 19657:
Completed 18/22

Clock Cycle 19658:
Completed 19/22

Clock Cycle 19659:
Completed 20/22

Clock Cycle 19660:
Completed 21/22

Clock Cycle 19661:
Completed 22/22
$t0 = 10608
Finished Instruction lw 2728 $t0 on Line 2816

Clock Cycle 19662:
Started lw 900 $t4 on Line 2817
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3160 10608 on Line 2821

Clock Cycle 19663:
Completed 2/12
addi$t2,$t1,2556
$t2 = 12452

Clock Cycle 19664:
Completed 3/12

Clock Cycle 19665:
Completed 4/12

Clock Cycle 19666:
Completed 5/12

Clock Cycle 19667:
Completed 6/12

Clock Cycle 19668:
Completed 7/12

Clock Cycle 19669:
Completed 8/12

Clock Cycle 19670:
Completed 9/12

Clock Cycle 19671:
Completed 10/12

Clock Cycle 19672:
Completed 11/12

Clock Cycle 19673:
Completed 12/12
$t4 = 0
Finished Instruction lw 900 $t4 on Line 2817

Clock Cycle 19674:
Started sw 1572 4308 on Line 2819
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 556 0 on Line 2823

Clock Cycle 19675:
Completed 2/12
DRAM Request(Write) Issued for sw 2780 9896 on Line 2824

Clock Cycle 19676:
Completed 3/12
DRAM Request(Write) Issued for sw 692 0 on Line 2825

Clock Cycle 19677:
Completed 4/12
DRAM Request(Read) Issued for lw 1912 $t2 on Line 2826

Clock Cycle 19678:
Completed 5/12
DRAM Request(Write) Issued for sw 2320 9896 on Line 2827

Clock Cycle 19679:
Completed 6/12
DRAM Request(Read) Issued for lw 1008 $t0 on Line 2828

Clock Cycle 19680:
Completed 7/12

Clock Cycle 19681:
Completed 8/12

Clock Cycle 19682:
Completed 9/12

Clock Cycle 19683:
Completed 10/12

Clock Cycle 19684:
Completed 11/12

Clock Cycle 19685:
Completed 12/12
Finished Instruction sw 1572 4308 on Line 2819

Clock Cycle 19686:
Started lw 1912 $t2 on Line 2826
Completed 1/2

Clock Cycle 19687:
Completed 2/2
$t2 = 0
Finished Instruction lw 1912 $t2 on Line 2826

Clock Cycle 19688:
Started sw 3536 3832 on Line 2820
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t2,$t4,1384
$t2 = 1384

Clock Cycle 19689:
Completed 2/22
DRAM Request(Write) Issued for sw 2092 3832 on Line 2830

Clock Cycle 19690:
Completed 3/22
DRAM Request(Write) Issued for sw 476 3832 on Line 2831

Clock Cycle 19691:
Completed 4/22

Clock Cycle 19692:
Completed 5/22

Clock Cycle 19693:
Completed 6/22

Clock Cycle 19694:
Completed 7/22

Clock Cycle 19695:
Completed 8/22

Clock Cycle 19696:
Completed 9/22

Clock Cycle 19697:
Completed 10/22
Memory at 1572 = 4308

Clock Cycle 19698:
Completed 11/22

Clock Cycle 19699:
Completed 12/22

Clock Cycle 19700:
Completed 13/22

Clock Cycle 19701:
Completed 14/22

Clock Cycle 19702:
Completed 15/22

Clock Cycle 19703:
Completed 16/22

Clock Cycle 19704:
Completed 17/22

Clock Cycle 19705:
Completed 18/22

Clock Cycle 19706:
Completed 19/22

Clock Cycle 19707:
Completed 20/22

Clock Cycle 19708:
Completed 21/22

Clock Cycle 19709:
Completed 22/22
Finished Instruction sw 3536 3832 on Line 2820

Clock Cycle 19710:
Started sw 3160 10608 on Line 2821
Completed 1/2

Clock Cycle 19711:
Completed 2/2
Finished Instruction sw 3160 10608 on Line 2821

Clock Cycle 19712:
Started sw 556 0 on Line 2823
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 19713:
Completed 2/22

Clock Cycle 19714:
Completed 3/22

Clock Cycle 19715:
Completed 4/22

Clock Cycle 19716:
Completed 5/22

Clock Cycle 19717:
Completed 6/22

Clock Cycle 19718:
Completed 7/22

Clock Cycle 19719:
Completed 8/22

Clock Cycle 19720:
Completed 9/22

Clock Cycle 19721:
Completed 10/22
Memory at 3160 = 10608
Memory at 3536 = 3832

Clock Cycle 19722:
Completed 11/22

Clock Cycle 19723:
Completed 12/22

Clock Cycle 19724:
Completed 13/22

Clock Cycle 19725:
Completed 14/22

Clock Cycle 19726:
Completed 15/22

Clock Cycle 19727:
Completed 16/22

Clock Cycle 19728:
Completed 17/22

Clock Cycle 19729:
Completed 18/22

Clock Cycle 19730:
Completed 19/22

Clock Cycle 19731:
Completed 20/22

Clock Cycle 19732:
Completed 21/22

Clock Cycle 19733:
Completed 22/22
Finished Instruction sw 556 0 on Line 2823

Clock Cycle 19734:
Started lw 1008 $t0 on Line 2828
Completed 1/2

Clock Cycle 19735:
Completed 2/2
$t0 = 0
Finished Instruction lw 1008 $t0 on Line 2828

Clock Cycle 19736:
Started sw 692 0 on Line 2825
Completed 1/2
DRAM Request(Write) Issued for sw 396 0 on Line 2832

Clock Cycle 19737:
Completed 2/2
Finished Instruction sw 692 0 on Line 2825
DRAM Request(Write) Issued for sw 504 1384 on Line 2833

Clock Cycle 19738:
Started sw 476 3832 on Line 2831
Completed 1/2
DRAM Request(Write) Issued for sw 276 0 on Line 2834

Clock Cycle 19739:
Completed 2/2
Finished Instruction sw 476 3832 on Line 2831
DRAM Request(Write) Issued for sw 3084 3832 on Line 2835

Clock Cycle 19740:
Started sw 396 0 on Line 2832
Completed 1/2
DRAM Request(Read) Issued for lw 616 $t2 on Line 2836

Clock Cycle 19741:
Completed 2/2
Finished Instruction sw 396 0 on Line 2832
DRAM Request(Write) Issued for sw 3520 3832 on Line 2837

Clock Cycle 19742:
Started sw 504 1384 on Line 2833
Completed 1/2
DRAM Request(Read) Issued for lw 2940 $t1 on Line 2838

Clock Cycle 19743:
Completed 2/2
Finished Instruction sw 504 1384 on Line 2833

Clock Cycle 19744:
Started sw 276 0 on Line 2834
Completed 1/2

Clock Cycle 19745:
Completed 2/2
Finished Instruction sw 276 0 on Line 2834

Clock Cycle 19746:
Started lw 616 $t2 on Line 2836
Completed 1/2

Clock Cycle 19747:
Completed 2/2
$t2 = 2480
Finished Instruction lw 616 $t2 on Line 2836

Clock Cycle 19748:
Started sw 2780 9896 on Line 2824
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t3,2360
$t2 = 6192

Clock Cycle 19749:
Completed 2/22
DRAM Request(Read) Issued for lw 464 $t4 on Line 2840

Clock Cycle 19750:
Completed 3/22
addi$t2,$t2,3384
$t2 = 9576

Clock Cycle 19751:
Completed 4/22

Clock Cycle 19752:
Completed 5/22

Clock Cycle 19753:
Completed 6/22

Clock Cycle 19754:
Completed 7/22

Clock Cycle 19755:
Completed 8/22

Clock Cycle 19756:
Completed 9/22

Clock Cycle 19757:
Completed 10/22
Memory at 476 = 3832
Memory at 504 = 1384
Memory at 556 = 0
Memory at 692 = 0

Clock Cycle 19758:
Completed 11/22

Clock Cycle 19759:
Completed 12/22

Clock Cycle 19760:
Completed 13/22

Clock Cycle 19761:
Completed 14/22

Clock Cycle 19762:
Completed 15/22

Clock Cycle 19763:
Completed 16/22

Clock Cycle 19764:
Completed 17/22

Clock Cycle 19765:
Completed 18/22

Clock Cycle 19766:
Completed 19/22

Clock Cycle 19767:
Completed 20/22

Clock Cycle 19768:
Completed 21/22

Clock Cycle 19769:
Completed 22/22
Finished Instruction sw 2780 9896 on Line 2824

Clock Cycle 19770:
Started lw 2940 $t1 on Line 2838
Completed 1/2

Clock Cycle 19771:
Completed 2/2
$t1 = 4340
Finished Instruction lw 2940 $t1 on Line 2838

Clock Cycle 19772:
Started sw 2320 9896 on Line 2827
Completed 1/2
DRAM Request(Write) Issued for sw 3916 4340 on Line 2842

Clock Cycle 19773:
Completed 2/2
Finished Instruction sw 2320 9896 on Line 2827
DRAM Request(Read) Issued for lw 64 $t2 on Line 2843

Clock Cycle 19774:
Started sw 2092 3832 on Line 2830
Completed 1/2

Clock Cycle 19775:
Completed 2/2
Finished Instruction sw 2092 3832 on Line 2830

Clock Cycle 19776:
Started lw 464 $t4 on Line 2840
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 19777:
Completed 2/22

Clock Cycle 19778:
Completed 3/22

Clock Cycle 19779:
Completed 4/22

Clock Cycle 19780:
Completed 5/22

Clock Cycle 19781:
Completed 6/22

Clock Cycle 19782:
Completed 7/22

Clock Cycle 19783:
Completed 8/22

Clock Cycle 19784:
Completed 9/22

Clock Cycle 19785:
Completed 10/22
Memory at 2092 = 3832
Memory at 2320 = 9896
Memory at 2780 = 9896

Clock Cycle 19786:
Completed 11/22

Clock Cycle 19787:
Completed 12/22

Clock Cycle 19788:
Completed 13/22

Clock Cycle 19789:
Completed 14/22

Clock Cycle 19790:
Completed 15/22

Clock Cycle 19791:
Completed 16/22

Clock Cycle 19792:
Completed 17/22

Clock Cycle 19793:
Completed 18/22

Clock Cycle 19794:
Completed 19/22

Clock Cycle 19795:
Completed 20/22

Clock Cycle 19796:
Completed 21/22

Clock Cycle 19797:
Completed 22/22
$t4 = 0
Finished Instruction lw 464 $t4 on Line 2840

Clock Cycle 19798:
Started lw 64 $t2 on Line 2843
Completed 1/2
DRAM Request(Read) Issued for lw 3864 $t4 on Line 2844

Clock Cycle 19799:
Completed 2/2
$t2 = 0
Finished Instruction lw 64 $t2 on Line 2843
addi$t1,$t0,1640
$t1 = 1640

Clock Cycle 19800:
Started sw 3084 3832 on Line 2835
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 352 $t2 on Line 2846

Clock Cycle 19801:
Completed 2/12
DRAM Request(Read) Issued for lw 240 $t3 on Line 2847

Clock Cycle 19802:
Completed 3/12

Clock Cycle 19803:
Completed 4/12

Clock Cycle 19804:
Completed 5/12

Clock Cycle 19805:
Completed 6/12

Clock Cycle 19806:
Completed 7/12

Clock Cycle 19807:
Completed 8/12

Clock Cycle 19808:
Completed 9/12

Clock Cycle 19809:
Completed 10/12

Clock Cycle 19810:
Completed 11/12

Clock Cycle 19811:
Completed 12/12
Finished Instruction sw 3084 3832 on Line 2835

Clock Cycle 19812:
Started sw 3520 3832 on Line 2837
Completed 1/2

Clock Cycle 19813:
Completed 2/2
Finished Instruction sw 3520 3832 on Line 2837

Clock Cycle 19814:
Started sw 3916 4340 on Line 2842
Completed 1/2

Clock Cycle 19815:
Completed 2/2
Finished Instruction sw 3916 4340 on Line 2842

Clock Cycle 19816:
Started lw 3864 $t4 on Line 2844
Completed 1/2

Clock Cycle 19817:
Completed 2/2
$t4 = 0
Finished Instruction lw 3864 $t4 on Line 2844

Clock Cycle 19818:
Started lw 352 $t2 on Line 2846
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 19819:
Completed 2/22

Clock Cycle 19820:
Completed 3/22

Clock Cycle 19821:
Completed 4/22

Clock Cycle 19822:
Completed 5/22

Clock Cycle 19823:
Completed 6/22

Clock Cycle 19824:
Completed 7/22

Clock Cycle 19825:
Completed 8/22

Clock Cycle 19826:
Completed 9/22

Clock Cycle 19827:
Completed 10/22
Memory at 3084 = 3832
Memory at 3520 = 3832
Memory at 3916 = 4340

Clock Cycle 19828:
Completed 11/22

Clock Cycle 19829:
Completed 12/22

Clock Cycle 19830:
Completed 13/22

Clock Cycle 19831:
Completed 14/22

Clock Cycle 19832:
Completed 15/22

Clock Cycle 19833:
Completed 16/22

Clock Cycle 19834:
Completed 17/22

Clock Cycle 19835:
Completed 18/22

Clock Cycle 19836:
Completed 19/22

Clock Cycle 19837:
Completed 20/22

Clock Cycle 19838:
Completed 21/22

Clock Cycle 19839:
Completed 22/22
$t2 = 10016
Finished Instruction lw 352 $t2 on Line 2846

Clock Cycle 19840:
Started lw 240 $t3 on Line 2847
Completed 1/2

Clock Cycle 19841:
Completed 2/2
$t3 = 0
Finished Instruction lw 240 $t3 on Line 2847

Clock Cycle 19842:
addi$t3,$t0,1316
$t3 = 1316

Clock Cycle 19843:
addi$t1,$t3,852
$t1 = 2168

Clock Cycle 19844:
DRAM Request(Read) Issued for lw 948 $t3 on Line 2850

Clock Cycle 19845:
Started lw 948 $t3 on Line 2850
Completed 1/2
DRAM Request(Write) Issued for sw 436 2168 on Line 2851

Clock Cycle 19846:
Completed 2/2
$t3 = 3504
Finished Instruction lw 948 $t3 on Line 2850
DRAM Request(Write) Issued for sw 964 2168 on Line 2852

Clock Cycle 19847:
Started sw 436 2168 on Line 2851
Completed 1/2
DRAM Request(Write) Issued for sw 2424 0 on Line 2853

Clock Cycle 19848:
Completed 2/2
Finished Instruction sw 436 2168 on Line 2851
addi$t3,$t2,2012
$t3 = 12028

Clock Cycle 19849:
Started sw 964 2168 on Line 2852
Completed 1/2
DRAM Request(Write) Issued for sw 3136 0 on Line 2855

Clock Cycle 19850:
Completed 2/2
Finished Instruction sw 964 2168 on Line 2852
DRAM Request(Write) Issued for sw 2436 10016 on Line 2856

Clock Cycle 19851:
Started sw 2424 0 on Line 2853
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1048 0 on Line 2857

Clock Cycle 19852:
Completed 2/22
DRAM Request(Read) Issued for lw 2088 $t0 on Line 2858

Clock Cycle 19853:
Completed 3/22
DRAM Request(Read) Issued for lw 3612 $t2 on Line 2859

Clock Cycle 19854:
Completed 4/22
DRAM Request(Write) Issued for sw 3300 12028 on Line 2860

Clock Cycle 19855:
Completed 5/22
DRAM Request(Write) Issued for sw 52 0 on Line 2861

Clock Cycle 19856:
Completed 6/22

Clock Cycle 19857:
Completed 7/22

Clock Cycle 19858:
Completed 8/22

Clock Cycle 19859:
Completed 9/22

Clock Cycle 19860:
Completed 10/22
Memory at 436 = 2168
Memory at 964 = 2168

Clock Cycle 19861:
Completed 11/22

Clock Cycle 19862:
Completed 12/22

Clock Cycle 19863:
Completed 13/22

Clock Cycle 19864:
Completed 14/22

Clock Cycle 19865:
Completed 15/22

Clock Cycle 19866:
Completed 16/22

Clock Cycle 19867:
Completed 17/22

Clock Cycle 19868:
Completed 18/22

Clock Cycle 19869:
Completed 19/22

Clock Cycle 19870:
Completed 20/22

Clock Cycle 19871:
Completed 21/22

Clock Cycle 19872:
Completed 22/22
Finished Instruction sw 2424 0 on Line 2853

Clock Cycle 19873:
Started lw 2088 $t0 on Line 2858
Completed 1/2

Clock Cycle 19874:
Completed 2/2
$t0 = 0
Finished Instruction lw 2088 $t0 on Line 2858

Clock Cycle 19875:
Started sw 2436 10016 on Line 2856
Completed 1/2
DRAM Request(Read) Issued for lw 2204 $t0 on Line 2862

Clock Cycle 19876:
Completed 2/2
Finished Instruction sw 2436 10016 on Line 2856

Clock Cycle 19877:
Started lw 2204 $t0 on Line 2862
Completed 1/2

Clock Cycle 19878:
Completed 2/2
$t0 = 0
Finished Instruction lw 2204 $t0 on Line 2862

Clock Cycle 19879:
Started sw 3136 0 on Line 2855
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t0,1316
$t4 = 1316

Clock Cycle 19880:
Completed 2/22

Clock Cycle 19881:
Completed 3/22

Clock Cycle 19882:
Completed 4/22

Clock Cycle 19883:
Completed 5/22

Clock Cycle 19884:
Completed 6/22

Clock Cycle 19885:
Completed 7/22

Clock Cycle 19886:
Completed 8/22

Clock Cycle 19887:
Completed 9/22

Clock Cycle 19888:
Completed 10/22
Memory at 2436 = 10016

Clock Cycle 19889:
Completed 11/22

Clock Cycle 19890:
Completed 12/22

Clock Cycle 19891:
Completed 13/22

Clock Cycle 19892:
Completed 14/22

Clock Cycle 19893:
Completed 15/22

Clock Cycle 19894:
Completed 16/22

Clock Cycle 19895:
Completed 17/22

Clock Cycle 19896:
Completed 18/22

Clock Cycle 19897:
Completed 19/22

Clock Cycle 19898:
Completed 20/22

Clock Cycle 19899:
Completed 21/22

Clock Cycle 19900:
Completed 22/22
Finished Instruction sw 3136 0 on Line 2855

Clock Cycle 19901:
Started lw 3612 $t2 on Line 2859
Completed 1/2

Clock Cycle 19902:
Completed 2/2
$t2 = 0
Finished Instruction lw 3612 $t2 on Line 2859

Clock Cycle 19903:
Started sw 3300 12028 on Line 2860
Completed 1/2
DRAM Request(Read) Issued for lw 3116 $t2 on Line 2864

Clock Cycle 19904:
Completed 2/2
Finished Instruction sw 3300 12028 on Line 2860
DRAM Request(Read) Issued for lw 1284 $t0 on Line 2865

Clock Cycle 19905:
Started lw 3116 $t2 on Line 2864
Completed 1/2
DRAM Request(Write) Issued for sw 2632 12028 on Line 2866

Clock Cycle 19906:
Completed 2/2
$t2 = 0
Finished Instruction lw 3116 $t2 on Line 2864

Clock Cycle 19907:
Started sw 1048 0 on Line 2857
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 19908:
Completed 2/22

Clock Cycle 19909:
Completed 3/22

Clock Cycle 19910:
Completed 4/22

Clock Cycle 19911:
Completed 5/22

Clock Cycle 19912:
Completed 6/22

Clock Cycle 19913:
Completed 7/22

Clock Cycle 19914:
Completed 8/22

Clock Cycle 19915:
Completed 9/22

Clock Cycle 19916:
Completed 10/22
Memory at 3300 = 12028

Clock Cycle 19917:
Completed 11/22

Clock Cycle 19918:
Completed 12/22

Clock Cycle 19919:
Completed 13/22

Clock Cycle 19920:
Completed 14/22

Clock Cycle 19921:
Completed 15/22

Clock Cycle 19922:
Completed 16/22

Clock Cycle 19923:
Completed 17/22

Clock Cycle 19924:
Completed 18/22

Clock Cycle 19925:
Completed 19/22

Clock Cycle 19926:
Completed 20/22

Clock Cycle 19927:
Completed 21/22

Clock Cycle 19928:
Completed 22/22
Finished Instruction sw 1048 0 on Line 2857

Clock Cycle 19929:
Started lw 1284 $t0 on Line 2865
Completed 1/2

Clock Cycle 19930:
Completed 2/2
$t0 = 0
Finished Instruction lw 1284 $t0 on Line 2865

Clock Cycle 19931:
Started sw 52 0 on Line 2861
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t1,800
$t0 = 2968

Clock Cycle 19932:
Completed 2/22
DRAM Request(Write) Issued for sw 3112 2168 on Line 2868

Clock Cycle 19933:
Completed 3/22
DRAM Request(Read) Issued for lw 3660 $t4 on Line 2869

Clock Cycle 19934:
Completed 4/22
addi$t2,$t1,2340
$t2 = 4508

Clock Cycle 19935:
Completed 5/22

Clock Cycle 19936:
Completed 6/22

Clock Cycle 19937:
Completed 7/22

Clock Cycle 19938:
Completed 8/22

Clock Cycle 19939:
Completed 9/22

Clock Cycle 19940:
Completed 10/22

Clock Cycle 19941:
Completed 11/22

Clock Cycle 19942:
Completed 12/22

Clock Cycle 19943:
Completed 13/22

Clock Cycle 19944:
Completed 14/22

Clock Cycle 19945:
Completed 15/22

Clock Cycle 19946:
Completed 16/22

Clock Cycle 19947:
Completed 17/22

Clock Cycle 19948:
Completed 18/22

Clock Cycle 19949:
Completed 19/22

Clock Cycle 19950:
Completed 20/22

Clock Cycle 19951:
Completed 21/22

Clock Cycle 19952:
Completed 22/22
Finished Instruction sw 52 0 on Line 2861

Clock Cycle 19953:
Started sw 3112 2168 on Line 2868
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 19954:
Completed 2/22

Clock Cycle 19955:
Completed 3/22

Clock Cycle 19956:
Completed 4/22

Clock Cycle 19957:
Completed 5/22

Clock Cycle 19958:
Completed 6/22

Clock Cycle 19959:
Completed 7/22

Clock Cycle 19960:
Completed 8/22

Clock Cycle 19961:
Completed 9/22

Clock Cycle 19962:
Completed 10/22

Clock Cycle 19963:
Completed 11/22

Clock Cycle 19964:
Completed 12/22

Clock Cycle 19965:
Completed 13/22

Clock Cycle 19966:
Completed 14/22

Clock Cycle 19967:
Completed 15/22

Clock Cycle 19968:
Completed 16/22

Clock Cycle 19969:
Completed 17/22

Clock Cycle 19970:
Completed 18/22

Clock Cycle 19971:
Completed 19/22

Clock Cycle 19972:
Completed 20/22

Clock Cycle 19973:
Completed 21/22

Clock Cycle 19974:
Completed 22/22
Finished Instruction sw 3112 2168 on Line 2868

Clock Cycle 19975:
Started lw 3660 $t4 on Line 2869
Completed 1/2

Clock Cycle 19976:
Completed 2/2
$t4 = 3724
Finished Instruction lw 3660 $t4 on Line 2869

Clock Cycle 19977:
Started sw 2632 12028 on Line 2866
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3304 $t4 on Line 2871

Clock Cycle 19978:
Completed 2/22
addi$t0,$t0,1168
$t0 = 4136

Clock Cycle 19979:
Completed 3/22
addi$t2,$t1,3412
$t2 = 5580

Clock Cycle 19980:
Completed 4/22

Clock Cycle 19981:
Completed 5/22

Clock Cycle 19982:
Completed 6/22

Clock Cycle 19983:
Completed 7/22

Clock Cycle 19984:
Completed 8/22

Clock Cycle 19985:
Completed 9/22

Clock Cycle 19986:
Completed 10/22
Memory at 3112 = 2168

Clock Cycle 19987:
Completed 11/22

Clock Cycle 19988:
Completed 12/22

Clock Cycle 19989:
Completed 13/22

Clock Cycle 19990:
Completed 14/22

Clock Cycle 19991:
Completed 15/22

Clock Cycle 19992:
Completed 16/22

Clock Cycle 19993:
Completed 17/22

Clock Cycle 19994:
Completed 18/22

Clock Cycle 19995:
Completed 19/22

Clock Cycle 19996:
Completed 20/22

Clock Cycle 19997:
Completed 21/22

Clock Cycle 19998:
Completed 22/22
Finished Instruction sw 2632 12028 on Line 2866

Clock Cycle 19999:
Started lw 3304 $t4 on Line 2871
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 20000:
Completed 2/22

Clock Cycle 20001:
Completed 3/22

Clock Cycle 20002:
Completed 4/22

Clock Cycle 20003:
Completed 5/22

Clock Cycle 20004:
Completed 6/22

Clock Cycle 20005:
Completed 7/22

Clock Cycle 20006:
Completed 8/22

Clock Cycle 20007:
Completed 9/22

Clock Cycle 20008:
Completed 10/22
Memory at 2632 = 12028

Clock Cycle 20009:
Completed 11/22

Clock Cycle 20010:
Completed 12/22

Clock Cycle 20011:
Completed 13/22

Clock Cycle 20012:
Completed 14/22

Clock Cycle 20013:
Completed 15/22

Clock Cycle 20014:
Completed 16/22

Clock Cycle 20015:
Completed 17/22

Clock Cycle 20016:
Completed 18/22

Clock Cycle 20017:
Completed 19/22

Clock Cycle 20018:
Completed 20/22

Clock Cycle 20019:
Completed 21/22

Clock Cycle 20020:
Completed 22/22
$t4 = 0
Finished Instruction lw 3304 $t4 on Line 2871

Clock Cycle 20021:
DRAM Request(Write) Issued for sw 2976 0 on Line 2874

Clock Cycle 20022:
Started sw 2976 0 on Line 2874
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1888 0 on Line 2875

Clock Cycle 20023:
Completed 2/12
DRAM Request(Write) Issued for sw 2060 0 on Line 2876

Clock Cycle 20024:
Completed 3/12
DRAM Request(Read) Issued for lw 580 $t1 on Line 2877

Clock Cycle 20025:
Completed 4/12
addi$t2,$t2,148
$t2 = 5728

Clock Cycle 20026:
Completed 5/12
DRAM Request(Read) Issued for lw 1008 $t0 on Line 2879

Clock Cycle 20027:
Completed 6/12

Clock Cycle 20028:
Completed 7/12

Clock Cycle 20029:
Completed 8/12

Clock Cycle 20030:
Completed 9/12

Clock Cycle 20031:
Completed 10/12

Clock Cycle 20032:
Completed 11/12

Clock Cycle 20033:
Completed 12/12
Finished Instruction sw 2976 0 on Line 2874

Clock Cycle 20034:
Started sw 2060 0 on Line 2876
Completed 1/2

Clock Cycle 20035:
Completed 2/2
Finished Instruction sw 2060 0 on Line 2876

Clock Cycle 20036:
Started lw 580 $t1 on Line 2877
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 20037:
Completed 2/22

Clock Cycle 20038:
Completed 3/22

Clock Cycle 20039:
Completed 4/22

Clock Cycle 20040:
Completed 5/22

Clock Cycle 20041:
Completed 6/22

Clock Cycle 20042:
Completed 7/22

Clock Cycle 20043:
Completed 8/22

Clock Cycle 20044:
Completed 9/22

Clock Cycle 20045:
Completed 10/22

Clock Cycle 20046:
Completed 11/22

Clock Cycle 20047:
Completed 12/22

Clock Cycle 20048:
Completed 13/22

Clock Cycle 20049:
Completed 14/22

Clock Cycle 20050:
Completed 15/22

Clock Cycle 20051:
Completed 16/22

Clock Cycle 20052:
Completed 17/22

Clock Cycle 20053:
Completed 18/22

Clock Cycle 20054:
Completed 19/22

Clock Cycle 20055:
Completed 20/22

Clock Cycle 20056:
Completed 21/22

Clock Cycle 20057:
Completed 22/22
$t1 = 0
Finished Instruction lw 580 $t1 on Line 2877

Clock Cycle 20058:
Started lw 1008 $t0 on Line 2879
Completed 1/2
DRAM Request(Write) Issued for sw 1004 0 on Line 2880

Clock Cycle 20059:
Completed 2/2
$t0 = 0
Finished Instruction lw 1008 $t0 on Line 2879

Clock Cycle 20060:
Started sw 1004 0 on Line 2880
Completed 1/2
DRAM Request(Write) Issued for sw 1764 0 on Line 2881

Clock Cycle 20061:
Completed 2/2
Finished Instruction sw 1004 0 on Line 2880
DRAM Request(Write) Issued for sw 272 0 on Line 2882

Clock Cycle 20062:
Started sw 1888 0 on Line 2875
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1148 $t3 on Line 2883

Clock Cycle 20063:
Completed 2/22

Clock Cycle 20064:
Completed 3/22

Clock Cycle 20065:
Completed 4/22

Clock Cycle 20066:
Completed 5/22

Clock Cycle 20067:
Completed 6/22

Clock Cycle 20068:
Completed 7/22

Clock Cycle 20069:
Completed 8/22

Clock Cycle 20070:
Completed 9/22

Clock Cycle 20071:
Completed 10/22

Clock Cycle 20072:
Completed 11/22

Clock Cycle 20073:
Completed 12/22

Clock Cycle 20074:
Completed 13/22

Clock Cycle 20075:
Completed 14/22

Clock Cycle 20076:
Completed 15/22

Clock Cycle 20077:
Completed 16/22

Clock Cycle 20078:
Completed 17/22

Clock Cycle 20079:
Completed 18/22

Clock Cycle 20080:
Completed 19/22

Clock Cycle 20081:
Completed 20/22

Clock Cycle 20082:
Completed 21/22

Clock Cycle 20083:
Completed 22/22
Finished Instruction sw 1888 0 on Line 2875

Clock Cycle 20084:
Started lw 1148 $t3 on Line 2883
Completed 1/2

Clock Cycle 20085:
Completed 2/2
$t3 = 0
Finished Instruction lw 1148 $t3 on Line 2883

Clock Cycle 20086:
Started sw 1764 0 on Line 2881
Completed 1/2
addi$t1,$t3,292
$t1 = 292

Clock Cycle 20087:
Completed 2/2
Finished Instruction sw 1764 0 on Line 2881
DRAM Request(Read) Issued for lw 2236 $t3 on Line 2885

Clock Cycle 20088:
Started sw 272 0 on Line 2882
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 108 $t0 on Line 2886

Clock Cycle 20089:
Completed 2/22

Clock Cycle 20090:
Completed 3/22

Clock Cycle 20091:
Completed 4/22

Clock Cycle 20092:
Completed 5/22

Clock Cycle 20093:
Completed 6/22

Clock Cycle 20094:
Completed 7/22

Clock Cycle 20095:
Completed 8/22

Clock Cycle 20096:
Completed 9/22

Clock Cycle 20097:
Completed 10/22

Clock Cycle 20098:
Completed 11/22

Clock Cycle 20099:
Completed 12/22

Clock Cycle 20100:
Completed 13/22

Clock Cycle 20101:
Completed 14/22

Clock Cycle 20102:
Completed 15/22

Clock Cycle 20103:
Completed 16/22

Clock Cycle 20104:
Completed 17/22

Clock Cycle 20105:
Completed 18/22

Clock Cycle 20106:
Completed 19/22

Clock Cycle 20107:
Completed 20/22

Clock Cycle 20108:
Completed 21/22

Clock Cycle 20109:
Completed 22/22
Finished Instruction sw 272 0 on Line 2882

Clock Cycle 20110:
Started lw 108 $t0 on Line 2886
Completed 1/2

Clock Cycle 20111:
Completed 2/2
$t0 = 0
Finished Instruction lw 108 $t0 on Line 2886

Clock Cycle 20112:
Started lw 2236 $t3 on Line 2885
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 20113:
Completed 2/22

Clock Cycle 20114:
Completed 3/22

Clock Cycle 20115:
Completed 4/22

Clock Cycle 20116:
Completed 5/22

Clock Cycle 20117:
Completed 6/22

Clock Cycle 20118:
Completed 7/22

Clock Cycle 20119:
Completed 8/22

Clock Cycle 20120:
Completed 9/22

Clock Cycle 20121:
Completed 10/22
Memory at 272 = 0

Clock Cycle 20122:
Completed 11/22

Clock Cycle 20123:
Completed 12/22

Clock Cycle 20124:
Completed 13/22

Clock Cycle 20125:
Completed 14/22

Clock Cycle 20126:
Completed 15/22

Clock Cycle 20127:
Completed 16/22

Clock Cycle 20128:
Completed 17/22

Clock Cycle 20129:
Completed 18/22

Clock Cycle 20130:
Completed 19/22

Clock Cycle 20131:
Completed 20/22

Clock Cycle 20132:
Completed 21/22

Clock Cycle 20133:
Completed 22/22
$t3 = 0
Finished Instruction lw 2236 $t3 on Line 2885

Clock Cycle 20134:
DRAM Request(Write) Issued for sw 1120 0 on Line 2887

Clock Cycle 20135:
Started sw 1120 0 on Line 2887
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t4,3768
$t0 = 3768

Clock Cycle 20136:
Completed 2/12
addi$t1,$t3,1024
$t1 = 1024

Clock Cycle 20137:
Completed 3/12
DRAM Request(Read) Issued for lw 1328 $t1 on Line 2890

Clock Cycle 20138:
Completed 4/12
DRAM Request(Read) Issued for lw 2484 $t2 on Line 2891

Clock Cycle 20139:
Completed 5/12

Clock Cycle 20140:
Completed 6/12

Clock Cycle 20141:
Completed 7/12

Clock Cycle 20142:
Completed 8/12

Clock Cycle 20143:
Completed 9/12

Clock Cycle 20144:
Completed 10/12

Clock Cycle 20145:
Completed 11/12

Clock Cycle 20146:
Completed 12/12
Finished Instruction sw 1120 0 on Line 2887

Clock Cycle 20147:
Started lw 1328 $t1 on Line 2890
Completed 1/2

Clock Cycle 20148:
Completed 2/2
$t1 = 0
Finished Instruction lw 1328 $t1 on Line 2890

Clock Cycle 20149:
Started lw 2484 $t2 on Line 2891
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 20150:
Completed 2/22

Clock Cycle 20151:
Completed 3/22

Clock Cycle 20152:
Completed 4/22

Clock Cycle 20153:
Completed 5/22

Clock Cycle 20154:
Completed 6/22

Clock Cycle 20155:
Completed 7/22

Clock Cycle 20156:
Completed 8/22

Clock Cycle 20157:
Completed 9/22

Clock Cycle 20158:
Completed 10/22

Clock Cycle 20159:
Completed 11/22

Clock Cycle 20160:
Completed 12/22

Clock Cycle 20161:
Completed 13/22

Clock Cycle 20162:
Completed 14/22

Clock Cycle 20163:
Completed 15/22

Clock Cycle 20164:
Completed 16/22

Clock Cycle 20165:
Completed 17/22

Clock Cycle 20166:
Completed 18/22

Clock Cycle 20167:
Completed 19/22

Clock Cycle 20168:
Completed 20/22

Clock Cycle 20169:
Completed 21/22

Clock Cycle 20170:
Completed 22/22
$t2 = 1224
Finished Instruction lw 2484 $t2 on Line 2891

Clock Cycle 20171:
DRAM Request(Read) Issued for lw 564 $t2 on Line 2892

Clock Cycle 20172:
Started lw 564 $t2 on Line 2892
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t0,2876
$t1 = 6644

Clock Cycle 20173:
Completed 2/12
DRAM Request(Write) Issued for sw 900 3768 on Line 2894

Clock Cycle 20174:
Completed 3/12
addi$t3,$t0,3572
$t3 = 7340

Clock Cycle 20175:
Completed 4/12
DRAM Request(Read) Issued for lw 2948 $t0 on Line 2896

Clock Cycle 20176:
Completed 5/12

Clock Cycle 20177:
Completed 6/12

Clock Cycle 20178:
Completed 7/12

Clock Cycle 20179:
Completed 8/12

Clock Cycle 20180:
Completed 9/12

Clock Cycle 20181:
Completed 10/12

Clock Cycle 20182:
Completed 11/12

Clock Cycle 20183:
Completed 12/12
$t2 = 0
Finished Instruction lw 564 $t2 on Line 2892

Clock Cycle 20184:
Started sw 900 3768 on Line 2894
Completed 1/2

Clock Cycle 20185:
Completed 2/2
Finished Instruction sw 900 3768 on Line 2894

Clock Cycle 20186:
Started lw 2948 $t0 on Line 2896
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 20187:
Completed 2/22

Clock Cycle 20188:
Completed 3/22

Clock Cycle 20189:
Completed 4/22

Clock Cycle 20190:
Completed 5/22

Clock Cycle 20191:
Completed 6/22

Clock Cycle 20192:
Completed 7/22

Clock Cycle 20193:
Completed 8/22

Clock Cycle 20194:
Completed 9/22

Clock Cycle 20195:
Completed 10/22
Memory at 900 = 3768

Clock Cycle 20196:
Completed 11/22

Clock Cycle 20197:
Completed 12/22

Clock Cycle 20198:
Completed 13/22

Clock Cycle 20199:
Completed 14/22

Clock Cycle 20200:
Completed 15/22

Clock Cycle 20201:
Completed 16/22

Clock Cycle 20202:
Completed 17/22

Clock Cycle 20203:
Completed 18/22

Clock Cycle 20204:
Completed 19/22

Clock Cycle 20205:
Completed 20/22

Clock Cycle 20206:
Completed 21/22

Clock Cycle 20207:
Completed 22/22
$t0 = 10448
Finished Instruction lw 2948 $t0 on Line 2896

Clock Cycle 20208:
DRAM Request(Read) Issued for lw 1872 $t0 on Line 2897

Clock Cycle 20209:
Started lw 1872 $t0 on Line 2897
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1544 $t4 on Line 2898

Clock Cycle 20210:
Completed 2/12
DRAM Request(Read) Issued for lw 524 $t3 on Line 2899

Clock Cycle 20211:
Completed 3/12

Clock Cycle 20212:
Completed 4/12

Clock Cycle 20213:
Completed 5/12

Clock Cycle 20214:
Completed 6/12

Clock Cycle 20215:
Completed 7/12

Clock Cycle 20216:
Completed 8/12

Clock Cycle 20217:
Completed 9/12

Clock Cycle 20218:
Completed 10/12

Clock Cycle 20219:
Completed 11/12

Clock Cycle 20220:
Completed 12/12
$t0 = 0
Finished Instruction lw 1872 $t0 on Line 2897

Clock Cycle 20221:
Started lw 1544 $t4 on Line 2898
Completed 1/2
DRAM Request(Read) Issued for lw 1164 $t0 on Line 2900

Clock Cycle 20222:
Completed 2/2
$t4 = 0
Finished Instruction lw 1544 $t4 on Line 2898

Clock Cycle 20223:
Started lw 1164 $t0 on Line 2900
Completed 1/2

Clock Cycle 20224:
Completed 2/2
$t0 = 0
Finished Instruction lw 1164 $t0 on Line 2900

Clock Cycle 20225:
Started lw 524 $t3 on Line 2899
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 20226:
Completed 2/12

Clock Cycle 20227:
Completed 3/12

Clock Cycle 20228:
Completed 4/12

Clock Cycle 20229:
Completed 5/12

Clock Cycle 20230:
Completed 6/12

Clock Cycle 20231:
Completed 7/12

Clock Cycle 20232:
Completed 8/12

Clock Cycle 20233:
Completed 9/12

Clock Cycle 20234:
Completed 10/12

Clock Cycle 20235:
Completed 11/12

Clock Cycle 20236:
Completed 12/12
$t3 = 0
Finished Instruction lw 524 $t3 on Line 2899

Clock Cycle 20237:
addi$t4,$t3,232
$t4 = 232

Clock Cycle 20238:
DRAM Request(Write) Issued for sw 2504 0 on Line 2902

Clock Cycle 20239:
Started sw 2504 0 on Line 2902
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1364 232 on Line 2903

Clock Cycle 20240:
Completed 2/12
addi$t0,$t2,2772
$t0 = 2772

Clock Cycle 20241:
Completed 3/12
addi$t0,$t0,1708
$t0 = 4480

Clock Cycle 20242:
Completed 4/12
addi$t3,$t2,748
$t3 = 748

Clock Cycle 20243:
Completed 5/12
DRAM Request(Write) Issued for sw 1728 748 on Line 2907

Clock Cycle 20244:
Completed 6/12
DRAM Request(Write) Issued for sw 1808 6644 on Line 2908

Clock Cycle 20245:
Completed 7/12
DRAM Request(Write) Issued for sw 2152 748 on Line 2909

Clock Cycle 20246:
Completed 8/12
DRAM Request(Read) Issued for lw 1036 $t2 on Line 2910

Clock Cycle 20247:
Completed 9/12
addi$t1,$t1,2376
$t1 = 9020

Clock Cycle 20248:
Completed 10/12

Clock Cycle 20249:
Completed 11/12

Clock Cycle 20250:
Completed 12/12
Finished Instruction sw 2504 0 on Line 2902

Clock Cycle 20251:
Started sw 2152 748 on Line 2909
Completed 1/2

Clock Cycle 20252:
Completed 2/2
Finished Instruction sw 2152 748 on Line 2909

Clock Cycle 20253:
Started sw 1364 232 on Line 2903
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 20254:
Completed 2/22

Clock Cycle 20255:
Completed 3/22

Clock Cycle 20256:
Completed 4/22

Clock Cycle 20257:
Completed 5/22

Clock Cycle 20258:
Completed 6/22

Clock Cycle 20259:
Completed 7/22

Clock Cycle 20260:
Completed 8/22

Clock Cycle 20261:
Completed 9/22

Clock Cycle 20262:
Completed 10/22
Memory at 2152 = 748
Memory at 2504 = 0

Clock Cycle 20263:
Completed 11/22

Clock Cycle 20264:
Completed 12/22

Clock Cycle 20265:
Completed 13/22

Clock Cycle 20266:
Completed 14/22

Clock Cycle 20267:
Completed 15/22

Clock Cycle 20268:
Completed 16/22

Clock Cycle 20269:
Completed 17/22

Clock Cycle 20270:
Completed 18/22

Clock Cycle 20271:
Completed 19/22

Clock Cycle 20272:
Completed 20/22

Clock Cycle 20273:
Completed 21/22

Clock Cycle 20274:
Completed 22/22
Finished Instruction sw 1364 232 on Line 2903

Clock Cycle 20275:
Started lw 1036 $t2 on Line 2910
Completed 1/2

Clock Cycle 20276:
Completed 2/2
$t2 = 0
Finished Instruction lw 1036 $t2 on Line 2910

Clock Cycle 20277:
Started sw 1728 748 on Line 2907
Completed 1/2
DRAM Request(Read) Issued for lw 896 $t2 on Line 2912

Clock Cycle 20278:
Completed 2/2
Finished Instruction sw 1728 748 on Line 2907

Clock Cycle 20279:
Started sw 1808 6644 on Line 2908
Completed 1/2

Clock Cycle 20280:
Completed 2/2
Finished Instruction sw 1808 6644 on Line 2908

Clock Cycle 20281:
Started lw 896 $t2 on Line 2912
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 20282:
Completed 2/22

Clock Cycle 20283:
Completed 3/22

Clock Cycle 20284:
Completed 4/22

Clock Cycle 20285:
Completed 5/22

Clock Cycle 20286:
Completed 6/22

Clock Cycle 20287:
Completed 7/22

Clock Cycle 20288:
Completed 8/22

Clock Cycle 20289:
Completed 9/22

Clock Cycle 20290:
Completed 10/22
Memory at 1364 = 232
Memory at 1728 = 748
Memory at 1808 = 6644

Clock Cycle 20291:
Completed 11/22

Clock Cycle 20292:
Completed 12/22

Clock Cycle 20293:
Completed 13/22

Clock Cycle 20294:
Completed 14/22

Clock Cycle 20295:
Completed 15/22

Clock Cycle 20296:
Completed 16/22

Clock Cycle 20297:
Completed 17/22

Clock Cycle 20298:
Completed 18/22

Clock Cycle 20299:
Completed 19/22

Clock Cycle 20300:
Completed 20/22

Clock Cycle 20301:
Completed 21/22

Clock Cycle 20302:
Completed 22/22
$t2 = 0
Finished Instruction lw 896 $t2 on Line 2912

Clock Cycle 20303:
DRAM Request(Write) Issued for sw 1728 0 on Line 2913

Clock Cycle 20304:
Started sw 1728 0 on Line 2913
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3364 232 on Line 2914

Clock Cycle 20305:
Completed 2/12
addi$t2,$t0,2544
$t2 = 7024

Clock Cycle 20306:
Completed 3/12
addi$t1,$t4,2240
$t1 = 2472

Clock Cycle 20307:
Completed 4/12
addi$t2,$t0,3532
$t2 = 8012

Clock Cycle 20308:
Completed 5/12
addi$t1,$t3,3564
$t1 = 4312

Clock Cycle 20309:
Completed 6/12
addi$t4,$t0,12
$t4 = 4492

Clock Cycle 20310:
Completed 7/12
addi$t2,$t0,3200
$t2 = 7680

Clock Cycle 20311:
Completed 8/12
DRAM Request(Read) Issued for lw 520 $t2 on Line 2921

Clock Cycle 20312:
Completed 9/12
DRAM Request(Read) Issued for lw 3724 $t3 on Line 2922

Clock Cycle 20313:
Completed 10/12
DRAM Request(Read) Issued for lw 3100 $t4 on Line 2923

Clock Cycle 20314:
Completed 11/12
DRAM Request(Read) Issued for lw 1380 $t0 on Line 2924

Clock Cycle 20315:
Completed 12/12
Finished Instruction sw 1728 0 on Line 2913
DRAM Request(Write) Issued for sw 1664 4312 on Line 2925

Clock Cycle 20316:
Started lw 1380 $t0 on Line 2924
Completed 1/2
DRAM Request(Write) Issued for sw 1936 4312 on Line 2926

Clock Cycle 20317:
Completed 2/2
$t0 = 0
Finished Instruction lw 1380 $t0 on Line 2924
DRAM Request(Read) Issued for lw 2084 $t1 on Line 2927

Clock Cycle 20318:
Started sw 1664 4312 on Line 2925
Completed 1/2

Clock Cycle 20319:
Completed 2/2
Finished Instruction sw 1664 4312 on Line 2925

Clock Cycle 20320:
Started sw 1936 4312 on Line 2926
Completed 1/2

Clock Cycle 20321:
Completed 2/2
Finished Instruction sw 1936 4312 on Line 2926

Clock Cycle 20322:
Started sw 3364 232 on Line 2914
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 20323:
Completed 2/22

Clock Cycle 20324:
Completed 3/22

Clock Cycle 20325:
Completed 4/22

Clock Cycle 20326:
Completed 5/22

Clock Cycle 20327:
Completed 6/22

Clock Cycle 20328:
Completed 7/22

Clock Cycle 20329:
Completed 8/22

Clock Cycle 20330:
Completed 9/22

Clock Cycle 20331:
Completed 10/22
Memory at 1664 = 4312
Memory at 1728 = 0
Memory at 1936 = 4312

Clock Cycle 20332:
Completed 11/22

Clock Cycle 20333:
Completed 12/22

Clock Cycle 20334:
Completed 13/22

Clock Cycle 20335:
Completed 14/22

Clock Cycle 20336:
Completed 15/22

Clock Cycle 20337:
Completed 16/22

Clock Cycle 20338:
Completed 17/22

Clock Cycle 20339:
Completed 18/22

Clock Cycle 20340:
Completed 19/22

Clock Cycle 20341:
Completed 20/22

Clock Cycle 20342:
Completed 21/22

Clock Cycle 20343:
Completed 22/22
Finished Instruction sw 3364 232 on Line 2914

Clock Cycle 20344:
Started lw 3724 $t3 on Line 2922
Completed 1/2

Clock Cycle 20345:
Completed 2/2
$t3 = 0
Finished Instruction lw 3724 $t3 on Line 2922

Clock Cycle 20346:
Started lw 3100 $t4 on Line 2923
Completed 1/2

Clock Cycle 20347:
Completed 2/2
$t4 = 6568
Finished Instruction lw 3100 $t4 on Line 2923

Clock Cycle 20348:
Started lw 520 $t2 on Line 2921
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t3,$t4,3740
$t3 = 10308

Clock Cycle 20349:
Completed 2/22

Clock Cycle 20350:
Completed 3/22

Clock Cycle 20351:
Completed 4/22

Clock Cycle 20352:
Completed 5/22

Clock Cycle 20353:
Completed 6/22

Clock Cycle 20354:
Completed 7/22

Clock Cycle 20355:
Completed 8/22

Clock Cycle 20356:
Completed 9/22

Clock Cycle 20357:
Completed 10/22
Memory at 3364 = 232

Clock Cycle 20358:
Completed 11/22

Clock Cycle 20359:
Completed 12/22

Clock Cycle 20360:
Completed 13/22

Clock Cycle 20361:
Completed 14/22

Clock Cycle 20362:
Completed 15/22

Clock Cycle 20363:
Completed 16/22

Clock Cycle 20364:
Completed 17/22

Clock Cycle 20365:
Completed 18/22

Clock Cycle 20366:
Completed 19/22

Clock Cycle 20367:
Completed 20/22

Clock Cycle 20368:
Completed 21/22

Clock Cycle 20369:
Completed 22/22
$t2 = 0
Finished Instruction lw 520 $t2 on Line 2921

Clock Cycle 20370:
Started lw 2084 $t1 on Line 2927
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 20371:
Completed 2/12

Clock Cycle 20372:
Completed 3/12

Clock Cycle 20373:
Completed 4/12

Clock Cycle 20374:
Completed 5/12

Clock Cycle 20375:
Completed 6/12

Clock Cycle 20376:
Completed 7/12

Clock Cycle 20377:
Completed 8/12

Clock Cycle 20378:
Completed 9/12

Clock Cycle 20379:
Completed 10/12

Clock Cycle 20380:
Completed 11/12

Clock Cycle 20381:
Completed 12/12
$t1 = 0
Finished Instruction lw 2084 $t1 on Line 2927

Clock Cycle 20382:
addi$t1,$t3,2068
$t1 = 12376

Clock Cycle 20383:
DRAM Request(Write) Issued for sw 1816 0 on Line 2930

Clock Cycle 20384:
Started sw 1816 0 on Line 2930
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3112 10308 on Line 2931

Clock Cycle 20385:
Completed 2/12
addi$t3,$t4,2748
$t3 = 9316

Clock Cycle 20386:
Completed 3/12
DRAM Request(Read) Issued for lw 1248 $t3 on Line 2933

Clock Cycle 20387:
Completed 4/12
DRAM Request(Read) Issued for lw 1948 $t2 on Line 2934

Clock Cycle 20388:
Completed 5/12
DRAM Request(Read) Issued for lw 2728 $t1 on Line 2935

Clock Cycle 20389:
Completed 6/12

Clock Cycle 20390:
Completed 7/12

Clock Cycle 20391:
Completed 8/12

Clock Cycle 20392:
Completed 9/12

Clock Cycle 20393:
Completed 10/12

Clock Cycle 20394:
Completed 11/12

Clock Cycle 20395:
Completed 12/12
Finished Instruction sw 1816 0 on Line 2930

Clock Cycle 20396:
Started lw 1948 $t2 on Line 2934
Completed 1/2

Clock Cycle 20397:
Completed 2/2
$t2 = 3580
Finished Instruction lw 1948 $t2 on Line 2934

Clock Cycle 20398:
Started lw 1248 $t3 on Line 2933
Completed 1/2
DRAM Request(Write) Issued for sw 1464 3580 on Line 2936

Clock Cycle 20399:
Completed 2/2
$t3 = 0
Finished Instruction lw 1248 $t3 on Line 2933

Clock Cycle 20400:
Started sw 1464 3580 on Line 2936
Completed 1/2

Clock Cycle 20401:
Completed 2/2
Finished Instruction sw 1464 3580 on Line 2936

Clock Cycle 20402:
Started lw 2728 $t1 on Line 2935
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 20403:
Completed 2/22

Clock Cycle 20404:
Completed 3/22

Clock Cycle 20405:
Completed 4/22

Clock Cycle 20406:
Completed 5/22

Clock Cycle 20407:
Completed 6/22

Clock Cycle 20408:
Completed 7/22

Clock Cycle 20409:
Completed 8/22

Clock Cycle 20410:
Completed 9/22

Clock Cycle 20411:
Completed 10/22
Memory at 1464 = 3580

Clock Cycle 20412:
Completed 11/22

Clock Cycle 20413:
Completed 12/22

Clock Cycle 20414:
Completed 13/22

Clock Cycle 20415:
Completed 14/22

Clock Cycle 20416:
Completed 15/22

Clock Cycle 20417:
Completed 16/22

Clock Cycle 20418:
Completed 17/22

Clock Cycle 20419:
Completed 18/22

Clock Cycle 20420:
Completed 19/22

Clock Cycle 20421:
Completed 20/22

Clock Cycle 20422:
Completed 21/22

Clock Cycle 20423:
Completed 22/22
$t1 = 10608
Finished Instruction lw 2728 $t1 on Line 2935

Clock Cycle 20424:
Started sw 3112 10308 on Line 2931
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2672 10608 on Line 2937

Clock Cycle 20425:
Completed 2/12
DRAM Request(Write) Issued for sw 1336 0 on Line 2938

Clock Cycle 20426:
Completed 3/12
addi$t3,$t0,3892
$t3 = 3892

Clock Cycle 20427:
Completed 4/12
addi$t4,$t1,1780
$t4 = 12388

Clock Cycle 20428:
Completed 5/12
addi$t2,$t0,3320
$t2 = 3320

Clock Cycle 20429:
Completed 6/12
DRAM Request(Read) Issued for lw 408 $t0 on Line 2942

Clock Cycle 20430:
Completed 7/12

Clock Cycle 20431:
Completed 8/12

Clock Cycle 20432:
Completed 9/12

Clock Cycle 20433:
Completed 10/12

Clock Cycle 20434:
Completed 11/12

Clock Cycle 20435:
Completed 12/12
Finished Instruction sw 3112 10308 on Line 2931

Clock Cycle 20436:
Started lw 408 $t0 on Line 2942
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 20437:
Completed 2/22

Clock Cycle 20438:
Completed 3/22

Clock Cycle 20439:
Completed 4/22

Clock Cycle 20440:
Completed 5/22

Clock Cycle 20441:
Completed 6/22

Clock Cycle 20442:
Completed 7/22

Clock Cycle 20443:
Completed 8/22

Clock Cycle 20444:
Completed 9/22

Clock Cycle 20445:
Completed 10/22
Memory at 3112 = 10308

Clock Cycle 20446:
Completed 11/22

Clock Cycle 20447:
Completed 12/22

Clock Cycle 20448:
Completed 13/22

Clock Cycle 20449:
Completed 14/22

Clock Cycle 20450:
Completed 15/22

Clock Cycle 20451:
Completed 16/22

Clock Cycle 20452:
Completed 17/22

Clock Cycle 20453:
Completed 18/22

Clock Cycle 20454:
Completed 19/22

Clock Cycle 20455:
Completed 20/22

Clock Cycle 20456:
Completed 21/22

Clock Cycle 20457:
Completed 22/22
$t0 = 0
Finished Instruction lw 408 $t0 on Line 2942

Clock Cycle 20458:
Started sw 2672 10608 on Line 2937
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t2,464
$t0 = 3784

Clock Cycle 20459:
Completed 2/12
DRAM Request(Write) Issued for sw 2328 3892 on Line 2944

Clock Cycle 20460:
Completed 3/12
DRAM Request(Write) Issued for sw 1924 10608 on Line 2945

Clock Cycle 20461:
Completed 4/12
addi$t4,$t0,1884
$t4 = 5668

Clock Cycle 20462:
Completed 5/12
addi$t2,$t0,1616
$t2 = 5400

Clock Cycle 20463:
Completed 6/12
addi$t3,$t4,188
$t3 = 5856

Clock Cycle 20464:
Completed 7/12
DRAM Request(Write) Issued for sw 3472 5856 on Line 2949

Clock Cycle 20465:
Completed 8/12
addi$t0,$t1,1228
$t0 = 11836

Clock Cycle 20466:
Completed 9/12
DRAM Request(Read) Issued for lw 460 $t3 on Line 2951

Clock Cycle 20467:
Completed 10/12
addi$t0,$t4,2328
$t0 = 7996

Clock Cycle 20468:
Completed 11/12
DRAM Request(Write) Issued for sw 0 5668 on Line 2953

Clock Cycle 20469:
Completed 12/12
Finished Instruction sw 2672 10608 on Line 2937
DRAM Request(Write) Issued for sw 472 10608 on Line 2954

Clock Cycle 20470:
Started sw 2328 3892 on Line 2944
Completed 1/2
DRAM Request(Write) Issued for sw 1444 7996 on Line 2955

Clock Cycle 20471:
Completed 2/2
Finished Instruction sw 2328 3892 on Line 2944
addi$t4,$t1,1456
$t4 = 12064

Clock Cycle 20472:
Started sw 1336 0 on Line 2938
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3792 10608 on Line 2957

Clock Cycle 20473:
Completed 2/22

Clock Cycle 20474:
Completed 3/22

Clock Cycle 20475:
Completed 4/22

Clock Cycle 20476:
Completed 5/22

Clock Cycle 20477:
Completed 6/22

Clock Cycle 20478:
Completed 7/22

Clock Cycle 20479:
Completed 8/22

Clock Cycle 20480:
Completed 9/22

Clock Cycle 20481:
Completed 10/22
Memory at 2328 = 3892
Memory at 2672 = 10608

Clock Cycle 20482:
Completed 11/22

Clock Cycle 20483:
Completed 12/22

Clock Cycle 20484:
Completed 13/22

Clock Cycle 20485:
Completed 14/22

Clock Cycle 20486:
Completed 15/22

Clock Cycle 20487:
Completed 16/22

Clock Cycle 20488:
Completed 17/22

Clock Cycle 20489:
Completed 18/22

Clock Cycle 20490:
Completed 19/22

Clock Cycle 20491:
Completed 20/22

Clock Cycle 20492:
Completed 21/22

Clock Cycle 20493:
Completed 22/22
Finished Instruction sw 1336 0 on Line 2938

Clock Cycle 20494:
Started sw 1924 10608 on Line 2945
Completed 1/2

Clock Cycle 20495:
Completed 2/2
Finished Instruction sw 1924 10608 on Line 2945

Clock Cycle 20496:
Started sw 1444 7996 on Line 2955
Completed 1/2

Clock Cycle 20497:
Completed 2/2
Finished Instruction sw 1444 7996 on Line 2955

Clock Cycle 20498:
Started lw 460 $t3 on Line 2951
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 20499:
Completed 2/22

Clock Cycle 20500:
Completed 3/22

Clock Cycle 20501:
Completed 4/22

Clock Cycle 20502:
Completed 5/22

Clock Cycle 20503:
Completed 6/22

Clock Cycle 20504:
Completed 7/22

Clock Cycle 20505:
Completed 8/22

Clock Cycle 20506:
Completed 9/22

Clock Cycle 20507:
Completed 10/22
Memory at 1444 = 7996
Memory at 1924 = 10608

Clock Cycle 20508:
Completed 11/22

Clock Cycle 20509:
Completed 12/22

Clock Cycle 20510:
Completed 13/22

Clock Cycle 20511:
Completed 14/22

Clock Cycle 20512:
Completed 15/22

Clock Cycle 20513:
Completed 16/22

Clock Cycle 20514:
Completed 17/22

Clock Cycle 20515:
Completed 18/22

Clock Cycle 20516:
Completed 19/22

Clock Cycle 20517:
Completed 20/22

Clock Cycle 20518:
Completed 21/22

Clock Cycle 20519:
Completed 22/22
$t3 = 7872
Finished Instruction lw 460 $t3 on Line 2951

Clock Cycle 20520:
Started sw 0 5668 on Line 2953
Completed 1/2
DRAM Request(Write) Issued for sw 2564 7872 on Line 2958

Clock Cycle 20521:
Completed 2/2
Finished Instruction sw 0 5668 on Line 2953
DRAM Request(Read) Issued for lw 372 $t2 on Line 2959

Clock Cycle 20522:
Started sw 472 10608 on Line 2954
Completed 1/2

Clock Cycle 20523:
Completed 2/2
Finished Instruction sw 472 10608 on Line 2954

Clock Cycle 20524:
Started lw 372 $t2 on Line 2959
Completed 1/2

Clock Cycle 20525:
Completed 2/2
$t2 = 0
Finished Instruction lw 372 $t2 on Line 2959

Clock Cycle 20526:
Started sw 3472 5856 on Line 2949
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t0,$t2,3268
$t0 = 3268

Clock Cycle 20527:
Completed 2/22
DRAM Request(Read) Issued for lw 1368 $t4 on Line 2961

Clock Cycle 20528:
Completed 3/22
addi$t0,$t0,2156
$t0 = 5424

Clock Cycle 20529:
Completed 4/22
addi$t0,$t2,1868
$t0 = 1868

Clock Cycle 20530:
Completed 5/22
DRAM Request(Write) Issued for sw 3832 10608 on Line 2964

Clock Cycle 20531:
Completed 6/22
addi$t0,$t2,1328
$t0 = 1328

Clock Cycle 20532:
Completed 7/22
DRAM Request(Write) Issued for sw 1712 1328 on Line 2966

Clock Cycle 20533:
Completed 8/22
DRAM Request(Read) Issued for lw 3392 $t1 on Line 2967

Clock Cycle 20534:
Completed 9/22
DRAM Request(Write) Issued for sw 708 1328 on Line 2968

Clock Cycle 20535:
Completed 10/22
Memory at 0 = 5668
Memory at 472 = 10608

Clock Cycle 20536:
Completed 11/22

Clock Cycle 20537:
Completed 12/22

Clock Cycle 20538:
Completed 13/22

Clock Cycle 20539:
Completed 14/22

Clock Cycle 20540:
Completed 15/22

Clock Cycle 20541:
Completed 16/22

Clock Cycle 20542:
Completed 17/22

Clock Cycle 20543:
Completed 18/22

Clock Cycle 20544:
Completed 19/22

Clock Cycle 20545:
Completed 20/22

Clock Cycle 20546:
Completed 21/22

Clock Cycle 20547:
Completed 22/22
Finished Instruction sw 3472 5856 on Line 2949

Clock Cycle 20548:
Started sw 3792 10608 on Line 2957
Completed 1/2

Clock Cycle 20549:
Completed 2/2
Finished Instruction sw 3792 10608 on Line 2957

Clock Cycle 20550:
Started sw 3832 10608 on Line 2964
Completed 1/2

Clock Cycle 20551:
Completed 2/2
Finished Instruction sw 3832 10608 on Line 2964

Clock Cycle 20552:
Started lw 3392 $t1 on Line 2967
Completed 1/2

Clock Cycle 20553:
Completed 2/2
$t1 = 0
Finished Instruction lw 3392 $t1 on Line 2967

Clock Cycle 20554:
Started lw 1368 $t4 on Line 2961
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 20555:
Completed 2/22

Clock Cycle 20556:
Completed 3/22

Clock Cycle 20557:
Completed 4/22

Clock Cycle 20558:
Completed 5/22

Clock Cycle 20559:
Completed 6/22

Clock Cycle 20560:
Completed 7/22

Clock Cycle 20561:
Completed 8/22

Clock Cycle 20562:
Completed 9/22

Clock Cycle 20563:
Completed 10/22
Memory at 3472 = 5856
Memory at 3792 = 10608
Memory at 3832 = 10608

Clock Cycle 20564:
Completed 11/22

Clock Cycle 20565:
Completed 12/22

Clock Cycle 20566:
Completed 13/22

Clock Cycle 20567:
Completed 14/22

Clock Cycle 20568:
Completed 15/22

Clock Cycle 20569:
Completed 16/22

Clock Cycle 20570:
Completed 17/22

Clock Cycle 20571:
Completed 18/22

Clock Cycle 20572:
Completed 19/22

Clock Cycle 20573:
Completed 20/22

Clock Cycle 20574:
Completed 21/22

Clock Cycle 20575:
Completed 22/22
$t4 = 0
Finished Instruction lw 1368 $t4 on Line 2961

Clock Cycle 20576:
Started sw 1712 1328 on Line 2966
Completed 1/2
DRAM Request(Write) Issued for sw 1380 0 on Line 2969

Clock Cycle 20577:
Completed 2/2
Finished Instruction sw 1712 1328 on Line 2966
addi$t0,$t0,40
$t0 = 1368

Clock Cycle 20578:
Started sw 1380 0 on Line 2969
Completed 1/2
DRAM Request(Write) Issued for sw 3064 0 on Line 2971

Clock Cycle 20579:
Completed 2/2
Finished Instruction sw 1380 0 on Line 2969
addi$t2,$t1,3596
$t2 = 3596

Clock Cycle 20580:
Started sw 2564 7872 on Line 2958
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1284 3596 on Line 2973

Clock Cycle 20581:
Completed 2/22
DRAM Request(Write) Issued for sw 560 0 on Line 2974

Clock Cycle 20582:
Completed 3/22
DRAM Request(Write) Issued for sw 2228 7872 on Line 2975

Clock Cycle 20583:
Completed 4/22
addi$t3,$t3,1436
$t3 = 9308

Clock Cycle 20584:
Completed 5/22
DRAM Request(Write) Issued for sw 3148 3596 on Line 2977

Clock Cycle 20585:
Completed 6/22
DRAM Request(Write) Issued for sw 3044 3596 on Line 2978

Clock Cycle 20586:
Completed 7/22
DRAM Request(Read) Issued for lw 1568 $t2 on Line 2979

Clock Cycle 20587:
Completed 8/22
DRAM Request(Write) Issued for sw 2912 9308 on Line 2980

Clock Cycle 20588:
Completed 9/22

Clock Cycle 20589:
Completed 10/22
Memory at 1712 = 1328

Clock Cycle 20590:
Completed 11/22

Clock Cycle 20591:
Completed 12/22

Clock Cycle 20592:
Completed 13/22

Clock Cycle 20593:
Completed 14/22

Clock Cycle 20594:
Completed 15/22

Clock Cycle 20595:
Completed 16/22

Clock Cycle 20596:
Completed 17/22

Clock Cycle 20597:
Completed 18/22

Clock Cycle 20598:
Completed 19/22

Clock Cycle 20599:
Completed 20/22

Clock Cycle 20600:
Completed 21/22

Clock Cycle 20601:
Completed 22/22
Finished Instruction sw 2564 7872 on Line 2958

Clock Cycle 20602:
Started sw 3064 0 on Line 2971
Completed 1/2

Clock Cycle 20603:
Completed 2/2
Finished Instruction sw 3064 0 on Line 2971

Clock Cycle 20604:
Started sw 2228 7872 on Line 2975
Completed 1/2

Clock Cycle 20605:
Completed 2/2
Finished Instruction sw 2228 7872 on Line 2975

Clock Cycle 20606:
Started sw 3044 3596 on Line 2978
Completed 1/2

Clock Cycle 20607:
Completed 2/2
Finished Instruction sw 3044 3596 on Line 2978

Clock Cycle 20608:
Started sw 2912 9308 on Line 2980
Completed 1/2

Clock Cycle 20609:
Completed 2/2
Finished Instruction sw 2912 9308 on Line 2980

Clock Cycle 20610:
Started sw 1284 3596 on Line 2973
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 20611:
Completed 2/22

Clock Cycle 20612:
Completed 3/22

Clock Cycle 20613:
Completed 4/22

Clock Cycle 20614:
Completed 5/22

Clock Cycle 20615:
Completed 6/22

Clock Cycle 20616:
Completed 7/22

Clock Cycle 20617:
Completed 8/22

Clock Cycle 20618:
Completed 9/22

Clock Cycle 20619:
Completed 10/22
Memory at 2228 = 7872
Memory at 2564 = 7872
Memory at 2912 = 9308
Memory at 3044 = 3596

Clock Cycle 20620:
Completed 11/22

Clock Cycle 20621:
Completed 12/22

Clock Cycle 20622:
Completed 13/22

Clock Cycle 20623:
Completed 14/22

Clock Cycle 20624:
Completed 15/22

Clock Cycle 20625:
Completed 16/22

Clock Cycle 20626:
Completed 17/22

Clock Cycle 20627:
Completed 18/22

Clock Cycle 20628:
Completed 19/22

Clock Cycle 20629:
Completed 20/22

Clock Cycle 20630:
Completed 21/22

Clock Cycle 20631:
Completed 22/22
Finished Instruction sw 1284 3596 on Line 2973

Clock Cycle 20632:
Started lw 1568 $t2 on Line 2979
Completed 1/2

Clock Cycle 20633:
Completed 2/2
$t2 = 0
Finished Instruction lw 1568 $t2 on Line 2979

Clock Cycle 20634:
Started sw 708 1328 on Line 2968
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t1,$t2,796
$t1 = 796

Clock Cycle 20635:
Completed 2/22
DRAM Request(Write) Issued for sw 3972 1368 on Line 2982

Clock Cycle 20636:
Completed 3/22
DRAM Request(Write) Issued for sw 2716 0 on Line 2983

Clock Cycle 20637:
Completed 4/22
DRAM Request(Write) Issued for sw 2256 0 on Line 2984

Clock Cycle 20638:
Completed 5/22
DRAM Request(Read) Issued for lw 2512 $t4 on Line 2985

Clock Cycle 20639:
Completed 6/22
addi$t1,$t1,92
$t1 = 888

Clock Cycle 20640:
Completed 7/22
DRAM Request(Write) Issued for sw 3320 9308 on Line 2987

Clock Cycle 20641:
Completed 8/22
DRAM Request(Write) Issued for sw 3112 888 on Line 2988

Clock Cycle 20642:
Completed 9/22
DRAM Request(Read) Issued for lw 360 $t2 on Line 2989

Clock Cycle 20643:
Completed 10/22
Memory at 1284 = 3596
DRAM Request(Write) Issued for sw 3800 9308 on Line 2990

Clock Cycle 20644:
Completed 11/22

Clock Cycle 20645:
Completed 12/22

Clock Cycle 20646:
Completed 13/22

Clock Cycle 20647:
Completed 14/22

Clock Cycle 20648:
Completed 15/22

Clock Cycle 20649:
Completed 16/22

Clock Cycle 20650:
Completed 17/22

Clock Cycle 20651:
Completed 18/22

Clock Cycle 20652:
Completed 19/22

Clock Cycle 20653:
Completed 20/22

Clock Cycle 20654:
Completed 21/22

Clock Cycle 20655:
Completed 22/22
Finished Instruction sw 708 1328 on Line 2968

Clock Cycle 20656:
Started lw 360 $t2 on Line 2989
Completed 1/2

Clock Cycle 20657:
Completed 2/2
$t2 = 0
Finished Instruction lw 360 $t2 on Line 2989

Clock Cycle 20658:
Started sw 560 0 on Line 2974
Completed 1/2
DRAM Request(Write) Issued for sw 3924 0 on Line 2991

Clock Cycle 20659:
Completed 2/2
Finished Instruction sw 560 0 on Line 2974
DRAM Request(Write) Issued for sw 1072 9308 on Line 2992

Clock Cycle 20660:
Started sw 3148 3596 on Line 2977
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 260 9308 on Line 2993

Clock Cycle 20661:
Completed 2/22
addi$t1,$t0,784
$t1 = 2152

Clock Cycle 20662:
Completed 3/22
DRAM Request(Read) Issued for lw 3636 $t3 on Line 2995

Clock Cycle 20663:
Completed 4/22

Clock Cycle 20664:
Completed 5/22

Clock Cycle 20665:
Completed 6/22

Clock Cycle 20666:
Completed 7/22

Clock Cycle 20667:
Completed 8/22

Clock Cycle 20668:
Completed 9/22

Clock Cycle 20669:
Completed 10/22
Memory at 560 = 0
Memory at 708 = 1328

Clock Cycle 20670:
Completed 11/22

Clock Cycle 20671:
Completed 12/22

Clock Cycle 20672:
Completed 13/22

Clock Cycle 20673:
Completed 14/22

Clock Cycle 20674:
Completed 15/22

Clock Cycle 20675:
Completed 16/22

Clock Cycle 20676:
Completed 17/22

Clock Cycle 20677:
Completed 18/22

Clock Cycle 20678:
Completed 19/22

Clock Cycle 20679:
Completed 20/22

Clock Cycle 20680:
Completed 21/22

Clock Cycle 20681:
Completed 22/22
Finished Instruction sw 3148 3596 on Line 2977

Clock Cycle 20682:
Started lw 3636 $t3 on Line 2995
Completed 1/2

Clock Cycle 20683:
Completed 2/2
$t3 = 0
Finished Instruction lw 3636 $t3 on Line 2995

Clock Cycle 20684:
Started sw 3972 1368 on Line 2982
Completed 1/2
DRAM Request(Read) Issued for lw 1548 $t3 on Line 2996

Clock Cycle 20685:
Completed 2/2
Finished Instruction sw 3972 1368 on Line 2982
addi$t1,$t0,3676
$t1 = 5044

Clock Cycle 20686:
Started sw 3320 9308 on Line 2987
Completed 1/2
DRAM Request(Write) Issued for sw 3952 5044 on Line 2998

Clock Cycle 20687:
Completed 2/2
Finished Instruction sw 3320 9308 on Line 2987

Clock Cycle 20688:
Started sw 3112 888 on Line 2988
Completed 1/2

Clock Cycle 20689:
Completed 2/2
Finished Instruction sw 3112 888 on Line 2988

Clock Cycle 20690:
Started sw 3800 9308 on Line 2990
Completed 1/2

Clock Cycle 20691:
Completed 2/2
Finished Instruction sw 3800 9308 on Line 2990

Clock Cycle 20692:
Started sw 3924 0 on Line 2991
Completed 1/2

Clock Cycle 20693:
Completed 2/2
Finished Instruction sw 3924 0 on Line 2991

Clock Cycle 20694:
Started sw 3952 5044 on Line 2998
Completed 1/2

Clock Cycle 20695:
Completed 2/2
Finished Instruction sw 3952 5044 on Line 2998

Clock Cycle 20696:
Started sw 2716 0 on Line 2983
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 20697:
Completed 2/22

Clock Cycle 20698:
Completed 3/22

Clock Cycle 20699:
Completed 4/22

Clock Cycle 20700:
Completed 5/22

Clock Cycle 20701:
Completed 6/22

Clock Cycle 20702:
Completed 7/22

Clock Cycle 20703:
Completed 8/22

Clock Cycle 20704:
Completed 9/22

Clock Cycle 20705:
Completed 10/22
Memory at 3112 = 888
Memory at 3148 = 3596
Memory at 3320 = 9308
Memory at 3800 = 9308
Memory at 3952 = 5044
Memory at 3972 = 1368

Clock Cycle 20706:
Completed 11/22

Clock Cycle 20707:
Completed 12/22

Clock Cycle 20708:
Completed 13/22

Clock Cycle 20709:
Completed 14/22

Clock Cycle 20710:
Completed 15/22

Clock Cycle 20711:
Completed 16/22

Clock Cycle 20712:
Completed 17/22

Clock Cycle 20713:
Completed 18/22

Clock Cycle 20714:
Completed 19/22

Clock Cycle 20715:
Completed 20/22

Clock Cycle 20716:
Completed 21/22

Clock Cycle 20717:
Completed 22/22
Finished Instruction sw 2716 0 on Line 2983

Clock Cycle 20718:
Started lw 2512 $t4 on Line 2985
Completed 1/2

Clock Cycle 20719:
Completed 2/2
$t4 = 4700
Finished Instruction lw 2512 $t4 on Line 2985

Clock Cycle 20720:
Started sw 2256 0 on Line 2984
Completed 1/2
DRAM Request(Write) Issued for sw 3976 4700 on Line 2999

Clock Cycle 20721:
Completed 2/2
Finished Instruction sw 2256 0 on Line 2984
addi$t1,$t0,1376
$t1 = 2744

Clock Cycle 20722:
Started sw 1072 9308 on Line 2992
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 20723:
Completed 2/22

Clock Cycle 20724:
Completed 3/22

Clock Cycle 20725:
Completed 4/22

Clock Cycle 20726:
Completed 5/22

Clock Cycle 20727:
Completed 6/22

Clock Cycle 20728:
Completed 7/22

Clock Cycle 20729:
Completed 8/22

Clock Cycle 20730:
Completed 9/22

Clock Cycle 20731:
Completed 10/22

Clock Cycle 20732:
Completed 11/22

Clock Cycle 20733:
Completed 12/22

Clock Cycle 20734:
Completed 13/22

Clock Cycle 20735:
Completed 14/22

Clock Cycle 20736:
Completed 15/22

Clock Cycle 20737:
Completed 16/22

Clock Cycle 20738:
Completed 17/22

Clock Cycle 20739:
Completed 18/22

Clock Cycle 20740:
Completed 19/22

Clock Cycle 20741:
Completed 20/22

Clock Cycle 20742:
Completed 21/22

Clock Cycle 20743:
Completed 22/22
Finished Instruction sw 1072 9308 on Line 2992

Clock Cycle 20744:
Started lw 1548 $t3 on Line 2996
Completed 1/2

Clock Cycle 20745:
Completed 2/2
$t3 = 0
Finished Instruction lw 1548 $t3 on Line 2996

Clock Cycle 20746:
Started sw 260 9308 on Line 2993
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 20747:
Completed 2/22

Clock Cycle 20748:
Completed 3/22

Clock Cycle 20749:
Completed 4/22

Clock Cycle 20750:
Completed 5/22

Clock Cycle 20751:
Completed 6/22

Clock Cycle 20752:
Completed 7/22

Clock Cycle 20753:
Completed 8/22

Clock Cycle 20754:
Completed 9/22

Clock Cycle 20755:
Completed 10/22
Memory at 1072 = 9308

Clock Cycle 20756:
Completed 11/22

Clock Cycle 20757:
Completed 12/22

Clock Cycle 20758:
Completed 13/22

Clock Cycle 20759:
Completed 14/22

Clock Cycle 20760:
Completed 15/22

Clock Cycle 20761:
Completed 16/22

Clock Cycle 20762:
Completed 17/22

Clock Cycle 20763:
Completed 18/22

Clock Cycle 20764:
Completed 19/22

Clock Cycle 20765:
Completed 20/22

Clock Cycle 20766:
Completed 21/22

Clock Cycle 20767:
Completed 22/22
Finished Instruction sw 260 9308 on Line 2993

Clock Cycle 20768:
Started sw 3976 4700 on Line 2999
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 20769:
Completed 2/22

Clock Cycle 20770:
Completed 3/22

Clock Cycle 20771:
Completed 4/22

Clock Cycle 20772:
Completed 5/22

Clock Cycle 20773:
Completed 6/22

Clock Cycle 20774:
Completed 7/22

Clock Cycle 20775:
Completed 8/22

Clock Cycle 20776:
Completed 9/22

Clock Cycle 20777:
Completed 10/22
Memory at 260 = 9308

Clock Cycle 20778:
Completed 11/22

Clock Cycle 20779:
Completed 12/22

Clock Cycle 20780:
Completed 13/22

Clock Cycle 20781:
Completed 14/22

Clock Cycle 20782:
Completed 15/22

Clock Cycle 20783:
Completed 16/22

Clock Cycle 20784:
Completed 17/22

Clock Cycle 20785:
Completed 18/22

Clock Cycle 20786:
Completed 19/22

Clock Cycle 20787:
Completed 20/22

Clock Cycle 20788:
Completed 21/22

Clock Cycle 20789:
Completed 22/22
Finished Instruction sw 3976 4700 on Line 2999

RELEVANT STATISTICS :->
Total Number of cycles taken = 20789
Total Number of Row Buffer Updates = 2013

DRAM memory structure :
Memory at row 0 column 0 address 0 = 5668
Memory at row 0 column 5 address 20 = 2784
Memory at row 0 column 12 address 48 = 916
Memory at row 0 column 14 address 56 = 4796
Memory at row 0 column 24 address 96 = 5080
Memory at row 0 column 25 address 100 = 1844
Memory at row 0 column 26 address 104 = 1048
Memory at row 0 column 30 address 120 = 912
Memory at row 0 column 31 address 124 = 712
Memory at row 0 column 32 address 128 = 2800
Memory at row 0 column 35 address 140 = 4700
Memory at row 0 column 39 address 156 = 13656
Memory at row 0 column 40 address 160 = 9948
Memory at row 0 column 43 address 172 = 5616
Memory at row 0 column 46 address 184 = 1304
Memory at row 0 column 47 address 188 = 2276
Memory at row 0 column 48 address 192 = 1796
Memory at row 0 column 50 address 200 = 632
Memory at row 0 column 52 address 208 = 716
Memory at row 0 column 55 address 220 = 3584
Memory at row 0 column 57 address 228 = 3304
Memory at row 0 column 58 address 232 = 9896
Memory at row 0 column 65 address 260 = 9308
Memory at row 0 column 66 address 264 = 1040
Memory at row 0 column 67 address 268 = 3632
Memory at row 0 column 72 address 288 = 3172
Memory at row 0 column 74 address 296 = 1644
Memory at row 0 column 75 address 300 = 16052
Memory at row 0 column 77 address 308 = 3172
Memory at row 0 column 79 address 316 = 9540
Memory at row 0 column 82 address 328 = 4700
Memory at row 0 column 84 address 336 = 6932
Memory at row 0 column 85 address 340 = 9000
Memory at row 0 column 86 address 344 = 1476
Memory at row 0 column 88 address 352 = 10016
Memory at row 0 column 89 address 356 = 1976
Memory at row 0 column 96 address 384 = 1056
Memory at row 0 column 97 address 388 = 10748
Memory at row 0 column 98 address 392 = 9484
Memory at row 0 column 101 address 404 = 4092
Memory at row 0 column 103 address 412 = 1972
Memory at row 0 column 108 address 432 = 12908
Memory at row 0 column 109 address 436 = 2168
Memory at row 0 column 115 address 460 = 7872
Memory at row 0 column 118 address 472 = 10608
Memory at row 0 column 119 address 476 = 3832
Memory at row 0 column 121 address 484 = 9896
Memory at row 0 column 122 address 488 = 6424
Memory at row 0 column 123 address 492 = 5036
Memory at row 0 column 124 address 496 = 6456
Memory at row 0 column 125 address 500 = 6260
Memory at row 0 column 126 address 504 = 1384
Memory at row 0 column 128 address 512 = 3584
Memory at row 0 column 137 address 548 = 7040
Memory at row 0 column 146 address 584 = 12708
Memory at row 0 column 147 address 588 = 3172
Memory at row 0 column 149 address 596 = 1524
Memory at row 0 column 150 address 600 = 6852
Memory at row 0 column 151 address 604 = 1968
Memory at row 0 column 152 address 608 = 3188
Memory at row 0 column 154 address 616 = 2480
Memory at row 0 column 158 address 632 = 7872
Memory at row 0 column 159 address 636 = 1476
Memory at row 0 column 161 address 644 = 9556
Memory at row 0 column 165 address 660 = 2044
Memory at row 0 column 170 address 680 = 2064
Memory at row 0 column 171 address 684 = 940
Memory at row 0 column 175 address 700 = 2704
Memory at row 0 column 176 address 704 = 5204
Memory at row 0 column 177 address 708 = 1328
Memory at row 0 column 178 address 712 = 3964
Memory at row 0 column 179 address 716 = 4468
Memory at row 0 column 181 address 724 = 3552
Memory at row 0 column 185 address 740 = 916
Memory at row 0 column 187 address 748 = 1304
Memory at row 0 column 190 address 760 = 4660
Memory at row 0 column 193 address 772 = 3368
Memory at row 0 column 196 address 784 = 5772
Memory at row 0 column 197 address 788 = 8856
Memory at row 0 column 199 address 796 = 10608
Memory at row 0 column 202 address 808 = 4388
Memory at row 0 column 204 address 816 = 6424
Memory at row 0 column 208 address 832 = 6416
Memory at row 0 column 213 address 852 = 1700
Memory at row 0 column 214 address 856 = 1476
Memory at row 0 column 221 address 884 = 196
Memory at row 0 column 222 address 888 = 1568
Memory at row 0 column 223 address 892 = 1320
Memory at row 0 column 225 address 900 = 3768
Memory at row 0 column 226 address 904 = 3664
Memory at row 0 column 230 address 920 = 3172
Memory at row 0 column 234 address 936 = 5360
Memory at row 0 column 236 address 944 = 3548
Memory at row 0 column 237 address 948 = 3504
Memory at row 0 column 238 address 952 = 2528
Memory at row 0 column 240 address 960 = 6988
Memory at row 0 column 241 address 964 = 2168
Memory at row 0 column 245 address 980 = 1844
Memory at row 0 column 248 address 992 = 10748
Memory at row 0 column 249 address 996 = 3172
Memory at row 0 column 253 address 1012 = 8856
Memory at row 1 column 1 address 1028 = 9896
Memory at row 1 column 4 address 1040 = 10748
Memory at row 1 column 5 address 1044 = 4096
Memory at row 1 column 12 address 1072 = 9308
Memory at row 1 column 13 address 1076 = 3368
Memory at row 1 column 15 address 1084 = 9948
Memory at row 1 column 17 address 1092 = 9484
Memory at row 1 column 25 address 1124 = 9948
Memory at row 1 column 26 address 1128 = 12120
Memory at row 1 column 27 address 1132 = 4220
Memory at row 1 column 28 address 1136 = 4528
Memory at row 1 column 29 address 1140 = 4796
Memory at row 1 column 32 address 1152 = 5036
Memory at row 1 column 39 address 1180 = 5064
Memory at row 1 column 43 address 1196 = 2704
Memory at row 1 column 50 address 1224 = 5348
Memory at row 1 column 52 address 1232 = 716
Memory at row 1 column 54 address 1240 = 900
Memory at row 1 column 58 address 1256 = 1568
Memory at row 1 column 60 address 1264 = 2412
Memory at row 1 column 65 address 1284 = 3596
Memory at row 1 column 66 address 1288 = 824
Memory at row 1 column 69 address 1300 = 3020
Memory at row 1 column 71 address 1308 = 388
Memory at row 1 column 75 address 1324 = 1176
Memory at row 1 column 77 address 1332 = 10608
Memory at row 1 column 84 address 1360 = 3256
Memory at row 1 column 85 address 1364 = 232
Memory at row 1 column 92 address 1392 = 12320
Memory at row 1 column 93 address 1396 = 3172
Memory at row 1 column 94 address 1400 = 68
Memory at row 1 column 96 address 1408 = 7592
Memory at row 1 column 98 address 1416 = 1972
Memory at row 1 column 100 address 1424 = 2644
Memory at row 1 column 101 address 1428 = 4052
Memory at row 1 column 103 address 1436 = 1568
Memory at row 1 column 105 address 1444 = 7996
Memory at row 1 column 109 address 1460 = 1304
Memory at row 1 column 110 address 1464 = 3580
Memory at row 1 column 112 address 1472 = 1568
Memory at row 1 column 115 address 1484 = 3408
Memory at row 1 column 116 address 1488 = 228
Memory at row 1 column 117 address 1492 = 1168
Memory at row 1 column 119 address 1500 = 2276
Memory at row 1 column 121 address 1508 = 688
Memory at row 1 column 123 address 1516 = 3156
Memory at row 1 column 133 address 1556 = 1232
Memory at row 1 column 135 address 1564 = 4612
Memory at row 1 column 137 address 1572 = 4308
Memory at row 1 column 142 address 1592 = 3248
Memory at row 1 column 143 address 1596 = 16144
Memory at row 1 column 149 address 1620 = 5040
Memory at row 1 column 151 address 1628 = 4000
Memory at row 1 column 158 address 1656 = 2248
Memory at row 1 column 159 address 1660 = 3452
Memory at row 1 column 160 address 1664 = 4312
Memory at row 1 column 163 address 1676 = 9304
Memory at row 1 column 166 address 1688 = 196
Memory at row 1 column 167 address 1692 = 2972
Memory at row 1 column 169 address 1700 = 1976
Memory at row 1 column 171 address 1708 = 1232
Memory at row 1 column 172 address 1712 = 1328
Memory at row 1 column 173 address 1716 = 3220
Memory at row 1 column 174 address 1720 = 5808
Memory at row 1 column 175 address 1724 = 2396
Memory at row 1 column 179 address 1740 = 9484
Memory at row 1 column 182 address 1752 = 5036
Memory at row 1 column 184 address 1760 = 5372
Memory at row 1 column 186 address 1768 = 12444
Memory at row 1 column 191 address 1788 = 1700
Memory at row 1 column 194 address 1800 = 4396
Memory at row 1 column 196 address 1808 = 6644
Memory at row 1 column 201 address 1828 = 8372
Memory at row 1 column 202 address 1832 = 14400
Memory at row 1 column 204 address 1840 = 4660
Memory at row 1 column 206 address 1848 = 136
Memory at row 1 column 208 address 1856 = 4052
Memory at row 1 column 209 address 1860 = 3256
Memory at row 1 column 211 address 1868 = 1568
Memory at row 1 column 213 address 1876 = 3556
Memory at row 1 column 214 address 1880 = 5216
Memory at row 1 column 215 address 1884 = 3836
Memory at row 1 column 217 address 1892 = 1192
Memory at row 1 column 218 address 1896 = 56
Memory at row 1 column 220 address 1904 = 2020
Memory at row 1 column 221 address 1908 = 2704
Memory at row 1 column 223 address 1916 = 3012
Memory at row 1 column 224 address 1920 = 3632
Memory at row 1 column 225 address 1924 = 10608
Memory at row 1 column 226 address 1928 = 1304
Memory at row 1 column 228 address 1936 = 4312
Memory at row 1 column 229 address 1940 = 4700
Memory at row 1 column 231 address 1948 = 3580
Memory at row 1 column 238 address 1976 = 2192
Memory at row 1 column 240 address 1984 = 4164
Memory at row 1 column 241 address 1988 = 1716
Memory at row 1 column 244 address 2000 = 4388
Memory at row 1 column 247 address 2012 = 6676
Memory at row 1 column 252 address 2032 = 4176
Memory at row 1 column 253 address 2036 = 5312
Memory at row 2 column 6 address 2072 = 824
Memory at row 2 column 7 address 2076 = 912
Memory at row 2 column 11 address 2092 = 3832
Memory at row 2 column 14 address 2104 = 6304
Memory at row 2 column 18 address 2120 = 3364
Memory at row 2 column 23 address 2140 = 1476
Memory at row 2 column 25 address 2148 = 6260
Memory at row 2 column 26 address 2152 = 748
Memory at row 2 column 29 address 2164 = 4
Memory at row 2 column 34 address 2184 = 6424
Memory at row 2 column 35 address 2188 = 3800
Memory at row 2 column 38 address 2200 = 1476
Memory at row 2 column 40 address 2208 = 4388
Memory at row 2 column 41 address 2212 = 6688
Memory at row 2 column 45 address 2228 = 7872
Memory at row 2 column 49 address 2244 = 4964
Memory at row 2 column 51 address 2252 = 5948
Memory at row 2 column 55 address 2268 = 2644
Memory at row 2 column 56 address 2272 = 2588
Memory at row 2 column 58 address 2280 = 7536
Memory at row 2 column 65 address 2308 = 6356
Memory at row 2 column 68 address 2320 = 9896
Memory at row 2 column 70 address 2328 = 3892
Memory at row 2 column 78 address 2360 = 824
Memory at row 2 column 80 address 2368 = 6604
Memory at row 2 column 83 address 2380 = 5036
Memory at row 2 column 84 address 2384 = 388
Memory at row 2 column 85 address 2388 = 716
Memory at row 2 column 95 address 2428 = 3172
Memory at row 2 column 96 address 2432 = 6228
Memory at row 2 column 97 address 2436 = 10016
Memory at row 2 column 99 address 2444 = 4024
Memory at row 2 column 103 address 2460 = 12444
Memory at row 2 column 107 address 2476 = 1356
Memory at row 2 column 108 address 2480 = 5436
Memory at row 2 column 109 address 2484 = 1224
Memory at row 2 column 115 address 2508 = 1356
Memory at row 2 column 116 address 2512 = 4700
Memory at row 2 column 118 address 2520 = 1260
Memory at row 2 column 119 address 2524 = 3384
Memory at row 2 column 120 address 2528 = 5360
Memory at row 2 column 124 address 2544 = 7824
Memory at row 2 column 127 address 2556 = 5084
Memory at row 2 column 129 address 2564 = 7872
Memory at row 2 column 130 address 2568 = 980
Memory at row 2 column 134 address 2584 = 2276
Memory at row 2 column 137 address 2596 = 1168
Memory at row 2 column 140 address 2608 = 6852
Memory at row 2 column 144 address 2624 = 3408
Memory at row 2 column 146 address 2632 = 12028
Memory at row 2 column 148 address 2640 = 3136
Memory at row 2 column 150 address 2648 = 4700
Memory at row 2 column 151 address 2652 = 1644
Memory at row 2 column 152 address 2656 = 2904
Memory at row 2 column 153 address 2660 = 1568
Memory at row 2 column 156 address 2672 = 10608
Memory at row 2 column 158 address 2680 = 5976
Memory at row 2 column 160 address 2688 = 3304
Memory at row 2 column 162 address 2696 = 1092
Memory at row 2 column 164 address 2704 = 6376
Memory at row 2 column 169 address 2724 = 5220
Memory at row 2 column 170 address 2728 = 10608
Memory at row 2 column 171 address 2732 = 900
Memory at row 2 column 173 address 2740 = 4392
Memory at row 2 column 175 address 2748 = 948
Memory at row 2 column 179 address 2764 = 4536
Memory at row 2 column 183 address 2780 = 9896
Memory at row 2 column 186 address 2792 = 6988
Memory at row 2 column 187 address 2796 = 12444
Memory at row 2 column 189 address 2804 = 3128
Memory at row 2 column 192 address 2816 = 1304
Memory at row 2 column 193 address 2820 = 2256
Memory at row 2 column 195 address 2828 = 6852
Memory at row 2 column 198 address 2840 = 11472
Memory at row 2 column 199 address 2844 = 3348
Memory at row 2 column 200 address 2848 = 3828
Memory at row 2 column 203 address 2860 = 1844
Memory at row 2 column 210 address 2888 = 9472
Memory at row 2 column 212 address 2896 = 3536
Memory at row 2 column 213 address 2900 = 3760
Memory at row 2 column 216 address 2912 = 9308
Memory at row 2 column 220 address 2928 = 1476
Memory at row 2 column 223 address 2940 = 4340
Memory at row 2 column 225 address 2948 = 10448
Memory at row 2 column 226 address 2952 = 5312
Memory at row 2 column 227 address 2956 = 3960
Memory at row 2 column 229 address 2964 = 1576
Memory at row 2 column 230 address 2968 = 2704
Memory at row 2 column 231 address 2972 = 6376
Memory at row 2 column 234 address 2984 = 3836
Memory at row 2 column 236 address 2992 = 4660
Memory at row 2 column 238 address 3000 = 468
Memory at row 2 column 242 address 3016 = 6444
Memory at row 2 column 243 address 3020 = 3408
Memory at row 2 column 245 address 3028 = 4964
Memory at row 2 column 247 address 3036 = 5660
Memory at row 2 column 248 address 3040 = 3792
Memory at row 2 column 249 address 3044 = 3596
Memory at row 2 column 250 address 3048 = 984
Memory at row 2 column 255 address 3068 = 1700
Memory at row 3 column 2 address 3080 = 4876
Memory at row 3 column 3 address 3084 = 3832
Memory at row 3 column 7 address 3100 = 6568
Memory at row 3 column 9 address 3108 = 6900
Memory at row 3 column 10 address 3112 = 888
Memory at row 3 column 12 address 3120 = 8952
Memory at row 3 column 18 address 3144 = 7644
Memory at row 3 column 19 address 3148 = 3596
Memory at row 3 column 21 address 3156 = 388
Memory at row 3 column 22 address 3160 = 10608
Memory at row 3 column 23 address 3164 = 3312
Memory at row 3 column 32 address 3200 = 940
Memory at row 3 column 35 address 3212 = 3800
Memory at row 3 column 37 address 3220 = 5808
Memory at row 3 column 38 address 3224 = 8732
Memory at row 3 column 43 address 3244 = 8828
Memory at row 3 column 50 address 3272 = 3020
Memory at row 3 column 52 address 3280 = 1844
Memory at row 3 column 53 address 3284 = 6168
Memory at row 3 column 54 address 3288 = 716
Memory at row 3 column 55 address 3292 = 6312
Memory at row 3 column 57 address 3300 = 12028
Memory at row 3 column 60 address 3312 = 2572
Memory at row 3 column 61 address 3316 = 3172
Memory at row 3 column 62 address 3320 = 9308
Memory at row 3 column 64 address 3328 = 2116
Memory at row 3 column 65 address 3332 = 12140
Memory at row 3 column 69 address 3348 = 388
Memory at row 3 column 73 address 3364 = 232
Memory at row 3 column 82 address 3400 = 4084
Memory at row 3 column 83 address 3404 = 140
Memory at row 3 column 84 address 3408 = 5124
Memory at row 3 column 86 address 3416 = 556
Memory at row 3 column 89 address 3428 = 196
Memory at row 3 column 98 address 3464 = 2268
Memory at row 3 column 99 address 3468 = 3964
Memory at row 3 column 100 address 3472 = 5856
Memory at row 3 column 104 address 3488 = 1784
Memory at row 3 column 111 address 3516 = 2872
Memory at row 3 column 112 address 3520 = 3832
Memory at row 3 column 116 address 3536 = 3832
Memory at row 3 column 119 address 3548 = 1796
Memory at row 3 column 121 address 3556 = 11472
Memory at row 3 column 126 address 3576 = 3856
Memory at row 3 column 127 address 3580 = 3172
Memory at row 3 column 128 address 3584 = 396
Memory at row 3 column 132 address 3600 = 4388
Memory at row 3 column 133 address 3604 = 5360
Memory at row 3 column 136 address 3616 = 3304
Memory at row 3 column 138 address 3624 = 2020
Memory at row 3 column 144 address 3648 = 2208
Memory at row 3 column 145 address 3652 = 1524
Memory at row 3 column 147 address 3660 = 3724
Memory at row 3 column 150 address 3672 = 8732
Memory at row 3 column 156 address 3696 = 3164
Memory at row 3 column 160 address 3712 = 10748
Memory at row 3 column 161 address 3716 = 1056
Memory at row 3 column 170 address 3752 = 7824
Memory at row 3 column 177 address 3780 = 4900
Memory at row 3 column 178 address 3784 = 4468
Memory at row 3 column 179 address 3788 = 1700
Memory at row 3 column 180 address 3792 = 10608
Memory at row 3 column 182 address 3800 = 9308
Memory at row 3 column 183 address 3804 = 1568
Memory at row 3 column 184 address 3808 = 1188
Memory at row 3 column 187 address 3820 = 11188
Memory at row 3 column 189 address 3828 = 1716
Memory at row 3 column 190 address 3832 = 10608
Memory at row 3 column 192 address 3840 = 1700
Memory at row 3 column 199 address 3868 = 2116
Memory at row 3 column 200 address 3872 = 1040
Memory at row 3 column 204 address 3888 = 5312
Memory at row 3 column 206 address 3896 = 4964
Memory at row 3 column 209 address 3908 = 136
Memory at row 3 column 210 address 3912 = 3792
Memory at row 3 column 211 address 3916 = 4340
Memory at row 3 column 215 address 3932 = 4000
Memory at row 3 column 216 address 3936 = 1700
Memory at row 3 column 219 address 3948 = 1568
Memory at row 3 column 220 address 3952 = 5044
Memory at row 3 column 221 address 3956 = 10608
Memory at row 3 column 223 address 3964 = 1280
Memory at row 3 column 225 address 3972 = 1368
Memory at row 3 column 226 address 3976 = 6732

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 1368
t1 = 2744
t2 = 0
t3 = 0
t4 = 4700
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
