<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TLE5012B: Tle5012b_reg::acstat_t Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../ifx_logo2.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TLE5012B
   &#160;<span id="projectnumber">2.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../de/db0/classTle5012b__reg.html">Tle5012b_reg</a></li><li class="navelem"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html">acstat_t</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Tle5012b_reg::acstat_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>&lt; Activation Status register offset 0x01  
 <a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>&quot;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Collaboration diagram for Tle5012b_reg::acstat_t:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d4/dfb/structTle5012b__reg_1_1acstat__t__coll__graph.png" border="0" usemap="#Tle5012b__reg_1_1acstat__t_coll__map" alt="Collaboration graph"/></div>
<map name="Tle5012b__reg_1_1acstat__t_coll__map" id="Tle5012b__reg_1_1acstat__t_coll__map">
<area shape="rect"  title="&lt; Activation Status register offset 0x01" alt="" coords="51,292,206,531"/>
<area shape="rect"  title=" " alt="" coords="5,5,73,83"/>
<area shape="rect"  title=" " alt="" coords="98,5,159,83"/>
<area shape="rect"  title=" " alt="" coords="199,5,266,83"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a2caa70e41a5aad11f2055ee31526879c"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a2caa70e41a5aad11f2055ee31526879c">fetch_ASRST</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a2caa70e41a5aad11f2055ee31526879c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173f8c37c97e567c7370e90d45015444"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a173f8c37c97e567c7370e90d45015444">fetch_ASWD</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a173f8c37c97e567c7370e90d45015444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a589bb27b3a8b3b5c5352867ed2bfde"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1a589bb27b3a8b3b5c5352867ed2bfde">fetch_ASVR</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a1a589bb27b3a8b3b5c5352867ed2bfde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95035d93a54e76fc5cb2545a542a343c"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a95035d93a54e76fc5cb2545a542a343c">fetch_ASFUSE</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a95035d93a54e76fc5cb2545a542a343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974f01cabfe5a742c1bd44e6fc1cab8a"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a974f01cabfe5a742c1bd44e6fc1cab8a">fetch_ASDSPU</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a974f01cabfe5a742c1bd44e6fc1cab8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5fba5ee6399cc08328add60f8120e5"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a9e5fba5ee6399cc08328add60f8120e5">fetch_ASOV</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a9e5fba5ee6399cc08328add60f8120e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c1d8029dc5710594cdafec7d0ca29e"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a02c1d8029dc5710594cdafec7d0ca29e">fetch_ASVECXY</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a02c1d8029dc5710594cdafec7d0ca29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54913d1fb822da4df563bb6d70f7e135"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a54913d1fb822da4df563bb6d70f7e135">fetch_ASVEGMAG</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a54913d1fb822da4df563bb6d70f7e135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ee83c5a16bf131740e849c44c008cd"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a63ee83c5a16bf131740e849c44c008cd">fetch_Reserved2</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a63ee83c5a16bf131740e849c44c008cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf6bc239b7d2ca961f5ef348f97099d"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#addf6bc239b7d2ca961f5ef348f97099d">fetch_ASADCT</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:addf6bc239b7d2ca961f5ef348f97099d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5a637631110d7c7e994ce1568b194b"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1d5a637631110d7c7e994ce1568b194b">fetch_ASFRST</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:a1d5a637631110d7c7e994ce1568b194b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9585eb22d08eea66750b4c95767d771"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ae9585eb22d08eea66750b4c95767d771">fetch_Reserved1</a> (uint16_t <a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a>)</td></tr>
<tr class="separator:ae9585eb22d08eea66750b4c95767d771"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ade2f2b9c59bd2b06fb550e4f163414a4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ade2f2b9c59bd2b06fb550e4f163414a4">Reserved1</a></td></tr>
<tr class="memdesc:ade2f2b9c59bd2b06fb550e4f163414a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 15:11  <a href="#ade2f2b9c59bd2b06fb550e4f163414a4">More...</a><br /></td></tr>
<tr class="separator:ade2f2b9c59bd2b06fb550e4f163414a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349be39c8e0957c2d835706104c0a681"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a349be39c8e0957c2d835706104c0a681">ASFRST</a></td></tr>
<tr class="memdesc:a349be39c8e0957c2d835706104c0a681"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 10:10 Activation of Firmware Reset  <a href="#a349be39c8e0957c2d835706104c0a681">More...</a><br /></td></tr>
<tr class="separator:a349be39c8e0957c2d835706104c0a681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d66a637e30c53209562a449824930a"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a16d66a637e30c53209562a449824930a">ASADCT</a></td></tr>
<tr class="memdesc:a16d66a637e30c53209562a449824930a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 9:9 Enable ADC Test vector Check  <a href="#a16d66a637e30c53209562a449824930a">More...</a><br /></td></tr>
<tr class="separator:a16d66a637e30c53209562a449824930a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac807bcef5dc77a7155d89cdc03869e31"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ac807bcef5dc77a7155d89cdc03869e31">Reserved2</a></td></tr>
<tr class="memdesc:ac807bcef5dc77a7155d89cdc03869e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 8:8  <a href="#ac807bcef5dc77a7155d89cdc03869e31">More...</a><br /></td></tr>
<tr class="separator:ac807bcef5dc77a7155d89cdc03869e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a06ecc2c241b9b48d267ea63dafbae"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a18a06ecc2c241b9b48d267ea63dafbae">ASVEGMAG</a></td></tr>
<tr class="memdesc:a18a06ecc2c241b9b48d267ea63dafbae"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 7:7 Activation of Magnitude Check  <a href="#a18a06ecc2c241b9b48d267ea63dafbae">More...</a><br /></td></tr>
<tr class="separator:a18a06ecc2c241b9b48d267ea63dafbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad88528f6a612528e5ef7b82ae795fa0e"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ad88528f6a612528e5ef7b82ae795fa0e">ASVECXY</a></td></tr>
<tr class="memdesc:ad88528f6a612528e5ef7b82ae795fa0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 6:6 Activation of X,Y Out of Limit-Check  <a href="#ad88528f6a612528e5ef7b82ae795fa0e">More...</a><br /></td></tr>
<tr class="separator:ad88528f6a612528e5ef7b82ae795fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53e490d4eee425a93a03edf34579a3d"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#aa53e490d4eee425a93a03edf34579a3d">ASOV</a></td></tr>
<tr class="memdesc:aa53e490d4eee425a93a03edf34579a3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 5:5 Enable of DSPU Overflow Check  <a href="#aa53e490d4eee425a93a03edf34579a3d">More...</a><br /></td></tr>
<tr class="separator:aa53e490d4eee425a93a03edf34579a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d56f6cbe4b2540e61a299396950a7e2"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a6d56f6cbe4b2540e61a299396950a7e2">ASDSPU</a></td></tr>
<tr class="memdesc:a6d56f6cbe4b2540e61a299396950a7e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 4:4 Activation DSPU BIST  <a href="#a6d56f6cbe4b2540e61a299396950a7e2">More...</a><br /></td></tr>
<tr class="separator:a6d56f6cbe4b2540e61a299396950a7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2ff3ba19d58b5d760d992cbce6d8ea"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#acc2ff3ba19d58b5d760d992cbce6d8ea">ASFUSE</a></td></tr>
<tr class="memdesc:acc2ff3ba19d58b5d760d992cbce6d8ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 3:3 Activation Fuse CRC  <a href="#acc2ff3ba19d58b5d760d992cbce6d8ea">More...</a><br /></td></tr>
<tr class="separator:acc2ff3ba19d58b5d760d992cbce6d8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad845e010298966ecb2844a055c0d42ed"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ad845e010298966ecb2844a055c0d42ed">ASVR</a></td></tr>
<tr class="memdesc:ad845e010298966ecb2844a055c0d42ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 2:2 Enable Voltage regulator Check  <a href="#ad845e010298966ecb2844a055c0d42ed">More...</a><br /></td></tr>
<tr class="separator:ad845e010298966ecb2844a055c0d42ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1073fd9a37829b7f6a5fa1f014e83b41"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1073fd9a37829b7f6a5fa1f014e83b41">ASWD</a></td></tr>
<tr class="memdesc:a1073fd9a37829b7f6a5fa1f014e83b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 1:1 Enable DSPU Watch dog  <a href="#a1073fd9a37829b7f6a5fa1f014e83b41">More...</a><br /></td></tr>
<tr class="separator:a1073fd9a37829b7f6a5fa1f014e83b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d89bd4f4d0271955887a4de0ca74f9a"><td class="memItemLeft" align="right" valign="top">boolean&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1d89bd4f4d0271955887a4de0ca74f9a">ASRST</a></td></tr>
<tr class="memdesc:a1d89bd4f4d0271955887a4de0ca74f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bits 0:0 Activation of Hardware Reset  <a href="#a1d89bd4f4d0271955887a4de0ca74f9a">More...</a><br /></td></tr>
<tr class="separator:a1d89bd4f4d0271955887a4de0ca74f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f602bd107146e75a35cc9306b77a4ae"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a></td></tr>
<tr class="memdesc:a1f602bd107146e75a35cc9306b77a4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">the register value  <a href="#a1f602bd107146e75a35cc9306b77a4ae">More...</a><br /></td></tr>
<tr class="separator:a1f602bd107146e75a35cc9306b77a4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>&lt; Activation Status register offset 0x01 </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00122">122</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="addf6bc239b7d2ca961f5ef348f97099d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf6bc239b7d2ca961f5ef348f97099d">&#9670;&nbsp;</a></span>fetch_ASADCT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASADCT </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00147">147</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a16d66a637e30c53209562a449824930a">ASADCT</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x200) &gt;&gt; 9;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a16d66a637e30c53209562a449824930a">ASADCT</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a16d66a637e30c53209562a449824930a"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a16d66a637e30c53209562a449824930a">Tle5012b_reg::acstat_t::ASADCT</a></div><div class="ttdeci">boolean ASADCT</div><div class="ttdoc">bits 9:9 Enable ADC Test vector Check</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00126">Tle5012b_reg.h:126</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00126">ASADCT</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_addf6bc239b7d2ca961f5ef348f97099d_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_addf6bc239b7d2ca961f5ef348f97099d_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_addf6bc239b7d2ca961f5ef348f97099d_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_addf6bc239b7d2ca961f5ef348f97099d_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a974f01cabfe5a742c1bd44e6fc1cab8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974f01cabfe5a742c1bd44e6fc1cab8a">&#9670;&nbsp;</a></span>fetch_ASDSPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASDSPU </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00142">142</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a6d56f6cbe4b2540e61a299396950a7e2">ASDSPU</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x10) &gt;&gt; 4;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a6d56f6cbe4b2540e61a299396950a7e2">ASDSPU</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a6d56f6cbe4b2540e61a299396950a7e2"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a6d56f6cbe4b2540e61a299396950a7e2">Tle5012b_reg::acstat_t::ASDSPU</a></div><div class="ttdeci">boolean ASDSPU</div><div class="ttdoc">bits 4:4 Activation DSPU BIST</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00131">Tle5012b_reg.h:131</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00131">ASDSPU</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a974f01cabfe5a742c1bd44e6fc1cab8a_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a974f01cabfe5a742c1bd44e6fc1cab8a_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a974f01cabfe5a742c1bd44e6fc1cab8a_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a974f01cabfe5a742c1bd44e6fc1cab8a_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a1d5a637631110d7c7e994ce1568b194b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d5a637631110d7c7e994ce1568b194b">&#9670;&nbsp;</a></span>fetch_ASFRST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASFRST </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00148">148</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a349be39c8e0957c2d835706104c0a681">ASFRST</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x400) &gt;&gt; 10;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a349be39c8e0957c2d835706104c0a681">ASFRST</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a349be39c8e0957c2d835706104c0a681"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a349be39c8e0957c2d835706104c0a681">Tle5012b_reg::acstat_t::ASFRST</a></div><div class="ttdeci">boolean ASFRST</div><div class="ttdoc">bits 10:10 Activation of Firmware Reset</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00125">Tle5012b_reg.h:125</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00125">ASFRST</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a1d5a637631110d7c7e994ce1568b194b_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a1d5a637631110d7c7e994ce1568b194b_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a1d5a637631110d7c7e994ce1568b194b_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a1d5a637631110d7c7e994ce1568b194b_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a95035d93a54e76fc5cb2545a542a343c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95035d93a54e76fc5cb2545a542a343c">&#9670;&nbsp;</a></span>fetch_ASFUSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASFUSE </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00141">141</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#acc2ff3ba19d58b5d760d992cbce6d8ea">ASFUSE</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x8) &gt;&gt; 3;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#acc2ff3ba19d58b5d760d992cbce6d8ea">ASFUSE</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_acc2ff3ba19d58b5d760d992cbce6d8ea"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#acc2ff3ba19d58b5d760d992cbce6d8ea">Tle5012b_reg::acstat_t::ASFUSE</a></div><div class="ttdeci">boolean ASFUSE</div><div class="ttdoc">bits 3:3 Activation Fuse CRC</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00132">Tle5012b_reg.h:132</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00132">ASFUSE</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a95035d93a54e76fc5cb2545a542a343c_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a95035d93a54e76fc5cb2545a542a343c_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a95035d93a54e76fc5cb2545a542a343c_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a95035d93a54e76fc5cb2545a542a343c_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a9e5fba5ee6399cc08328add60f8120e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5fba5ee6399cc08328add60f8120e5">&#9670;&nbsp;</a></span>fetch_ASOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASOV </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00143">143</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#aa53e490d4eee425a93a03edf34579a3d">ASOV</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x20) &gt;&gt; 5;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#aa53e490d4eee425a93a03edf34579a3d">ASOV</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_aa53e490d4eee425a93a03edf34579a3d"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#aa53e490d4eee425a93a03edf34579a3d">Tle5012b_reg::acstat_t::ASOV</a></div><div class="ttdeci">boolean ASOV</div><div class="ttdoc">bits 5:5 Enable of DSPU Overflow Check</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00130">Tle5012b_reg.h:130</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00130">ASOV</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a9e5fba5ee6399cc08328add60f8120e5_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a9e5fba5ee6399cc08328add60f8120e5_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a9e5fba5ee6399cc08328add60f8120e5_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a9e5fba5ee6399cc08328add60f8120e5_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a2caa70e41a5aad11f2055ee31526879c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2caa70e41a5aad11f2055ee31526879c">&#9670;&nbsp;</a></span>fetch_ASRST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASRST </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00138">138</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1d89bd4f4d0271955887a4de0ca74f9a">ASRST</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x1);<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1d89bd4f4d0271955887a4de0ca74f9a">ASRST</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1d89bd4f4d0271955887a4de0ca74f9a"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1d89bd4f4d0271955887a4de0ca74f9a">Tle5012b_reg::acstat_t::ASRST</a></div><div class="ttdeci">boolean ASRST</div><div class="ttdoc">bits 0:0 Activation of Hardware Reset</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00135">Tle5012b_reg.h:135</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00135">ASRST</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a2caa70e41a5aad11f2055ee31526879c_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a2caa70e41a5aad11f2055ee31526879c_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a2caa70e41a5aad11f2055ee31526879c_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a2caa70e41a5aad11f2055ee31526879c_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a02c1d8029dc5710594cdafec7d0ca29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c1d8029dc5710594cdafec7d0ca29e">&#9670;&nbsp;</a></span>fetch_ASVECXY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASVECXY </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00144">144</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ad88528f6a612528e5ef7b82ae795fa0e">ASVECXY</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x40) &gt;&gt; 6;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ad88528f6a612528e5ef7b82ae795fa0e">ASVECXY</a>);};</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_ad88528f6a612528e5ef7b82ae795fa0e"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ad88528f6a612528e5ef7b82ae795fa0e">Tle5012b_reg::acstat_t::ASVECXY</a></div><div class="ttdeci">boolean ASVECXY</div><div class="ttdoc">bits 6:6 Activation of X,Y Out of Limit-Check</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00129">Tle5012b_reg.h:129</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00129">ASVECXY</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a02c1d8029dc5710594cdafec7d0ca29e_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a02c1d8029dc5710594cdafec7d0ca29e_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a02c1d8029dc5710594cdafec7d0ca29e_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a02c1d8029dc5710594cdafec7d0ca29e_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a54913d1fb822da4df563bb6d70f7e135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54913d1fb822da4df563bb6d70f7e135">&#9670;&nbsp;</a></span>fetch_ASVEGMAG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASVEGMAG </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00145">145</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a18a06ecc2c241b9b48d267ea63dafbae">ASVEGMAG</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x80) &gt;&gt; 7;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a18a06ecc2c241b9b48d267ea63dafbae">ASVEGMAG</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a18a06ecc2c241b9b48d267ea63dafbae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a18a06ecc2c241b9b48d267ea63dafbae">Tle5012b_reg::acstat_t::ASVEGMAG</a></div><div class="ttdeci">boolean ASVEGMAG</div><div class="ttdoc">bits 7:7 Activation of Magnitude Check</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00128">Tle5012b_reg.h:128</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00128">ASVEGMAG</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a54913d1fb822da4df563bb6d70f7e135_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a54913d1fb822da4df563bb6d70f7e135_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a54913d1fb822da4df563bb6d70f7e135_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a54913d1fb822da4df563bb6d70f7e135_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,391,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a1a589bb27b3a8b3b5c5352867ed2bfde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a589bb27b3a8b3b5c5352867ed2bfde">&#9670;&nbsp;</a></span>fetch_ASVR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASVR </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00140">140</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ad845e010298966ecb2844a055c0d42ed">ASVR</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x4) &gt;&gt; 2;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ad845e010298966ecb2844a055c0d42ed">ASVR</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_ad845e010298966ecb2844a055c0d42ed"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ad845e010298966ecb2844a055c0d42ed">Tle5012b_reg::acstat_t::ASVR</a></div><div class="ttdeci">boolean ASVR</div><div class="ttdoc">bits 2:2 Enable Voltage regulator Check</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00133">Tle5012b_reg.h:133</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00133">ASVR</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a1a589bb27b3a8b3b5c5352867ed2bfde_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a1a589bb27b3a8b3b5c5352867ed2bfde_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a1a589bb27b3a8b3b5c5352867ed2bfde_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a1a589bb27b3a8b3b5c5352867ed2bfde_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a173f8c37c97e567c7370e90d45015444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173f8c37c97e567c7370e90d45015444">&#9670;&nbsp;</a></span>fetch_ASWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_ASWD </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00139">139</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1073fd9a37829b7f6a5fa1f014e83b41">ASWD</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x2) &gt;&gt; 1;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1073fd9a37829b7f6a5fa1f014e83b41">ASWD</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1073fd9a37829b7f6a5fa1f014e83b41"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1073fd9a37829b7f6a5fa1f014e83b41">Tle5012b_reg::acstat_t::ASWD</a></div><div class="ttdeci">boolean ASWD</div><div class="ttdoc">bits 1:1 Enable DSPU Watch dog</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00134">Tle5012b_reg.h:134</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00134">ASWD</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a173f8c37c97e567c7370e90d45015444_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a173f8c37c97e567c7370e90d45015444_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a173f8c37c97e567c7370e90d45015444_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a173f8c37c97e567c7370e90d45015444_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="ae9585eb22d08eea66750b4c95767d771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9585eb22d08eea66750b4c95767d771">&#9670;&nbsp;</a></span>fetch_Reserved1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Tle5012b_reg::acstat_t::fetch_Reserved1 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00149">149</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ade2f2b9c59bd2b06fb550e4f163414a4">Reserved1</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0xF800) &gt;&gt; 11;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ade2f2b9c59bd2b06fb550e4f163414a4">Reserved1</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_ade2f2b9c59bd2b06fb550e4f163414a4"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ade2f2b9c59bd2b06fb550e4f163414a4">Tle5012b_reg::acstat_t::Reserved1</a></div><div class="ttdeci">uint8_t Reserved1</div><div class="ttdoc">bits 15:11</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00124">Tle5012b_reg.h:124</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00124">Reserved1</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_ae9585eb22d08eea66750b4c95767d771_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_ae9585eb22d08eea66750b4c95767d771_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_ae9585eb22d08eea66750b4c95767d771_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_ae9585eb22d08eea66750b4c95767d771_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a63ee83c5a16bf131740e849c44c008cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ee83c5a16bf131740e849c44c008cd">&#9670;&nbsp;</a></span>fetch_Reserved2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::fetch_Reserved2 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00146">146</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;{<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ac807bcef5dc77a7155d89cdc03869e31">Reserved2</a> = (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">reg</a> &amp; 0x100) &gt;&gt; 8;<span class="keywordflow">return</span> (<a class="code" href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ac807bcef5dc77a7155d89cdc03869e31">Reserved2</a>);}</div><div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_ac807bcef5dc77a7155d89cdc03869e31"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#ac807bcef5dc77a7155d89cdc03869e31">Tle5012b_reg::acstat_t::Reserved2</a></div><div class="ttdeci">boolean Reserved2</div><div class="ttdoc">bits 8:8</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00127">Tle5012b_reg.h:127</a></div></div>
<div class="ttc" id="structTle5012b__reg_1_1acstat__t_html_a1f602bd107146e75a35cc9306b77a4ae"><div class="ttname"><a href="../../dd/d15/structTle5012b__reg_1_1acstat__t.html#a1f602bd107146e75a35cc9306b77a4ae">Tle5012b_reg::acstat_t::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdoc">the register value</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">Tle5012b_reg.h:136</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">reg</a>, and <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00127">Reserved2</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>
<div id="dynsection-12" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-12-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-12-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-12-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../dd/d15/structTle5012b__reg_1_1acstat__t_a63ee83c5a16bf131740e849c44c008cd_icgraph.png" border="0" usemap="#dd/d15/structTle5012b__reg_1_1acstat__t_a63ee83c5a16bf131740e849c44c008cd_icgraph" alt=""/></div>
<map name="dd/d15/structTle5012b__reg_1_1acstat__t_a63ee83c5a16bf131740e849c44c008cd_icgraph" id="dd/d15/structTle5012b__reg_1_1acstat__t_a63ee83c5a16bf131740e849c44c008cd_icgraph">
<area shape="rect"  title=" " alt="" coords="239,5,381,47"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a85041acbff448f07718921bb3eea1059" title=" " alt="" coords="108,13,191,39"/>
<area shape="rect"  href="../../d7/d8c/Read__Sensor__Registers_8ino.html#a4fc01d736fe50cf5b977f755b675f11d" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a16d66a637e30c53209562a449824930a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d66a637e30c53209562a449824930a">&#9670;&nbsp;</a></span>ASADCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASADCT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 9:9 Enable ADC Test vector Check </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00126">126</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00147">fetch_ASADCT()</a>.</p>

</div>
</div>
<a id="a6d56f6cbe4b2540e61a299396950a7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d56f6cbe4b2540e61a299396950a7e2">&#9670;&nbsp;</a></span>ASDSPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASDSPU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 4:4 Activation DSPU BIST </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00131">131</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00142">fetch_ASDSPU()</a>.</p>

</div>
</div>
<a id="a349be39c8e0957c2d835706104c0a681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349be39c8e0957c2d835706104c0a681">&#9670;&nbsp;</a></span>ASFRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASFRST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 10:10 Activation of Firmware Reset </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00125">125</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00148">fetch_ASFRST()</a>.</p>

</div>
</div>
<a id="acc2ff3ba19d58b5d760d992cbce6d8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2ff3ba19d58b5d760d992cbce6d8ea">&#9670;&nbsp;</a></span>ASFUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASFUSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 3:3 Activation Fuse CRC </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00132">132</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00141">fetch_ASFUSE()</a>.</p>

</div>
</div>
<a id="aa53e490d4eee425a93a03edf34579a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53e490d4eee425a93a03edf34579a3d">&#9670;&nbsp;</a></span>ASOV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASOV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 5:5 Enable of DSPU Overflow Check </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00130">130</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00143">fetch_ASOV()</a>.</p>

</div>
</div>
<a id="a1d89bd4f4d0271955887a4de0ca74f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d89bd4f4d0271955887a4de0ca74f9a">&#9670;&nbsp;</a></span>ASRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASRST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 0:0 Activation of Hardware Reset </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00135">135</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00138">fetch_ASRST()</a>.</p>

</div>
</div>
<a id="ad88528f6a612528e5ef7b82ae795fa0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad88528f6a612528e5ef7b82ae795fa0e">&#9670;&nbsp;</a></span>ASVECXY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASVECXY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 6:6 Activation of X,Y Out of Limit-Check </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00129">129</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00144">fetch_ASVECXY()</a>.</p>

</div>
</div>
<a id="a18a06ecc2c241b9b48d267ea63dafbae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a06ecc2c241b9b48d267ea63dafbae">&#9670;&nbsp;</a></span>ASVEGMAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASVEGMAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 7:7 Activation of Magnitude Check </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00128">128</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00145">fetch_ASVEGMAG()</a>.</p>

</div>
</div>
<a id="ad845e010298966ecb2844a055c0d42ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad845e010298966ecb2844a055c0d42ed">&#9670;&nbsp;</a></span>ASVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 2:2 Enable Voltage regulator Check </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00133">133</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00140">fetch_ASVR()</a>.</p>

</div>
</div>
<a id="a1073fd9a37829b7f6a5fa1f014e83b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1073fd9a37829b7f6a5fa1f014e83b41">&#9670;&nbsp;</a></span>ASWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::ASWD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 1:1 Enable DSPU Watch dog </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00134">134</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00139">fetch_ASWD()</a>.</p>

</div>
</div>
<a id="a1f602bd107146e75a35cc9306b77a4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f602bd107146e75a35cc9306b77a4ae">&#9670;&nbsp;</a></span>reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t Tle5012b_reg::acstat_t::reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>the register value </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00136">136</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00147">fetch_ASADCT()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00142">fetch_ASDSPU()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00148">fetch_ASFRST()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00141">fetch_ASFUSE()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00143">fetch_ASOV()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00138">fetch_ASRST()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00144">fetch_ASVECXY()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00145">fetch_ASVEGMAG()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00140">fetch_ASVR()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00139">fetch_ASWD()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00149">fetch_Reserved1()</a>, <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00146">fetch_Reserved2()</a>, <a class="el" href="../../da/dc9/Tle5012b__reg_8cpp_source.html#l00033">Tle5012b_reg::readSensorType()</a>, and <a class="el" href="../../d7/d8c/Read__Sensor__Registers_8ino_source.html#l00213">reg_acstat()</a>.</p>

</div>
</div>
<a id="ade2f2b9c59bd2b06fb550e4f163414a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2f2b9c59bd2b06fb550e4f163414a4">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Tle5012b_reg::acstat_t::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 15:11 </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00124">124</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00149">fetch_Reserved1()</a>.</p>

</div>
</div>
<a id="ac807bcef5dc77a7155d89cdc03869e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac807bcef5dc77a7155d89cdc03869e31">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean Tle5012b_reg::acstat_t::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bits 8:8 </p>

<p class="definition">Definition at line <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00127">127</a> of file <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html#l00146">fetch_Reserved2()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Enriquez/Documents/Arduino/libraries/tle5012b/src/<a class="el" href="../../d1/dfc/Tle5012b__reg_8h_source.html">Tle5012b_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 19 2019 21:16:49 for TLE5012B by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
