
AdPriceTag.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000d0a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001ba  00800060  00000d0a  00000d7e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000010f  0080021a  00000ec4  00000f38  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  00000f38  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000002eb  00000000  00000000  00000f78  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000098f  00000000  00000000  00001263  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000375  00000000  00000000  00001bf2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000009e6  00000000  00000000  00001f67  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001c0  00000000  00000000  00002950  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000035c  00000000  00000000  00002b10  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000368  00000000  00000000  00002e6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  000031d4  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	24 c3       	rjmp	.+1608   	; 0x654 <__vector_5>
   c:	fe c2       	rjmp	.+1532   	; 0x60a <__vector_6>
   e:	54 c3       	rjmp	.+1704   	; 0x6b8 <__vector_7>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	4e c0       	rjmp	.+156    	; 0xb0 <__vector_9>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	56 c0       	rjmp	.+172    	; 0xc4 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	12 e0       	ldi	r17, 0x02	; 2
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ea e0       	ldi	r30, 0x0A	; 10
  3a:	fd e0       	ldi	r31, 0x0D	; 13
  3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
  42:	aa 31       	cpi	r26, 0x1A	; 26
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
  48:	13 e0       	ldi	r17, 0x03	; 3
  4a:	aa e1       	ldi	r26, 0x1A	; 26
  4c:	b2 e0       	ldi	r27, 0x02	; 2
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a9 32       	cpi	r26, 0x29	; 41
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	93 d1       	rcall	.+806    	; 0x380 <main>
  5a:	55 c6       	rjmp	.+3242   	; 0xd06 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <addsigntobuffer>:
	_delay_ms(1000);
	rcvbuf_invalid = TRUE;
	setupmode = FALSE;
};

void addsigntobuffer(){	
  5e:	08 95       	ret

00000060 <get_csum_index>:
};



int get_csum_index(){
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	30 e0       	ldi	r19, 0x00	; 0
  64:	02 c0       	rjmp	.+4      	; 0x6a <get_csum_index+0xa>
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
  66:	2f 5f       	subi	r18, 0xFF	; 255
  68:	3f 4f       	sbci	r19, 0xFF	; 255



int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
  6a:	f9 01       	movw	r30, r18
  6c:	e6 55       	subi	r30, 0x56	; 86
  6e:	ff 4f       	sbci	r31, 0xFF	; 255
  70:	80 81       	ld	r24, Z
  72:	88 23       	and	r24, r24
  74:	c1 f7       	brne	.-16     	; 0x66 <get_csum_index+0x6>
  76:	02 c0       	rjmp	.+4      	; 0x7c <get_csum_index+0x1c>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
  78:	21 50       	subi	r18, 0x01	; 1
  7a:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
  7c:	80 81       	ld	r24, Z
  7e:	31 97       	sbiw	r30, 0x01	; 1
  80:	8c 37       	cpi	r24, 0x7C	; 124
  82:	d1 f7       	brne	.-12     	; 0x78 <get_csum_index+0x18>
  84:	2f 5f       	subi	r18, 0xFF	; 255
  86:	3f 4f       	sbci	r19, 0xFF	; 255
		csumindex--;
	}
	csumindex++;
	return(csumindex);
}
  88:	c9 01       	movw	r24, r18
  8a:	08 95       	ret

0000008c <change_lampid>:
	uartSW_puts(&rcvbuf[csum_index]);
	return(strcmp(csum, &rcvbuf[csum_index]));
}


void change_lampid(){
  8c:	80 e0       	ldi	r24, 0x00	; 0
  8e:	90 e0       	ldi	r25, 0x00	; 0
  90:	05 c0       	rjmp	.+10     	; 0x9c <change_lampid+0x10>
	int i=0;
	while(rcvbuf[i]!='\0'){
		lampid[i]=rcvbuf[i];
  92:	fc 01       	movw	r30, r24
  94:	e3 5d       	subi	r30, 0xD3	; 211
  96:	fd 4f       	sbci	r31, 0xFD	; 253
  98:	20 83       	st	Z, r18
		i++;
  9a:	01 96       	adiw	r24, 0x01	; 1
}


void change_lampid(){
	int i=0;
	while(rcvbuf[i]!='\0'){
  9c:	fc 01       	movw	r30, r24
  9e:	e6 55       	subi	r30, 0x56	; 86
  a0:	ff 4f       	sbci	r31, 0xFF	; 255
  a2:	20 81       	ld	r18, Z
  a4:	22 23       	and	r18, r18
  a6:	a9 f7       	brne	.-22     	; 0x92 <change_lampid+0x6>
		lampid[i]=rcvbuf[i];
		i++;
	}
}
  a8:	08 95       	ret

000000aa <copy_ad_to_buffer>:


void copy_ad_to_buffer(){}
  aa:	08 95       	ret

000000ac <copy_pricetag_to_buffer>:
void copy_pricetag_to_buffer(){}
  ac:	08 95       	ret

000000ae <process_send_trace>:
void process_send_trace(){}
  ae:	08 95       	ret

000000b0 <__vector_9>:
}


// Timer 0 overflow interrupt service routine
ISR(TIMER0_OVF_vect) 
{
  b0:	1f 92       	push	r1
  b2:	0f 92       	push	r0
  b4:	0f b6       	in	r0, 0x3f	; 63
  b6:	0f 92       	push	r0
  b8:	11 24       	eor	r1, r1
// Place your code here
}
  ba:	0f 90       	pop	r0
  bc:	0f be       	out	0x3f, r0	; 63
  be:	0f 90       	pop	r0
  c0:	1f 90       	pop	r1
  c2:	18 95       	reti

000000c4 <__vector_11>:
/// ****************************************
/// ******    ISR RX           *************
/// ****************************************

ISR(USART_RXC_vect)
{
  c4:	1f 92       	push	r1
  c6:	0f 92       	push	r0
  c8:	0f b6       	in	r0, 0x3f	; 63
  ca:	0f 92       	push	r0
  cc:	11 24       	eor	r1, r1
  ce:	2f 93       	push	r18
  d0:	3f 93       	push	r19
  d2:	4f 93       	push	r20
  d4:	5f 93       	push	r21
  d6:	6f 93       	push	r22
  d8:	7f 93       	push	r23
  da:	8f 93       	push	r24
  dc:	9f 93       	push	r25
  de:	af 93       	push	r26
  e0:	bf 93       	push	r27
  e2:	ef 93       	push	r30
  e4:	ff 93       	push	r31
// Code to be executed when the USART receives a byte here
	char tempchar=uart_getc();
  e6:	33 d2       	rcall	.+1126   	; 0x54e <uart_getc>
  e8:	28 2f       	mov	r18, r24

	if(!setupmode){
  ea:	80 91 24 01 	lds	r24, 0x0124
  ee:	90 91 25 01 	lds	r25, 0x0125
  f2:	89 2b       	or	r24, r25
  f4:	09 f0       	breq	.+2      	; 0xf8 <__vector_11+0x34>
  f6:	4c c0       	rjmp	.+152    	; 0x190 <__vector_11+0xcc>
		switch (tempchar) {
  f8:	2c 33       	cpi	r18, 0x3C	; 60
  fa:	39 f0       	breq	.+14     	; 0x10a <__vector_11+0x46>
  fc:	a0 91 1a 02 	lds	r26, 0x021A
 100:	b0 91 1b 02 	lds	r27, 0x021B
 104:	2e 33       	cpi	r18, 0x3E	; 62
 106:	89 f5       	brne	.+98     	; 0x16a <__vector_11+0xa6>
 108:	0d c0       	rjmp	.+26     	; 0x124 <__vector_11+0x60>
			case '<': 	{
				if (rcvbuf_receiving){
 10a:	80 91 1c 02 	lds	r24, 0x021C
 10e:	90 91 1d 02 	lds	r25, 0x021D
 112:	89 2b       	or	r24, r25
 114:	19 f5       	brne	.+70     	; 0x15c <__vector_11+0x98>
					rcvbuf_invalid = TRUE;
				}
				else {
					rcvbuf_receiving = TRUE;
 116:	81 e0       	ldi	r24, 0x01	; 1
 118:	90 e0       	ldi	r25, 0x00	; 0
 11a:	90 93 1d 02 	sts	0x021D, r25
 11e:	80 93 1c 02 	sts	0x021C, r24
 122:	17 c0       	rjmp	.+46     	; 0x152 <__vector_11+0x8e>
					rcvbuf_iterator = 0;
				}
				break;
			}
			case '>': 	{
				if(rcvbuf_iterator<RCVBUFSIZE){
 124:	a8 37       	cpi	r26, 0x78	; 120
 126:	b1 05       	cpc	r27, r1
 128:	cc f4       	brge	.+50     	; 0x15c <__vector_11+0x98>
					if(rcvbuf_receiving){
 12a:	80 91 1c 02 	lds	r24, 0x021C
 12e:	90 91 1d 02 	lds	r25, 0x021D
 132:	89 2b       	or	r24, r25
 134:	09 f4       	brne	.+2      	; 0x138 <__vector_11+0x74>
 136:	3f c0       	rjmp	.+126    	; 0x1b6 <__vector_11+0xf2>
						packet_received = TRUE;
 138:	81 e0       	ldi	r24, 0x01	; 1
 13a:	90 e0       	ldi	r25, 0x00	; 0
 13c:	90 93 21 02 	sts	0x0221, r25
 140:	80 93 20 02 	sts	0x0220, r24
						rcvbuf_receiving = FALSE;
 144:	10 92 1d 02 	sts	0x021D, r1
 148:	10 92 1c 02 	sts	0x021C, r1
						rcvbuf[rcvbuf_iterator]='\0';
 14c:	a6 55       	subi	r26, 0x56	; 86
 14e:	bf 4f       	sbci	r27, 0xFF	; 255
 150:	1c 92       	st	X, r1
						rcvbuf_iterator=0;
 152:	10 92 1b 02 	sts	0x021B, r1
 156:	10 92 1a 02 	sts	0x021A, r1
 15a:	2d c0       	rjmp	.+90     	; 0x1b6 <__vector_11+0xf2>
					}
				}
				else{
					rcvbuf_invalid = TRUE;
 15c:	81 e0       	ldi	r24, 0x01	; 1
 15e:	90 e0       	ldi	r25, 0x00	; 0
 160:	90 93 1f 02 	sts	0x021F, r25
 164:	80 93 1e 02 	sts	0x021E, r24
 168:	26 c0       	rjmp	.+76     	; 0x1b6 <__vector_11+0xf2>
				}
				break;
			}

			default:	{	
				if(rcvbuf_iterator<RCVBUFSIZE && !packet_received){
 16a:	a8 37       	cpi	r26, 0x78	; 120
 16c:	b1 05       	cpc	r27, r1
 16e:	1c f5       	brge	.+70     	; 0x1b6 <__vector_11+0xf2>
 170:	80 91 20 02 	lds	r24, 0x0220
 174:	90 91 21 02 	lds	r25, 0x0221
 178:	89 2b       	or	r24, r25
 17a:	e9 f4       	brne	.+58     	; 0x1b6 <__vector_11+0xf2>
					rcvbuf[rcvbuf_iterator]=tempchar;
 17c:	fd 01       	movw	r30, r26
 17e:	e6 55       	subi	r30, 0x56	; 86
 180:	ff 4f       	sbci	r31, 0xFF	; 255
 182:	20 83       	st	Z, r18
					rcvbuf_iterator++;
 184:	11 96       	adiw	r26, 0x01	; 1
 186:	b0 93 1b 02 	sts	0x021B, r27
 18a:	a0 93 1a 02 	sts	0x021A, r26
 18e:	13 c0       	rjmp	.+38     	; 0x1b6 <__vector_11+0xf2>
					//rcvbuf_invalid = TRUE;
				}
			}
		}
	}	else{
			if(tempchar!='O' && tempchar!='K' && tempchar!='\r'){
 190:	2f 34       	cpi	r18, 0x4F	; 79
 192:	89 f0       	breq	.+34     	; 0x1b6 <__vector_11+0xf2>
 194:	2b 34       	cpi	r18, 0x4B	; 75
 196:	79 f0       	breq	.+30     	; 0x1b6 <__vector_11+0xf2>
 198:	2d 30       	cpi	r18, 0x0D	; 13
 19a:	69 f0       	breq	.+26     	; 0x1b6 <__vector_11+0xf2>
				rcvbuf[rcvbuf_iterator]=tempchar;
 19c:	80 91 1a 02 	lds	r24, 0x021A
 1a0:	90 91 1b 02 	lds	r25, 0x021B
 1a4:	fc 01       	movw	r30, r24
 1a6:	e6 55       	subi	r30, 0x56	; 86
 1a8:	ff 4f       	sbci	r31, 0xFF	; 255
 1aa:	20 83       	st	Z, r18
				rcvbuf_iterator++;
 1ac:	01 96       	adiw	r24, 0x01	; 1
 1ae:	90 93 1b 02 	sts	0x021B, r25
 1b2:	80 93 1a 02 	sts	0x021A, r24
			}
		}
}
 1b6:	ff 91       	pop	r31
 1b8:	ef 91       	pop	r30
 1ba:	bf 91       	pop	r27
 1bc:	af 91       	pop	r26
 1be:	9f 91       	pop	r25
 1c0:	8f 91       	pop	r24
 1c2:	7f 91       	pop	r23
 1c4:	6f 91       	pop	r22
 1c6:	5f 91       	pop	r21
 1c8:	4f 91       	pop	r20
 1ca:	3f 91       	pop	r19
 1cc:	2f 91       	pop	r18
 1ce:	0f 90       	pop	r0
 1d0:	0f be       	out	0x3f, r0	; 63
 1d2:	0f 90       	pop	r0
 1d4:	1f 90       	pop	r1
 1d6:	18 95       	reti

000001d8 <calculate_csum>:
}

////////////////////////////////
//// calculates csum
////////////////////////////////
void calculate_csum(int csumindex){
 1d8:	0f 93       	push	r16
 1da:	1f 93       	push	r17
 1dc:	bc 01       	movw	r22, r24
 1de:	40 e0       	ldi	r20, 0x00	; 0
 1e0:	50 e0       	ldi	r21, 0x00	; 0
 1e2:	20 e0       	ldi	r18, 0x00	; 0
 1e4:	30 e0       	ldi	r19, 0x00	; 0
 1e6:	08 c0       	rjmp	.+16     	; 0x1f8 <calculate_csum+0x20>
	int tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
		tmpcsum+=rcvbuf[i];
 1e8:	f9 01       	movw	r30, r18
 1ea:	e6 55       	subi	r30, 0x56	; 86
 1ec:	ff 4f       	sbci	r31, 0xFF	; 255
 1ee:	80 81       	ld	r24, Z
 1f0:	48 0f       	add	r20, r24
 1f2:	51 1d       	adc	r21, r1
		i++;
 1f4:	2f 5f       	subi	r18, 0xFF	; 255
 1f6:	3f 4f       	sbci	r19, 0xFF	; 255
////////////////////////////////
void calculate_csum(int csumindex){
	int tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
 1f8:	26 17       	cp	r18, r22
 1fa:	37 07       	cpc	r19, r23
 1fc:	ac f3       	brlt	.-22     	; 0x1e8 <calculate_csum+0x10>
		tmpcsum+=rcvbuf[i];
		i++;
	}
	sprintf(tempstring, "%d", tmpcsum);
 1fe:	5f 93       	push	r21
 200:	4f 93       	push	r20
 202:	80 e6       	ldi	r24, 0x60	; 96
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	9f 93       	push	r25
 208:	8f 93       	push	r24
 20a:	09 e3       	ldi	r16, 0x39	; 57
 20c:	12 e0       	ldi	r17, 0x02	; 2
 20e:	1f 93       	push	r17
 210:	0f 93       	push	r16
 212:	b2 d2       	rcall	.+1380   	; 0x778 <sprintf>
	strcpy(csum, tempstring);
 214:	b8 01       	movw	r22, r16
 216:	82 e3       	ldi	r24, 0x32	; 50
 218:	92 e0       	ldi	r25, 0x02	; 2
 21a:	a7 d2       	rcall	.+1358   	; 0x76a <strcpy>
 21c:	8d b7       	in	r24, 0x3d	; 61
 21e:	9e b7       	in	r25, 0x3e	; 62
 220:	06 96       	adiw	r24, 0x06	; 6
 222:	0f b6       	in	r0, 0x3f	; 63
 224:	f8 94       	cli
 226:	9e bf       	out	0x3e, r25	; 62
 228:	0f be       	out	0x3f, r0	; 63
 22a:	8d bf       	out	0x3d, r24	; 61
}
 22c:	1f 91       	pop	r17
 22e:	0f 91       	pop	r16
 230:	08 95       	ret

00000232 <checksum_failed>:

int checksum_failed(){
 232:	0f 93       	push	r16
 234:	1f 93       	push	r17
 236:	20 e0       	ldi	r18, 0x00	; 0
 238:	30 e0       	ldi	r19, 0x00	; 0
 23a:	02 c0       	rjmp	.+4      	; 0x240 <checksum_failed+0xe>


int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
 23c:	2f 5f       	subi	r18, 0xFF	; 255
 23e:	3f 4f       	sbci	r19, 0xFF	; 255



int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
 240:	f9 01       	movw	r30, r18
 242:	e6 55       	subi	r30, 0x56	; 86
 244:	ff 4f       	sbci	r31, 0xFF	; 255
 246:	80 81       	ld	r24, Z
 248:	88 23       	and	r24, r24
 24a:	c1 f7       	brne	.-16     	; 0x23c <checksum_failed+0xa>
 24c:	02 c0       	rjmp	.+4      	; 0x252 <checksum_failed+0x20>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
 24e:	21 50       	subi	r18, 0x01	; 1
 250:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
 252:	80 81       	ld	r24, Z
 254:	31 97       	sbiw	r30, 0x01	; 1
 256:	8c 37       	cpi	r24, 0x7C	; 124
 258:	d1 f7       	brne	.-12     	; 0x24e <checksum_failed+0x1c>
		csumindex--;
	}
	csumindex++;
 25a:	89 01       	movw	r16, r18
 25c:	0f 5f       	subi	r16, 0xFF	; 255
 25e:	1f 4f       	sbci	r17, 0xFF	; 255
	strcpy(csum, tempstring);
}

int checksum_failed(){
	int csum_index=get_csum_index();
	calculate_csum(csum_index);
 260:	c8 01       	movw	r24, r16
 262:	ba df       	rcall	.-140    	; 0x1d8 <calculate_csum>
	uartSW_puts(csum);
 264:	82 e3       	ldi	r24, 0x32	; 50
 266:	92 e0       	ldi	r25, 0x02	; 2
 268:	b1 d1       	rcall	.+866    	; 0x5cc <uartSW_puts>
	uartSW_putc(';');
 26a:	8b e3       	ldi	r24, 0x3B	; 59
 26c:	95 d1       	rcall	.+810    	; 0x598 <uartSW_putc>
	uartSW_puts(&rcvbuf[csum_index]);
 26e:	06 55       	subi	r16, 0x56	; 86
 270:	1f 4f       	sbci	r17, 0xFF	; 255
 272:	c8 01       	movw	r24, r16
 274:	ab d1       	rcall	.+854    	; 0x5cc <uartSW_puts>
	return(strcmp(csum, &rcvbuf[csum_index]));
 276:	b8 01       	movw	r22, r16
 278:	82 e3       	ldi	r24, 0x32	; 50
 27a:	92 e0       	ldi	r25, 0x02	; 2
 27c:	6d d2       	rcall	.+1242   	; 0x758 <strcmp>
}
 27e:	1f 91       	pop	r17
 280:	0f 91       	pop	r16
 282:	08 95       	ret

00000284 <process_packet>:
void copy_ad_to_buffer(){}
void copy_pricetag_to_buffer(){}
void process_send_trace(){}


void process_packet(){
 284:	d6 df       	rcall	.-84     	; 0x232 <checksum_failed>
 286:	89 2b       	or	r24, r25
 288:	d9 f4       	brne	.+54     	; 0x2c0 <process_packet+0x3c>
	if(!checksum_failed()){
		switch (rcvbuf[0]){
 28a:	80 91 aa 00 	lds	r24, 0x00AA
 28e:	82 33       	cpi	r24, 0x32	; 50
 290:	11 f1       	breq	.+68     	; 0x2d6 <process_packet+0x52>
 292:	83 33       	cpi	r24, 0x33	; 51
 294:	18 f4       	brcc	.+6      	; 0x29c <process_packet+0x18>
 296:	81 33       	cpi	r24, 0x31	; 49
 298:	61 f4       	brne	.+24     	; 0x2b2 <process_packet+0x2e>
 29a:	04 c0       	rjmp	.+8      	; 0x2a4 <process_packet+0x20>
 29c:	86 53       	subi	r24, 0x36	; 54
 29e:	82 30       	cpi	r24, 0x02	; 2
 2a0:	40 f4       	brcc	.+16     	; 0x2b2 <process_packet+0x2e>
 2a2:	08 95       	ret
		// send trace packet
			case '1':	{
									send_trace = TRUE;
 2a4:	81 e0       	ldi	r24, 0x01	; 1
 2a6:	90 e0       	ldi	r25, 0x00	; 0
 2a8:	90 93 25 02 	sts	0x0225, r25
 2ac:	80 93 24 02 	sts	0x0224, r24
 2b0:	08 95       	ret
			case '7':	{
									copy_pricetag_to_buffer();
									break;
								}
			default:	{
									rcvbuf_invalid= TRUE;
 2b2:	81 e0       	ldi	r24, 0x01	; 1
 2b4:	90 e0       	ldi	r25, 0x00	; 0
 2b6:	90 93 1f 02 	sts	0x021F, r25
 2ba:	80 93 1e 02 	sts	0x021E, r24
 2be:	08 95       	ret
								}
		}
	} else {
			uartSW_puts(csum);
 2c0:	82 e3       	ldi	r24, 0x32	; 50
 2c2:	92 e0       	ldi	r25, 0x02	; 2
 2c4:	83 d1       	rcall	.+774    	; 0x5cc <uartSW_puts>
			uartSW_putc('?');
 2c6:	8f e3       	ldi	r24, 0x3F	; 63
 2c8:	67 d1       	rcall	.+718    	; 0x598 <uartSW_putc>
			rcvbuf_invalid= TRUE;	
 2ca:	81 e0       	ldi	r24, 0x01	; 1
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	90 93 1f 02 	sts	0x021F, r25
 2d2:	80 93 1e 02 	sts	0x021E, r24
 2d6:	08 95       	ret

000002d8 <init_lamp>:
}

///////////////////////////////////////////
/// gets lampid
///////////////////////////////////////////
void init_lamp(){
 2d8:	0f 93       	push	r16
 2da:	1f 93       	push	r17
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 2dc:	00 e0       	ldi	r16, 0x00	; 0
 2de:	14 e2       	ldi	r17, 0x24	; 36
 2e0:	c8 01       	movw	r24, r16
 2e2:	01 97       	sbiw	r24, 0x01	; 1
 2e4:	f1 f7       	brne	.-4      	; 0x2e2 <init_lamp+0xa>
	_delay_ms(20);
	sprintf(tempstring, "+++");
 2e6:	63 e6       	ldi	r22, 0x63	; 99
 2e8:	70 e0       	ldi	r23, 0x00	; 0
 2ea:	89 e3       	ldi	r24, 0x39	; 57
 2ec:	92 e0       	ldi	r25, 0x02	; 2
 2ee:	3d d2       	rcall	.+1146   	; 0x76a <strcpy>
	uart_puts(tempstring);
 2f0:	89 e3       	ldi	r24, 0x39	; 57
 2f2:	92 e0       	ldi	r25, 0x02	; 2
 2f4:	22 d1       	rcall	.+580    	; 0x53a <uart_puts>
 2f6:	c8 01       	movw	r24, r16
 2f8:	01 97       	sbiw	r24, 0x01	; 1
 2fa:	f1 f7       	brne	.-4      	; 0x2f8 <init_lamp+0x20>
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
 2fc:	67 e6       	ldi	r22, 0x67	; 103
 2fe:	70 e0       	ldi	r23, 0x00	; 0
 300:	89 e3       	ldi	r24, 0x39	; 57
 302:	92 e0       	ldi	r25, 0x02	; 2
 304:	32 d2       	rcall	.+1124   	; 0x76a <strcpy>
	uart_puts(tempstring);
 306:	89 e3       	ldi	r24, 0x39	; 57
 308:	92 e0       	ldi	r25, 0x02	; 2
 30a:	17 d1       	rcall	.+558    	; 0x53a <uart_puts>
 30c:	80 e1       	ldi	r24, 0x10	; 16
 30e:	97 e2       	ldi	r25, 0x27	; 39
 310:	2e e2       	ldi	r18, 0x2E	; 46
 312:	30 e0       	ldi	r19, 0x00	; 0
 314:	f9 01       	movw	r30, r18
 316:	31 97       	sbiw	r30, 0x01	; 1
 318:	f1 f7       	brne	.-4      	; 0x316 <init_lamp+0x3e>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 31a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 31c:	d9 f7       	brne	.-10     	; 0x314 <init_lamp+0x3c>
	_delay_ms(1000);
	rcvbuf[rcvbuf_iterator]='\0';
 31e:	e0 91 1a 02 	lds	r30, 0x021A
 322:	f0 91 1b 02 	lds	r31, 0x021B
 326:	e6 55       	subi	r30, 0x56	; 86
 328:	ff 4f       	sbci	r31, 0xFF	; 255
 32a:	10 82       	st	Z, r1
 32c:	20 e0       	ldi	r18, 0x00	; 0
 32e:	30 e0       	ldi	r19, 0x00	; 0
	for(int i=0; i<5; i++){
		lampid[i]=rcvbuf[i];
 330:	f9 01       	movw	r30, r18
 332:	e6 55       	subi	r30, 0x56	; 86
 334:	ff 4f       	sbci	r31, 0xFF	; 255
 336:	80 81       	ld	r24, Z
 338:	f9 01       	movw	r30, r18
 33a:	e3 5d       	subi	r30, 0xD3	; 211
 33c:	fd 4f       	sbci	r31, 0xFD	; 253
 33e:	80 83       	st	Z, r24
		if(rcvbuf[i]=='\0') break;
 340:	88 23       	and	r24, r24
 342:	29 f0       	breq	.+10     	; 0x34e <init_lamp+0x76>
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
	uart_puts(tempstring);
	_delay_ms(1000);
	rcvbuf[rcvbuf_iterator]='\0';
	for(int i=0; i<5; i++){
 344:	2f 5f       	subi	r18, 0xFF	; 255
 346:	3f 4f       	sbci	r19, 0xFF	; 255
 348:	25 30       	cpi	r18, 0x05	; 5
 34a:	31 05       	cpc	r19, r1
 34c:	89 f7       	brne	.-30     	; 0x330 <init_lamp+0x58>
		lampid[i]=rcvbuf[i];
		if(rcvbuf[i]=='\0') break;
	}
	uartSW_puts(lampid);
 34e:	8d e2       	ldi	r24, 0x2D	; 45
 350:	92 e0       	ldi	r25, 0x02	; 2
 352:	3c d1       	rcall	.+632    	; 0x5cc <uartSW_puts>
 354:	80 e1       	ldi	r24, 0x10	; 16
 356:	97 e2       	ldi	r25, 0x27	; 39
 358:	2e e2       	ldi	r18, 0x2E	; 46
 35a:	30 e0       	ldi	r19, 0x00	; 0
 35c:	f9 01       	movw	r30, r18
 35e:	31 97       	sbiw	r30, 0x01	; 1
 360:	f1 f7       	brne	.-4      	; 0x35e <init_lamp+0x86>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 362:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 364:	d9 f7       	brne	.-10     	; 0x35c <init_lamp+0x84>
	_delay_ms(1000);
	rcvbuf_invalid = TRUE;
 366:	81 e0       	ldi	r24, 0x01	; 1
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	90 93 1f 02 	sts	0x021F, r25
 36e:	80 93 1e 02 	sts	0x021E, r24
	setupmode = FALSE;
 372:	10 92 25 01 	sts	0x0125, r1
 376:	10 92 24 01 	sts	0x0124, r1
};
 37a:	1f 91       	pop	r17
 37c:	0f 91       	pop	r16
 37e:	08 95       	ret

00000380 <main>:
}



void main(void)
{
 380:	cf 92       	push	r12
 382:	df 92       	push	r13
 384:	ef 92       	push	r14
 386:	ff 92       	push	r15
 388:	0f 93       	push	r16
 38a:	1f 93       	push	r17
 38c:	cf 93       	push	r28
 38e:	df 93       	push	r29

// Input/Output Ports initialization
// Port B initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In 
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTB=0x00;
 390:	18 ba       	out	0x18, r1	; 24
DDRB=0x04;
 392:	84 e0       	ldi	r24, 0x04	; 4
 394:	87 bb       	out	0x17, r24	; 23

// Port C initialization
// Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
// State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTC=0x00;
 396:	15 ba       	out	0x15, r1	; 21
DDRC=0x00;
 398:	14 ba       	out	0x14, r1	; 20

// Port D initialization
// Func7=Out Func6=Out Func5=Out Func4=In Func3=In Func2=In Func1=Out Func0=In 
// State7=0 State6=0 State5=0 State4=T State3=T State2=T State1=0 State0=T 
PORTD=0x00;
 39a:	12 ba       	out	0x12, r1	; 18
DDRD=0xE2;
 39c:	82 ee       	ldi	r24, 0xE2	; 226
 39e:	81 bb       	out	0x11, r24	; 17

// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: 1,800 kHz
TCCR0=0x05;
 3a0:	85 e0       	ldi	r24, 0x05	; 5
 3a2:	83 bf       	out	0x33, r24	; 51
TCNT0=0x00;
 3a4:	12 be       	out	0x32, r1	; 50
// Input Capture on Falling Edge
// Timer 1 Overflow Interrupt: Off
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
TCCR1A=0x00;
 3a6:	1f bc       	out	0x2f, r1	; 47
TCCR1B=0x00;
 3a8:	1e bc       	out	0x2e, r1	; 46
TCNT1H=0x00;
 3aa:	1d bc       	out	0x2d, r1	; 45
TCNT1L=0x00;
 3ac:	1c bc       	out	0x2c, r1	; 44
ICR1H=0x00;
 3ae:	17 bc       	out	0x27, r1	; 39
ICR1L=0x00;
 3b0:	16 bc       	out	0x26, r1	; 38
OCR1AH=0x00;
 3b2:	1b bc       	out	0x2b, r1	; 43
OCR1AL=0x00;
 3b4:	1a bc       	out	0x2a, r1	; 42
OCR1BH=0x00;
 3b6:	19 bc       	out	0x29, r1	; 41
OCR1BL=0x00;
 3b8:	18 bc       	out	0x28, r1	; 40
// Timer/Counter 2 initialization
// Clock source: System Clock
// Clock value: Timer 2 Stopped
// Mode: Normal top=FFh
// OC2 output: Disconnected
ASSR=0x00;
 3ba:	12 bc       	out	0x22, r1	; 34
TCCR2=0x00;
 3bc:	15 bc       	out	0x25, r1	; 37
TCNT2=0x00;
 3be:	14 bc       	out	0x24, r1	; 36
OCR2=0x00;
 3c0:	13 bc       	out	0x23, r1	; 35

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
MCUCR=0x00;
 3c2:	15 be       	out	0x35, r1	; 53

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x01;
 3c4:	81 e0       	ldi	r24, 0x01	; 1
 3c6:	89 bf       	out	0x39, r24	; 57

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
 3c8:	80 e8       	ldi	r24, 0x80	; 128
 3ca:	88 b9       	out	0x08, r24	; 8
SFIOR=0x00;
 3cc:	10 be       	out	0x30, r1	; 48
// Communication Parameters: 8 Data, 1 Stop, No Parity
// USART Receiver: On
// USART Transmitter: On
// USART Mode: Asynchronous
// USART Baud Rate: 9600
UCSRA=0x00;
 3ce:	1b b8       	out	0x0b, r1	; 11
UCSRB=0x18;
 3d0:	88 e1       	ldi	r24, 0x18	; 24
 3d2:	8a b9       	out	0x0a, r24	; 10
UCSRC=0x86;
 3d4:	86 e8       	ldi	r24, 0x86	; 134
 3d6:	80 bd       	out	0x20, r24	; 32
UCSRB |= (1 << RXCIE);
 3d8:	57 9a       	sbi	0x0a, 7	; 10
UBRRH=0x00;
 3da:	10 bc       	out	0x20, r1	; 32
UBRRL=0x0B; 
 3dc:	8b e0       	ldi	r24, 0x0B	; 11
 3de:	89 b9       	out	0x09, r24	; 9



// Global enable interrupts
//#asm("sei")
sei();
 3e0:	78 94       	sei
init_uart();
 3e2:	b9 d0       	rcall	.+370    	; 0x556 <init_uart>
uartSW_init(); //software uart
 3e4:	c1 d0       	rcall	.+386    	; 0x568 <uartSW_init>
init_lamp();
 3e6:	78 df       	rcall	.-272    	; 0x2d8 <init_lamp>
while (1){
	if(packet_received){

		#ifdef DEBUG
		uartSW_puts("Paket erkannt, Processing \r\n");
		sprintf(tempstring, "Inhalt: %s \r\n", rcvbuf);		
 3e8:	9a ea       	ldi	r25, 0xAA	; 170
 3ea:	c9 2e       	mov	r12, r25
 3ec:	90 e0       	ldi	r25, 0x00	; 0
 3ee:	d9 2e       	mov	r13, r25
 3f0:	8a e8       	ldi	r24, 0x8A	; 138
 3f2:	e8 2e       	mov	r14, r24
 3f4:	80 e0       	ldi	r24, 0x00	; 0
 3f6:	f8 2e       	mov	r15, r24
 3f8:	09 e3       	ldi	r16, 0x39	; 57
 3fa:	12 e0       	ldi	r17, 0x02	; 2
 3fc:	ce e2       	ldi	r28, 0x2E	; 46
 3fe:	d0 e0       	ldi	r29, 0x00	; 0
uartSW_init(); //software uart
init_lamp();


while (1){
	if(packet_received){
 400:	80 91 20 02 	lds	r24, 0x0220
 404:	90 91 21 02 	lds	r25, 0x0221
 408:	89 2b       	or	r24, r25
 40a:	d1 f0       	breq	.+52     	; 0x440 <main+0xc0>

		#ifdef DEBUG
		uartSW_puts("Paket erkannt, Processing \r\n");
 40c:	8d e6       	ldi	r24, 0x6D	; 109
 40e:	90 e0       	ldi	r25, 0x00	; 0
 410:	dd d0       	rcall	.+442    	; 0x5cc <uartSW_puts>
		sprintf(tempstring, "Inhalt: %s \r\n", rcvbuf);		
 412:	df 92       	push	r13
 414:	cf 92       	push	r12
 416:	ff 92       	push	r15
 418:	ef 92       	push	r14
 41a:	1f 93       	push	r17
 41c:	0f 93       	push	r16
 41e:	ac d1       	rcall	.+856    	; 0x778 <sprintf>
		uartSW_puts(tempstring);
 420:	89 e3       	ldi	r24, 0x39	; 57
 422:	92 e0       	ldi	r25, 0x02	; 2
 424:	d3 d0       	rcall	.+422    	; 0x5cc <uartSW_puts>
		#endif

		process_packet();
 426:	2e df       	rcall	.-420    	; 0x284 <process_packet>
		packet_received=FALSE;
 428:	10 92 21 02 	sts	0x0221, r1
 42c:	10 92 20 02 	sts	0x0220, r1
 430:	8d b7       	in	r24, 0x3d	; 61
 432:	9e b7       	in	r25, 0x3e	; 62
 434:	06 96       	adiw	r24, 0x06	; 6
 436:	0f b6       	in	r0, 0x3f	; 63
 438:	f8 94       	cli
 43a:	9e bf       	out	0x3e, r25	; 62
 43c:	0f be       	out	0x3f, r0	; 63
 43e:	8d bf       	out	0x3d, r24	; 61
	}

	if(output_updated){
 440:	80 91 28 01 	lds	r24, 0x0128
 444:	90 91 29 01 	lds	r25, 0x0129
 448:	89 2b       	or	r24, r25
 44a:	19 f0       	breq	.+6      	; 0x452 <main+0xd2>
		uartSW_puts(outbuffer);
 44c:	81 eb       	ldi	r24, 0xB1	; 177
 44e:	92 e0       	ldi	r25, 0x02	; 2
 450:	bd d0       	rcall	.+378    	; 0x5cc <uartSW_puts>
	}

	if(rcvbuf_invalid){
 452:	80 91 1e 02 	lds	r24, 0x021E
 456:	90 91 1f 02 	lds	r25, 0x021F
 45a:	89 2b       	or	r24, r25
 45c:	91 f0       	breq	.+36     	; 0x482 <__stack+0x23>
		uartSW_putc('!');
 45e:	81 e2       	ldi	r24, 0x21	; 33
 460:	9b d0       	rcall	.+310    	; 0x598 <uartSW_putc>
		rcvbuf_iterator=0;
 462:	10 92 1b 02 	sts	0x021B, r1
 466:	10 92 1a 02 	sts	0x021A, r1
		rcvbuf_receiving=FALSE;
 46a:	10 92 1d 02 	sts	0x021D, r1
 46e:	10 92 1c 02 	sts	0x021C, r1
		packet_received=FALSE;
 472:	10 92 21 02 	sts	0x0221, r1
 476:	10 92 20 02 	sts	0x0220, r1
		rcvbuf_invalid=FALSE;
 47a:	10 92 1f 02 	sts	0x021F, r1
 47e:	10 92 1e 02 	sts	0x021E, r1
 482:	80 e1       	ldi	r24, 0x10	; 16
 484:	97 e2       	ldi	r25, 0x27	; 39
 486:	fe 01       	movw	r30, r28
 488:	31 97       	sbiw	r30, 0x01	; 1
 48a:	f1 f7       	brne	.-4      	; 0x488 <__stack+0x29>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 48c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 48e:	09 f4       	brne	.+2      	; 0x492 <__stack+0x33>
 490:	b7 cf       	rjmp	.-146    	; 0x400 <main+0x80>
 492:	f9 cf       	rjmp	.-14     	; 0x486 <__stack+0x27>

00000494 <set_dest>:

//Variablen fuer Output
char outbuffer[120];


void set_dest(uint32_t destlow, uint32_t desthigh){
 494:	8f 92       	push	r8
 496:	9f 92       	push	r9
 498:	af 92       	push	r10
 49a:	bf 92       	push	r11
 49c:	cf 92       	push	r12
 49e:	df 92       	push	r13
 4a0:	ef 92       	push	r14
 4a2:	ff 92       	push	r15
 4a4:	0f 93       	push	r16
 4a6:	1f 93       	push	r17
 4a8:	6b 01       	movw	r12, r22
 4aa:	7c 01       	movw	r14, r24
 4ac:	49 01       	movw	r8, r18
 4ae:	5a 01       	movw	r10, r20
 4b0:	00 e0       	ldi	r16, 0x00	; 0
 4b2:	14 e2       	ldi	r17, 0x24	; 36
 4b4:	c8 01       	movw	r24, r16
 4b6:	01 97       	sbiw	r24, 0x01	; 1
 4b8:	f1 f7       	brne	.-4      	; 0x4b6 <set_dest+0x22>
char dat;
	_delay_ms(20);
	sprintf(tempstring, "+++");
 4ba:	63 e6       	ldi	r22, 0x63	; 99
 4bc:	70 e0       	ldi	r23, 0x00	; 0
 4be:	89 e3       	ldi	r24, 0x39	; 57
 4c0:	92 e0       	ldi	r25, 0x02	; 2
 4c2:	53 d1       	rcall	.+678    	; 0x76a <strcpy>
	uart_puts(tempstring);
 4c4:	89 e3       	ldi	r24, 0x39	; 57
 4c6:	92 e0       	ldi	r25, 0x02	; 2
 4c8:	38 d0       	rcall	.+112    	; 0x53a <uart_puts>
 4ca:	c8 01       	movw	r24, r16
 4cc:	01 97       	sbiw	r24, 0x01	; 1
 4ce:	f1 f7       	brne	.-4      	; 0x4cc <set_dest+0x38>
 4d0:	01 c0       	rjmp	.+2      	; 0x4d4 <set_dest+0x40>
	_delay_ms(20);
	while((dat=uart_getc())!='\r') uartSW_putc(dat);	
 4d2:	62 d0       	rcall	.+196    	; 0x598 <uartSW_putc>
 4d4:	3c d0       	rcall	.+120    	; 0x54e <uart_getc>
 4d6:	8d 30       	cpi	r24, 0x0D	; 13
 4d8:	e1 f7       	brne	.-8      	; 0x4d2 <set_dest+0x3e>
	sprintf(tempstring, "ATDH%lx,DL%lx,CN\r",desthigh,destlow); //, desthigh);
 4da:	ff 92       	push	r15
 4dc:	ef 92       	push	r14
 4de:	df 92       	push	r13
 4e0:	cf 92       	push	r12
 4e2:	bf 92       	push	r11
 4e4:	af 92       	push	r10
 4e6:	9f 92       	push	r9
 4e8:	8f 92       	push	r8
 4ea:	88 e9       	ldi	r24, 0x98	; 152
 4ec:	90 e0       	ldi	r25, 0x00	; 0
 4ee:	9f 93       	push	r25
 4f0:	8f 93       	push	r24
 4f2:	09 e3       	ldi	r16, 0x39	; 57
 4f4:	12 e0       	ldi	r17, 0x02	; 2
 4f6:	1f 93       	push	r17
 4f8:	0f 93       	push	r16
 4fa:	3e d1       	rcall	.+636    	; 0x778 <sprintf>
	uart_puts(tempstring);
 4fc:	c8 01       	movw	r24, r16
 4fe:	1d d0       	rcall	.+58     	; 0x53a <uart_puts>
 500:	80 e0       	ldi	r24, 0x00	; 0
 502:	92 e1       	ldi	r25, 0x12	; 18
 504:	01 97       	sbiw	r24, 0x01	; 1
 506:	f1 f7       	brne	.-4      	; 0x504 <set_dest+0x70>
 508:	8d b7       	in	r24, 0x3d	; 61
 50a:	9e b7       	in	r25, 0x3e	; 62
 50c:	0c 96       	adiw	r24, 0x0c	; 12
 50e:	0f b6       	in	r0, 0x3f	; 63
 510:	f8 94       	cli
 512:	9e bf       	out	0x3e, r25	; 62
 514:	0f be       	out	0x3f, r0	; 63
 516:	8d bf       	out	0x3d, r24	; 61
	_delay_ms(10);
}
 518:	1f 91       	pop	r17
 51a:	0f 91       	pop	r16
 51c:	ff 90       	pop	r15
 51e:	ef 90       	pop	r14
 520:	df 90       	pop	r13
 522:	cf 90       	pop	r12
 524:	bf 90       	pop	r11
 526:	af 90       	pop	r10
 528:	9f 90       	pop	r9
 52a:	8f 90       	pop	r8
 52c:	08 95       	ret

0000052e <uart_putc>:
#include <avr/interrupt.h> 

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
 52e:	5d 9b       	sbis	0x0b, 5	; 11
 530:	fe cf       	rjmp	.-4      	; 0x52e <uart_putc>
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 532:	8c b9       	out	0x0c, r24	; 12
    return 0;
}
 534:	80 e0       	ldi	r24, 0x00	; 0
 536:	90 e0       	ldi	r25, 0x00	; 0
 538:	08 95       	ret

0000053a <uart_puts>:
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
 53a:	fc 01       	movw	r30, r24
 53c:	04 c0       	rjmp	.+8      	; 0x546 <uart_puts+0xc>

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
 53e:	5d 9b       	sbis	0x0b, 5	; 11
 540:	fe cf       	rjmp	.-4      	; 0x53e <uart_puts+0x4>
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 542:	8c b9       	out	0x0c, r24	; 12
void uart_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
 544:	31 96       	adiw	r30, 0x01	; 1
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
    while (*s)
 546:	80 81       	ld	r24, Z
 548:	88 23       	and	r24, r24
 54a:	c9 f7       	brne	.-14     	; 0x53e <uart_puts+0x4>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
    }
}
 54c:	08 95       	ret

0000054e <uart_getc>:

uint8_t uart_getc(void)
{
 54e:	5f 9b       	sbis	0x0b, 7	; 11
 550:	fe cf       	rjmp	.-4      	; 0x54e <uart_getc>
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 552:	8c b1       	in	r24, 0x0c	; 12
}
 554:	08 95       	ret

00000556 <init_uart>:

void init_uart(void)
{
 556:	53 9a       	sbi	0x0a, 3	; 10
    UCSRB |= (1<<TXEN);                // UART TX einschalten
	UCSRB |= ( 1 << RXEN );
 558:	54 9a       	sbi	0x0a, 4	; 10

    UCSRC |= (1<<URSEL)|(3<<UCSZ0);    // Asynchron 8N1 
 55a:	80 b5       	in	r24, 0x20	; 32
 55c:	86 68       	ori	r24, 0x86	; 134
 55e:	80 bd       	out	0x20, r24	; 32
 
    UBRRH = UBRR_VAL >> 8;
 560:	10 bc       	out	0x20, r1	; 32
    UBRRL = UBRR_VAL & 0xFF;
 562:	8b e0       	ldi	r24, 0x0B	; 11
 564:	89 b9       	out	0x09, r24	; 9

}
 566:	08 95       	ret

00000568 <uartSW_init>:
// SOFTWARE UART
// taken from: http://www.roboternetz.de/wissen/index.php/Software-UART_mit_avr-gcc


void uartSW_init()
{
 568:	2f b7       	in	r18, 0x3f	; 63
    uint8_t tifr = 0;
    uint8_t sreg = SREG;
    cli();
 56a:	f8 94       	cli

    // Mode #4 für Timer1 
    // und volle MCU clock 
    // IC Noise Cancel 
    // IC on Falling Edge 
    TCCR1A = 0;
 56c:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << WGM12) | (1 << CS10) | (0 << ICES1) | (1 << ICNC1);
 56e:	89 e8       	ldi	r24, 0x89	; 137
 570:	8e bd       	out	0x2e, r24	; 46

    // OutputCompare für gewünschte Timer1 Frequenz 
    OCR1A = (uint16_t) ((uint32_t) F_CPU/BAUDRATE);
 572:	80 e6       	ldi	r24, 0x60	; 96
 574:	90 e0       	ldi	r25, 0x00	; 0
 576:	9b bd       	out	0x2b, r25	; 43
 578:	8a bd       	out	0x2a, r24	; 42

#ifdef SUART_RXD
    SUART_RXD_DDR  &= ~(1 << SUART_RXD_BIT);
 57a:	b8 98       	cbi	0x17, 0	; 23
    SUART_RXD_PORT |=  (1 << SUART_RXD_BIT);
 57c:	c0 9a       	sbi	0x18, 0	; 24
    TIMSK |= (1 << TICIE1);
 57e:	89 b7       	in	r24, 0x39	; 57
 580:	80 62       	ori	r24, 0x20	; 32
 582:	89 bf       	out	0x39, r24	; 57
    TIMSK &= ~(1 << TICIE1);
#endif // SUART_RXD 

#ifdef SUART_TXD
    tifr |= (1 << OCF1A);
    SUART_TXD_PORT |= (1 << SUART_TXD_BIT);
 584:	c1 9a       	sbi	0x18, 1	; 24
    SUART_TXD_DDR  |= (1 << SUART_TXD_BIT);
 586:	b9 9a       	sbi	0x17, 1	; 23
    outframe = 0;
 588:	10 92 27 02 	sts	0x0227, r1
 58c:	10 92 26 02 	sts	0x0226, r1
#endif // SUART_TXD 

    TIFR = tifr;
 590:	88 e3       	ldi	r24, 0x38	; 56
 592:	88 bf       	out	0x38, r24	; 56

    SREG = sreg;
 594:	2f bf       	out	0x3f, r18	; 63
}
 596:	08 95       	ret

00000598 <uartSW_putc>:

#ifdef SUART_TXD
void uartSW_putc (const char c)
{
 598:	28 2f       	mov	r18, r24
    do
    {
        sei(); nop(); cli(); // yield(); 
 59a:	78 94       	sei
 59c:	00 00       	nop
 59e:	f8 94       	cli
    } while (outframe);
 5a0:	80 91 26 02 	lds	r24, 0x0226
 5a4:	90 91 27 02 	lds	r25, 0x0227
 5a8:	89 2b       	or	r24, r25
 5aa:	b9 f7       	brne	.-18     	; 0x59a <uartSW_putc+0x2>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 5ac:	82 2f       	mov	r24, r18
 5ae:	90 e0       	ldi	r25, 0x00	; 0
 5b0:	88 0f       	add	r24, r24
 5b2:	99 1f       	adc	r25, r25
 5b4:	96 60       	ori	r25, 0x06	; 6
 5b6:	90 93 27 02 	sts	0x0227, r25
 5ba:	80 93 26 02 	sts	0x0226, r24

    TIMSK |= (1 << OCIE1A);
 5be:	89 b7       	in	r24, 0x39	; 57
 5c0:	80 61       	ori	r24, 0x10	; 16
 5c2:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 5c4:	80 e1       	ldi	r24, 0x10	; 16
 5c6:	88 bf       	out	0x38, r24	; 56

    sei();
 5c8:	78 94       	sei
}
 5ca:	08 95       	ret

000005cc <uartSW_puts>:

void uartSW_puts (char *s)
{
 5cc:	fc 01       	movw	r30, r24

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);

    TIMSK |= (1 << OCIE1A);
    TIFR   = (1 << OCF1A);
 5ce:	30 e1       	ldi	r19, 0x10	; 16
 5d0:	18 c0       	rjmp	.+48     	; 0x602 <uartSW_puts+0x36>
#ifdef SUART_TXD
void uartSW_putc (const char c)
{
    do
    {
        sei(); nop(); cli(); // yield(); 
 5d2:	78 94       	sei
 5d4:	00 00       	nop
 5d6:	f8 94       	cli
    } while (outframe);
 5d8:	80 91 26 02 	lds	r24, 0x0226
 5dc:	90 91 27 02 	lds	r25, 0x0227
 5e0:	89 2b       	or	r24, r25
 5e2:	b9 f7       	brne	.-18     	; 0x5d2 <uartSW_puts+0x6>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 5e4:	82 2f       	mov	r24, r18
 5e6:	90 e0       	ldi	r25, 0x00	; 0
 5e8:	88 0f       	add	r24, r24
 5ea:	99 1f       	adc	r25, r25
 5ec:	96 60       	ori	r25, 0x06	; 6
 5ee:	90 93 27 02 	sts	0x0227, r25
 5f2:	80 93 26 02 	sts	0x0226, r24

    TIMSK |= (1 << OCIE1A);
 5f6:	89 b7       	in	r24, 0x39	; 57
 5f8:	80 61       	ori	r24, 0x10	; 16
 5fa:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 5fc:	38 bf       	out	0x38, r19	; 56

    sei();
 5fe:	78 94       	sei
void uartSW_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
 600:	31 96       	adiw	r30, 0x01	; 1
    sei();
}

void uartSW_puts (char *s)
{
    while (*s)
 602:	20 81       	ld	r18, Z
 604:	22 23       	and	r18, r18
 606:	29 f7       	brne	.-54     	; 0x5d2 <uartSW_puts+0x6>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
    }
}
 608:	08 95       	ret

0000060a <__vector_6>:

#endif // SUART_TXD 

#ifdef SUART_TXD
SIGNAL (SIG_OUTPUT_COMPARE1A)
{
 60a:	1f 92       	push	r1
 60c:	0f 92       	push	r0
 60e:	0f b6       	in	r0, 0x3f	; 63
 610:	0f 92       	push	r0
 612:	11 24       	eor	r1, r1
 614:	2f 93       	push	r18
 616:	3f 93       	push	r19
 618:	8f 93       	push	r24
    uint16_t data = outframe;
 61a:	20 91 26 02 	lds	r18, 0x0226
 61e:	30 91 27 02 	lds	r19, 0x0227
   
    if (data & 1)      SUART_TXD_PORT |=  (1 << SUART_TXD_BIT);
 622:	20 ff       	sbrs	r18, 0
 624:	02 c0       	rjmp	.+4      	; 0x62a <__vector_6+0x20>
 626:	c1 9a       	sbi	0x18, 1	; 24
 628:	01 c0       	rjmp	.+2      	; 0x62c <__vector_6+0x22>
    else               SUART_TXD_PORT &= ~(1 << SUART_TXD_BIT);
 62a:	c1 98       	cbi	0x18, 1	; 24
   
    if (1 == data)
 62c:	21 30       	cpi	r18, 0x01	; 1
 62e:	31 05       	cpc	r19, r1
 630:	19 f4       	brne	.+6      	; 0x638 <__vector_6+0x2e>
    {
        TIMSK &= ~(1 << OCIE1A);
 632:	89 b7       	in	r24, 0x39	; 57
 634:	8f 7e       	andi	r24, 0xEF	; 239
 636:	89 bf       	out	0x39, r24	; 57
    }   
   
    outframe = data >> 1;
 638:	36 95       	lsr	r19
 63a:	27 95       	ror	r18
 63c:	30 93 27 02 	sts	0x0227, r19
 640:	20 93 26 02 	sts	0x0226, r18
}
 644:	8f 91       	pop	r24
 646:	3f 91       	pop	r19
 648:	2f 91       	pop	r18
 64a:	0f 90       	pop	r0
 64c:	0f be       	out	0x3f, r0	; 63
 64e:	0f 90       	pop	r0
 650:	1f 90       	pop	r1
 652:	18 95       	reti

00000654 <__vector_5>:
#endif // SUART_TXD


#ifdef SUART_RXD
SIGNAL (SIG_INPUT_CAPTURE1)
{
 654:	1f 92       	push	r1
 656:	0f 92       	push	r0
 658:	0f b6       	in	r0, 0x3f	; 63
 65a:	0f 92       	push	r0
 65c:	11 24       	eor	r1, r1
 65e:	2f 93       	push	r18
 660:	3f 93       	push	r19
 662:	4f 93       	push	r20
 664:	5f 93       	push	r21
 666:	8f 93       	push	r24
 668:	9f 93       	push	r25
    uint16_t icr1  = ICR1;
 66a:	86 b5       	in	r24, 0x26	; 38
 66c:	97 b5       	in	r25, 0x27	; 39
    uint16_t ocr1a = OCR1A;
 66e:	4a b5       	in	r20, 0x2a	; 42
 670:	5b b5       	in	r21, 0x2b	; 43
   
    // Eine halbe Bitzeit zu ICR1 addieren (modulo OCR1A) und nach OCR1B
    uint16_t ocr1b = icr1 + ocr1a/2;
 672:	9a 01       	movw	r18, r20
 674:	36 95       	lsr	r19
 676:	27 95       	ror	r18
 678:	28 0f       	add	r18, r24
 67a:	39 1f       	adc	r19, r25
    if (ocr1b >= ocr1a)
 67c:	24 17       	cp	r18, r20
 67e:	35 07       	cpc	r19, r21
 680:	10 f0       	brcs	.+4      	; 0x686 <__vector_5+0x32>
        ocr1b -= ocr1a;
 682:	24 1b       	sub	r18, r20
 684:	35 0b       	sbc	r19, r21
    OCR1B = ocr1b;
 686:	39 bd       	out	0x29, r19	; 41
 688:	28 bd       	out	0x28, r18	; 40
   
    TIFR = (1 << OCF1B);
 68a:	88 e0       	ldi	r24, 0x08	; 8
 68c:	88 bf       	out	0x38, r24	; 56
    TIMSK = (TIMSK & ~(1 << TICIE1)) | (1 << OCIE1B);
 68e:	89 b7       	in	r24, 0x39	; 57
 690:	87 7d       	andi	r24, 0xD7	; 215
 692:	88 60       	ori	r24, 0x08	; 8
 694:	89 bf       	out	0x39, r24	; 57
    inframe = 0;
 696:	10 92 29 02 	sts	0x0229, r1
 69a:	10 92 28 02 	sts	0x0228, r1
    inbits = 0;
 69e:	10 92 2a 02 	sts	0x022A, r1
}
 6a2:	9f 91       	pop	r25
 6a4:	8f 91       	pop	r24
 6a6:	5f 91       	pop	r21
 6a8:	4f 91       	pop	r20
 6aa:	3f 91       	pop	r19
 6ac:	2f 91       	pop	r18
 6ae:	0f 90       	pop	r0
 6b0:	0f be       	out	0x3f, r0	; 63
 6b2:	0f 90       	pop	r0
 6b4:	1f 90       	pop	r1
 6b6:	18 95       	reti

000006b8 <__vector_7>:
#endif // SUART_RXD

#ifdef SUART_RXD
SIGNAL (SIG_OUTPUT_COMPARE1B)
{
 6b8:	1f 92       	push	r1
 6ba:	0f 92       	push	r0
 6bc:	0f b6       	in	r0, 0x3f	; 63
 6be:	0f 92       	push	r0
 6c0:	11 24       	eor	r1, r1
 6c2:	2f 93       	push	r18
 6c4:	8f 93       	push	r24
 6c6:	9f 93       	push	r25
    uint16_t data = inframe >> 1;
 6c8:	80 91 28 02 	lds	r24, 0x0228
 6cc:	90 91 29 02 	lds	r25, 0x0229
 6d0:	96 95       	lsr	r25
 6d2:	87 95       	ror	r24
   
    if (SUART_RXD_PIN & (1 << SUART_RXD_BIT))
 6d4:	b0 99       	sbic	0x16, 0	; 22
        data |= (1 << 9);
 6d6:	92 60       	ori	r25, 0x02	; 2
      
    uint8_t bits = inbits+1;
 6d8:	20 91 2a 02 	lds	r18, 0x022A
 6dc:	2f 5f       	subi	r18, 0xFF	; 255
   
    if (10 == bits)
 6de:	2a 30       	cpi	r18, 0x0A	; 10
 6e0:	a1 f4       	brne	.+40     	; 0x70a <__vector_7+0x52>
    {
        if ((data & 1) == 0)
 6e2:	80 fd       	sbrc	r24, 0
 6e4:	0b c0       	rjmp	.+22     	; 0x6fc <__vector_7+0x44>
            if (data >= (1 << 9))
 6e6:	22 e0       	ldi	r18, 0x02	; 2
 6e8:	80 30       	cpi	r24, 0x00	; 0
 6ea:	92 07       	cpc	r25, r18
 6ec:	38 f0       	brcs	.+14     	; 0x6fc <__vector_7+0x44>
            {
#ifdef _FIFO_H_         
                _inline_fifo_put (&infifo, data >> 1);
#else            
                indata = data >> 1;
 6ee:	96 95       	lsr	r25
 6f0:	87 95       	ror	r24
 6f2:	80 93 2c 02 	sts	0x022C, r24
#endif // _FIFO_H_            
                received = 1;
 6f6:	81 e0       	ldi	r24, 0x01	; 1
 6f8:	80 93 2b 02 	sts	0x022B, r24
            }
      
        TIMSK = (TIMSK & ~(1 << OCIE1B)) | (1 << TICIE1);
 6fc:	89 b7       	in	r24, 0x39	; 57
 6fe:	87 7d       	andi	r24, 0xD7	; 215
 700:	80 62       	ori	r24, 0x20	; 32
 702:	89 bf       	out	0x39, r24	; 57
        TIFR = (1 << ICF1);
 704:	80 e2       	ldi	r24, 0x20	; 32
 706:	88 bf       	out	0x38, r24	; 56
 708:	06 c0       	rjmp	.+12     	; 0x716 <__vector_7+0x5e>
    }
    else
    {
        inbits = bits;
 70a:	20 93 2a 02 	sts	0x022A, r18
        inframe = data;
 70e:	90 93 29 02 	sts	0x0229, r25
 712:	80 93 28 02 	sts	0x0228, r24
    }
}
 716:	9f 91       	pop	r25
 718:	8f 91       	pop	r24
 71a:	2f 91       	pop	r18
 71c:	0f 90       	pop	r0
 71e:	0f be       	out	0x3f, r0	; 63
 720:	0f 90       	pop	r0
 722:	1f 90       	pop	r1
 724:	18 95       	reti

00000726 <uartSW_getc_wait>:
}

#else // _FIFO_H_

int uartSW_getc_wait()
{
 726:	80 91 2b 02 	lds	r24, 0x022B
 72a:	88 23       	and	r24, r24
 72c:	e1 f3       	breq	.-8      	; 0x726 <uartSW_getc_wait>
    while (!received)   {}
    received = 0;
 72e:	10 92 2b 02 	sts	0x022B, r1
   
    return (int) indata;
 732:	80 91 2c 02 	lds	r24, 0x022C
}
 736:	90 e0       	ldi	r25, 0x00	; 0
 738:	08 95       	ret

0000073a <uartSW_getc_nowait>:

int uartSW_getc_nowait()
{
 73a:	80 91 2b 02 	lds	r24, 0x022B
 73e:	88 23       	and	r24, r24
 740:	19 f4       	brne	.+6      	; 0x748 <uartSW_getc_nowait+0xe>
 742:	2f ef       	ldi	r18, 0xFF	; 255
 744:	3f ef       	ldi	r19, 0xFF	; 255
 746:	06 c0       	rjmp	.+12     	; 0x754 <uartSW_getc_nowait+0x1a>
    if (received)
    {
        received = 0;
 748:	10 92 2b 02 	sts	0x022B, r1
        return (int) indata;
 74c:	80 91 2c 02 	lds	r24, 0x022C
 750:	28 2f       	mov	r18, r24
 752:	30 e0       	ldi	r19, 0x00	; 0
    }
   
    return -1;
}
 754:	c9 01       	movw	r24, r18
 756:	08 95       	ret

00000758 <strcmp>:
 758:	fb 01       	movw	r30, r22
 75a:	dc 01       	movw	r26, r24
 75c:	8d 91       	ld	r24, X+
 75e:	01 90       	ld	r0, Z+
 760:	80 19       	sub	r24, r0
 762:	01 10       	cpse	r0, r1
 764:	d9 f3       	breq	.-10     	; 0x75c <strcmp+0x4>
 766:	99 0b       	sbc	r25, r25
 768:	08 95       	ret

0000076a <strcpy>:
 76a:	fb 01       	movw	r30, r22
 76c:	dc 01       	movw	r26, r24
 76e:	01 90       	ld	r0, Z+
 770:	0d 92       	st	X+, r0
 772:	00 20       	and	r0, r0
 774:	e1 f7       	brne	.-8      	; 0x76e <strcpy+0x4>
 776:	08 95       	ret

00000778 <sprintf>:
 778:	ae e0       	ldi	r26, 0x0E	; 14
 77a:	b0 e0       	ldi	r27, 0x00	; 0
 77c:	e1 ec       	ldi	r30, 0xC1	; 193
 77e:	f3 e0       	ldi	r31, 0x03	; 3
 780:	99 c2       	rjmp	.+1330   	; 0xcb4 <__prologue_saves__+0x1c>
 782:	0d 89       	ldd	r16, Y+21	; 0x15
 784:	1e 89       	ldd	r17, Y+22	; 0x16
 786:	86 e0       	ldi	r24, 0x06	; 6
 788:	8c 83       	std	Y+4, r24	; 0x04
 78a:	1a 83       	std	Y+2, r17	; 0x02
 78c:	09 83       	std	Y+1, r16	; 0x01
 78e:	8f ef       	ldi	r24, 0xFF	; 255
 790:	9f e7       	ldi	r25, 0x7F	; 127
 792:	9e 83       	std	Y+6, r25	; 0x06
 794:	8d 83       	std	Y+5, r24	; 0x05
 796:	ce 01       	movw	r24, r28
 798:	49 96       	adiw	r24, 0x19	; 25
 79a:	ac 01       	movw	r20, r24
 79c:	6f 89       	ldd	r22, Y+23	; 0x17
 79e:	78 8d       	ldd	r23, Y+24	; 0x18
 7a0:	ce 01       	movw	r24, r28
 7a2:	01 96       	adiw	r24, 0x01	; 1
 7a4:	09 d0       	rcall	.+18     	; 0x7b8 <vfprintf>
 7a6:	2f 81       	ldd	r18, Y+7	; 0x07
 7a8:	38 85       	ldd	r19, Y+8	; 0x08
 7aa:	02 0f       	add	r16, r18
 7ac:	13 1f       	adc	r17, r19
 7ae:	f8 01       	movw	r30, r16
 7b0:	10 82       	st	Z, r1
 7b2:	2e 96       	adiw	r28, 0x0e	; 14
 7b4:	e4 e0       	ldi	r30, 0x04	; 4
 7b6:	9a c2       	rjmp	.+1332   	; 0xcec <__epilogue_restores__+0x1c>

000007b8 <vfprintf>:
 7b8:	ab e0       	ldi	r26, 0x0B	; 11
 7ba:	b0 e0       	ldi	r27, 0x00	; 0
 7bc:	e1 ee       	ldi	r30, 0xE1	; 225
 7be:	f3 e0       	ldi	r31, 0x03	; 3
 7c0:	6b c2       	rjmp	.+1238   	; 0xc98 <__prologue_saves__>
 7c2:	3c 01       	movw	r6, r24
 7c4:	2b 01       	movw	r4, r22
 7c6:	5a 01       	movw	r10, r20
 7c8:	fc 01       	movw	r30, r24
 7ca:	17 82       	std	Z+7, r1	; 0x07
 7cc:	16 82       	std	Z+6, r1	; 0x06
 7ce:	83 81       	ldd	r24, Z+3	; 0x03
 7d0:	81 fd       	sbrc	r24, 1
 7d2:	03 c0       	rjmp	.+6      	; 0x7da <vfprintf+0x22>
 7d4:	6f ef       	ldi	r22, 0xFF	; 255
 7d6:	7f ef       	ldi	r23, 0xFF	; 255
 7d8:	bb c1       	rjmp	.+886    	; 0xb50 <vfprintf+0x398>
 7da:	9a e0       	ldi	r25, 0x0A	; 10
 7dc:	89 2e       	mov	r8, r25
 7de:	1e 01       	movw	r2, r28
 7e0:	08 94       	sec
 7e2:	21 1c       	adc	r2, r1
 7e4:	31 1c       	adc	r3, r1
 7e6:	f3 01       	movw	r30, r6
 7e8:	23 81       	ldd	r18, Z+3	; 0x03
 7ea:	f2 01       	movw	r30, r4
 7ec:	23 fd       	sbrc	r18, 3
 7ee:	85 91       	lpm	r24, Z+
 7f0:	23 ff       	sbrs	r18, 3
 7f2:	81 91       	ld	r24, Z+
 7f4:	2f 01       	movw	r4, r30
 7f6:	88 23       	and	r24, r24
 7f8:	09 f4       	brne	.+2      	; 0x7fc <vfprintf+0x44>
 7fa:	a7 c1       	rjmp	.+846    	; 0xb4a <vfprintf+0x392>
 7fc:	85 32       	cpi	r24, 0x25	; 37
 7fe:	39 f4       	brne	.+14     	; 0x80e <vfprintf+0x56>
 800:	23 fd       	sbrc	r18, 3
 802:	85 91       	lpm	r24, Z+
 804:	23 ff       	sbrs	r18, 3
 806:	81 91       	ld	r24, Z+
 808:	2f 01       	movw	r4, r30
 80a:	85 32       	cpi	r24, 0x25	; 37
 80c:	21 f4       	brne	.+8      	; 0x816 <vfprintf+0x5e>
 80e:	b3 01       	movw	r22, r6
 810:	90 e0       	ldi	r25, 0x00	; 0
 812:	b8 d1       	rcall	.+880    	; 0xb84 <fputc>
 814:	e8 cf       	rjmp	.-48     	; 0x7e6 <vfprintf+0x2e>
 816:	98 2f       	mov	r25, r24
 818:	dd 24       	eor	r13, r13
 81a:	cc 24       	eor	r12, r12
 81c:	99 24       	eor	r9, r9
 81e:	ff e1       	ldi	r31, 0x1F	; 31
 820:	fd 15       	cp	r31, r13
 822:	d0 f0       	brcs	.+52     	; 0x858 <vfprintf+0xa0>
 824:	9b 32       	cpi	r25, 0x2B	; 43
 826:	69 f0       	breq	.+26     	; 0x842 <vfprintf+0x8a>
 828:	9c 32       	cpi	r25, 0x2C	; 44
 82a:	28 f4       	brcc	.+10     	; 0x836 <vfprintf+0x7e>
 82c:	90 32       	cpi	r25, 0x20	; 32
 82e:	59 f0       	breq	.+22     	; 0x846 <vfprintf+0x8e>
 830:	93 32       	cpi	r25, 0x23	; 35
 832:	91 f4       	brne	.+36     	; 0x858 <vfprintf+0xa0>
 834:	0e c0       	rjmp	.+28     	; 0x852 <vfprintf+0x9a>
 836:	9d 32       	cpi	r25, 0x2D	; 45
 838:	49 f0       	breq	.+18     	; 0x84c <vfprintf+0x94>
 83a:	90 33       	cpi	r25, 0x30	; 48
 83c:	69 f4       	brne	.+26     	; 0x858 <vfprintf+0xa0>
 83e:	41 e0       	ldi	r20, 0x01	; 1
 840:	24 c0       	rjmp	.+72     	; 0x88a <vfprintf+0xd2>
 842:	52 e0       	ldi	r21, 0x02	; 2
 844:	d5 2a       	or	r13, r21
 846:	84 e0       	ldi	r24, 0x04	; 4
 848:	d8 2a       	or	r13, r24
 84a:	28 c0       	rjmp	.+80     	; 0x89c <vfprintf+0xe4>
 84c:	98 e0       	ldi	r25, 0x08	; 8
 84e:	d9 2a       	or	r13, r25
 850:	25 c0       	rjmp	.+74     	; 0x89c <vfprintf+0xe4>
 852:	e0 e1       	ldi	r30, 0x10	; 16
 854:	de 2a       	or	r13, r30
 856:	22 c0       	rjmp	.+68     	; 0x89c <vfprintf+0xe4>
 858:	d7 fc       	sbrc	r13, 7
 85a:	29 c0       	rjmp	.+82     	; 0x8ae <vfprintf+0xf6>
 85c:	89 2f       	mov	r24, r25
 85e:	80 53       	subi	r24, 0x30	; 48
 860:	8a 30       	cpi	r24, 0x0A	; 10
 862:	70 f4       	brcc	.+28     	; 0x880 <vfprintf+0xc8>
 864:	d6 fe       	sbrs	r13, 6
 866:	05 c0       	rjmp	.+10     	; 0x872 <vfprintf+0xba>
 868:	98 9c       	mul	r9, r8
 86a:	90 2c       	mov	r9, r0
 86c:	11 24       	eor	r1, r1
 86e:	98 0e       	add	r9, r24
 870:	15 c0       	rjmp	.+42     	; 0x89c <vfprintf+0xe4>
 872:	c8 9c       	mul	r12, r8
 874:	c0 2c       	mov	r12, r0
 876:	11 24       	eor	r1, r1
 878:	c8 0e       	add	r12, r24
 87a:	f0 e2       	ldi	r31, 0x20	; 32
 87c:	df 2a       	or	r13, r31
 87e:	0e c0       	rjmp	.+28     	; 0x89c <vfprintf+0xe4>
 880:	9e 32       	cpi	r25, 0x2E	; 46
 882:	29 f4       	brne	.+10     	; 0x88e <vfprintf+0xd6>
 884:	d6 fc       	sbrc	r13, 6
 886:	61 c1       	rjmp	.+706    	; 0xb4a <vfprintf+0x392>
 888:	40 e4       	ldi	r20, 0x40	; 64
 88a:	d4 2a       	or	r13, r20
 88c:	07 c0       	rjmp	.+14     	; 0x89c <vfprintf+0xe4>
 88e:	9c 36       	cpi	r25, 0x6C	; 108
 890:	19 f4       	brne	.+6      	; 0x898 <vfprintf+0xe0>
 892:	50 e8       	ldi	r21, 0x80	; 128
 894:	d5 2a       	or	r13, r21
 896:	02 c0       	rjmp	.+4      	; 0x89c <vfprintf+0xe4>
 898:	98 36       	cpi	r25, 0x68	; 104
 89a:	49 f4       	brne	.+18     	; 0x8ae <vfprintf+0xf6>
 89c:	f2 01       	movw	r30, r4
 89e:	23 fd       	sbrc	r18, 3
 8a0:	95 91       	lpm	r25, Z+
 8a2:	23 ff       	sbrs	r18, 3
 8a4:	91 91       	ld	r25, Z+
 8a6:	2f 01       	movw	r4, r30
 8a8:	99 23       	and	r25, r25
 8aa:	09 f0       	breq	.+2      	; 0x8ae <vfprintf+0xf6>
 8ac:	b8 cf       	rjmp	.-144    	; 0x81e <vfprintf+0x66>
 8ae:	89 2f       	mov	r24, r25
 8b0:	85 54       	subi	r24, 0x45	; 69
 8b2:	83 30       	cpi	r24, 0x03	; 3
 8b4:	18 f0       	brcs	.+6      	; 0x8bc <vfprintf+0x104>
 8b6:	80 52       	subi	r24, 0x20	; 32
 8b8:	83 30       	cpi	r24, 0x03	; 3
 8ba:	38 f4       	brcc	.+14     	; 0x8ca <vfprintf+0x112>
 8bc:	44 e0       	ldi	r20, 0x04	; 4
 8be:	50 e0       	ldi	r21, 0x00	; 0
 8c0:	a4 0e       	add	r10, r20
 8c2:	b5 1e       	adc	r11, r21
 8c4:	5f e3       	ldi	r21, 0x3F	; 63
 8c6:	59 83       	std	Y+1, r21	; 0x01
 8c8:	0f c0       	rjmp	.+30     	; 0x8e8 <vfprintf+0x130>
 8ca:	93 36       	cpi	r25, 0x63	; 99
 8cc:	31 f0       	breq	.+12     	; 0x8da <vfprintf+0x122>
 8ce:	93 37       	cpi	r25, 0x73	; 115
 8d0:	79 f0       	breq	.+30     	; 0x8f0 <vfprintf+0x138>
 8d2:	93 35       	cpi	r25, 0x53	; 83
 8d4:	09 f0       	breq	.+2      	; 0x8d8 <vfprintf+0x120>
 8d6:	52 c0       	rjmp	.+164    	; 0x97c <vfprintf+0x1c4>
 8d8:	1f c0       	rjmp	.+62     	; 0x918 <vfprintf+0x160>
 8da:	f5 01       	movw	r30, r10
 8dc:	80 81       	ld	r24, Z
 8de:	89 83       	std	Y+1, r24	; 0x01
 8e0:	42 e0       	ldi	r20, 0x02	; 2
 8e2:	50 e0       	ldi	r21, 0x00	; 0
 8e4:	a4 0e       	add	r10, r20
 8e6:	b5 1e       	adc	r11, r21
 8e8:	71 01       	movw	r14, r2
 8ea:	01 e0       	ldi	r16, 0x01	; 1
 8ec:	10 e0       	ldi	r17, 0x00	; 0
 8ee:	11 c0       	rjmp	.+34     	; 0x912 <vfprintf+0x15a>
 8f0:	f5 01       	movw	r30, r10
 8f2:	e0 80       	ld	r14, Z
 8f4:	f1 80       	ldd	r15, Z+1	; 0x01
 8f6:	d6 fc       	sbrc	r13, 6
 8f8:	03 c0       	rjmp	.+6      	; 0x900 <vfprintf+0x148>
 8fa:	6f ef       	ldi	r22, 0xFF	; 255
 8fc:	7f ef       	ldi	r23, 0xFF	; 255
 8fe:	02 c0       	rjmp	.+4      	; 0x904 <vfprintf+0x14c>
 900:	69 2d       	mov	r22, r9
 902:	70 e0       	ldi	r23, 0x00	; 0
 904:	42 e0       	ldi	r20, 0x02	; 2
 906:	50 e0       	ldi	r21, 0x00	; 0
 908:	a4 0e       	add	r10, r20
 90a:	b5 1e       	adc	r11, r21
 90c:	c7 01       	movw	r24, r14
 90e:	2f d1       	rcall	.+606    	; 0xb6e <strnlen>
 910:	8c 01       	movw	r16, r24
 912:	5f e7       	ldi	r21, 0x7F	; 127
 914:	d5 22       	and	r13, r21
 916:	13 c0       	rjmp	.+38     	; 0x93e <vfprintf+0x186>
 918:	f5 01       	movw	r30, r10
 91a:	e0 80       	ld	r14, Z
 91c:	f1 80       	ldd	r15, Z+1	; 0x01
 91e:	d6 fc       	sbrc	r13, 6
 920:	03 c0       	rjmp	.+6      	; 0x928 <vfprintf+0x170>
 922:	6f ef       	ldi	r22, 0xFF	; 255
 924:	7f ef       	ldi	r23, 0xFF	; 255
 926:	02 c0       	rjmp	.+4      	; 0x92c <vfprintf+0x174>
 928:	69 2d       	mov	r22, r9
 92a:	70 e0       	ldi	r23, 0x00	; 0
 92c:	42 e0       	ldi	r20, 0x02	; 2
 92e:	50 e0       	ldi	r21, 0x00	; 0
 930:	a4 0e       	add	r10, r20
 932:	b5 1e       	adc	r11, r21
 934:	c7 01       	movw	r24, r14
 936:	10 d1       	rcall	.+544    	; 0xb58 <strnlen_P>
 938:	8c 01       	movw	r16, r24
 93a:	50 e8       	ldi	r21, 0x80	; 128
 93c:	d5 2a       	or	r13, r21
 93e:	d3 fe       	sbrs	r13, 3
 940:	06 c0       	rjmp	.+12     	; 0x94e <vfprintf+0x196>
 942:	18 c0       	rjmp	.+48     	; 0x974 <vfprintf+0x1bc>
 944:	b3 01       	movw	r22, r6
 946:	80 e2       	ldi	r24, 0x20	; 32
 948:	90 e0       	ldi	r25, 0x00	; 0
 94a:	1c d1       	rcall	.+568    	; 0xb84 <fputc>
 94c:	ca 94       	dec	r12
 94e:	8c 2d       	mov	r24, r12
 950:	90 e0       	ldi	r25, 0x00	; 0
 952:	08 17       	cp	r16, r24
 954:	19 07       	cpc	r17, r25
 956:	b0 f3       	brcs	.-20     	; 0x944 <vfprintf+0x18c>
 958:	0d c0       	rjmp	.+26     	; 0x974 <vfprintf+0x1bc>
 95a:	f7 01       	movw	r30, r14
 95c:	d7 fc       	sbrc	r13, 7
 95e:	85 91       	lpm	r24, Z+
 960:	d7 fe       	sbrs	r13, 7
 962:	81 91       	ld	r24, Z+
 964:	7f 01       	movw	r14, r30
 966:	b3 01       	movw	r22, r6
 968:	90 e0       	ldi	r25, 0x00	; 0
 96a:	0c d1       	rcall	.+536    	; 0xb84 <fputc>
 96c:	c1 10       	cpse	r12, r1
 96e:	ca 94       	dec	r12
 970:	01 50       	subi	r16, 0x01	; 1
 972:	10 40       	sbci	r17, 0x00	; 0
 974:	01 15       	cp	r16, r1
 976:	11 05       	cpc	r17, r1
 978:	81 f7       	brne	.-32     	; 0x95a <vfprintf+0x1a2>
 97a:	e4 c0       	rjmp	.+456    	; 0xb44 <vfprintf+0x38c>
 97c:	94 36       	cpi	r25, 0x64	; 100
 97e:	11 f0       	breq	.+4      	; 0x984 <vfprintf+0x1cc>
 980:	99 36       	cpi	r25, 0x69	; 105
 982:	69 f5       	brne	.+90     	; 0x9de <vfprintf+0x226>
 984:	d7 fe       	sbrs	r13, 7
 986:	08 c0       	rjmp	.+16     	; 0x998 <vfprintf+0x1e0>
 988:	f5 01       	movw	r30, r10
 98a:	e0 80       	ld	r14, Z
 98c:	f1 80       	ldd	r15, Z+1	; 0x01
 98e:	02 81       	ldd	r16, Z+2	; 0x02
 990:	13 81       	ldd	r17, Z+3	; 0x03
 992:	44 e0       	ldi	r20, 0x04	; 4
 994:	50 e0       	ldi	r21, 0x00	; 0
 996:	0a c0       	rjmp	.+20     	; 0x9ac <vfprintf+0x1f4>
 998:	f5 01       	movw	r30, r10
 99a:	80 81       	ld	r24, Z
 99c:	91 81       	ldd	r25, Z+1	; 0x01
 99e:	7c 01       	movw	r14, r24
 9a0:	00 27       	eor	r16, r16
 9a2:	f7 fc       	sbrc	r15, 7
 9a4:	00 95       	com	r16
 9a6:	10 2f       	mov	r17, r16
 9a8:	42 e0       	ldi	r20, 0x02	; 2
 9aa:	50 e0       	ldi	r21, 0x00	; 0
 9ac:	a4 0e       	add	r10, r20
 9ae:	b5 1e       	adc	r11, r21
 9b0:	5f e6       	ldi	r21, 0x6F	; 111
 9b2:	d5 22       	and	r13, r21
 9b4:	17 ff       	sbrs	r17, 7
 9b6:	0a c0       	rjmp	.+20     	; 0x9cc <vfprintf+0x214>
 9b8:	10 95       	com	r17
 9ba:	00 95       	com	r16
 9bc:	f0 94       	com	r15
 9be:	e0 94       	com	r14
 9c0:	e1 1c       	adc	r14, r1
 9c2:	f1 1c       	adc	r15, r1
 9c4:	01 1d       	adc	r16, r1
 9c6:	11 1d       	adc	r17, r1
 9c8:	80 e8       	ldi	r24, 0x80	; 128
 9ca:	d8 2a       	or	r13, r24
 9cc:	2a e0       	ldi	r18, 0x0A	; 10
 9ce:	30 e0       	ldi	r19, 0x00	; 0
 9d0:	a1 01       	movw	r20, r2
 9d2:	c8 01       	movw	r24, r16
 9d4:	b7 01       	movw	r22, r14
 9d6:	02 d1       	rcall	.+516    	; 0xbdc <__ultoa_invert>
 9d8:	f8 2e       	mov	r15, r24
 9da:	f2 18       	sub	r15, r2
 9dc:	3f c0       	rjmp	.+126    	; 0xa5c <vfprintf+0x2a4>
 9de:	95 37       	cpi	r25, 0x75	; 117
 9e0:	29 f4       	brne	.+10     	; 0x9ec <vfprintf+0x234>
 9e2:	1d 2d       	mov	r17, r13
 9e4:	1f 7e       	andi	r17, 0xEF	; 239
 9e6:	2a e0       	ldi	r18, 0x0A	; 10
 9e8:	30 e0       	ldi	r19, 0x00	; 0
 9ea:	1d c0       	rjmp	.+58     	; 0xa26 <vfprintf+0x26e>
 9ec:	1d 2d       	mov	r17, r13
 9ee:	19 7f       	andi	r17, 0xF9	; 249
 9f0:	9f 36       	cpi	r25, 0x6F	; 111
 9f2:	61 f0       	breq	.+24     	; 0xa0c <vfprintf+0x254>
 9f4:	90 37       	cpi	r25, 0x70	; 112
 9f6:	20 f4       	brcc	.+8      	; 0xa00 <vfprintf+0x248>
 9f8:	98 35       	cpi	r25, 0x58	; 88
 9fa:	09 f0       	breq	.+2      	; 0x9fe <vfprintf+0x246>
 9fc:	a6 c0       	rjmp	.+332    	; 0xb4a <vfprintf+0x392>
 9fe:	0f c0       	rjmp	.+30     	; 0xa1e <vfprintf+0x266>
 a00:	90 37       	cpi	r25, 0x70	; 112
 a02:	39 f0       	breq	.+14     	; 0xa12 <vfprintf+0x25a>
 a04:	98 37       	cpi	r25, 0x78	; 120
 a06:	09 f0       	breq	.+2      	; 0xa0a <vfprintf+0x252>
 a08:	a0 c0       	rjmp	.+320    	; 0xb4a <vfprintf+0x392>
 a0a:	04 c0       	rjmp	.+8      	; 0xa14 <vfprintf+0x25c>
 a0c:	28 e0       	ldi	r18, 0x08	; 8
 a0e:	30 e0       	ldi	r19, 0x00	; 0
 a10:	0a c0       	rjmp	.+20     	; 0xa26 <vfprintf+0x26e>
 a12:	10 61       	ori	r17, 0x10	; 16
 a14:	14 fd       	sbrc	r17, 4
 a16:	14 60       	ori	r17, 0x04	; 4
 a18:	20 e1       	ldi	r18, 0x10	; 16
 a1a:	30 e0       	ldi	r19, 0x00	; 0
 a1c:	04 c0       	rjmp	.+8      	; 0xa26 <vfprintf+0x26e>
 a1e:	14 fd       	sbrc	r17, 4
 a20:	16 60       	ori	r17, 0x06	; 6
 a22:	20 e1       	ldi	r18, 0x10	; 16
 a24:	32 e0       	ldi	r19, 0x02	; 2
 a26:	17 ff       	sbrs	r17, 7
 a28:	08 c0       	rjmp	.+16     	; 0xa3a <vfprintf+0x282>
 a2a:	f5 01       	movw	r30, r10
 a2c:	60 81       	ld	r22, Z
 a2e:	71 81       	ldd	r23, Z+1	; 0x01
 a30:	82 81       	ldd	r24, Z+2	; 0x02
 a32:	93 81       	ldd	r25, Z+3	; 0x03
 a34:	44 e0       	ldi	r20, 0x04	; 4
 a36:	50 e0       	ldi	r21, 0x00	; 0
 a38:	08 c0       	rjmp	.+16     	; 0xa4a <vfprintf+0x292>
 a3a:	f5 01       	movw	r30, r10
 a3c:	80 81       	ld	r24, Z
 a3e:	91 81       	ldd	r25, Z+1	; 0x01
 a40:	bc 01       	movw	r22, r24
 a42:	80 e0       	ldi	r24, 0x00	; 0
 a44:	90 e0       	ldi	r25, 0x00	; 0
 a46:	42 e0       	ldi	r20, 0x02	; 2
 a48:	50 e0       	ldi	r21, 0x00	; 0
 a4a:	a4 0e       	add	r10, r20
 a4c:	b5 1e       	adc	r11, r21
 a4e:	a1 01       	movw	r20, r2
 a50:	c5 d0       	rcall	.+394    	; 0xbdc <__ultoa_invert>
 a52:	f8 2e       	mov	r15, r24
 a54:	f2 18       	sub	r15, r2
 a56:	8f e7       	ldi	r24, 0x7F	; 127
 a58:	d8 2e       	mov	r13, r24
 a5a:	d1 22       	and	r13, r17
 a5c:	d6 fe       	sbrs	r13, 6
 a5e:	0b c0       	rjmp	.+22     	; 0xa76 <vfprintf+0x2be>
 a60:	5e ef       	ldi	r21, 0xFE	; 254
 a62:	d5 22       	and	r13, r21
 a64:	f9 14       	cp	r15, r9
 a66:	38 f4       	brcc	.+14     	; 0xa76 <vfprintf+0x2be>
 a68:	d4 fe       	sbrs	r13, 4
 a6a:	07 c0       	rjmp	.+14     	; 0xa7a <vfprintf+0x2c2>
 a6c:	d2 fc       	sbrc	r13, 2
 a6e:	05 c0       	rjmp	.+10     	; 0xa7a <vfprintf+0x2c2>
 a70:	8f ee       	ldi	r24, 0xEF	; 239
 a72:	d8 22       	and	r13, r24
 a74:	02 c0       	rjmp	.+4      	; 0xa7a <vfprintf+0x2c2>
 a76:	1f 2d       	mov	r17, r15
 a78:	01 c0       	rjmp	.+2      	; 0xa7c <vfprintf+0x2c4>
 a7a:	19 2d       	mov	r17, r9
 a7c:	d4 fe       	sbrs	r13, 4
 a7e:	0d c0       	rjmp	.+26     	; 0xa9a <vfprintf+0x2e2>
 a80:	fe 01       	movw	r30, r28
 a82:	ef 0d       	add	r30, r15
 a84:	f1 1d       	adc	r31, r1
 a86:	80 81       	ld	r24, Z
 a88:	80 33       	cpi	r24, 0x30	; 48
 a8a:	19 f4       	brne	.+6      	; 0xa92 <vfprintf+0x2da>
 a8c:	99 ee       	ldi	r25, 0xE9	; 233
 a8e:	d9 22       	and	r13, r25
 a90:	08 c0       	rjmp	.+16     	; 0xaa2 <vfprintf+0x2ea>
 a92:	1f 5f       	subi	r17, 0xFF	; 255
 a94:	d2 fe       	sbrs	r13, 2
 a96:	05 c0       	rjmp	.+10     	; 0xaa2 <vfprintf+0x2ea>
 a98:	03 c0       	rjmp	.+6      	; 0xaa0 <vfprintf+0x2e8>
 a9a:	8d 2d       	mov	r24, r13
 a9c:	86 78       	andi	r24, 0x86	; 134
 a9e:	09 f0       	breq	.+2      	; 0xaa2 <vfprintf+0x2ea>
 aa0:	1f 5f       	subi	r17, 0xFF	; 255
 aa2:	0d 2d       	mov	r16, r13
 aa4:	d3 fc       	sbrc	r13, 3
 aa6:	13 c0       	rjmp	.+38     	; 0xace <vfprintf+0x316>
 aa8:	d0 fe       	sbrs	r13, 0
 aaa:	0e c0       	rjmp	.+28     	; 0xac8 <vfprintf+0x310>
 aac:	1c 15       	cp	r17, r12
 aae:	10 f0       	brcs	.+4      	; 0xab4 <vfprintf+0x2fc>
 ab0:	9f 2c       	mov	r9, r15
 ab2:	0a c0       	rjmp	.+20     	; 0xac8 <vfprintf+0x310>
 ab4:	9f 2c       	mov	r9, r15
 ab6:	9c 0c       	add	r9, r12
 ab8:	91 1a       	sub	r9, r17
 aba:	1c 2d       	mov	r17, r12
 abc:	05 c0       	rjmp	.+10     	; 0xac8 <vfprintf+0x310>
 abe:	b3 01       	movw	r22, r6
 ac0:	80 e2       	ldi	r24, 0x20	; 32
 ac2:	90 e0       	ldi	r25, 0x00	; 0
 ac4:	5f d0       	rcall	.+190    	; 0xb84 <fputc>
 ac6:	1f 5f       	subi	r17, 0xFF	; 255
 ac8:	1c 15       	cp	r17, r12
 aca:	c8 f3       	brcs	.-14     	; 0xabe <vfprintf+0x306>
 acc:	04 c0       	rjmp	.+8      	; 0xad6 <vfprintf+0x31e>
 ace:	1c 15       	cp	r17, r12
 ad0:	10 f4       	brcc	.+4      	; 0xad6 <vfprintf+0x31e>
 ad2:	c1 1a       	sub	r12, r17
 ad4:	01 c0       	rjmp	.+2      	; 0xad8 <vfprintf+0x320>
 ad6:	cc 24       	eor	r12, r12
 ad8:	04 ff       	sbrs	r16, 4
 ada:	0f c0       	rjmp	.+30     	; 0xafa <vfprintf+0x342>
 adc:	b3 01       	movw	r22, r6
 ade:	80 e3       	ldi	r24, 0x30	; 48
 ae0:	90 e0       	ldi	r25, 0x00	; 0
 ae2:	50 d0       	rcall	.+160    	; 0xb84 <fputc>
 ae4:	02 ff       	sbrs	r16, 2
 ae6:	1c c0       	rjmp	.+56     	; 0xb20 <vfprintf+0x368>
 ae8:	01 fd       	sbrc	r16, 1
 aea:	03 c0       	rjmp	.+6      	; 0xaf2 <vfprintf+0x33a>
 aec:	88 e7       	ldi	r24, 0x78	; 120
 aee:	90 e0       	ldi	r25, 0x00	; 0
 af0:	02 c0       	rjmp	.+4      	; 0xaf6 <vfprintf+0x33e>
 af2:	88 e5       	ldi	r24, 0x58	; 88
 af4:	90 e0       	ldi	r25, 0x00	; 0
 af6:	b3 01       	movw	r22, r6
 af8:	0c c0       	rjmp	.+24     	; 0xb12 <vfprintf+0x35a>
 afa:	80 2f       	mov	r24, r16
 afc:	86 78       	andi	r24, 0x86	; 134
 afe:	81 f0       	breq	.+32     	; 0xb20 <vfprintf+0x368>
 b00:	01 ff       	sbrs	r16, 1
 b02:	02 c0       	rjmp	.+4      	; 0xb08 <vfprintf+0x350>
 b04:	8b e2       	ldi	r24, 0x2B	; 43
 b06:	01 c0       	rjmp	.+2      	; 0xb0a <vfprintf+0x352>
 b08:	80 e2       	ldi	r24, 0x20	; 32
 b0a:	d7 fc       	sbrc	r13, 7
 b0c:	8d e2       	ldi	r24, 0x2D	; 45
 b0e:	b3 01       	movw	r22, r6
 b10:	90 e0       	ldi	r25, 0x00	; 0
 b12:	38 d0       	rcall	.+112    	; 0xb84 <fputc>
 b14:	05 c0       	rjmp	.+10     	; 0xb20 <vfprintf+0x368>
 b16:	b3 01       	movw	r22, r6
 b18:	80 e3       	ldi	r24, 0x30	; 48
 b1a:	90 e0       	ldi	r25, 0x00	; 0
 b1c:	33 d0       	rcall	.+102    	; 0xb84 <fputc>
 b1e:	9a 94       	dec	r9
 b20:	f9 14       	cp	r15, r9
 b22:	c8 f3       	brcs	.-14     	; 0xb16 <vfprintf+0x35e>
 b24:	fa 94       	dec	r15
 b26:	f1 01       	movw	r30, r2
 b28:	ef 0d       	add	r30, r15
 b2a:	f1 1d       	adc	r31, r1
 b2c:	b3 01       	movw	r22, r6
 b2e:	80 81       	ld	r24, Z
 b30:	90 e0       	ldi	r25, 0x00	; 0
 b32:	28 d0       	rcall	.+80     	; 0xb84 <fputc>
 b34:	ff 20       	and	r15, r15
 b36:	b1 f7       	brne	.-20     	; 0xb24 <vfprintf+0x36c>
 b38:	05 c0       	rjmp	.+10     	; 0xb44 <vfprintf+0x38c>
 b3a:	b3 01       	movw	r22, r6
 b3c:	80 e2       	ldi	r24, 0x20	; 32
 b3e:	90 e0       	ldi	r25, 0x00	; 0
 b40:	21 d0       	rcall	.+66     	; 0xb84 <fputc>
 b42:	ca 94       	dec	r12
 b44:	cc 20       	and	r12, r12
 b46:	c9 f7       	brne	.-14     	; 0xb3a <vfprintf+0x382>
 b48:	4e ce       	rjmp	.-868    	; 0x7e6 <vfprintf+0x2e>
 b4a:	f3 01       	movw	r30, r6
 b4c:	66 81       	ldd	r22, Z+6	; 0x06
 b4e:	77 81       	ldd	r23, Z+7	; 0x07
 b50:	cb 01       	movw	r24, r22
 b52:	2b 96       	adiw	r28, 0x0b	; 11
 b54:	e2 e1       	ldi	r30, 0x12	; 18
 b56:	bc c0       	rjmp	.+376    	; 0xcd0 <__epilogue_restores__>

00000b58 <strnlen_P>:
 b58:	fc 01       	movw	r30, r24
 b5a:	05 90       	lpm	r0, Z+
 b5c:	61 50       	subi	r22, 0x01	; 1
 b5e:	70 40       	sbci	r23, 0x00	; 0
 b60:	01 10       	cpse	r0, r1
 b62:	d8 f7       	brcc	.-10     	; 0xb5a <strnlen_P+0x2>
 b64:	80 95       	com	r24
 b66:	90 95       	com	r25
 b68:	8e 0f       	add	r24, r30
 b6a:	9f 1f       	adc	r25, r31
 b6c:	08 95       	ret

00000b6e <strnlen>:
 b6e:	fc 01       	movw	r30, r24
 b70:	61 50       	subi	r22, 0x01	; 1
 b72:	70 40       	sbci	r23, 0x00	; 0
 b74:	01 90       	ld	r0, Z+
 b76:	01 10       	cpse	r0, r1
 b78:	d8 f7       	brcc	.-10     	; 0xb70 <strnlen+0x2>
 b7a:	80 95       	com	r24
 b7c:	90 95       	com	r25
 b7e:	8e 0f       	add	r24, r30
 b80:	9f 1f       	adc	r25, r31
 b82:	08 95       	ret

00000b84 <fputc>:
 b84:	0f 93       	push	r16
 b86:	1f 93       	push	r17
 b88:	cf 93       	push	r28
 b8a:	df 93       	push	r29
 b8c:	8c 01       	movw	r16, r24
 b8e:	eb 01       	movw	r28, r22
 b90:	8b 81       	ldd	r24, Y+3	; 0x03
 b92:	81 ff       	sbrs	r24, 1
 b94:	1b c0       	rjmp	.+54     	; 0xbcc <fputc+0x48>
 b96:	82 ff       	sbrs	r24, 2
 b98:	0d c0       	rjmp	.+26     	; 0xbb4 <fputc+0x30>
 b9a:	2e 81       	ldd	r18, Y+6	; 0x06
 b9c:	3f 81       	ldd	r19, Y+7	; 0x07
 b9e:	8c 81       	ldd	r24, Y+4	; 0x04
 ba0:	9d 81       	ldd	r25, Y+5	; 0x05
 ba2:	28 17       	cp	r18, r24
 ba4:	39 07       	cpc	r19, r25
 ba6:	64 f4       	brge	.+24     	; 0xbc0 <fputc+0x3c>
 ba8:	e8 81       	ld	r30, Y
 baa:	f9 81       	ldd	r31, Y+1	; 0x01
 bac:	01 93       	st	Z+, r16
 bae:	f9 83       	std	Y+1, r31	; 0x01
 bb0:	e8 83       	st	Y, r30
 bb2:	06 c0       	rjmp	.+12     	; 0xbc0 <fputc+0x3c>
 bb4:	e8 85       	ldd	r30, Y+8	; 0x08
 bb6:	f9 85       	ldd	r31, Y+9	; 0x09
 bb8:	80 2f       	mov	r24, r16
 bba:	09 95       	icall
 bbc:	89 2b       	or	r24, r25
 bbe:	31 f4       	brne	.+12     	; 0xbcc <fputc+0x48>
 bc0:	8e 81       	ldd	r24, Y+6	; 0x06
 bc2:	9f 81       	ldd	r25, Y+7	; 0x07
 bc4:	01 96       	adiw	r24, 0x01	; 1
 bc6:	9f 83       	std	Y+7, r25	; 0x07
 bc8:	8e 83       	std	Y+6, r24	; 0x06
 bca:	02 c0       	rjmp	.+4      	; 0xbd0 <fputc+0x4c>
 bcc:	0f ef       	ldi	r16, 0xFF	; 255
 bce:	1f ef       	ldi	r17, 0xFF	; 255
 bd0:	c8 01       	movw	r24, r16
 bd2:	df 91       	pop	r29
 bd4:	cf 91       	pop	r28
 bd6:	1f 91       	pop	r17
 bd8:	0f 91       	pop	r16
 bda:	08 95       	ret

00000bdc <__ultoa_invert>:
 bdc:	fa 01       	movw	r30, r20
 bde:	aa 27       	eor	r26, r26
 be0:	28 30       	cpi	r18, 0x08	; 8
 be2:	51 f1       	breq	.+84     	; 0xc38 <__ultoa_invert+0x5c>
 be4:	20 31       	cpi	r18, 0x10	; 16
 be6:	81 f1       	breq	.+96     	; 0xc48 <__ultoa_invert+0x6c>
 be8:	e8 94       	clt
 bea:	6f 93       	push	r22
 bec:	6e 7f       	andi	r22, 0xFE	; 254
 bee:	6e 5f       	subi	r22, 0xFE	; 254
 bf0:	7f 4f       	sbci	r23, 0xFF	; 255
 bf2:	8f 4f       	sbci	r24, 0xFF	; 255
 bf4:	9f 4f       	sbci	r25, 0xFF	; 255
 bf6:	af 4f       	sbci	r26, 0xFF	; 255
 bf8:	b1 e0       	ldi	r27, 0x01	; 1
 bfa:	3e d0       	rcall	.+124    	; 0xc78 <__ultoa_invert+0x9c>
 bfc:	b4 e0       	ldi	r27, 0x04	; 4
 bfe:	3c d0       	rcall	.+120    	; 0xc78 <__ultoa_invert+0x9c>
 c00:	67 0f       	add	r22, r23
 c02:	78 1f       	adc	r23, r24
 c04:	89 1f       	adc	r24, r25
 c06:	9a 1f       	adc	r25, r26
 c08:	a1 1d       	adc	r26, r1
 c0a:	68 0f       	add	r22, r24
 c0c:	79 1f       	adc	r23, r25
 c0e:	8a 1f       	adc	r24, r26
 c10:	91 1d       	adc	r25, r1
 c12:	a1 1d       	adc	r26, r1
 c14:	6a 0f       	add	r22, r26
 c16:	71 1d       	adc	r23, r1
 c18:	81 1d       	adc	r24, r1
 c1a:	91 1d       	adc	r25, r1
 c1c:	a1 1d       	adc	r26, r1
 c1e:	20 d0       	rcall	.+64     	; 0xc60 <__ultoa_invert+0x84>
 c20:	09 f4       	brne	.+2      	; 0xc24 <__ultoa_invert+0x48>
 c22:	68 94       	set
 c24:	3f 91       	pop	r19
 c26:	2a e0       	ldi	r18, 0x0A	; 10
 c28:	26 9f       	mul	r18, r22
 c2a:	11 24       	eor	r1, r1
 c2c:	30 19       	sub	r19, r0
 c2e:	30 5d       	subi	r19, 0xD0	; 208
 c30:	31 93       	st	Z+, r19
 c32:	de f6       	brtc	.-74     	; 0xbea <__ultoa_invert+0xe>
 c34:	cf 01       	movw	r24, r30
 c36:	08 95       	ret
 c38:	46 2f       	mov	r20, r22
 c3a:	47 70       	andi	r20, 0x07	; 7
 c3c:	40 5d       	subi	r20, 0xD0	; 208
 c3e:	41 93       	st	Z+, r20
 c40:	b3 e0       	ldi	r27, 0x03	; 3
 c42:	0f d0       	rcall	.+30     	; 0xc62 <__ultoa_invert+0x86>
 c44:	c9 f7       	brne	.-14     	; 0xc38 <__ultoa_invert+0x5c>
 c46:	f6 cf       	rjmp	.-20     	; 0xc34 <__ultoa_invert+0x58>
 c48:	46 2f       	mov	r20, r22
 c4a:	4f 70       	andi	r20, 0x0F	; 15
 c4c:	40 5d       	subi	r20, 0xD0	; 208
 c4e:	4a 33       	cpi	r20, 0x3A	; 58
 c50:	18 f0       	brcs	.+6      	; 0xc58 <__ultoa_invert+0x7c>
 c52:	49 5d       	subi	r20, 0xD9	; 217
 c54:	31 fd       	sbrc	r19, 1
 c56:	40 52       	subi	r20, 0x20	; 32
 c58:	41 93       	st	Z+, r20
 c5a:	02 d0       	rcall	.+4      	; 0xc60 <__ultoa_invert+0x84>
 c5c:	a9 f7       	brne	.-22     	; 0xc48 <__ultoa_invert+0x6c>
 c5e:	ea cf       	rjmp	.-44     	; 0xc34 <__ultoa_invert+0x58>
 c60:	b4 e0       	ldi	r27, 0x04	; 4
 c62:	a6 95       	lsr	r26
 c64:	97 95       	ror	r25
 c66:	87 95       	ror	r24
 c68:	77 95       	ror	r23
 c6a:	67 95       	ror	r22
 c6c:	ba 95       	dec	r27
 c6e:	c9 f7       	brne	.-14     	; 0xc62 <__ultoa_invert+0x86>
 c70:	00 97       	sbiw	r24, 0x00	; 0
 c72:	61 05       	cpc	r22, r1
 c74:	71 05       	cpc	r23, r1
 c76:	08 95       	ret
 c78:	9b 01       	movw	r18, r22
 c7a:	ac 01       	movw	r20, r24
 c7c:	0a 2e       	mov	r0, r26
 c7e:	06 94       	lsr	r0
 c80:	57 95       	ror	r21
 c82:	47 95       	ror	r20
 c84:	37 95       	ror	r19
 c86:	27 95       	ror	r18
 c88:	ba 95       	dec	r27
 c8a:	c9 f7       	brne	.-14     	; 0xc7e <__ultoa_invert+0xa2>
 c8c:	62 0f       	add	r22, r18
 c8e:	73 1f       	adc	r23, r19
 c90:	84 1f       	adc	r24, r20
 c92:	95 1f       	adc	r25, r21
 c94:	a0 1d       	adc	r26, r0
 c96:	08 95       	ret

00000c98 <__prologue_saves__>:
 c98:	2f 92       	push	r2
 c9a:	3f 92       	push	r3
 c9c:	4f 92       	push	r4
 c9e:	5f 92       	push	r5
 ca0:	6f 92       	push	r6
 ca2:	7f 92       	push	r7
 ca4:	8f 92       	push	r8
 ca6:	9f 92       	push	r9
 ca8:	af 92       	push	r10
 caa:	bf 92       	push	r11
 cac:	cf 92       	push	r12
 cae:	df 92       	push	r13
 cb0:	ef 92       	push	r14
 cb2:	ff 92       	push	r15
 cb4:	0f 93       	push	r16
 cb6:	1f 93       	push	r17
 cb8:	cf 93       	push	r28
 cba:	df 93       	push	r29
 cbc:	cd b7       	in	r28, 0x3d	; 61
 cbe:	de b7       	in	r29, 0x3e	; 62
 cc0:	ca 1b       	sub	r28, r26
 cc2:	db 0b       	sbc	r29, r27
 cc4:	0f b6       	in	r0, 0x3f	; 63
 cc6:	f8 94       	cli
 cc8:	de bf       	out	0x3e, r29	; 62
 cca:	0f be       	out	0x3f, r0	; 63
 ccc:	cd bf       	out	0x3d, r28	; 61
 cce:	09 94       	ijmp

00000cd0 <__epilogue_restores__>:
 cd0:	2a 88       	ldd	r2, Y+18	; 0x12
 cd2:	39 88       	ldd	r3, Y+17	; 0x11
 cd4:	48 88       	ldd	r4, Y+16	; 0x10
 cd6:	5f 84       	ldd	r5, Y+15	; 0x0f
 cd8:	6e 84       	ldd	r6, Y+14	; 0x0e
 cda:	7d 84       	ldd	r7, Y+13	; 0x0d
 cdc:	8c 84       	ldd	r8, Y+12	; 0x0c
 cde:	9b 84       	ldd	r9, Y+11	; 0x0b
 ce0:	aa 84       	ldd	r10, Y+10	; 0x0a
 ce2:	b9 84       	ldd	r11, Y+9	; 0x09
 ce4:	c8 84       	ldd	r12, Y+8	; 0x08
 ce6:	df 80       	ldd	r13, Y+7	; 0x07
 ce8:	ee 80       	ldd	r14, Y+6	; 0x06
 cea:	fd 80       	ldd	r15, Y+5	; 0x05
 cec:	0c 81       	ldd	r16, Y+4	; 0x04
 cee:	1b 81       	ldd	r17, Y+3	; 0x03
 cf0:	aa 81       	ldd	r26, Y+2	; 0x02
 cf2:	b9 81       	ldd	r27, Y+1	; 0x01
 cf4:	ce 0f       	add	r28, r30
 cf6:	d1 1d       	adc	r29, r1
 cf8:	0f b6       	in	r0, 0x3f	; 63
 cfa:	f8 94       	cli
 cfc:	de bf       	out	0x3e, r29	; 62
 cfe:	0f be       	out	0x3f, r0	; 63
 d00:	cd bf       	out	0x3d, r28	; 61
 d02:	ed 01       	movw	r28, r26
 d04:	08 95       	ret

00000d06 <_exit>:
 d06:	f8 94       	cli

00000d08 <__stop_program>:
 d08:	ff cf       	rjmp	.-2      	; 0xd08 <__stop_program>
