--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/andre/XILINK/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf

Design file:              xtop.ncd
Physical constraint file: xtop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7180647 paths analyzed, 539 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.993ns.
--------------------------------------------------------------------------------

Paths for end point controller/regA_31 (SLICE_X21Y34.F3), 572180 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.993ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB28    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X8Y1.G2        net (fanout=83)       1.793   instruction<28>
    SLICE_X8Y1.Y         Tilo                  0.759   N193
                                                       controller/imm_cmp_eq00001_1
    SLICE_X10Y1.G3       net (fanout=4)        0.358   controller/imm_cmp_eq00001
    SLICE_X10Y1.Y        Tilo                  0.759   par_addr_5_OBUF
                                                       controller/mem_addr<5>1_SW0
    SLICE_X13Y13.G4      net (fanout=3)        1.085   N189
    SLICE_X13Y13.X       Tif5x                 1.025   N36
                                                       controller/mem_sel120_SW0_F
                                                       controller/mem_sel120_SW0
    SLICE_X12Y13.G4      net (fanout=12)       0.125   N36
    SLICE_X12Y13.Y       Tilo                  0.759   controller/mem_sel
                                                       controller/mem_sel120
    SLICE_X14Y21.G1      net (fanout=55)       0.991   controller/N01
    SLICE_X14Y21.Y       Tilo                  0.759   N157
                                                       controller/operand<0>11
    SLICE_X27Y30.G4      net (fanout=51)       1.206   controller/N7
    SLICE_X27Y30.Y       Tilo                  0.704   N316
                                                       controller/operand<15>59_SW0
    SLICE_X20Y24.G3      net (fanout=1)        0.880   N277
    SLICE_X20Y24.COUT    Topcyg                1.131   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_lut<15>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_cy<22>
                                                       controller/Maddsub_carry_res_n_1_cy<23>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<23>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/carry_res_n_1<24>
                                                       controller/Maddsub_carry_res_n_1_cy<24>
                                                       controller/Maddsub_carry_res_n_1_cy<25>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<25>
    SLICE_X20Y30.X       Tcinx                 0.497   controller/carry_res_n_1<26>
                                                       controller/Maddsub_carry_res_n_1_xor<26>
    SLICE_X21Y30.F2      net (fanout=1)        0.428   controller/carry_res_n_1<26>
    SLICE_X21Y30.COUT    Topcyf                1.162   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_lut<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X21Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X21Y31.COUT    Tbyp                  0.118   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X21Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X21Y32.Y       Tciny                 0.869   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X21Y34.F3      net (fanout=2)        0.286   controller/adder_res<31>
    SLICE_X21Y34.CLK     Tfck                  0.837   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.993ns (12.841ns logic, 7.152ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.985ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB28    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X8Y1.G2        net (fanout=83)       1.793   instruction<28>
    SLICE_X8Y1.Y         Tilo                  0.759   N193
                                                       controller/imm_cmp_eq00001_1
    SLICE_X10Y1.G3       net (fanout=4)        0.358   controller/imm_cmp_eq00001
    SLICE_X10Y1.Y        Tilo                  0.759   par_addr_5_OBUF
                                                       controller/mem_addr<5>1_SW0
    SLICE_X13Y13.G4      net (fanout=3)        1.085   N189
    SLICE_X13Y13.X       Tif5x                 1.025   N36
                                                       controller/mem_sel120_SW0_F
                                                       controller/mem_sel120_SW0
    SLICE_X12Y13.G4      net (fanout=12)       0.125   N36
    SLICE_X12Y13.Y       Tilo                  0.759   controller/mem_sel
                                                       controller/mem_sel120
    SLICE_X14Y21.G1      net (fanout=55)       0.991   controller/N01
    SLICE_X14Y21.Y       Tilo                  0.759   N157
                                                       controller/operand<0>11
    SLICE_X27Y30.G4      net (fanout=51)       1.206   controller/N7
    SLICE_X27Y30.Y       Tilo                  0.704   N316
                                                       controller/operand<15>59_SW0
    SLICE_X20Y24.G3      net (fanout=1)        0.880   N277
    SLICE_X20Y24.COUT    Topcyg                1.131   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_lut<15>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.COUT    Tbyp                  0.130   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_cy<22>
                                                       controller/Maddsub_carry_res_n_1_cy<23>
    SLICE_X20Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<23>
    SLICE_X20Y29.COUT    Tbyp                  0.130   controller/carry_res_n_1<24>
                                                       controller/Maddsub_carry_res_n_1_cy<24>
                                                       controller/Maddsub_carry_res_n_1_cy<25>
    SLICE_X20Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<25>
    SLICE_X20Y30.Y       Tciny                 0.883   controller/carry_res_n_1<26>
                                                       controller/Maddsub_carry_res_n_1_cy<26>
                                                       controller/Maddsub_carry_res_n_1_xor<27>
    SLICE_X21Y30.G1      net (fanout=1)        0.195   controller/carry_res_n_1<27>
    SLICE_X21Y30.COUT    Topcyg                1.001   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_lut<27>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X21Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X21Y31.COUT    Tbyp                  0.118   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X21Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X21Y32.Y       Tciny                 0.869   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X21Y34.F3      net (fanout=2)        0.286   controller/adder_res<31>
    SLICE_X21Y34.CLK     Tfck                  0.837   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.985ns (13.066ns logic, 6.919ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.969ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB28    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X8Y1.G2        net (fanout=83)       1.793   instruction<28>
    SLICE_X8Y1.Y         Tilo                  0.759   N193
                                                       controller/imm_cmp_eq00001_1
    SLICE_X10Y1.G3       net (fanout=4)        0.358   controller/imm_cmp_eq00001
    SLICE_X10Y1.Y        Tilo                  0.759   par_addr_5_OBUF
                                                       controller/mem_addr<5>1_SW0
    SLICE_X13Y13.G4      net (fanout=3)        1.085   N189
    SLICE_X13Y13.X       Tif5x                 1.025   N36
                                                       controller/mem_sel120_SW0_F
                                                       controller/mem_sel120_SW0
    SLICE_X12Y13.G4      net (fanout=12)       0.125   N36
    SLICE_X12Y13.Y       Tilo                  0.759   controller/mem_sel
                                                       controller/mem_sel120
    SLICE_X14Y21.G1      net (fanout=55)       0.991   controller/N01
    SLICE_X14Y21.Y       Tilo                  0.759   N157
                                                       controller/operand<0>11
    SLICE_X27Y30.G4      net (fanout=51)       1.206   controller/N7
    SLICE_X27Y30.Y       Tilo                  0.704   N316
                                                       controller/operand<15>59_SW0
    SLICE_X20Y24.G3      net (fanout=1)        0.880   N277
    SLICE_X20Y24.COUT    Topcyg                1.131   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_lut<15>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.X       Tcinx                 0.497   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_xor<22>
    SLICE_X21Y28.F2      net (fanout=1)        0.428   controller/carry_res_n_1<22>
    SLICE_X21Y28.COUT    Topcyf                1.162   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_lut<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X21Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X21Y29.COUT    Tbyp                  0.118   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X21Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X21Y30.COUT    Tbyp                  0.118   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X21Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X21Y31.COUT    Tbyp                  0.118   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X21Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X21Y32.Y       Tciny                 0.869   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X21Y34.F3      net (fanout=2)        0.286   controller/adder_res<31>
    SLICE_X21Y34.CLK     Tfck                  0.837   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.969ns (12.817ns logic, 7.152ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_22 (SLICE_X23Y29.F4), 1955 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.961ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.035 - 0.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB28    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X8Y1.G2        net (fanout=83)       1.793   instruction<28>
    SLICE_X8Y1.Y         Tilo                  0.759   N193
                                                       controller/imm_cmp_eq00001_1
    SLICE_X10Y1.G3       net (fanout=4)        0.358   controller/imm_cmp_eq00001
    SLICE_X10Y1.Y        Tilo                  0.759   par_addr_5_OBUF
                                                       controller/mem_addr<5>1_SW0
    SLICE_X13Y13.G4      net (fanout=3)        1.085   N189
    SLICE_X13Y13.X       Tif5x                 1.025   N36
                                                       controller/mem_sel120_SW0_F
                                                       controller/mem_sel120_SW0
    SLICE_X12Y13.G4      net (fanout=12)       0.125   N36
    SLICE_X12Y13.Y       Tilo                  0.759   controller/mem_sel
                                                       controller/mem_sel120
    SLICE_X14Y21.G1      net (fanout=55)       0.991   controller/N01
    SLICE_X14Y21.Y       Tilo                  0.759   N157
                                                       controller/operand<0>11
    SLICE_X16Y25.F3      net (fanout=51)       0.710   controller/N7
    SLICE_X16Y25.X       Tif5x                 1.152   N499
                                                       controller/operand<31>38_SW1_G
                                                       controller/operand<31>38_SW1
    SLICE_X22Y23.G1      net (fanout=4)        0.749   N499
    SLICE_X22Y23.Y       Tilo                  0.759   N343
                                                       controller/operand<31>59_2
    SLICE_X16Y28.G3      net (fanout=18)       0.949   controller/operand<31>59_1
    SLICE_X16Y28.Y       Tilo                  0.759   controller/Mmux_regA_mux00004562
                                                       controller/Mmux_regA_mux00004559_SW0
    SLICE_X16Y28.F4      net (fanout=1)        0.023   controller/Mmux_regA_mux00004559_SW0/O
    SLICE_X16Y28.X       Tilo                  0.759   controller/Mmux_regA_mux00004562
                                                       controller/Mmux_regA_mux00004562
    SLICE_X22Y32.BX      net (fanout=2)        0.960   controller/Mmux_regA_mux00004562
    SLICE_X22Y32.X       Tbxx                  0.806   N95
                                                       controller/Mmux_regA_mux000045115_SW1
    SLICE_X23Y29.F4      net (fanout=1)        0.273   N95
    SLICE_X23Y29.CLK     Tfck                  0.837   controller/regA<22>
                                                       controller/Mmux_regA_mux000045147
                                                       controller/regA_22
    -------------------------------------------------  ---------------------------
    Total                                     19.961ns (11.945ns logic, 8.016ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.915ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.035 - 0.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB28    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X8Y1.G2        net (fanout=83)       1.793   instruction<28>
    SLICE_X8Y1.Y         Tilo                  0.759   N193
                                                       controller/imm_cmp_eq00001_1
    SLICE_X9Y3.G4        net (fanout=4)        0.319   controller/imm_cmp_eq00001
    SLICE_X9Y3.Y         Tilo                  0.704   data_addr<9>
                                                       controller/mem_addr<9>1_SW0
    SLICE_X13Y13.G2      net (fanout=2)        1.133   N187
    SLICE_X13Y13.X       Tif5x                 1.025   N36
                                                       controller/mem_sel120_SW0_F
                                                       controller/mem_sel120_SW0
    SLICE_X12Y13.G4      net (fanout=12)       0.125   N36
    SLICE_X12Y13.Y       Tilo                  0.759   controller/mem_sel
                                                       controller/mem_sel120
    SLICE_X14Y21.G1      net (fanout=55)       0.991   controller/N01
    SLICE_X14Y21.Y       Tilo                  0.759   N157
                                                       controller/operand<0>11
    SLICE_X16Y25.F3      net (fanout=51)       0.710   controller/N7
    SLICE_X16Y25.X       Tif5x                 1.152   N499
                                                       controller/operand<31>38_SW1_G
                                                       controller/operand<31>38_SW1
    SLICE_X22Y23.G1      net (fanout=4)        0.749   N499
    SLICE_X22Y23.Y       Tilo                  0.759   N343
                                                       controller/operand<31>59_2
    SLICE_X16Y28.G3      net (fanout=18)       0.949   controller/operand<31>59_1
    SLICE_X16Y28.Y       Tilo                  0.759   controller/Mmux_regA_mux00004562
                                                       controller/Mmux_regA_mux00004559_SW0
    SLICE_X16Y28.F4      net (fanout=1)        0.023   controller/Mmux_regA_mux00004559_SW0/O
    SLICE_X16Y28.X       Tilo                  0.759   controller/Mmux_regA_mux00004562
                                                       controller/Mmux_regA_mux00004562
    SLICE_X22Y32.BX      net (fanout=2)        0.960   controller/Mmux_regA_mux00004562
    SLICE_X22Y32.X       Tbxx                  0.806   N95
                                                       controller/Mmux_regA_mux000045115_SW1
    SLICE_X23Y29.F4      net (fanout=1)        0.273   N95
    SLICE_X23Y29.CLK     Tfck                  0.837   controller/regA<22>
                                                       controller/Mmux_regA_mux000045147
                                                       controller/regA_22
    -------------------------------------------------  ---------------------------
    Total                                     19.915ns (11.890ns logic, 8.025ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.853ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.035 - 0.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB28    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X8Y1.G2        net (fanout=83)       1.793   instruction<28>
    SLICE_X8Y1.Y         Tilo                  0.759   N193
                                                       controller/imm_cmp_eq00001_1
    SLICE_X8Y0.G3        net (fanout=4)        0.065   controller/imm_cmp_eq00001
    SLICE_X8Y0.Y         Tilo                  0.759   par_addr_3_OBUF
                                                       controller/mem_addr<3>1_SW0
    SLICE_X13Y13.G1      net (fanout=2)        1.270   N191
    SLICE_X13Y13.X       Tif5x                 1.025   N36
                                                       controller/mem_sel120_SW0_F
                                                       controller/mem_sel120_SW0
    SLICE_X12Y13.G4      net (fanout=12)       0.125   N36
    SLICE_X12Y13.Y       Tilo                  0.759   controller/mem_sel
                                                       controller/mem_sel120
    SLICE_X14Y21.G1      net (fanout=55)       0.991   controller/N01
    SLICE_X14Y21.Y       Tilo                  0.759   N157
                                                       controller/operand<0>11
    SLICE_X16Y25.F3      net (fanout=51)       0.710   controller/N7
    SLICE_X16Y25.X       Tif5x                 1.152   N499
                                                       controller/operand<31>38_SW1_G
                                                       controller/operand<31>38_SW1
    SLICE_X22Y23.G1      net (fanout=4)        0.749   N499
    SLICE_X22Y23.Y       Tilo                  0.759   N343
                                                       controller/operand<31>59_2
    SLICE_X16Y28.G3      net (fanout=18)       0.949   controller/operand<31>59_1
    SLICE_X16Y28.Y       Tilo                  0.759   controller/Mmux_regA_mux00004562
                                                       controller/Mmux_regA_mux00004559_SW0
    SLICE_X16Y28.F4      net (fanout=1)        0.023   controller/Mmux_regA_mux00004559_SW0/O
    SLICE_X16Y28.X       Tilo                  0.759   controller/Mmux_regA_mux00004562
                                                       controller/Mmux_regA_mux00004562
    SLICE_X22Y32.BX      net (fanout=2)        0.960   controller/Mmux_regA_mux00004562
    SLICE_X22Y32.X       Tbxx                  0.806   N95
                                                       controller/Mmux_regA_mux000045115_SW1
    SLICE_X23Y29.F4      net (fanout=1)        0.273   N95
    SLICE_X23Y29.CLK     Tfck                  0.837   controller/regA<22>
                                                       controller/Mmux_regA_mux000045147
                                                       controller/regA_22
    -------------------------------------------------  ---------------------------
    Total                                     19.853ns (11.945ns logic, 7.908ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_25 (SLICE_X15Y26.F4), 379167 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.948ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB28    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X8Y1.G2        net (fanout=83)       1.793   instruction<28>
    SLICE_X8Y1.Y         Tilo                  0.759   N193
                                                       controller/imm_cmp_eq00001_1
    SLICE_X10Y1.G3       net (fanout=4)        0.358   controller/imm_cmp_eq00001
    SLICE_X10Y1.Y        Tilo                  0.759   par_addr_5_OBUF
                                                       controller/mem_addr<5>1_SW0
    SLICE_X13Y13.G4      net (fanout=3)        1.085   N189
    SLICE_X13Y13.X       Tif5x                 1.025   N36
                                                       controller/mem_sel120_SW0_F
                                                       controller/mem_sel120_SW0
    SLICE_X12Y13.G4      net (fanout=12)       0.125   N36
    SLICE_X12Y13.Y       Tilo                  0.759   controller/mem_sel
                                                       controller/mem_sel120
    SLICE_X14Y21.G1      net (fanout=55)       0.991   controller/N01
    SLICE_X14Y21.Y       Tilo                  0.759   N157
                                                       controller/operand<0>11
    SLICE_X27Y30.G4      net (fanout=51)       1.206   controller/N7
    SLICE_X27Y30.Y       Tilo                  0.704   N316
                                                       controller/operand<15>59_SW0
    SLICE_X20Y24.G3      net (fanout=1)        0.880   N277
    SLICE_X20Y24.COUT    Topcyg                1.131   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_lut<15>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.X       Tcinx                 0.497   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_xor<22>
    SLICE_X21Y28.F2      net (fanout=1)        0.428   controller/carry_res_n_1<22>
    SLICE_X21Y28.COUT    Topcyf                1.162   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_lut<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X21Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X21Y29.Y       Tciny                 0.869   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_xor<25>
    SLICE_X15Y26.F4      net (fanout=1)        0.619   controller/adder_res<25>
    SLICE_X15Y26.CLK     Tfck                  0.837   controller/regA<25>
                                                       controller/Mmux_regA_mux000054147
                                                       controller/regA_25
    -------------------------------------------------  ---------------------------
    Total                                     19.948ns (12.463ns logic, 7.485ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.940ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB28    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X8Y1.G2        net (fanout=83)       1.793   instruction<28>
    SLICE_X8Y1.Y         Tilo                  0.759   N193
                                                       controller/imm_cmp_eq00001_1
    SLICE_X10Y1.G3       net (fanout=4)        0.358   controller/imm_cmp_eq00001
    SLICE_X10Y1.Y        Tilo                  0.759   par_addr_5_OBUF
                                                       controller/mem_addr<5>1_SW0
    SLICE_X13Y13.G4      net (fanout=3)        1.085   N189
    SLICE_X13Y13.X       Tif5x                 1.025   N36
                                                       controller/mem_sel120_SW0_F
                                                       controller/mem_sel120_SW0
    SLICE_X12Y13.G4      net (fanout=12)       0.125   N36
    SLICE_X12Y13.Y       Tilo                  0.759   controller/mem_sel
                                                       controller/mem_sel120
    SLICE_X14Y21.G1      net (fanout=55)       0.991   controller/N01
    SLICE_X14Y21.Y       Tilo                  0.759   N157
                                                       controller/operand<0>11
    SLICE_X27Y30.G4      net (fanout=51)       1.206   controller/N7
    SLICE_X27Y30.Y       Tilo                  0.704   N316
                                                       controller/operand<15>59_SW0
    SLICE_X20Y24.G3      net (fanout=1)        0.880   N277
    SLICE_X20Y24.COUT    Topcyg                1.131   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_lut<15>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X20Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X20Y28.Y       Tciny                 0.883   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_cy<22>
                                                       controller/Maddsub_carry_res_n_1_xor<23>
    SLICE_X21Y28.G1      net (fanout=1)        0.195   controller/carry_res_n_1<23>
    SLICE_X21Y28.COUT    Topcyg                1.001   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_lut<23>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X21Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X21Y29.Y       Tciny                 0.869   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_xor<25>
    SLICE_X15Y26.F4      net (fanout=1)        0.619   controller/adder_res<25>
    SLICE_X15Y26.CLK     Tfck                  0.837   controller/regA<25>
                                                       controller/Mmux_regA_mux000054147
                                                       controller/regA_25
    -------------------------------------------------  ---------------------------
    Total                                     19.940ns (12.688ns logic, 7.252ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.924ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOB28    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X8Y1.G2        net (fanout=83)       1.793   instruction<28>
    SLICE_X8Y1.Y         Tilo                  0.759   N193
                                                       controller/imm_cmp_eq00001_1
    SLICE_X10Y1.G3       net (fanout=4)        0.358   controller/imm_cmp_eq00001
    SLICE_X10Y1.Y        Tilo                  0.759   par_addr_5_OBUF
                                                       controller/mem_addr<5>1_SW0
    SLICE_X13Y13.G4      net (fanout=3)        1.085   N189
    SLICE_X13Y13.X       Tif5x                 1.025   N36
                                                       controller/mem_sel120_SW0_F
                                                       controller/mem_sel120_SW0
    SLICE_X12Y13.G4      net (fanout=12)       0.125   N36
    SLICE_X12Y13.Y       Tilo                  0.759   controller/mem_sel
                                                       controller/mem_sel120
    SLICE_X14Y21.G1      net (fanout=55)       0.991   controller/N01
    SLICE_X14Y21.Y       Tilo                  0.759   N157
                                                       controller/operand<0>11
    SLICE_X27Y30.G4      net (fanout=51)       1.206   controller/N7
    SLICE_X27Y30.Y       Tilo                  0.704   N316
                                                       controller/operand<15>59_SW0
    SLICE_X20Y24.G3      net (fanout=1)        0.880   N277
    SLICE_X20Y24.COUT    Topcyg                1.131   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_lut<15>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X20Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X20Y26.X       Tcinx                 0.497   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_xor<18>
    SLICE_X21Y26.F2      net (fanout=1)        0.428   controller/carry_res_n_1<18>
    SLICE_X21Y26.COUT    Topcyf                1.162   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_lut<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X21Y27.COUT    Tbyp                  0.118   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X21Y28.COUT    Tbyp                  0.118   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X21Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X21Y29.Y       Tciny                 0.869   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_xor<25>
    SLICE_X15Y26.F4      net (fanout=1)        0.619   controller/adder_res<25>
    SLICE_X15Y26.CLK     Tfck                  0.837   controller/regA<25>
                                                       controller/Mmux_regA_mux000054147
                                                       controller/regA_25
    -------------------------------------------------  ---------------------------
    Total                                     19.924ns (12.439ns logic, 7.485ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point regf/Mram_regf26 (SLICE_X12Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regA_25 (FF)
  Destination:          regf/Mram_regf26 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.023 - 0.026)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regA_25 to regf/Mram_regf26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.XQ      Tcko                  0.473   controller/regA<25>
                                                       controller/regA_25
    SLICE_X12Y28.BX      net (fanout=13)       0.493   controller/regA<25>
    SLICE_X12Y28.CLK     Tdh         (-Th)     0.149   regf/_varindex0000<25>
                                                       regf/Mram_regf26
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.324ns logic, 0.493ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point controller/regB_12 (SLICE_X27Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regA_12 (FF)
  Destination:          controller/regB_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regA_12 to controller/regB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y23.XQ      Tcko                  0.473   controller/regA<12>
                                                       controller/regA_12
    SLICE_X27Y22.BY      net (fanout=13)       0.572   controller/regA<12>
    SLICE_X27Y22.CLK     Tckdi       (-Th)    -0.135   controller/regB<13>
                                                       controller/regB_12
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.608ns logic, 0.572ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point controller/regB_13 (SLICE_X27Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regA_13 (FF)
  Destination:          controller/regB_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.017 - 0.013)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regA_13 to controller/regB_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y26.XQ      Tcko                  0.474   controller/regA<13>
                                                       controller/regA_13
    SLICE_X27Y22.BX      net (fanout=13)       0.714   controller/regA<13>
    SLICE_X27Y22.CLK     Tckdi       (-Th)    -0.093   controller/regB<13>
                                                       controller/regB_13
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.567ns logic, 0.714ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: controller/pc<0>/SR
  Logical resource: controller/pc_0/SR
  Location pin: SLICE_X9Y0.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: controller/pc<0>/SR
  Logical resource: controller/pc_0/SR
  Location pin: SLICE_X9Y0.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: controller/pc<1>/SR
  Logical resource: controller/pc_1/SR
  Location pin: SLICE_X10Y0.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.993|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7180647 paths, 0 nets, and 3461 connections

Design statistics:
   Minimum period:  19.993ns{1}   (Maximum frequency:  50.018MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov  4 14:36:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



