Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\guan-ming.dennis-won\Documents\Code\ADS131A0X_Library\ADS131A0X.qsys --block-symbol-file --output-directory=C:\Users\guan-ming.dennis-won\Documents\Code\ADS131A0X_Library\ADS131A0X --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading ADS131A0X_Library/ADS131A0X.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module GPIO
Progress: Adding NIOS [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SPI [altera_avalon_spi 18.1]
Progress: Parameterizing module SPI
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADS131A0X.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\guan-ming.dennis-won\Documents\Code\ADS131A0X_Library\ADS131A0X.qsys --synthesis=VERILOG --output-directory=C:\Users\guan-ming.dennis-won\Documents\Code\ADS131A0X_Library\ADS131A0X\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading ADS131A0X_Library/ADS131A0X.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module GPIO
Progress: Adding NIOS [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SPI [altera_avalon_spi 18.1]
Progress: Parameterizing module SPI
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADS131A0X.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: ADS131A0X: Generating ADS131A0X "ADS131A0X" for QUARTUS_SYNTH
Info: DEBUG: Starting RTL generation for module 'ADS131A0X_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ADS131A0X_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0027_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0027_DEBUG_gen//ADS131A0X_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'ADS131A0X_DEBUG'
Info: DEBUG: "ADS131A0X" instantiated altera_avalon_jtag_uart "DEBUG"
Info: GPIO: Starting RTL generation for module 'ADS131A0X_GPIO'
Info: GPIO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ADS131A0X_GPIO --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0028_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0028_GPIO_gen//ADS131A0X_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: GPIO: Done RTL generation for module 'ADS131A0X_GPIO'
Info: GPIO: "ADS131A0X" instantiated altera_avalon_pio "GPIO"
Info: NIOS: "ADS131A0X" instantiated altera_nios2_gen2 "NIOS"
Info: RAM: Starting RTL generation for module 'ADS131A0X_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ADS131A0X_RAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0029_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0029_RAM_gen//ADS131A0X_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'ADS131A0X_RAM'
Info: RAM: "ADS131A0X" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SPI: Starting RTL generation for module 'ADS131A0X_SPI'
Info: SPI:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=ADS131A0X_SPI --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0030_SPI_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0030_SPI_gen//ADS131A0X_SPI_component_configuration.pl  --do_build_sim=0  ]
Info: SPI: Done RTL generation for module 'ADS131A0X_SPI'
Info: SPI: "ADS131A0X" instantiated altera_avalon_spi "SPI"
Info: TIMER: Starting RTL generation for module 'ADS131A0X_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ADS131A0X_TIMER --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0031_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0031_TIMER_gen//ADS131A0X_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'ADS131A0X_TIMER'
Info: TIMER: "ADS131A0X" instantiated altera_avalon_timer "TIMER"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ADS131A0X" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "ADS131A0X" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "ADS131A0X" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'ADS131A0X_NIOS_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ADS131A0X_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0034_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0131_2374480699753774243.dir/0034_cpu_gen//ADS131A0X_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.02.12 10:32:53 (*) Starting Nios II generation
Info: cpu: # 2025.02.12 10:32:53 (*)   Checking for plaintext license.
Info: cpu: # 2025.02.12 10:32:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.02.12 10:32:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.02.12 10:32:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.02.12 10:32:53 (*)   Plaintext license not found.
Info: cpu: # 2025.02.12 10:32:53 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.02.12 10:32:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.02.12 10:32:53 (*)   Creating all objects for CPU
Info: cpu: # 2025.02.12 10:32:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.02.12 10:32:54 (*)   Creating plain-text RTL
Info: cpu: # 2025.02.12 10:32:55 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'ADS131A0X_NIOS_cpu'
Info: cpu: "NIOS" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: NIOS_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ADS131A0X: Done "ADS131A0X" with 29 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
