
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.070988                       # Number of seconds simulated
sim_ticks                                 70987966496                       # Number of ticks simulated
final_tick                                70987966496                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 530612                       # Simulator instruction rate (inst/s)
host_op_rate                                   591155                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4941788457                       # Simulator tick rate (ticks/s)
host_mem_usage                                2251740                       # Number of bytes of host memory used
host_seconds                                    14.37                       # Real time elapsed on the host
sim_insts                                     7622124                       # Number of instructions simulated
sim_ops                                       8491835                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1072                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst             44480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            555136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               599616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        44480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           44480                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                695                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               8674                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9369                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               626585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              7820142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8446727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          626585                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             626585                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              626585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             7820142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                8446727                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cam_ctrl.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cam_ctrl.ActiveCameraSensorCycles            0                       # Number of cycles camera sensor is active
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  465                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         66220118                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     7622124                       # Number of instructions committed
system.cpu.committedOps                       8491835                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               7473522                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                1062950                       # Number of float alu accesses
system.cpu.num_func_calls                      370545                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       637830                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      7473522                       # number of integer instructions
system.cpu.num_fp_insts                       1062950                       # number of float instructions
system.cpu.num_int_register_reads            14782868                       # number of times the integer registers were read
system.cpu.num_int_register_writes            5828652                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              1749106                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1152117                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             29106472                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2228766                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2148374                       # number of memory refs
system.cpu.num_load_insts                     1207998                       # Number of load instructions
system.cpu.num_store_insts                     940376                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   66220118                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           1128298                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   5825645     67.16%     67.16% # Class of executed instruction
system.cpu.op_class::IntMult                    89991      1.04%     68.19% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.19% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              173472      2.00%     70.19% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.19% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 308      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               86608      1.00%     71.20% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 341      0.00%     71.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc             174778      2.01%     73.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             173829      2.00%     75.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc            1245      0.01%     75.23% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.23% # Class of executed instruction
system.cpu.op_class::MemRead                  1207998     13.93%     89.16% # Class of executed instruction
system.cpu.op_class::MemWrite                  940376     10.84%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    8674591                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              8440                       # number of replacements
system.cpu.dcache.tags.tagsinuse           510.132168                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1912759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8952                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            213.668342                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1232877184                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.132168                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996352                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996352                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3852440                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3852440                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1069824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1069824                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       837270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         837270                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         1589                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1589                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2036                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2036                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2040                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2040                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1907094                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1907094                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1908683                       # number of overall hits
system.cpu.dcache.overall_hits::total         1908683                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           509                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8410                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           62                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           62                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8919                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8919                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8981                       # number of overall misses
system.cpu.dcache.overall_misses::total          8981                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     25259536                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25259536                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    528280528                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    528280528                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       177952                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       177952                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    553540064                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    553540064                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    553540064                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    553540064                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1070333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1070333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       845680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       845680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         1651                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1651                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2040                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2040                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1916013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1916013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1917664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1917664                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000476                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009945                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.037553                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.037553                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001961                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001961                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004683                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49625.807466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49625.807466                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62815.758383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62815.758383                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        44488                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        44488                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62063.018724                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62063.018724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61634.568979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61634.568979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         8109                       # number of writebacks
system.cpu.dcache.writebacks::total              8109                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           17                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8410                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         8902                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8902                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         8948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8948                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data        44536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        44536                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data            7                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            7                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        44543                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        44543                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     24005296                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24005296                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    519265008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    519265008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      2860096                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2860096                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       173664                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       173664                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    543270304                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    543270304                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    546130400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    546130400                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data  47169680896                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  47169680896                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data  47169680896                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total  47169680896                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.027862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.001961                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001961                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004646                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004666                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48791.252033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48791.252033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61743.758383                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61743.758383                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        62176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        62176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        43416                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        43416                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61027.893058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61027.893058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61033.795262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61033.795262                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data      1059136                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total      1059136                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 1058969.555171                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 1058969.555171                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               348                       # number of replacements
system.cpu.icache.tags.tagsinuse           429.210917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9824117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               790                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12435.591139                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   429.210917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.838303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.838303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19650604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19650604                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      9824117                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9824117                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       9824117                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9824117                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      9824117                       # number of overall hits
system.cpu.icache.overall_hits::total         9824117                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           790                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          790                       # number of overall misses
system.cpu.icache.overall_misses::total           790                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     48173536                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48173536                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     48173536                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48173536                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     48173536                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48173536                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9824907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9824907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9824907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9824907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9824907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9824907                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60979.159494                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60979.159494                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60979.159494                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60979.159494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60979.159494                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60979.159494                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          348                       # number of writebacks
system.cpu.icache.writebacks::total               348                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          790                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          790                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          790                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          790                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          790                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          790                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     46479776                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46479776                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     46479776                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46479776                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     46479776                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46479776                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58835.159494                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58835.159494                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58835.159494                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58835.159494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58835.159494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58835.159494                       # average overall mshr miss latency
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.replacements                0                       # number of replacements
system.cpu.l2cache.tags.tagsinuse         7930.743423                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                993                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             9016                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             0.110138                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks  6938.642044                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst   652.132607                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data   339.968773                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks     0.211751                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst     0.019902                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.010375                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.242027                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         9016                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         9016                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.275146                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           164994                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          164994                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::writebacks         8109                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total         8109                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks          331                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total          331                       # number of WritebackClean hits
system.cpu.l2cache.ReadExReq_hits::cpu.data           97                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total           97                       # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst           95                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total           95                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data          181                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total          181                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst           95                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data          278                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total             373                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst           95                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data          278                       # number of overall hits
system.cpu.l2cache.overall_hits::total            373                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::cpu.data         8313                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         8313                       # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          695                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total          695                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data          361                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          361                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst          695                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data         8674                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          9369                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst          695                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data         8674                       # number of overall misses
system.cpu.l2cache.overall_misses::total         9369                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    499046016                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    499046016                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     41722240                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total     41722240                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     21671552                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     21671552                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst     41722240                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data    520717568                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    562439808                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst     41722240                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data    520717568                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    562439808                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks         8109                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total         8109                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks          331                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total          331                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data         8410                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         8410                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          790                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total          790                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          542                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          542                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst          790                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data         8952                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         9742                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst          790                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data         8952                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         9742                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.988466                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.988466                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.879747                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.879747                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.666052                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.666052                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.879747                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.968945                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.961712                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.879747                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.968945                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.961712                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data        60032                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total        60032                       # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst        60032                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total        60032                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data        60032                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total        60032                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst        60032                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data        60032                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total        60032                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst        60032                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data        60032                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total        60032                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         8313                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         8313                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          695                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total          695                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          361                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          361                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst          695                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data         8674                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         9369                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst          695                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data         8674                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         9369                       # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data        44536                       # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::total        44536                       # number of ReadReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data            7                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total            7                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data        44543                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total        44543                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    320815296                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    320815296                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     26821440                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     26821440                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     13931712                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     13931712                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     26821440                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    334747008                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    361568448                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     26821440                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    334747008                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    361568448                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data  46071601280                       # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total  46071601280                       # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data  46071601280                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total  46071601280                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.988466                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.988466                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.879747                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.879747                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.666052                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.666052                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.879747                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.968945                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.961712                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.879747                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.968945                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.961712                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        38592                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total        38592                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst        38592                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total        38592                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data        38592                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        38592                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst        38592                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data        38592                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total        38592                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst        38592                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data        38592                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total        38592                       # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data      1034480                       # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total      1034480                       # average ReadReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 1034317.429899                       # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 1034317.429899                       # average overall mshr uncacheable latency
system.cpu.toL2Bus.snoop_filter.tot_requests        18530                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests         8804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests           84                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadReq          44536                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp         45868                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq             7                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp            7                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty         8109                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean          348                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict          331                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq         8410                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp         8410                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq          790                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq          542                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1928                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       115430                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total            117358                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        72832                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      1270076                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total            1342908                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples        54285                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001842                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.042881                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0              54185     99.82%     99.82% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                100      0.18%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total          54285                       # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy       85753568                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       2540640                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy     124282320                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu_clk_domain.clock                       496                       # Clock period in ticks
system.iobus.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                44536                       # Transaction distribution
system.iobus.trans_dist::ReadResp               44536                       # Transaction distribution
system.iobus.trans_dist::WriteReq                   7                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  7                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.cam_ctrl.pio        89086                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.cam_ctrl.pio       178172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             47757600                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           103332256                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.pwrStateResidencyTicks::UNDEFINED  70987966496                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               44536                       # Transaction distribution
system.membus.trans_dist::ReadResp              45592                       # Transaction distribution
system.membus.trans_dist::WriteReq                  7                       # Transaction distribution
system.membus.trans_dist::WriteResp                 7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8313                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8313                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1056                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        18738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave        89086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total       107824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 107824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       599616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave       178172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total       777788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  777788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             53912                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   53912    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               53912                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10043568                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47757600                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          192630480                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
