Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 13 16:24:48 2023
| Host         : ECEB-3022-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file runman_top_timing_summary_routed.rpt -pb runman_top_timing_summary_routed.pb -rpx runman_top_timing_summary_routed.rpx -warn_on_violation
| Design       : runman_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.983        0.000                      0                  454        0.132        0.000                      0                  454        3.000        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
clk_100                                {0.000 5.000}      10.000          100.000         
data_manager_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_data_manager_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_data_manager_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                      6.983        0.000                      0                   34        0.254        0.000                      0                   34        4.500        0.000                       0                    35  
data_manager_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_data_manager_clk_wiz_0_0         13.247        0.000                      0                  420        0.132        0.000                      0                  420        9.500        0.000                       0                   229  
  clkfbout_data_manager_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_100                                                               
(none)                             clk_out1_data_manager_clk_wiz_0_0                                     
(none)                             clkfbout_data_manager_clk_wiz_0_0                                     
(none)                                                                clk_100                            
(none)                                                                clk_out1_data_manager_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 1.237ns (40.328%)  route 1.830ns (59.672%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.557     5.065    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.583 r  hex_seg_disA/counter_reg[15]/Q
                         net (fo=28, routed)          1.830     7.414    hex_seg_disA/p_0_in[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.914 r  hex_seg_disA/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.914    hex_seg_disA/counter_reg[12]_i_1_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.133 r  hex_seg_disA/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.133    hex_seg_disA/counter_reg[16]_i_1_n_7
    SLICE_X8Y31          FDRE                                         r  hex_seg_disA/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.440    14.770    hex_seg_disA/Clk
    SLICE_X8Y31          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
                         clock pessimism              0.273    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)        0.109    15.116    hex_seg_disA/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.897ns (32.889%)  route 1.830ns (67.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.557     5.065    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.583 r  hex_seg_disA/counter_reg[15]/Q
                         net (fo=28, routed)          1.830     7.414    hex_seg_disA/p_0_in[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     7.793 r  hex_seg_disA/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.793    hex_seg_disA/counter_reg[12]_i_1_n_4
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439    14.769    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
                         clock pessimism              0.297    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.109    15.139    hex_seg_disA/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 1.579ns (67.523%)  route 0.759ns (32.477%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.552     5.060    hex_seg_disA/Clk
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.578 r  hex_seg_disA/counter_reg[2]/Q
                         net (fo=1, routed)           0.759     6.338    hex_seg_disA/counter_reg_n_0_[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.842 r  hex_seg_disA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    hex_seg_disA/counter_reg[0]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.959 r  hex_seg_disA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    hex_seg_disA/counter_reg[4]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.076 r  hex_seg_disA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    hex_seg_disA/counter_reg[8]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.399 r  hex_seg_disA/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.399    hex_seg_disA/counter_reg[12]_i_1_n_6
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439    14.769    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[13]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.109    15.115    hex_seg_disA/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.567     5.075    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.134    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.791 r  hex_seg_disB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.791    hex_seg_disB/counter_reg[0]_i_1__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  hex_seg_disB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    hex_seg_disB/counter_reg[4]_i_1__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  hex_seg_disB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    hex_seg_disB/counter_reg[8]_i_1__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  hex_seg_disB/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    hex_seg_disB/counter_reg[12]_i_1__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.361 r  hex_seg_disB/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.361    hex_seg_disB/counter_reg[16]_i_1__0_n_7
    SLICE_X12Y44         FDRE                                         r  hex_seg_disB/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.450    14.780    hex_seg_disB/Clk
    SLICE_X12Y44         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.109    15.126    hex_seg_disB/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.567     5.075    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.134    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.791 r  hex_seg_disB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.791    hex_seg_disB/counter_reg[0]_i_1__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  hex_seg_disB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    hex_seg_disB/counter_reg[4]_i_1__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  hex_seg_disB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    hex_seg_disB/counter_reg[8]_i_1__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.348 r  hex_seg_disB/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.348    hex_seg_disB/counter_reg[12]_i_1__0_n_6
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.450    14.780    hex_seg_disB/Clk
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[13]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.109    15.126    hex_seg_disB/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 hex_seg_disB/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.567     5.075    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  hex_seg_disB/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.134    hex_seg_disB/counter_reg_n_0_[1]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.791 r  hex_seg_disB/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.791    hex_seg_disB/counter_reg[0]_i_1__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  hex_seg_disB/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    hex_seg_disB/counter_reg[4]_i_1__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  hex_seg_disB/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    hex_seg_disB/counter_reg[8]_i_1__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.340 r  hex_seg_disB/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.340    hex_seg_disB/counter_reg[12]_i_1__0_n_4
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.450    14.780    hex_seg_disB/Clk
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[15]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y43         FDRE (Setup_fdre_C_D)        0.109    15.126    hex_seg_disB/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 1.495ns (66.313%)  route 0.759ns (33.687%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.552     5.060    hex_seg_disA/Clk
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.578 r  hex_seg_disA/counter_reg[2]/Q
                         net (fo=1, routed)           0.759     6.338    hex_seg_disA/counter_reg_n_0_[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.842 r  hex_seg_disA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    hex_seg_disA/counter_reg[0]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.959 r  hex_seg_disA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    hex_seg_disA/counter_reg[4]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.076 r  hex_seg_disA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    hex_seg_disA/counter_reg[8]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.315 r  hex_seg_disA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.315    hex_seg_disA/counter_reg[12]_i_1_n_5
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439    14.769    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[14]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.109    15.115    hex_seg_disA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.800    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.475ns (66.011%)  route 0.759ns (33.989%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.552     5.060    hex_seg_disA/Clk
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.578 r  hex_seg_disA/counter_reg[2]/Q
                         net (fo=1, routed)           0.759     6.338    hex_seg_disA/counter_reg_n_0_[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.842 r  hex_seg_disA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    hex_seg_disA/counter_reg[0]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.959 r  hex_seg_disA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    hex_seg_disA/counter_reg[4]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.076 r  hex_seg_disA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    hex_seg_disA/counter_reg[8]_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.295 r  hex_seg_disA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.295    hex_seg_disA/counter_reg[12]_i_1_n_7
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439    14.769    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[12]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.109    15.115    hex_seg_disA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.462ns (65.812%)  route 0.759ns (34.188%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.552     5.060    hex_seg_disA/Clk
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.578 r  hex_seg_disA/counter_reg[2]/Q
                         net (fo=1, routed)           0.759     6.338    hex_seg_disA/counter_reg_n_0_[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.842 r  hex_seg_disA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    hex_seg_disA/counter_reg[0]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.959 r  hex_seg_disA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    hex_seg_disA/counter_reg[4]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.282 r  hex_seg_disA/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.282    hex_seg_disA/counter_reg[8]_i_1_n_6
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439    14.769    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[9]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.109    15.115    hex_seg_disA/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 hex_seg_disA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.454ns (65.689%)  route 0.759ns (34.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.552     5.060    hex_seg_disA/Clk
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.578 r  hex_seg_disA/counter_reg[2]/Q
                         net (fo=1, routed)           0.759     6.338    hex_seg_disA/counter_reg_n_0_[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.842 r  hex_seg_disA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.842    hex_seg_disA/counter_reg[0]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.959 r  hex_seg_disA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    hex_seg_disA/counter_reg[4]_i_1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.274 r  hex_seg_disA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.274    hex_seg_disA/counter_reg[8]_i_1_n_4
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439    14.769    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[11]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)        0.109    15.115    hex_seg_disA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                  7.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.557     1.425    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.589 r  hex_seg_disA/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.704    hex_seg_disA/counter_reg_n_0_[10]
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.814 r  hex_seg_disA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    hex_seg_disA/counter_reg[8]_i_1_n_5
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.825     1.938    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[10]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.134     1.559    hex_seg_disA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.433    hex_seg_disB/Clk
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  hex_seg_disB/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.712    hex_seg_disB/counter_reg_n_0_[10]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.822 r  hex_seg_disB/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.822    hex_seg_disB/counter_reg[8]_i_1__0_n_5
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[10]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.134     1.567    hex_seg_disB/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.433    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  hex_seg_disB/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.712    hex_seg_disB/counter_reg_n_0_[2]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.822 r  hex_seg_disB/counter_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.822    hex_seg_disB/counter_reg[0]_i_1__0_n_5
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[2]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.134     1.567    hex_seg_disB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.433    hex_seg_disB/Clk
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  hex_seg_disB/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.712    hex_seg_disB/counter_reg_n_0_[6]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.822 r  hex_seg_disB/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.822    hex_seg_disB/counter_reg[4]_i_1__0_n_5
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[6]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X12Y41         FDRE (Hold_fdre_C_D)         0.134     1.567    hex_seg_disB/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.558     1.426    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.590 r  hex_seg_disA/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.705    hex_seg_disA/counter_reg_n_0_[14]
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.815 r  hex_seg_disA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    hex_seg_disA/counter_reg[12]_i_1_n_5
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.826     1.939    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[14]/C
                         clock pessimism             -0.513     1.426    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.134     1.560    hex_seg_disA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.556     1.424    hex_seg_disA/Clk
    SLICE_X8Y28          FDRE                                         r  hex_seg_disA/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  hex_seg_disA/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.703    hex_seg_disA/counter_reg_n_0_[6]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.813 r  hex_seg_disA/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    hex_seg_disA/counter_reg[4]_i_1_n_5
    SLICE_X8Y28          FDRE                                         r  hex_seg_disA/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.824     1.937    hex_seg_disA/Clk
    SLICE_X8Y28          FDRE                                         r  hex_seg_disA/counter_reg[6]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.134     1.558    hex_seg_disA/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  hex_seg_disB/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.713    hex_seg_disB/counter_reg_n_0_[14]
    SLICE_X12Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.823 r  hex_seg_disB/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.823    hex_seg_disB/counter_reg[12]_i_1__0_n_5
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.836     1.949    hex_seg_disB/Clk
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[14]/C
                         clock pessimism             -0.515     1.434    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.134     1.568    hex_seg_disB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 hex_seg_disA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.557     1.425    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.589 r  hex_seg_disA/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.704    hex_seg_disA/counter_reg_n_0_[10]
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.850 r  hex_seg_disA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    hex_seg_disA/counter_reg[8]_i_1_n_4
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.825     1.938    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[11]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.134     1.559    hex_seg_disA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.433    hex_seg_disB/Clk
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  hex_seg_disB/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.712    hex_seg_disB/counter_reg_n_0_[10]
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.858 r  hex_seg_disB/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.858    hex_seg_disB/counter_reg[8]_i_1__0_n_4
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[11]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.134     1.567    hex_seg_disB/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 hex_seg_disB/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_disB/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.565     1.433    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  hex_seg_disB/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.712    hex_seg_disB/counter_reg_n_0_[2]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.858 r  hex_seg_disB/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.858    hex_seg_disB/counter_reg[0]_i_1__0_n_4
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[3]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.134     1.567    hex_seg_disB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y27    hex_seg_disA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y29    hex_seg_disA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y29    hex_seg_disA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30    hex_seg_disA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30    hex_seg_disA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30    hex_seg_disA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30    hex_seg_disA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y31    hex_seg_disA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y27    hex_seg_disA/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y27    hex_seg_disA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y27    hex_seg_disA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    hex_seg_disA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    hex_seg_disA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    hex_seg_disA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    hex_seg_disA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    hex_seg_disA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    hex_seg_disA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    hex_seg_disA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    hex_seg_disA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y27    hex_seg_disA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y27    hex_seg_disA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    hex_seg_disA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    hex_seg_disA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    hex_seg_disA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    hex_seg_disA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    hex_seg_disA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    hex_seg_disA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    hex_seg_disA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30    hex_seg_disA/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  data_manager_i/clk_wiz_0/inst/clk_in1
  To Clock:  data_manager_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         data_manager_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { data_manager_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_data_manager_clk_wiz_0_0
  To Clock:  clk_out1_data_manager_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.247ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.478ns  (logic 0.980ns (15.128%)  route 5.498ns (84.872%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.603     5.173    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.124     5.297 f  sdcard_init_i/m_sdcard/addr_v[31]_i_4/O
                         net (fo=64, routed)          2.161     7.458    sdcard_init_i/m_sdcard/addr_v[31]_i_4_n_0
    SLICE_X7Y40          LUT5 (Prop_lut5_I4_O)        0.152     7.610 r  sdcard_init_i/m_sdcard/tx_v[37]_i_1/O
                         net (fo=1, routed)           0.429     8.039    sdcard_init_i/m_sdcard/tx_v[37]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.515    21.515    sdcard_init_i/m_sdcard/clk_50
    SLICE_X6Y40          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[37]/C
                         clock pessimism              0.080    21.595    
                         clock uncertainty           -0.084    21.512    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)       -0.226    21.286    sdcard_init_i/m_sdcard/tx_v_reg[37]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                 13.247    

Slack (MET) :             13.480ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.169ns (18.861%)  route 5.029ns (81.139%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.446 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.590     5.160    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.117     5.277 f  sdcard_init_i/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=14, routed)          0.900     6.177    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.348     6.525 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.234     7.758    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446    21.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[11]/C
                         clock pessimism              0.080    21.526    
                         clock uncertainty           -0.084    21.443    
    SLICE_X11Y35         FDRE (Setup_fdre_C_CE)      -0.205    21.238    sdcard_init_i/m_sdcard/tx_v_reg[11]
  -------------------------------------------------------------------
                         required time                         21.238    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                 13.480    

Slack (MET) :             13.480ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.169ns (18.861%)  route 5.029ns (81.139%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.446 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.590     5.160    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.117     5.277 f  sdcard_init_i/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=14, routed)          0.900     6.177    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.348     6.525 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.234     7.758    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446    21.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[12]/C
                         clock pessimism              0.080    21.526    
                         clock uncertainty           -0.084    21.443    
    SLICE_X11Y35         FDRE (Setup_fdre_C_CE)      -0.205    21.238    sdcard_init_i/m_sdcard/tx_v_reg[12]
  -------------------------------------------------------------------
                         required time                         21.238    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                 13.480    

Slack (MET) :             13.480ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.169ns (18.861%)  route 5.029ns (81.139%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.446 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.590     5.160    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.117     5.277 f  sdcard_init_i/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=14, routed)          0.900     6.177    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.348     6.525 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.234     7.758    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446    21.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[13]/C
                         clock pessimism              0.080    21.526    
                         clock uncertainty           -0.084    21.443    
    SLICE_X11Y35         FDRE (Setup_fdre_C_CE)      -0.205    21.238    sdcard_init_i/m_sdcard/tx_v_reg[13]
  -------------------------------------------------------------------
                         required time                         21.238    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                 13.480    

Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.169ns (18.956%)  route 4.998ns (81.044%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 21.447 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.590     5.160    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.117     5.277 f  sdcard_init_i/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=14, routed)          0.900     6.177    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.348     6.525 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.203     7.727    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.447    21.447    sdcard_init_i/m_sdcard/clk_50
    SLICE_X10Y37         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[20]/C
                         clock pessimism              0.080    21.527    
                         clock uncertainty           -0.084    21.444    
    SLICE_X10Y37         FDRE (Setup_fdre_C_CE)      -0.169    21.275    sdcard_init_i/m_sdcard/tx_v_reg[20]
  -------------------------------------------------------------------
                         required time                         21.275    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.169ns (18.956%)  route 4.998ns (81.044%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 21.447 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.590     5.160    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.117     5.277 f  sdcard_init_i/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=14, routed)          0.900     6.177    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.348     6.525 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.203     7.727    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.447    21.447    sdcard_init_i/m_sdcard/clk_50
    SLICE_X10Y37         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[21]/C
                         clock pessimism              0.080    21.527    
                         clock uncertainty           -0.084    21.444    
    SLICE_X10Y37         FDRE (Setup_fdre_C_CE)      -0.169    21.275    sdcard_init_i/m_sdcard/tx_v_reg[21]
  -------------------------------------------------------------------
                         required time                         21.275    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.619ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.169ns (19.297%)  route 4.889ns (80.703%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.446 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.590     5.160    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.117     5.277 f  sdcard_init_i/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=14, routed)          0.900     6.177    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.348     6.525 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.094     7.618    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446    21.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y36         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[14]/C
                         clock pessimism              0.080    21.526    
                         clock uncertainty           -0.084    21.443    
    SLICE_X11Y36         FDRE (Setup_fdre_C_CE)      -0.205    21.238    sdcard_init_i/m_sdcard/tx_v_reg[14]
  -------------------------------------------------------------------
                         required time                         21.238    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 13.619    

Slack (MET) :             13.619ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 1.169ns (19.297%)  route 4.889ns (80.703%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.446 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.590     5.160    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.117     5.277 f  sdcard_init_i/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=14, routed)          0.900     6.177    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.348     6.525 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.094     7.618    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446    21.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y36         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[15]/C
                         clock pessimism              0.080    21.526    
                         clock uncertainty           -0.084    21.443    
    SLICE_X11Y36         FDRE (Setup_fdre_C_CE)      -0.205    21.238    sdcard_init_i/m_sdcard/tx_v_reg[15]
  -------------------------------------------------------------------
                         required time                         21.238    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 13.619    

Slack (MET) :             13.711ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.169ns (19.433%)  route 4.847ns (80.567%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 21.445 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.590     5.160    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.117     5.277 f  sdcard_init_i/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=14, routed)          0.900     6.177    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.348     6.525 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.051     7.576    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445    21.445    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[16]/C
                         clock pessimism              0.094    21.539    
                         clock uncertainty           -0.084    21.456    
    SLICE_X8Y36          FDRE (Setup_fdre_C_CE)      -0.169    21.287    sdcard_init_i/m_sdcard/tx_v_reg[16]
  -------------------------------------------------------------------
                         required time                         21.287    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 13.711    

Slack (MET) :             13.711ns  (required time - arrival time)
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@20.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 1.169ns (19.433%)  route 4.847ns (80.567%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 21.445 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 f  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.502     3.519    sdcard_init_i/m_sdcard/out[9]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.643 r  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14/O
                         net (fo=1, routed)           0.803     4.446    sdcard_init_i/m_sdcard/byteCnt_v[9]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.570 f  sdcard_init_i/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=6, routed)           0.590     5.160    sdcard_init_i/m_sdcard/ram_addr_r_reg[23]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.117     5.277 f  sdcard_init_i/m_sdcard/byteCnt_v[2]_i_3/O
                         net (fo=14, routed)          0.900     6.177    sdcard_init_i/m_sdcard/FSM_onehot_state_r_reg[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.348     6.525 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.051     7.576    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    21.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445    21.445    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[17]/C
                         clock pessimism              0.094    21.539    
                         clock uncertainty           -0.084    21.456    
    SLICE_X8Y36          FDRE (Setup_fdre_C_CE)      -0.169    21.287    sdcard_init_i/m_sdcard/tx_v_reg[17]
  -------------------------------------------------------------------
                         required time                         21.287    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 13.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.580     0.580    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.067     0.788    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[9]_0[3]
    SLICE_X7Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.848     0.848    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[5]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.076     0.656    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.580     0.580    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDSE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDSE (Prop_fdse_C_Q)         0.141     0.721 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.067     0.788    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[1]
    SLICE_X7Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.848     0.848    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[1]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.075     0.655    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.580     0.580    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.067     0.788    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[9]_0[0]
    SLICE_X7Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.848     0.848    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y25          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[2]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.071     0.651    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.564     0.564    sdcard_init_i/m_sdcard/clk_50
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  sdcard_init_i/m_sdcard/tx_v_reg[27]/Q
                         net (fo=1, routed)           0.087     0.792    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[27]
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.837 r  sdcard_init_i/m_sdcard/tx_v[28]_i_1/O
                         net (fo=1, routed)           0.000     0.837    sdcard_init_i/m_sdcard/tx_v[28]_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.834     0.834    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y39          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[28]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.120     0.697    sdcard_init_i/m_sdcard/tx_v_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.853%)  route 0.098ns (34.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.583     0.583    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]/Q
                         net (fo=5, routed)           0.098     0.822    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.048     0.870 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.870    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[9]
    SLICE_X6Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851     0.851    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[9]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.131     0.727    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.583     0.583    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]/Q
                         net (fo=5, routed)           0.098     0.822    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[6]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     0.867 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.867    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[8]
    SLICE_X6Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851     0.851    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[8]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120     0.716    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.564     0.564    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y39          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  sdcard_init_i/m_sdcard/tx_v_reg[30]/Q
                         net (fo=1, routed)           0.050     0.778    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[30]
    SLICE_X9Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.823 r  sdcard_init_i/m_sdcard/tx_v[31]_i_1/O
                         net (fo=1, routed)           0.000     0.823    sdcard_init_i/m_sdcard/tx_v[31]_i_1_n_0
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.834     0.834    sdcard_init_i/m_sdcard/clk_50
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[31]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.092     0.669    sdcard_init_i/m_sdcard/tx_v_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/bitCnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/bitCnt_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.591     0.591    sdcard_init_i/m_sdcard/clk_50
    SLICE_X3Y34          FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sdcard_init_i/m_sdcard/bitCnt_v_reg[2]/Q
                         net (fo=4, routed)           0.113     0.845    sdcard_init_i/m_sdcard/bitCnt_v[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.045     0.890 r  sdcard_init_i/m_sdcard/bitCnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     0.890    sdcard_init_i/m_sdcard/bitCnt_v_1[3]
    SLICE_X2Y34          FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.860     0.860    sdcard_init_i/m_sdcard/clk_50
    SLICE_X2Y34          FDRE                                         r  sdcard_init_i/m_sdcard/bitCnt_v_reg[3]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121     0.725    sdcard_init_i/m_sdcard/bitCnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sdcard_init_i/m_sdcard/tx_v_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.369%)  route 0.122ns (39.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.564     0.564    sdcard_init_i/m_sdcard/clk_50
    SLICE_X9Y39          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  sdcard_init_i/m_sdcard/tx_v_reg[32]/Q
                         net (fo=1, routed)           0.122     0.827    sdcard_init_i/m_sdcard/tx_v_reg_n_0_[32]
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.872 r  sdcard_init_i/m_sdcard/tx_v[33]_i_1/O
                         net (fo=1, routed)           0.000     0.872    sdcard_init_i/m_sdcard/tx_v[33]_i_1_n_0
    SLICE_X8Y39          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.834     0.834    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y39          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[33]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.121     0.698    sdcard_init_i/m_sdcard/tx_v_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_data_manager_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns - clk_out1_data_manager_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.583     0.583    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[8]/Q
                         net (fo=2, routed)           0.068     0.815    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d1_reg[9]_0[6]
    SLICE_X6Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851     0.851    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y27          FDRE                                         r  data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[8]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.053     0.636    data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gasym.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_data_manager_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    data_manager_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X3Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X3Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X3Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y27      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X3Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X3Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y26      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y25      data_manager_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_data_manager_clk_wiz_0_0
  To Clock:  clkfbout_data_manager_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_data_manager_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    data_manager_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.842ns  (logic 4.472ns (30.133%)  route 10.369ns (69.867%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         4.465     5.781    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     5.905 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     6.575    sdcard_init_i/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.124     6.699 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.234    11.934    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    14.842 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.842    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.913ns  (logic 4.572ns (35.407%)  route 8.341ns (64.593%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.936     5.253    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.146     5.399 r  hex_seg_disB/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.405     9.803    hex_gridB_OBUF[0]
    E5                   OBUF (Prop_obuf_I_O)         3.110    12.913 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.913    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.584ns  (logic 4.479ns (35.592%)  route 8.105ns (64.408%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.236     4.552    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     4.676 f  sdcard_init_i/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.466     5.142    sdcard_init_i/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.124     5.266 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.403     9.669    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    12.584 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.584    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.526ns  (logic 4.340ns (34.648%)  route 8.186ns (65.352%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.259     4.575    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     4.699 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.927     9.627    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    12.526 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.526    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.453ns  (logic 4.356ns (34.979%)  route 8.097ns (65.021%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.169     4.485    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.124     4.609 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.929     9.538    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    12.453 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.453    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.216ns  (logic 4.579ns (37.486%)  route 7.637ns (62.514%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.936     5.253    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.146     5.399 r  hex_seg_disB/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.700     9.099    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         3.117    12.216 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.216    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.137ns  (logic 4.358ns (35.904%)  route 7.779ns (64.096%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.056     4.372    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.496 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.724     9.220    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    12.137 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.137    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.113ns  (logic 4.585ns (37.851%)  route 7.528ns (62.149%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.978     5.294    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.146     5.440 r  hex_seg_disB/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.550     8.991    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.122    12.113 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.113    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.093ns  (logic 4.340ns (35.890%)  route 7.753ns (64.110%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.978     5.294    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     5.418 r  hex_seg_disB/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.775     9.193    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    12.093 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.093    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.071ns  (logic 4.352ns (36.052%)  route 7.719ns (63.948%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.370     4.686    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X14Y36         LUT3 (Prop_lut3_I1_O)        0.124     4.810 r  hex_seg_disA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.350     9.160    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    12.071 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.071    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.298ns  (logic 1.603ns (37.303%)  route 2.694ns (62.697%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.489     1.882    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.927 r  hex_seg_disA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.206     3.133    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     4.298 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.298    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.347ns  (logic 1.675ns (38.536%)  route 2.672ns (61.464%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.576     1.970    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.047     2.017 r  sdcard_init_i/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.096     3.112    hex_segB_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.235     4.347 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.347    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.383ns  (logic 1.604ns (36.593%)  route 2.779ns (63.407%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.575     1.969    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.045     2.014 r  sdcard_init_i/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.204     3.218    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     4.383 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.383    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.396ns  (logic 1.675ns (38.101%)  route 2.721ns (61.899%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.489     1.882    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.044     1.926 r  hex_seg_disA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.232     3.158    hex_gridA_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.237     4.396 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.396    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.411ns  (logic 1.656ns (37.552%)  route 2.754ns (62.448%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.576     1.970    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.047     2.017 r  sdcard_init_i/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.178     3.195    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.216     4.411 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.411    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.474ns  (logic 1.674ns (37.418%)  route 2.800ns (62.582%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.720     2.114    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I1_O)        0.044     2.158 r  hex_seg_disB/hex_gridB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.080     3.238    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.237     4.474 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.474    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.561ns  (logic 1.603ns (35.144%)  route 2.958ns (64.856%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.720     2.114    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.159 r  hex_seg_disB/hex_gridB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.238     3.397    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     4.561 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.561    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.599ns  (logic 1.617ns (35.156%)  route 2.982ns (64.844%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.357     1.750    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.795 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.625     3.421    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     4.599 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.599    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.613ns  (logic 1.691ns (36.656%)  route 2.922ns (63.344%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.487     1.880    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X14Y36         LUT3 (Prop_lut3_I0_O)        0.044     1.924 r  hex_seg_disA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.435     3.360    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.253     4.613 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.613    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.631ns  (logic 1.686ns (36.405%)  route 2.945ns (63.595%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.721     2.114    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.044     2.158 r  hex_seg_disB/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.224     3.383    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.248     4.631 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.631    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.378ns  (logic 3.666ns (29.614%)  route 8.713ns (70.386%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.557     5.065    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.583 r  hex_seg_disA/counter_reg[15]/Q
                         net (fo=28, routed)          2.865     8.448    sdcard_init_i/p_0_in[0]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.572 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.921     9.493    sdcard_init_i/hex_segA_OBUF[0]_inst_i_5_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.124     9.617 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.927    14.544    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    17.444 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.444    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.018ns  (logic 4.024ns (33.480%)  route 7.995ns (66.520%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.557     5.065    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.583 r  hex_seg_disA/counter_reg[15]/Q
                         net (fo=28, routed)          1.036     6.620    hex_seg_disA/p_0_in[0]
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.146     6.766 r  hex_seg_disA/hex_segA_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.053     7.819    sdcard_init_i/hex_segA_OBUF[3]_inst_i_1_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.328     8.147 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     8.817    sdcard_init_i/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.941 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.234    14.176    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    17.083 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.083    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.406ns  (logic 3.682ns (32.277%)  route 7.725ns (67.723%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.557     5.065    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.583 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=28, routed)          1.704     7.287    sdcard_init_i/p_0_in[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.411 f  sdcard_init_i/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.092     8.503    sdcard_init_i/hex_segA_OBUF[4]_inst_i_2_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.627 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.929    13.556    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    16.472 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.472    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.274ns  (logic 3.683ns (32.671%)  route 7.590ns (67.329%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.557     5.065    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.583 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=28, routed)          1.846     7.429    sdcard_init_i/p_0_in[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.021     8.574    sdcard_init_i/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124     8.698 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.724    13.422    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    16.339 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.339    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.136ns  (logic 4.030ns (36.193%)  route 7.105ns (63.807%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.557     5.065    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.583 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=28, routed)          1.036     6.620    hex_seg_disA/p_0_in[0]
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.146     6.766 f  hex_seg_disA/hex_segA_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           1.200     7.965    sdcard_init_i/hex_segA_OBUF[3]_inst_i_1_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.328     8.293 f  sdcard_init_i/hex_segA_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.466     8.759    sdcard_init_i/hex_segA_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I3_O)        0.124     8.883 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.403    13.287    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    16.201 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.201    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.943ns  (logic 3.671ns (33.543%)  route 7.273ns (66.457%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.557     5.065    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     5.583 r  hex_seg_disA/counter_reg[15]/Q
                         net (fo=28, routed)          1.836     7.419    sdcard_init_i/p_0_in[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.660     8.203    sdcard_init_i/hex_segA_OBUF[5]_inst_i_5_n_0
    SLICE_X10Y33         LUT5 (Prop_lut5_I4_O)        0.124     8.327 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.776    13.104    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    16.008 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.008    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 3.675ns (34.878%)  route 6.862ns (65.122%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558     5.066    hex_seg_disA/Clk
    SLICE_X8Y31          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.518     5.584 r  hex_seg_disA/counter_reg[16]/Q
                         net (fo=29, routed)          1.183     6.767    sdcard_init_i/p_0_in[1]
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.891 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.951     7.842    sdcard_init_i/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.124     7.966 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.728    12.694    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.603 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.603    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 3.553ns (37.376%)  route 5.954ns (62.624%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558     5.066    hex_seg_disA/Clk
    SLICE_X8Y31          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.518     5.584 f  hex_seg_disA/counter_reg[16]/Q
                         net (fo=29, routed)          1.604     7.189    hex_seg_disA/p_0_in[1]
    SLICE_X14Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.313 r  hex_seg_disA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.350    11.662    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    14.574 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.574    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.383ns  (logic 3.778ns (40.261%)  route 5.605ns (59.739%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.569     5.077    hex_seg_disB/Clk
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  hex_seg_disB/counter_reg[15]/Q
                         net (fo=10, routed)          1.201     6.796    hex_seg_disB/p_0_in[0]
    SLICE_X14Y48         LUT3 (Prop_lut3_I1_O)        0.150     6.946 r  hex_seg_disB/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.405    11.350    hex_gridB_OBUF[0]
    E5                   OBUF (Prop_obuf_I_O)         3.110    14.460 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.460    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 3.775ns (40.314%)  route 5.589ns (59.686%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558     5.066    hex_seg_disA/Clk
    SLICE_X8Y31          FDRE                                         r  hex_seg_disA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.518     5.584 f  hex_seg_disA/counter_reg[16]/Q
                         net (fo=29, routed)          1.604     7.189    hex_seg_disA/p_0_in[1]
    SLICE_X14Y36         LUT3 (Prop_lut3_I1_O)        0.117     7.306 r  hex_seg_disA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.985    11.291    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.140    14.431 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.431    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.447ns (51.175%)  route 1.380ns (48.825%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  hex_seg_disB/counter_reg[15]/Q
                         net (fo=10, routed)          0.285     1.883    sdcard_init_i/p_0_in_0[0]
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.048     1.931 r  sdcard_init_i/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.096     3.026    hex_segB_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.235     4.261 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.261    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.428ns (49.396%)  route 1.463ns (50.604%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y43         FDRE                                         r  hex_seg_disB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  hex_seg_disB/counter_reg[15]/Q
                         net (fo=10, routed)          0.285     1.883    sdcard_init_i/p_0_in_0[0]
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.048     1.931 r  sdcard_init_i/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.178     3.109    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.216     4.325 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.325    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.444ns (49.873%)  route 1.451ns (50.127%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y44         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=10, routed)          0.371     1.970    hex_seg_disB/p_0_in[1]
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.043     2.013 r  hex_seg_disB/hex_gridB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.080     3.092    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.237     4.329 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.329    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.460ns (50.083%)  route 1.456ns (49.917%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y44         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=10, routed)          0.231     1.829    hex_seg_disB/p_0_in[1]
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.048     1.877 r  hex_seg_disB/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.224     3.102    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.248     4.350 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.350    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.374ns (46.630%)  route 1.573ns (53.370%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y44         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=10, routed)          0.369     1.967    sdcard_init_i/p_0_in_0[1]
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.012 r  sdcard_init_i/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.204     3.216    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     4.381 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.381    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.976ns  (logic 1.373ns (46.127%)  route 1.603ns (53.873%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y44         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=10, routed)          0.231     1.829    hex_seg_disB/p_0_in[1]
    SLICE_X14Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.874 r  hex_seg_disB/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.372     3.247    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     4.410 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.410    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.373ns (46.050%)  route 1.609ns (53.950%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y44         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  hex_seg_disB/counter_reg[16]/Q
                         net (fo=10, routed)          0.371     1.970    hex_seg_disB/p_0_in[1]
    SLICE_X14Y48         LUT3 (Prop_lut3_I1_O)        0.045     2.015 r  hex_seg_disB/hex_gridB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.238     3.252    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     4.417 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.417    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.394ns (45.670%)  route 1.658ns (54.330%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y44         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  hex_seg_disB/counter_reg[16]/Q
                         net (fo=10, routed)          0.295     1.894    hex_seg_disB/p_0_in[1]
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.939 r  hex_seg_disB/hex_gridB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.363     3.301    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     4.486 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.486    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.374ns (44.665%)  route 1.702ns (55.335%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.558     1.426    hex_seg_disA/Clk
    SLICE_X8Y30          FDRE                                         r  hex_seg_disA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.590 f  hex_seg_disA/counter_reg[15]/Q
                         net (fo=28, routed)          0.496     2.086    hex_seg_disA/p_0_in[0]
    SLICE_X14Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.131 r  hex_seg_disA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.206     3.337    hex_gridA_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     4.501 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.501    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_seg_disB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.122ns  (logic 1.455ns (46.592%)  route 1.667ns (53.408%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.566     1.434    hex_seg_disB/Clk
    SLICE_X12Y44         FDRE                                         r  hex_seg_disB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  hex_seg_disB/counter_reg[16]/Q
                         net (fo=10, routed)          0.295     1.894    hex_seg_disB/p_0_in[1]
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.048     1.942 r  hex_seg_disB/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.372     3.314    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.243     4.556 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.556    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_data_manager_clk_wiz_0_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.075ns  (logic 3.612ns (32.612%)  route 7.463ns (67.388%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.557     1.557    sdcard_init_i/clk_50
    SLICE_X9Y30          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     2.013 r  sdcard_init_i/ram_addr_r_reg[2]/Q
                         net (fo=9, routed)           1.208     3.221    sdcard_init_i/ram_address[2]
    SLICE_X8Y32          LUT6 (Prop_lut6_I4_O)        0.124     3.345 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.021     4.366    sdcard_init_i/hex_segA_OBUF[3]_inst_i_3_n_0
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.124     4.490 r  sdcard_init_i/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.234     9.725    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    12.632 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.632    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.022ns  (logic 3.967ns (35.992%)  route 7.055ns (64.008%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.561     1.561    sdcard_init_i/clk_50
    SLICE_X9Y33          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     2.017 r  sdcard_init_i/ram_addr_r_reg[14]/Q
                         net (fo=12, routed)          1.086     3.104    sdcard_init_i/ram_address[14]
    SLICE_X11Y32         LUT4 (Prop_lut4_I1_O)        0.152     3.256 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.712     3.967    sdcard_init_i/hex_segA_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.326     4.293 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.529     4.822    sdcard_init_i/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I1_O)        0.124     4.946 r  sdcard_init_i/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.728     9.674    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    12.583 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.583    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.775ns  (logic 3.609ns (33.490%)  route 7.167ns (66.510%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 r  sdcard_init_i/ram_addr_r_reg[9]/Q
                         net (fo=12, routed)          1.800     3.817    sdcard_init_i/ram_address[9]
    SLICE_X10Y34         LUT6 (Prop_lut6_I4_O)        0.124     3.941 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.590     4.531    sdcard_init_i/hex_segA_OBUF[5]_inst_i_3_n_0
    SLICE_X10Y33         LUT5 (Prop_lut5_I2_O)        0.124     4.655 r  sdcard_init_i/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.776     9.431    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    12.336 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.336    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.752ns  (logic 3.620ns (33.664%)  route 7.133ns (66.336%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.560     1.560    sdcard_init_i/clk_50
    SLICE_X9Y32          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     2.016 r  sdcard_init_i/ram_addr_r_reg[10]/Q
                         net (fo=12, routed)          1.515     3.531    sdcard_init_i/ram_address[10]
    SLICE_X10Y34         LUT6 (Prop_lut6_I3_O)        0.124     3.655 f  sdcard_init_i/hex_segA_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.689     4.344    sdcard_init_i/hex_segA_OBUF[4]_inst_i_3_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I2_O)        0.124     4.468 r  sdcard_init_i/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.929     9.397    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    12.313 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.313    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.688ns  (logic 3.604ns (33.716%)  route 7.085ns (66.284%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.558     1.558    sdcard_init_i/clk_50
    SLICE_X9Y31          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.456     2.014 r  sdcard_init_i/ram_addr_r_reg[6]/Q
                         net (fo=9, routed)           1.341     3.355    sdcard_init_i/ram_address[6]
    SLICE_X8Y34          LUT6 (Prop_lut6_I4_O)        0.124     3.479 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.817     4.296    sdcard_init_i/hex_segA_OBUF[0]_inst_i_4_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I3_O)        0.124     4.420 r  sdcard_init_i/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.927     9.347    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    12.247 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.247    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.240ns  (logic 3.621ns (35.364%)  route 6.619ns (64.636%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.558     1.558    sdcard_init_i/clk_50
    SLICE_X9Y31          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.456     2.014 r  sdcard_init_i/ram_addr_r_reg[6]/Q
                         net (fo=9, routed)           0.874     2.889    sdcard_init_i/ram_address[6]
    SLICE_X10Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.013 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.021     4.033    sdcard_init_i/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.157 r  sdcard_init_i/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.724     8.881    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    11.799 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.799    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.205ns  (logic 3.742ns (36.673%)  route 6.462ns (63.327%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.561     1.561    sdcard_init_i/clk_50
    SLICE_X9Y33          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.456     2.017 r  sdcard_init_i/ram_addr_r_reg[14]/Q
                         net (fo=12, routed)          1.086     3.104    sdcard_init_i/ram_address[14]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.124     3.228 f  sdcard_init_i/hex_segA_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.802     4.030    sdcard_init_i/hex_segA_OBUF[6]_inst_i_5_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.124     4.154 f  sdcard_init_i/hex_segA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.171     4.324    sdcard_init_i/hex_segA_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.124     4.448 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.403     8.852    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    11.766 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.766    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.063ns  (logic 3.495ns (38.558%)  route 5.569ns (61.442%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.568     1.568    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     2.024 f  sdcard_init_i/FSM_onehot_state_r_reg[8]/Q
                         net (fo=4, routed)           1.515     3.539    sdcard_init_i/Q[2]
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.663 r  sdcard_init_i/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.054     7.717    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    10.632 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.632    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 3.728ns (42.351%)  route 5.075ns (57.649%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.568     1.568    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdcard_init_i/FSM_onehot_state_r_reg[8]/Q
                         net (fo=4, routed)           1.525     3.549    hex_seg_disB/Q[1]
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.150     3.699 r  hex_seg_disB/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.550     7.250    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.122    10.372 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.372    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.547ns  (logic 3.710ns (43.410%)  route 4.837ns (56.590%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.568     1.568    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     2.024 r  sdcard_init_i/FSM_onehot_state_r_reg[8]/Q
                         net (fo=4, routed)           1.515     3.539    sdcard_init_i/Q[2]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.152     3.691 r  sdcard_init_i/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.322     7.013    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.102    10.116 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.116    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CMD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.340ns (79.003%)  route 0.356ns (20.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.591     0.591    sdcard_init_i/m_sdcard/clk_50
    SLICE_X0Y35          FDRE                                         r  sdcard_init_i/m_sdcard/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sdcard_init_i/m_sdcard/mosi_o_reg/Q
                         net (fo=1, routed)           0.356     1.088    SD_CMD_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.199     2.287 r  SD_CMD_OBUF_inst/O
                         net (fo=0)                   0.000     2.287    SD_CMD
    P17                                                               r  SD_CMD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/cs_bo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DQ3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.349ns (77.192%)  route 0.398ns (22.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.591     0.591    sdcard_init_i/m_sdcard/clk_50
    SLICE_X3Y35          FDRE                                         r  sdcard_init_i/m_sdcard/cs_bo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  sdcard_init_i/m_sdcard/cs_bo_reg/Q
                         net (fo=1, routed)           0.398     1.130    SD_DQ3_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.208     2.338 r  SD_DQ3_OBUF_inst/O
                         net (fo=0)                   0.000     2.338    SD_DQ3
    N18                                                               r  SD_DQ3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/m_sdcard/sclk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.342ns (65.141%)  route 0.718ns (34.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.593     0.593    sdcard_init_i/m_sdcard/clk_50
    SLICE_X3Y38          FDRE                                         r  sdcard_init_i/m_sdcard/sclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  sdcard_init_i/m_sdcard/sclk_r_reg/Q
                         net (fo=13, routed)          0.718     1.452    SD_CLK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201     2.653 r  SD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.653    SD_CLK
    P18                                                               r  SD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.869ns  (logic 1.351ns (47.102%)  route 1.518ns (52.898%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.565     0.565    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 f  sdcard_init_i/FSM_onehot_state_r_reg[2]/Q
                         net (fo=7, routed)           0.314     1.019    sdcard_init_i/Q[0]
    SLICE_X14Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.064 r  sdcard_init_i/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.204     2.268    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.433 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.433    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.420ns (47.383%)  route 1.576ns (52.617%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.565     0.565    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  sdcard_init_i/FSM_onehot_state_r_reg[2]/Q
                         net (fo=7, routed)           0.481     1.186    sdcard_init_i/Q[0]
    SLICE_X14Y47         LUT5 (Prop_lut5_I1_O)        0.044     1.230 r  sdcard_init_i/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.096     2.326    hex_segB_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.235     3.561 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.561    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.435ns (46.914%)  route 1.624ns (53.086%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.565     0.565    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  sdcard_init_i/FSM_onehot_state_r_reg[2]/Q
                         net (fo=7, routed)           0.400     1.105    hex_seg_disB/Q[0]
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.046     1.151 r  hex_seg_disB/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.224     2.376    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.248     3.624 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.401ns (45.780%)  route 1.659ns (54.220%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.565     0.565    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  sdcard_init_i/FSM_onehot_state_r_reg[2]/Q
                         net (fo=7, routed)           0.481     1.186    sdcard_init_i/Q[0]
    SLICE_X14Y47         LUT5 (Prop_lut5_I1_O)        0.044     1.230 r  sdcard_init_i/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.178     2.409    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.216     3.624 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.624    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.122ns  (logic 1.350ns (43.237%)  route 1.772ns (56.763%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.565     0.565    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  sdcard_init_i/FSM_onehot_state_r_reg[2]/Q
                         net (fo=7, routed)           0.400     1.105    hex_seg_disB/Q[0]
    SLICE_X14Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.150 r  hex_seg_disB/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.372     2.523    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     3.686 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.686    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/ram_addr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.244ns  (logic 1.409ns (43.441%)  route 1.835ns (56.559%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.559     0.559    sdcard_init_i/clk_50
    SLICE_X9Y31          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.700 r  sdcard_init_i/ram_addr_r_reg[6]/Q
                         net (fo=9, routed)           0.158     0.857    sdcard_init_i/ram_address[6]
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.045     0.902 f  sdcard_init_i/hex_segA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.052     0.954    sdcard_init_i/hex_segA_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.045     0.999 r  sdcard_init_i/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.625     2.624    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.803 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.803    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdcard_init_i/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.358ns  (logic 1.365ns (40.633%)  route 1.994ns (59.367%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.565     0.565    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.706 f  sdcard_init_i/FSM_onehot_state_r_reg[2]/Q
                         net (fo=7, routed)           0.481     1.186    sdcard_init_i/Q[0]
    SLICE_X14Y47         LUT5 (Prop_lut5_I1_O)        0.045     1.231 r  sdcard_init_i/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.513     2.744    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.179     3.923 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.923    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_data_manager_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_data_manager_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_data_manager_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     6.575    data_manager_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    data_manager_i/clk_wiz_0/inst/clkfbout_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  data_manager_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    data_manager_i/clk_wiz_0/inst/clkfbout_buf_data_manager_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_data_manager_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    data_manager_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    data_manager_i/clk_wiz_0/inst/clkfbout_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  data_manager_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    data_manager_i/clk_wiz_0/inst/clkfbout_buf_data_manager_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 1.316ns (24.987%)  route 3.952ns (75.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.952     5.269    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.436     4.766    hex_seg_disA/Clk
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 1.316ns (24.987%)  route 3.952ns (75.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.952     5.269    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.436     4.766    hex_seg_disA/Clk
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 1.316ns (24.987%)  route 3.952ns (75.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.952     5.269    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.436     4.766    hex_seg_disA/Clk
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 1.316ns (24.987%)  route 3.952ns (75.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.952     5.269    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.436     4.766    hex_seg_disA/Clk
    SLICE_X8Y27          FDRE                                         r  hex_seg_disA/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.316ns (25.075%)  route 3.934ns (74.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.934     5.250    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.316ns (25.075%)  route 3.934ns (74.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.934     5.250    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.316ns (25.075%)  route 3.934ns (74.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.934     5.250    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.316ns (25.075%)  route 3.934ns (74.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.934     5.250    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.439     4.769    hex_seg_disA/Clk
    SLICE_X8Y29          FDRE                                         r  hex_seg_disA/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 1.316ns (25.681%)  route 3.810ns (74.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.810     5.126    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y31          FDRE                                         r  hex_seg_disA/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.440     4.770    hex_seg_disA/Clk
    SLICE_X8Y31          FDRE                                         r  hex_seg_disA/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.118ns  (logic 1.316ns (25.724%)  route 3.801ns (74.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.801     5.118    hex_seg_disA/reset_rtl_0_IBUF
    SLICE_X8Y28          FDRE                                         r  hex_seg_disA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.438     4.768    hex_seg_disA/Clk
    SLICE_X8Y28          FDRE                                         r  hex_seg_disA/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.394ns (24.194%)  route 1.233ns (75.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.233     1.627    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.394ns (24.194%)  route 1.233ns (75.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.233     1.627    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.394ns (24.194%)  route 1.233ns (75.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.233     1.627    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.394ns (24.194%)  route 1.233ns (75.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.233     1.627    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y41         FDRE                                         r  hex_seg_disB/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.394ns (23.432%)  route 1.286ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.286     1.680    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.394ns (23.432%)  route 1.286ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.286     1.680    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.394ns (23.432%)  route 1.286ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.286     1.680    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.394ns (23.432%)  route 1.286ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.286     1.680    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y40         FDRE                                         r  hex_seg_disB/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.394ns (23.133%)  route 1.308ns (76.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.308     1.701    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_seg_disB/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.394ns (23.133%)  route 1.308ns (76.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.308     1.701    hex_seg_disB/reset_rtl_0_IBUF
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.835     1.948    hex_seg_disB/Clk
    SLICE_X12Y42         FDRE                                         r  hex_seg_disB/counter_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_data_manager_clk_wiz_0_0

Max Delay           249 Endpoints
Min Delay           249 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.564ns (22.453%)  route 5.404ns (77.547%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.234     6.968    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446     1.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.564ns (22.453%)  route 5.404ns (77.547%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.234     6.968    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446     1.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.564ns (22.453%)  route 5.404ns (77.547%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.234     6.968    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446     1.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y35         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.937ns  (logic 1.564ns (22.553%)  route 5.373ns (77.447%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.203     6.937    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.447     1.447    sdcard_init_i/m_sdcard/clk_50
    SLICE_X10Y37         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[20]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.937ns  (logic 1.564ns (22.553%)  route 5.373ns (77.447%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.203     6.937    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.447     1.447    sdcard_init_i/m_sdcard/clk_50
    SLICE_X10Y37         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[21]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.828ns  (logic 1.564ns (22.912%)  route 5.264ns (77.088%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.094     6.828    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446     1.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y36         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.828ns  (logic 1.564ns (22.912%)  route 5.264ns (77.088%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.094     6.828    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.446     1.446    sdcard_init_i/m_sdcard/clk_50
    SLICE_X11Y36         FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[15]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.786ns  (logic 1.564ns (23.056%)  route 5.221ns (76.944%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.051     6.786    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445     1.445    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.786ns  (logic 1.564ns (23.056%)  route 5.221ns (76.944%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.051     6.786    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445     1.445    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[17]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/m_sdcard/tx_v_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.786ns  (logic 1.564ns (23.056%)  route 5.221ns (76.944%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         3.392     4.709    sdcard_init_i/m_sdcard/reset_rtl_0_IBUF
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124     4.833 f  sdcard_init_i/m_sdcard/g0_b0__1_i_1/O
                         net (fo=11, routed)          0.778     5.610    sdcard_init_i/m_sdcard/g0_b0__1_i_1_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.734 r  sdcard_init_i/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.051     6.786    sdcard_init_i/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457     1.457    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445     1.445    sdcard_init_i/m_sdcard/clk_50
    SLICE_X8Y36          FDRE                                         r  sdcard_init_i/m_sdcard/tx_v_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.394ns (25.643%)  route 1.141ns (74.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.141     1.535    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X8Y40          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X8Y40          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.394ns (25.479%)  route 1.151ns (74.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.151     1.545    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X9Y41          FDSE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X9Y41          FDSE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.394ns (25.479%)  route 1.151ns (74.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.151     1.545    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X8Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X8Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.394ns (25.479%)  route 1.151ns (74.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.151     1.545    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.394ns (25.479%)  route 1.151ns (74.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.151     1.545    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X8Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X8Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.394ns (25.479%)  route 1.151ns (74.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.151     1.545    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X8Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X8Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.394ns (25.479%)  route 1.151ns (74.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.151     1.545    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.394ns (25.479%)  route 1.151ns (74.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.151     1.545    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X8Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X8Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/FSM_onehot_state_r_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.394ns (25.479%)  route 1.151ns (74.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.151     1.545    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.835     0.835    sdcard_init_i/clk_50
    SLICE_X9Y41          FDRE                                         r  sdcard_init_i/FSM_onehot_state_r_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            sdcard_init_i/ram_addr_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_data_manager_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.394ns (24.119%)  route 1.238ns (75.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=175, routed)         1.238     1.632    sdcard_init_i/reset_rtl_0_IBUF
    SLICE_X9Y34          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_data_manager_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    data_manager_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  data_manager_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    data_manager_i/clk_wiz_0/inst/clk_out1_data_manager_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  data_manager_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=227, routed)         0.830     0.830    sdcard_init_i/clk_50
    SLICE_X9Y34          FDRE                                         r  sdcard_init_i/ram_addr_r_reg[16]/C





