--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3N -n
3 -fastpaths -xml numdisp.twx numdisp.ncd -o numdisp.twr numdisp.pcf

Design file:              numdisp.ncd
Physical constraint file: numdisp.pcf
Device,package,speed:     xc6slx16,csg324,C,-3N (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Led0        |         8.168(R)|      SLOW  |         3.857(R)|      FAST  |Clk_BUFGP         |   0.000|
an<0>       |         8.379(R)|      SLOW  |         3.888(R)|      FAST  |Clk_BUFGP         |   0.000|
an<1>       |         8.567(R)|      SLOW  |         3.934(R)|      FAST  |Clk_BUFGP         |   0.000|
an<2>       |         8.568(R)|      SLOW  |         4.012(R)|      FAST  |Clk_BUFGP         |   0.000|
an<3>       |         8.920(R)|      SLOW  |         4.145(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<0>      |         8.612(R)|      SLOW  |         4.026(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<2>      |         8.328(R)|      SLOW  |         3.889(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<3>      |         8.766(R)|      SLOW  |         4.099(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<4>      |         8.755(R)|      SLOW  |         4.102(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<5>      |         8.360(R)|      SLOW  |         3.899(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<6>      |         8.252(R)|      SLOW  |         3.860(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.690|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 03 09:31:08 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



