INFO: Reading User SDC file C:\GitHub\Reindeer\build\par\Microsemi\creative\constraint\Reindeer.sdc.

***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
High-effort              : ON
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON
TDPR scenario            : place_and_route

INFO: Reading User PDC file C:\GitHub\Reindeer\build\par\Microsemi\creative\constraint\io\Reindeer.pdc. 0 error(s) and 0 warning(s)

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 5 fixed I/O macros, 0 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 1 seconds

Placer V4.0 - 11.9.1 
Design: creative                        Started: Sat Nov 24 01:09:23 2018

Initializing High-Effort Timing-Driven Placement ...
Placing design...
End of placement.
Pre-Placement Runtime        : 33 seconds
Placement Runtime            : 394 seconds

Placer completed successfully.

Design: creative                        
Finished: Sat Nov 24 01:18:04 2018
Total CPU Time:     00:08:34            Total Elapsed Time: 00:08:41
Total Memory Usage: 430.1 Mbytes
                        o - o - o - o - o - o


Timing-driven Router 
Design: C:\GitHub\Reindeer\build\par\Microsemi\creative\designer\creative\creativeStarted: Sat Nov 24 01:18:35 2018


Timing-driven Router completed successfully.

Design: C:\GitHub\Reindeer\build\par\Microsemi\creative\designer\creative\creative
Finished: Sat Nov 24 01:21:53 2018
Total CPU Time:     00:03:13            Total Elapsed Time: 00:03:18
Total Memory Usage: 1218.1 Mbytes
                        o - o - o - o - o - o

Info: Iteration 1:
  Total violating paths eligible for improvement: 0
  Worst minimum delay slack: 
Resource Usage
+---------------+------+-------+------------+
| Type          | Used | Total | Percentage |
+---------------+------+-------+------------+
| 4LUT          | 4669 | 27696 | 16.86      |
| DFF           | 3346 | 27696 | 12.08      |
| I/O Register  | 0    | 408   | 0.00       |
| Logic Element | 4956 | 27696 | 17.89      |
+---------------+------+-------+------------+

