#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May  8 00:32:01 2024
# Process ID: 12924
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_SINE_RAM_0_0_synth_1
# Command line: vivado.exe -log design_1_SINE_RAM_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SINE_RAM_0_0.tcl
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_SINE_RAM_0_0_synth_1/design_1_SINE_RAM_0_0.vds
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_SINE_RAM_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_SINE_RAM_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_SINE_RAM_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34400
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SINE_RAM_0_0' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ip/design_1_SINE_RAM_0_0/synth/design_1_SINE_RAM_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SIN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SINE_RAM_v1_0' declared at 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0.vhd:5' bound to instance 'U0' of component 'SINE_RAM_v1_0' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ip/design_1_SINE_RAM_0_0/synth/design_1_SINE_RAM_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'SINE_RAM_v1_0' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0.vhd:50]
	Parameter SIN_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SIN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'SINE_RAM_v1_0_S00_AXI' declared at 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:5' bound to instance 'SINE_RAM_v1_0_S00_AXI_inst' of component 'SINE_RAM_v1_0_S00_AXI' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'SINE_RAM_v1_0_S00_AXI' [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:87]
	Parameter SIN_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:730]
INFO: [Synth 8-226] default block is never used [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3128]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3671]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3673]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3675]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3677]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3679]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3681]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3683]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3685]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3687]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3689]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3691]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3693]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3695]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3697]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3699]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3701]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3703]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3705]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3707]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3709]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3711]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3713]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3715]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3717]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3719]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3721]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3723]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3725]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3727]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3729]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3731]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3733]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3735]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3737]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3739]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3741]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3743]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3745]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3747]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3749]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3751]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3753]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3755]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3757]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3759]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3761]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3763]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3765]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3767]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3769]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3771]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3773]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3775]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3777]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3779]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3781]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3783]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3785]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3787]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3789]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3791]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3793]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3795]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3797]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3799]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3801]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3803]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3805]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3807]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3809]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3811]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3813]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3815]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3817]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3819]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3821]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3823]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3825]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3827]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3829]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3831]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3833]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3835]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3837]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3839]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3841]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3843]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3845]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3847]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3849]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3851]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3853]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3855]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3857]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3859]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3861]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3863]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3865]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3867]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 32 wide and choice expression is 8 wide [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3869]
INFO: [Common 17-14] Message 'Synth 8-6044' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:3666]
INFO: [Synth 8-256] done synthesizing module 'SINE_RAM_v1_0_S00_AXI' (1#1) [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'SINE_RAM_v1_0' (2#1) [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ipshared/ef5e/hdl/SINE_RAM_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_SINE_RAM_0_0' (3#1) [c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.srcs/sources_1/bd/design_1/ip/design_1_SINE_RAM_0_0/synth/design_1_SINE_RAM_0_0.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1881.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1881.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1881.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:10 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 257   
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 256   
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:39 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:45 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:45 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:47 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:50 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:50 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |    13|
|5     |LUT4   |   101|
|6     |LUT5   |   878|
|7     |LUT6   |  2853|
|8     |MUXF7  |  1360|
|9     |MUXF8  |   680|
|10    |FDRE   |  8317|
|11    |FDSE   |    81|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1881.531 ; gain = 818.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:32 . Memory (MB): peak = 1881.531 ; gain = 818.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1881.531 ; gain = 818.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1881.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2048 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_SINE_RAM_0_0' is not ideal for floorplanning, since the cellview 'SINE_RAM_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1881.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:59 . Memory (MB): peak = 1881.531 ; gain = 818.520
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_SINE_RAM_0_0_synth_1/design_1_SINE_RAM_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_SINE_RAM_0_0, cache-ID = dfcd156d1837e7ff
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/SINE/SINE.runs/design_1_SINE_RAM_0_0_synth_1/design_1_SINE_RAM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SINE_RAM_0_0_utilization_synth.rpt -pb design_1_SINE_RAM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 00:34:12 2024...
