Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Sep 11 00:38:50 2019
| Host         : DESOLATION running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_main_wrapper_control_sets_placed.rpt
| Design       : design_main_wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              57 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------+-------------------------------+------------------+----------------+
|    Clock Signal   |                      Enable Signal                     |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------------------------+-------------------------------+------------------+----------------+
| ~sysclk_IBUF_BUFG |                                                        |                               |                1 |              3 |
|  sysclk_IBUF_BUFG | design_main_i/uint16_seg_coder_0/U0/eqOp               |                               |                1 |              4 |
|  sysclk_IBUF_BUFG |                                                        | design_main_i/timer_0/U0/outi |                4 |             16 |
| ~sysclk_IBUF_BUFG | design_main_i/binary_bcd_0/U0/bcds_out_reg_next        |                               |                3 |             16 |
| ~sysclk_IBUF_BUFG | design_main_i/binary_bcd_0/U0/shift_counter[4]_i_1_n_0 |                               |                8 |             37 |
|  sysclk_IBUF_BUFG |                                                        |                               |               14 |             49 |
+-------------------+--------------------------------------------------------+-------------------------------+------------------+----------------+


