// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_v_mix_0_0_v_mix_422_to_444_true_16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        srcLayer1Yuv422_dout,
        srcLayer1Yuv422_empty_n,
        srcLayer1Yuv422_read,
        srcLayer1Yuv_din,
        srcLayer1Yuv_full_n,
        srcLayer1Yuv_write,
        HwReg_layerHeight16_load_loc_dout,
        HwReg_layerHeight16_load_loc_empty_n,
        HwReg_layerHeight16_load_loc_read,
        layer1WidthInBytes_loc_dout,
        layer1WidthInBytes_loc_empty_n,
        layer1WidthInBytes_loc_read,
        p_read1_dout,
        p_read1_empty_n,
        p_read1_read,
        p_read1_out_din,
        p_read1_out_full_n,
        p_read1_out_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state8 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] srcLayer1Yuv422_dout;
input   srcLayer1Yuv422_empty_n;
output   srcLayer1Yuv422_read;
output  [47:0] srcLayer1Yuv_din;
input   srcLayer1Yuv_full_n;
output   srcLayer1Yuv_write;
input  [15:0] HwReg_layerHeight16_load_loc_dout;
input   HwReg_layerHeight16_load_loc_empty_n;
output   HwReg_layerHeight16_load_loc_read;
input  [15:0] layer1WidthInBytes_loc_dout;
input   layer1WidthInBytes_loc_empty_n;
output   layer1WidthInBytes_loc_read;
input  [0:0] p_read1_dout;
input   p_read1_empty_n;
output   p_read1_read;
output  [0:0] p_read1_out_din;
input   p_read1_out_full_n;
output   p_read1_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg srcLayer1Yuv422_read;
reg srcLayer1Yuv_write;
reg HwReg_layerHeight16_load_loc_read;
reg layer1WidthInBytes_loc_read;
reg p_read1_read;
reg p_read1_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    srcLayer1Yuv422_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln116_reg_712;
reg   [0:0] icmp_ln124_reg_716;
reg    srcLayer1Yuv_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] tmp_13_reg_730;
reg   [0:0] tmp_13_reg_730_pp0_iter2_reg;
reg    HwReg_layerHeight16_load_loc_blk_n;
reg    layer1WidthInBytes_loc_blk_n;
reg    p_read1_blk_n;
reg    p_read1_out_blk_n;
reg   [14:0] x_reg_206;
reg   [0:0] p_read_reg_576;
reg   [15:0] loopHeight_reg_581;
reg   [14:0] lshr_ln_reg_587;
wire   [15:0] loopWidth_fu_230_p2;
reg   [15:0] loopWidth_reg_593;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln114_fu_241_p2;
reg   [0:0] and_ln114_reg_598;
wire   [14:0] y_fu_246_p2;
reg   [14:0] y_reg_698;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln114_1_fu_256_p2;
wire   [14:0] x_14_fu_261_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_predicate_op67_read_state5;
reg    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_state7_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln116_fu_271_p2;
reg   [0:0] icmp_ln116_reg_712_pp0_iter1_reg;
wire   [0:0] icmp_ln124_fu_282_p2;
wire   [0:0] cmp87_i_i_fu_287_p2;
reg   [0:0] cmp87_i_i_reg_720;
reg   [0:0] cmp87_i_i_reg_720_pp0_iter1_reg;
reg   [0:0] tmp_13_reg_730_pp0_iter1_reg;
wire   [7:0] select_ln197_2_fu_405_p3;
reg   [7:0] select_ln197_2_reg_734;
wire   [7:0] select_ln197_5_fu_426_p3;
reg   [7:0] select_ln197_5_reg_739;
reg   [7:0] conv_i59_i_i_reg_744;
reg   [7:0] conv_i_i_i_reg_749;
reg   [7:0] pixbuf_y_val_V_2_0_0274_i_i_load_reg_754;
reg   [7:0] pixbuf_y_val_V_3_0_0275_i_i_load_reg_759;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter2_state6;
reg   [14:0] y_14_reg_195;
wire    ap_CS_fsm_state8;
reg   [7:0] mpix_y_val_V_0_fu_92;
wire   [7:0] mpix_y_val_V_0_2_fu_301_p1;
reg   [7:0] mpix_y_val_V_1_1_fu_96;
reg   [7:0] mpix_cb_val_V_0_1_fu_100;
reg   [7:0] mpix_cr_val_V_0_1_fu_104;
reg   [7:0] pixbuf_y_val_V_2_0_0274_i_i_fu_108;
reg   [7:0] pixbuf_y_val_V_3_0_0275_i_i_fu_112;
reg   [7:0] pixbuf_y_val_V_4_0_0276_i_i_fu_116;
reg   [7:0] pixbuf_y_val_V_5_0_0277_i_i_fu_120;
reg   [7:0] mpix_y_val_V_0_1_fu_124;
reg   [7:0] mpix_y_val_V_1_2_fu_128;
reg   [7:0] pixbuf_cb_val_V_2_0_0_i_i_fu_132;
wire   [7:0] select_ln197_4_fu_419_p3;
reg   [7:0] pixbuf_cb_val_V_3_0_0_i_i_fu_136;
wire   [7:0] select_ln197_3_fu_412_p3;
reg   [7:0] mpix_cb_val_V_0_2_fu_140;
reg   [7:0] pixbuf_cr_val_V_2_0_0_i_i_fu_144;
wire   [7:0] select_ln197_1_fu_398_p3;
reg   [7:0] pixbuf_cr_val_V_3_0_0_i_i_fu_148;
wire   [7:0] select_ln197_fu_391_p3;
reg   [7:0] mpix_cr_val_V_0_2_fu_152;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] zext_ln110_fu_227_p1;
wire   [0:0] icmp_ln114_fu_236_p2;
wire   [15:0] zext_ln114_fu_252_p1;
wire   [15:0] zext_ln116_fu_267_p1;
wire   [15:0] out_x_fu_276_p2;
wire   [8:0] conv_i_i93_i_i_fu_433_p1;
wire   [8:0] tmp_fu_441_p2;
wire   [8:0] conv_i8_i96_i_i_fu_437_p1;
wire   [8:0] add_i_i85_i_i_fu_447_p2;
wire   [8:0] conv_i_i56_i_i_fu_463_p1;
wire   [8:0] tmp1_fu_471_p2;
wire   [8:0] conv_i8_i_i_i_fu_467_p1;
wire   [8:0] add_i_i_i_i_fu_477_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln114_reg_598) | (icmp_ln114_1_fu_256_p2 == 1'd1)))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln114_reg_598) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln114_1_fu_256_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter2_state6)) | ((1'd1 == and_ln114_reg_598) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln114_1_fu_256_p2 == 1'd0)))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter2_state6))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'd1 == and_ln114_reg_598) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln114_1_fu_256_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln116_fu_271_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        x_reg_206 <= x_14_fu_261_p2;
    end else if (((1'd1 == and_ln114_reg_598) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln114_1_fu_256_p2 == 1'd0))) begin
        x_reg_206 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln114_fu_241_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        y_14_reg_195 <= 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        y_14_reg_195 <= y_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln114_reg_598 <= and_ln114_fu_241_p2;
        loopWidth_reg_593 <= loopWidth_fu_230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln116_fu_271_p2 == 1'd1))) begin
        cmp87_i_i_reg_720 <= cmp87_i_i_fu_287_p2;
        icmp_ln124_reg_716 <= icmp_ln124_fu_282_p2;
        tmp_13_reg_730 <= out_x_fu_276_p2[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp87_i_i_reg_720_pp0_iter1_reg <= cmp87_i_i_reg_720;
        icmp_ln116_reg_712 <= icmp_ln116_fu_271_p2;
        icmp_ln116_reg_712_pp0_iter1_reg <= icmp_ln116_reg_712;
        tmp_13_reg_730_pp0_iter1_reg <= tmp_13_reg_730;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln116_reg_712_pp0_iter1_reg == 1'd1))) begin
        conv_i59_i_i_reg_744 <= {{add_i_i85_i_i_fu_447_p2[8:1]}};
        conv_i_i_i_reg_749 <= {{add_i_i_i_i_fu_477_p2[8:1]}};
        select_ln197_2_reg_734 <= select_ln197_2_fu_405_p3;
        select_ln197_5_reg_739 <= select_ln197_5_fu_426_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        loopHeight_reg_581 <= HwReg_layerHeight16_load_loc_dout;
        lshr_ln_reg_587 <= {{layer1WidthInBytes_loc_dout[15:1]}};
        p_read_reg_576 <= p_read1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_716 == 1'd1) & (icmp_ln116_reg_712 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mpix_cb_val_V_0_1_fu_100 <= {{srcLayer1Yuv422_dout[15:8]}};
        mpix_cr_val_V_0_1_fu_104 <= {{srcLayer1Yuv422_dout[39:32]}};
        mpix_y_val_V_0_fu_92 <= mpix_y_val_V_0_2_fu_301_p1;
        mpix_y_val_V_1_1_fu_96 <= {{srcLayer1Yuv422_dout[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln116_reg_712_pp0_iter1_reg == 1'd1))) begin
        mpix_cb_val_V_0_2_fu_140 <= mpix_cb_val_V_0_1_fu_100;
        mpix_cr_val_V_0_2_fu_152 <= mpix_cr_val_V_0_1_fu_104;
        mpix_y_val_V_0_1_fu_124 <= mpix_y_val_V_0_fu_92;
        mpix_y_val_V_1_2_fu_128 <= mpix_y_val_V_1_1_fu_96;
        pixbuf_cb_val_V_2_0_0_i_i_fu_132 <= select_ln197_4_fu_419_p3;
        pixbuf_cb_val_V_3_0_0_i_i_fu_136 <= select_ln197_3_fu_412_p3;
        pixbuf_cr_val_V_2_0_0_i_i_fu_144 <= select_ln197_1_fu_398_p3;
        pixbuf_cr_val_V_3_0_0_i_i_fu_148 <= select_ln197_fu_391_p3;
        pixbuf_y_val_V_2_0_0274_i_i_fu_108 <= pixbuf_y_val_V_4_0_0276_i_i_fu_116;
        pixbuf_y_val_V_3_0_0275_i_i_fu_112 <= pixbuf_y_val_V_5_0_0277_i_i_fu_120;
        pixbuf_y_val_V_4_0_0276_i_i_fu_116 <= mpix_y_val_V_0_1_fu_124;
        pixbuf_y_val_V_5_0_0277_i_i_fu_120 <= mpix_y_val_V_1_2_fu_128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_13_reg_730_pp0_iter1_reg == 1'd0) & (icmp_ln116_reg_712_pp0_iter1_reg == 1'd1))) begin
        pixbuf_y_val_V_2_0_0274_i_i_load_reg_754 <= pixbuf_y_val_V_2_0_0274_i_i_fu_108;
        pixbuf_y_val_V_3_0_0275_i_i_load_reg_759 <= pixbuf_y_val_V_3_0_0275_i_i_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_13_reg_730_pp0_iter2_reg <= tmp_13_reg_730_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln114_reg_598) & (1'b1 == ap_CS_fsm_state3))) begin
        y_reg_698 <= y_fu_246_p2;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight16_load_loc_blk_n = HwReg_layerHeight16_load_loc_empty_n;
    end else begin
        HwReg_layerHeight16_load_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_layerHeight16_load_loc_read = 1'b1;
    end else begin
        HwReg_layerHeight16_load_loc_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_pp0_exit_iter2_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln116_fu_271_p2 == 1'd0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln114_reg_598) | (icmp_ln114_1_fu_256_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln114_reg_598) | (icmp_ln114_1_fu_256_p2 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1WidthInBytes_loc_blk_n = layer1WidthInBytes_loc_empty_n;
    end else begin
        layer1WidthInBytes_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1WidthInBytes_loc_read = 1'b1;
    end else begin
        layer1WidthInBytes_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_blk_n = p_read1_empty_n;
    end else begin
        p_read1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_out_blk_n = p_read1_out_full_n;
    end else begin
        p_read1_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_out_write = 1'b1;
    end else begin
        p_read1_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((p_read1_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_read1_read = 1'b1;
    end else begin
        p_read1_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_716 == 1'd1) & (icmp_ln116_reg_712 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcLayer1Yuv422_blk_n = srcLayer1Yuv422_empty_n;
    end else begin
        srcLayer1Yuv422_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op67_read_state5 == 1'b1))) begin
        srcLayer1Yuv422_read = 1'b1;
    end else begin
        srcLayer1Yuv422_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_13_reg_730_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        srcLayer1Yuv_blk_n = srcLayer1Yuv_full_n;
    end else begin
        srcLayer1Yuv_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_13_reg_730_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        srcLayer1Yuv_write = 1'b1;
    end else begin
        srcLayer1Yuv_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_read1_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((1'd0 == and_ln114_reg_598) | (icmp_ln114_1_fu_256_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i85_i_i_fu_447_p2 = (tmp_fu_441_p2 + conv_i8_i96_i_i_fu_437_p1);

assign add_i_i_i_i_fu_477_p2 = (tmp1_fu_471_p2 + conv_i8_i_i_i_fu_467_p1);

assign and_ln114_fu_241_p2 = (p_read_reg_576 & icmp_ln114_fu_236_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_13_reg_730_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (srcLayer1Yuv_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (srcLayer1Yuv422_empty_n == 1'b0) & (ap_predicate_op67_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_13_reg_730_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (srcLayer1Yuv_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (srcLayer1Yuv422_empty_n == 1'b0) & (ap_predicate_op67_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_13_reg_730_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (srcLayer1Yuv_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (srcLayer1Yuv422_empty_n == 1'b0) & (ap_predicate_op67_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((p_read1_out_full_n == 1'b0) | (p_read1_empty_n == 1'b0) | (layer1WidthInBytes_loc_empty_n == 1'b0) | (1'b0 == HwReg_layerHeight16_load_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((srcLayer1Yuv422_empty_n == 1'b0) & (ap_predicate_op67_read_state5 == 1'b1));
end

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter3 = ((tmp_13_reg_730_pp0_iter2_reg == 1'd0) & (srcLayer1Yuv_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op67_read_state5 = ((icmp_ln124_reg_716 == 1'd1) & (icmp_ln116_reg_712 == 1'd1));
end

assign cmp87_i_i_fu_287_p2 = ((x_reg_206 == 15'd0) ? 1'b1 : 1'b0);

assign conv_i8_i96_i_i_fu_437_p1 = select_ln197_5_fu_426_p3;

assign conv_i8_i_i_i_fu_467_p1 = select_ln197_2_fu_405_p3;

assign conv_i_i56_i_i_fu_463_p1 = select_ln197_1_fu_398_p3;

assign conv_i_i93_i_i_fu_433_p1 = select_ln197_4_fu_419_p3;

assign icmp_ln114_1_fu_256_p2 = ((zext_ln114_fu_252_p1 == loopHeight_reg_581) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_236_p2 = (($signed(loopHeight_reg_581) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_271_p2 = (($signed(zext_ln116_fu_267_p1) < $signed(loopWidth_reg_593)) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_282_p2 = ((x_reg_206 < lshr_ln_reg_587) ? 1'b1 : 1'b0);

assign loopWidth_fu_230_p2 = (zext_ln110_fu_227_p1 + 16'd3);

assign mpix_y_val_V_0_2_fu_301_p1 = srcLayer1Yuv422_dout[7:0];

assign out_x_fu_276_p2 = ($signed(zext_ln116_fu_267_p1) + $signed(16'd65533));

assign p_read1_out_din = p_read1_dout;

assign select_ln197_1_fu_398_p3 = ((cmp87_i_i_reg_720_pp0_iter1_reg[0:0] == 1'b1) ? mpix_cr_val_V_0_1_fu_104 : pixbuf_cr_val_V_3_0_0_i_i_fu_148);

assign select_ln197_2_fu_405_p3 = ((cmp87_i_i_reg_720_pp0_iter1_reg[0:0] == 1'b1) ? mpix_cr_val_V_0_1_fu_104 : pixbuf_cr_val_V_2_0_0_i_i_fu_144);

assign select_ln197_3_fu_412_p3 = ((cmp87_i_i_reg_720_pp0_iter1_reg[0:0] == 1'b1) ? mpix_cb_val_V_0_1_fu_100 : mpix_cb_val_V_0_2_fu_140);

assign select_ln197_4_fu_419_p3 = ((cmp87_i_i_reg_720_pp0_iter1_reg[0:0] == 1'b1) ? mpix_cb_val_V_0_1_fu_100 : pixbuf_cb_val_V_3_0_0_i_i_fu_136);

assign select_ln197_5_fu_426_p3 = ((cmp87_i_i_reg_720_pp0_iter1_reg[0:0] == 1'b1) ? mpix_cb_val_V_0_1_fu_100 : pixbuf_cb_val_V_2_0_0_i_i_fu_132);

assign select_ln197_fu_391_p3 = ((cmp87_i_i_reg_720_pp0_iter1_reg[0:0] == 1'b1) ? mpix_cr_val_V_0_1_fu_104 : mpix_cr_val_V_0_2_fu_152);

assign srcLayer1Yuv_din = {{{{{{conv_i_i_i_reg_749}, {conv_i59_i_i_reg_744}}, {pixbuf_y_val_V_3_0_0275_i_i_load_reg_759}}, {select_ln197_2_reg_734}}, {select_ln197_5_reg_739}}, {pixbuf_y_val_V_2_0_0274_i_i_load_reg_754}};

assign tmp1_fu_471_p2 = (conv_i_i56_i_i_fu_463_p1 + 9'd1);

assign tmp_fu_441_p2 = (conv_i_i93_i_i_fu_433_p1 + 9'd1);

assign x_14_fu_261_p2 = (x_reg_206 + 15'd1);

assign y_fu_246_p2 = (y_14_reg_195 + 15'd1);

assign zext_ln110_fu_227_p1 = lshr_ln_reg_587;

assign zext_ln114_fu_252_p1 = y_14_reg_195;

assign zext_ln116_fu_267_p1 = x_reg_206;

endmodule //bd_v_mix_0_0_v_mix_422_to_444_true_16
