

================================================================
== Vivado HLS Report for 'addWeighted'
================================================================
* Date:           Fri Dec 13 11:11:27 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262165|  262165|  262165|  262165|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  262163|  262163|        21|          1|          1|  262144|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	23  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	2  / true
23 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_y_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_x_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %1" [sobel_1212/core.cpp:467]

 <State 2> : 2.44ns
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i19 [ 0, %0 ], [ %i_4, %2 ]"
ST_2 : Operation 29 [1/1] (2.43ns)   --->   "%exitcond = icmp eq i19 %i, -262144" [sobel_1212/core.cpp:467]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.16ns)   --->   "%i_4 = add i19 %i, 1" [sobel_1212/core.cpp:467]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [sobel_1212/core.cpp:467]

 <State 3> : 3.63ns
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_x_V_V)" [sobel_1212/core.cpp:469]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 33 [1/1] (3.63ns)   --->   "%tmp_V_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_y_V_V)" [sobel_1212/core.cpp:470]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

 <State 4> : 6.28ns
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = zext i8 %tmp_V_7 to i32" [sobel_1212/core.cpp:471]
ST_4 : Operation 35 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_35 = zext i8 %tmp_V_8 to i32" [sobel_1212/core.cpp:471]
ST_4 : Operation 37 [6/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %tmp_35 to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 5> : 6.28ns
ST_5 : Operation 38 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 39 [5/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %tmp_35 to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 6> : 6.28ns
ST_6 : Operation 40 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 41 [4/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %tmp_35 to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 7> : 6.28ns
ST_7 : Operation 42 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 43 [3/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %tmp_35 to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 8> : 6.28ns
ST_8 : Operation 44 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 45 [2/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %tmp_35 to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 9> : 6.28ns
ST_9 : Operation 46 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %tmp to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 47 [1/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %tmp_35 to double" [sobel_1212/core.cpp:471]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 10> : 7.79ns
ST_10 : Operation 48 [6/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_s, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [6/6] (7.78ns)   --->   "%tmp_37 = fmul double %tmp_36, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 7.79ns
ST_11 : Operation 50 [5/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_s, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 51 [5/6] (7.78ns)   --->   "%tmp_37 = fmul double %tmp_36, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.79ns
ST_12 : Operation 52 [4/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_s, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 53 [4/6] (7.78ns)   --->   "%tmp_37 = fmul double %tmp_36, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.79ns
ST_13 : Operation 54 [3/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_s, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 55 [3/6] (7.78ns)   --->   "%tmp_37 = fmul double %tmp_36, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.79ns
ST_14 : Operation 56 [2/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_s, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 57 [2/6] (7.78ns)   --->   "%tmp_37 = fmul double %tmp_36, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.79ns
ST_15 : Operation 58 [1/6] (7.78ns)   --->   "%tmp_34 = fmul double %tmp_s, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 59 [1/6] (7.78ns)   --->   "%tmp_37 = fmul double %tmp_36, 5.000000e-01" [sobel_1212/core.cpp:471]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 8.23ns
ST_16 : Operation 60 [5/5] (8.23ns)   --->   "%val_assign = fadd double %tmp_34, %tmp_37" [sobel_1212/core.cpp:471]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 8.23ns
ST_17 : Operation 61 [4/5] (8.23ns)   --->   "%val_assign = fadd double %tmp_34, %tmp_37" [sobel_1212/core.cpp:471]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 8.23ns
ST_18 : Operation 62 [3/5] (8.23ns)   --->   "%val_assign = fadd double %tmp_34, %tmp_37" [sobel_1212/core.cpp:471]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 8.23ns
ST_19 : Operation 63 [2/5] (8.23ns)   --->   "%val_assign = fadd double %tmp_34, %tmp_37" [sobel_1212/core.cpp:471]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 8.23ns
ST_20 : Operation 64 [1/5] (8.23ns)   --->   "%val_assign = fadd double %tmp_34, %tmp_37" [sobel_1212/core.cpp:471]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %val_assign to i64" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:479->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:325->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:477->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:479->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:325->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_20 : Operation 67 [1/1] (0.00ns)   --->   "%loc_V_2 = trunc i64 %p_Val2_s to i52" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:478->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:479->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:325->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]

 <State 21> : 7.96ns
ST_21 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_2, i1 false)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_i_i_i_cast = zext i54 %tmp_i_i_i to i113" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i11 %loc_V to i12" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:502->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 71 [1/1] (1.97ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:502->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 73 [1/1] (1.97ns)   --->   "%tmp_32_i_i_i = sub i11 1023, %loc_V" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_32_i_i_i_cast = sext i11 %tmp_32_i_i_i to i12" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 75 [1/1] (1.37ns)   --->   "%sh_assign_3 = select i1 %isNeg, i12 %tmp_32_i_i_i_cast, i12 %sh_assign" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%sh_assign_3_i_i_i_ca = sext i12 %sh_assign_3 to i32" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_33_i_i_i = zext i32 %sh_assign_3_i_i_i_ca to i113" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_33_i_i_i_cast = zext i32 %sh_assign_3_i_i_i_ca to i54" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_34_i_i_i = lshr i54 %tmp_i_i_i, %tmp_33_i_i_i_cast" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_35_i_i_i = shl i113 %tmp_i_i_i_cast, %tmp_33_i_i_i" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_34_i_i_i, i32 53)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:333->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_38 = zext i1 %tmp_47 to i8" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:333->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i113.i32.i32(i113 %tmp_35_i_i_i, i32 53, i32 60)" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:333->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]
ST_21 : Operation 84 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_8 = select i1 %isNeg, i8 %tmp_38, i8 %tmp_39" [/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 22> : 3.63ns
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)"
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)" [sobel_1212/core.cpp:467]
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [sobel_1212/core.cpp:468]
ST_22 : Operation 88 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 %p_Val2_8)" [sobel_1212/core.cpp:472]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_20)" [sobel_1212/core.cpp:473]
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "br label %1" [sobel_1212/core.cpp:467]

 <State 23> : 0.00ns
ST_23 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [sobel_1212/core.cpp:474]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sobel_1212/core.cpp:467) [9]  (1.77 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sobel_1212/core.cpp:467) [9]  (0 ns)
	'icmp' operation ('exitcond', sobel_1212/core.cpp:467) [10]  (2.44 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'src_x_V_V' (sobel_1212/core.cpp:469) [17]  (3.63 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:471) [20]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:471) [20]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:471) [20]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:471) [20]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:471) [20]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', sobel_1212/core.cpp:471) [20]  (6.28 ns)

 <State 10>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_34', sobel_1212/core.cpp:471) [21]  (7.79 ns)

 <State 11>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_34', sobel_1212/core.cpp:471) [21]  (7.79 ns)

 <State 12>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_34', sobel_1212/core.cpp:471) [21]  (7.79 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_34', sobel_1212/core.cpp:471) [21]  (7.79 ns)

 <State 14>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_34', sobel_1212/core.cpp:471) [21]  (7.79 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_34', sobel_1212/core.cpp:471) [21]  (7.79 ns)

 <State 16>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', sobel_1212/core.cpp:471) [25]  (8.23 ns)

 <State 17>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', sobel_1212/core.cpp:471) [25]  (8.23 ns)

 <State 18>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', sobel_1212/core.cpp:471) [25]  (8.23 ns)

 <State 19>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', sobel_1212/core.cpp:471) [25]  (8.23 ns)

 <State 20>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', sobel_1212/core.cpp:471) [25]  (8.23 ns)

 <State 21>: 7.96ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:502->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471) [32]  (1.98 ns)
	'select' operation ('sh', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471) [36]  (1.37 ns)
	'shl' operation ('tmp_35_i_i_i', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471) [41]  (0 ns)
	'select' operation ('__Val2__', /wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368->/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:65->sobel_1212/core.cpp:471) [45]  (4.61 ns)

 <State 22>: 3.63ns
The critical path consists of the following:
	fifo write on port 'dst_V_V' (sobel_1212/core.cpp:472) [46]  (3.63 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
