# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/new/parity.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sim_1/imports/Desktop/TB_parity.vhd"

# Do not sort compile order
nosort
