# OpenCache
An open-source cache generator using [OpenRAM] SRAM arrays.

# What is OpenCache?
OpenCache is an open-source Python generator to create a cache design using OpenRAM's SRAM arrays.

# Dependencies
OpenCache is written in Python and it only requires Python. However, caches generated by OpenCache use
OpenRAM's SRAM arrays. OpenRAM has the following dependencies:
+ [Ngspice] 26 (or later) or HSpice I-2013.12-1 (or later) or CustomSim 2017 (or later)
+ Python 3.5 or higher
+ Various Python packages (pip install -r requirements.txt)

If you want to perform DRC and LVS, you will need either:
+ Calibre (for [FreePDK45])
+ [Magic] 8.3.130 or newer
+ [Netgen] 1.5.164 or newer

# Usage
Clone the repository.
```
git clone ...
cd OpenCache/generator
```
Create a Python configuration file. All configuration parameters can be found in [here](CONFIG.md). A simple configuration file is:
```python
# data array size
total_size = 256
# data word bit size
word_size = 4
# number of words per line
words_per_line = 4
# address port size
address_size = 11
# number of ways
num_ways = 1
# replacement policy
replacement_policy = None
# output file name
output_name = "cache"
```
Run the generator.
```
python3 opencache.py config_file
```

# License
OpenCache is licensed under the [BSD 3-clause License](LICENSE).

* * *

[OpenRAM]:       https://github.com/VLSIDA/OpenRAM

[Magic]:                 http://opencircuitdesign.com/magic/
[Netgen]:                http://opencircuitdesign.com/netgen/
[Qflow]:                 http://opencircuitdesign.com/qflow/history.html
[Ngspice]:               http://ngspice.sourceforge.net/

[OSUPDK]:                https://vlsiarch.ecen.okstate.edu/flow/
[FreePDK45]:             https://www.eda.ncsu.edu/wiki/FreePDK45:Contents
[SCMOS]:                 https://www.mosis.com/files/scmos/scmos.pdf