// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ConvolutionInputGenerator_2_ConvolutionInputGenerator_2,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.591000,HLS_SYN_LAT=1519,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=387,HLS_SYN_LUT=1419,HLS_VERSION=2022_2_2}" *)

module ConvolutionInputGenerator_2 (
        ap_clk,
        ap_rst_n,
        in0_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter6_fsm_state7 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;
parameter    ap_ST_iter6_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst_n;
input   in0_V_TVALID;
input   out_V_TREADY;
input  [7:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;

 reg    ap_rst_n_inv;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
wire   [0:0] icmp_ln191_fu_495_p2;
wire   [0:0] icmp_ln193_fu_521_p2;
wire   [0:0] and_ln239_fu_662_p2;
reg    ap_predicate_op100_read_state1;
reg    ap_predicate_op146_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state5;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state4;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg   [1:0] ap_CS_iter5_fsm;
reg   [0:0] icmp_ln191_reg_939;
reg   [0:0] icmp_ln191_reg_939_pp0_iter4_reg;
reg   [0:0] icmp_ln193_reg_953;
reg   [0:0] icmp_ln193_reg_953_pp0_iter4_reg;
reg   [0:0] icmp_ln209_reg_957;
reg   [0:0] icmp_ln209_reg_957_pp0_iter4_reg;
reg    ap_predicate_op223_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
wire    ap_CS_iter5_fsm_state6;
reg   [1:0] ap_CS_iter6_fsm;
reg   [0:0] icmp_ln191_reg_939_pp0_iter5_reg;
reg   [0:0] icmp_ln193_reg_953_pp0_iter5_reg;
reg   [0:0] icmp_ln209_reg_957_pp0_iter5_reg;
reg    ap_predicate_op224_write_state7;
wire    regslice_both_out_V_U_apdone_blk;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_state7_io;
wire    ap_CS_iter6_fsm_state7;
wire    ap_enable_reg_pp0_iter0;
reg    ap_condition_exit_pp0_iter0_stage0;
reg    ap_ready_int;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg   [0:0] icmp_ln191_reg_939_pp0_iter1_reg;
reg   [0:0] icmp_ln191_reg_939_pp0_iter2_reg;
reg   [0:0] icmp_ln191_reg_939_pp0_iter3_reg;
wire   [6:0] trunc_ln191_fu_513_p1;
reg   [6:0] trunc_ln191_reg_943;
reg   [6:0] trunc_ln191_reg_943_pp0_iter1_reg;
reg   [6:0] trunc_ln191_reg_943_pp0_iter2_reg;
wire  signed [6:0] trunc_ln191_1_fu_517_p1;
reg  signed [6:0] trunc_ln191_1_reg_948;
reg   [0:0] icmp_ln193_reg_953_pp0_iter1_reg;
reg   [0:0] icmp_ln193_reg_953_pp0_iter2_reg;
reg   [0:0] icmp_ln193_reg_953_pp0_iter3_reg;
wire   [0:0] icmp_ln209_fu_527_p2;
reg   [0:0] icmp_ln209_reg_957_pp0_iter1_reg;
reg   [0:0] icmp_ln209_reg_957_pp0_iter2_reg;
reg   [0:0] icmp_ln209_reg_957_pp0_iter3_reg;
wire   [31:0] current_block_read_fu_553_p2;
reg   [31:0] current_block_read_reg_961;
wire   [2:0] add_ln212_fu_565_p2;
reg   [2:0] add_ln212_reg_966;
wire   [2:0] select_ln211_fu_816_p3;
reg   [2:0] select_ln211_reg_993;
reg   [2:0] select_ln211_reg_993_pp0_iter2_reg;
reg   [2:0] select_ln211_reg_993_pp0_iter3_reg;
reg   [2:0] select_ln211_reg_993_pp0_iter4_reg;
wire   [6:0] inputBuf_V_address0;
reg    inputBuf_V_ce0;
wire   [0:0] inputBuf_V_q0;
reg   [6:0] inputBuf_V_address1;
reg    inputBuf_V_ce1;
reg    inputBuf_V_we1;
reg   [0:0] inputBuf_V_d1;
wire   [6:0] inputBuf_V_1_address0;
reg    inputBuf_V_1_ce0;
wire   [0:0] inputBuf_V_1_q0;
reg   [6:0] inputBuf_V_1_address1;
reg    inputBuf_V_1_ce1;
reg    inputBuf_V_1_we1;
reg   [0:0] inputBuf_V_1_d1;
wire   [6:0] inputBuf_V_2_address0;
reg    inputBuf_V_2_ce0;
wire   [0:0] inputBuf_V_2_q0;
reg   [6:0] inputBuf_V_2_address1;
reg    inputBuf_V_2_ce1;
reg    inputBuf_V_2_we1;
reg   [0:0] inputBuf_V_2_d1;
wire   [6:0] inputBuf_V_3_address0;
reg    inputBuf_V_3_ce0;
wire   [0:0] inputBuf_V_3_q0;
reg   [6:0] inputBuf_V_3_address1;
reg    inputBuf_V_3_ce1;
reg    inputBuf_V_3_we1;
reg   [0:0] inputBuf_V_3_d1;
wire   [6:0] inputBuf_V_4_address0;
reg    inputBuf_V_4_ce0;
wire   [0:0] inputBuf_V_4_q0;
reg   [6:0] inputBuf_V_4_address1;
reg    inputBuf_V_4_ce1;
reg    inputBuf_V_4_we1;
reg   [0:0] inputBuf_V_4_d1;
wire   [6:0] inputBuf_V_5_address0;
reg    inputBuf_V_5_ce0;
wire   [0:0] inputBuf_V_5_q0;
reg   [6:0] inputBuf_V_5_address1;
reg    inputBuf_V_5_ce1;
reg    inputBuf_V_5_we1;
reg   [0:0] inputBuf_V_5_d1;
wire   [6:0] inputBuf_V_6_address0;
reg    inputBuf_V_6_ce0;
wire   [0:0] inputBuf_V_6_q0;
reg   [6:0] inputBuf_V_6_address1;
reg    inputBuf_V_6_ce1;
reg    inputBuf_V_6_we1;
reg   [0:0] inputBuf_V_6_d1;
wire   [63:0] zext_ln242_fu_679_p1;
wire   [63:0] zext_ln196_fu_750_p1;
wire   [63:0] zext_ln215_fu_823_p1;
reg   [10:0] i_fu_90;
wire   [10:0] i_2_fu_501_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_i_1;
reg   [31:0] k_y_fu_94;
wire   [31:0] k_y_2_fu_627_p3;
reg   [31:0] ap_sig_allocacmp_k_y_load;
wire   [0:0] icmp_ln218_fu_577_p2;
wire   [0:0] icmp_ln221_fu_597_p2;
reg   [31:0] k_x_fu_98;
wire   [31:0] k_x_1_fu_591_p2;
reg   [31:0] ap_sig_allocacmp_k_x_load;
reg   [31:0] ap_sig_allocacmp_k_x_load_1;
reg   [31:0] current_block_write_fu_102;
wire   [31:0] grp_fu_425_p3;
reg   [31:0] ap_sig_allocacmp_current_block_write_1;
wire   [0:0] grp_fu_403_p2;
reg   [31:0] inp_fu_106;
wire   [31:0] inp_3_fu_619_p3;
wire   [31:0] inp_2_fu_765_p2;
reg   [31:0] ap_sig_allocacmp_inp_1;
reg   [31:0] read_block_fu_110;
wire   [31:0] grp_fu_409_p2;
reg   [31:0] ap_sig_allocacmp_read_block_3;
reg   [31:0] count_simd_fu_114;
wire   [31:0] count_simd_1_fu_571_p2;
reg   [31:0] ap_sig_allocacmp_count_simd_load;
reg   [31:0] ap_sig_allocacmp_count_simd_load_1;
reg   [31:0] current_line_fu_118;
wire   [31:0] grp_fu_397_p2;
reg   [31:0] ap_sig_allocacmp_current_line_load_2;
reg   [31:0] ap_sig_allocacmp_current_line_load_3;
reg   [31:0] ap_sig_allocacmp_current_line_load;
reg   [31:0] ap_sig_allocacmp_current_line_load_1;
reg   [31:0] grp_load_fu_391_p1;
reg   [31:0] grp_load_fu_394_p1;
reg   [31:0] counter_internal_block_fu_122;
wire   [31:0] counter_internal_block_3_fu_726_p3;
reg   [31:0] ap_sig_allocacmp_counter_internal_block_1;
wire   [2:0] trunc_ln242_fu_690_p1;
wire   [0:0] inElem_1_fu_668_p1;
wire   [2:0] trunc_ln196_fu_761_p1;
wire   [0:0] inElem_fu_739_p1;
wire   [31:0] grp_fu_414_p2;
wire   [0:0] grp_fu_419_p2;
wire   [31:0] k_y_1_fu_543_p2;
wire   [2:0] trunc_ln210_1_fu_549_p1;
wire   [2:0] add_ln212_1_fu_559_p2;
wire   [2:0] trunc_ln210_fu_539_p1;
wire   [0:0] icmp_ln224_fu_613_p2;
wire   [0:0] icmp_ln239_fu_650_p2;
wire   [0:0] icmp_ln239_1_fu_656_p2;
wire   [31:0] counter_internal_block_2_fu_714_p2;
wire   [0:0] icmp_ln258_fu_720_p2;
wire   [0:0] icmp_ln211_fu_806_p2;
wire   [2:0] add_ln211_fu_811_p2;
wire  signed [6:0] zext_ln215_fu_823_p0;
wire   [6:0] grp_fu_857_p3;
wire   [0:0] tmp_fu_833_p9;
wire   [4:0] grp_fu_857_p1;
reg    grp_fu_857_ce;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg   [1:0] ap_NS_iter6_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
reg    ap_ST_iter5_fsm_state6_blk;
reg    ap_ST_iter6_fsm_state7_blk;
wire    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0;
reg    ap_predicate_op112_store_state1;
reg    ap_enable_operation_112;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op158_store_state1;
reg    ap_enable_operation_158;
reg    ap_predicate_op212_load_state5;
reg    ap_enable_operation_212;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_state5_pp0_iter4_stage0;
reg    ap_predicate_op219_load_state6;
reg    ap_enable_operation_219;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_state6_pp0_iter5_stage0;
reg    ap_predicate_op114_store_state1;
reg    ap_enable_operation_114;
reg    ap_predicate_op160_store_state1;
reg    ap_enable_operation_160;
reg    ap_predicate_op211_load_state5;
reg    ap_enable_operation_211;
reg    ap_predicate_op218_load_state6;
reg    ap_enable_operation_218;
reg    ap_predicate_op116_store_state1;
reg    ap_enable_operation_116;
reg    ap_predicate_op162_store_state1;
reg    ap_enable_operation_162;
reg    ap_predicate_op210_load_state5;
reg    ap_enable_operation_210;
reg    ap_predicate_op217_load_state6;
reg    ap_enable_operation_217;
reg    ap_predicate_op118_store_state1;
reg    ap_enable_operation_118;
reg    ap_predicate_op164_store_state1;
reg    ap_enable_operation_164;
reg    ap_predicate_op209_load_state5;
reg    ap_enable_operation_209;
reg    ap_predicate_op216_load_state6;
reg    ap_enable_operation_216;
reg    ap_predicate_op120_store_state1;
reg    ap_enable_operation_120;
reg    ap_predicate_op166_store_state1;
reg    ap_enable_operation_166;
reg    ap_predicate_op208_load_state5;
reg    ap_enable_operation_208;
reg    ap_predicate_op215_load_state6;
reg    ap_enable_operation_215;
reg    ap_predicate_op122_store_state1;
reg    ap_enable_operation_122;
reg    ap_predicate_op168_store_state1;
reg    ap_enable_operation_168;
reg    ap_predicate_op207_load_state5;
reg    ap_enable_operation_207;
reg    ap_predicate_op214_load_state6;
reg    ap_enable_operation_214;
reg    ap_predicate_op124_store_state1;
reg    ap_enable_operation_124;
reg    ap_predicate_op170_store_state1;
reg    ap_enable_operation_170;
reg    ap_predicate_op213_load_state5;
reg    ap_enable_operation_213;
reg    ap_predicate_op220_load_state6;
reg    ap_enable_operation_220;
wire    ap_start_int;
wire    ap_ready;
wire    ap_done;
wire    ap_continue_int;
wire    regslice_both_in0_V_U_apdone_blk;
wire   [7:0] in0_V_TDATA_int_regslice;
wire    in0_V_TVALID_int_regslice;
reg    in0_V_TREADY_int_regslice;
wire    regslice_both_in0_V_U_ack_in;
wire   [7:0] out_V_TDATA_int_regslice;
reg    out_V_TVALID_int_regslice;
wire    out_V_TREADY_int_regslice;
wire    regslice_both_out_V_U_vld_out;
reg    ap_condition_438;
reg    ap_condition_391;
reg    ap_condition_1008;
reg    ap_condition_418;
reg    ap_condition_394;
reg    ap_condition_1107;
reg    ap_condition_1112;
reg    ap_condition_1117;
reg    ap_condition_1122;
reg    ap_condition_1127;
reg    ap_condition_547;
reg    ap_condition_554;
reg    ap_condition_1136;
reg    ap_condition_404;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_CS_iter6_fsm = 2'd1;
end

ConvolutionInputGenerator_2_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 126 ),
    .AddressWidth( 7 ))
inputBuf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inputBuf_V_address0),
    .ce0(inputBuf_V_ce0),
    .q0(inputBuf_V_q0),
    .address1(inputBuf_V_address1),
    .ce1(inputBuf_V_ce1),
    .we1(inputBuf_V_we1),
    .d1(inputBuf_V_d1)
);

ConvolutionInputGenerator_2_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 126 ),
    .AddressWidth( 7 ))
inputBuf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inputBuf_V_1_address0),
    .ce0(inputBuf_V_1_ce0),
    .q0(inputBuf_V_1_q0),
    .address1(inputBuf_V_1_address1),
    .ce1(inputBuf_V_1_ce1),
    .we1(inputBuf_V_1_we1),
    .d1(inputBuf_V_1_d1)
);

ConvolutionInputGenerator_2_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 126 ),
    .AddressWidth( 7 ))
inputBuf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inputBuf_V_2_address0),
    .ce0(inputBuf_V_2_ce0),
    .q0(inputBuf_V_2_q0),
    .address1(inputBuf_V_2_address1),
    .ce1(inputBuf_V_2_ce1),
    .we1(inputBuf_V_2_we1),
    .d1(inputBuf_V_2_d1)
);

ConvolutionInputGenerator_2_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 126 ),
    .AddressWidth( 7 ))
inputBuf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inputBuf_V_3_address0),
    .ce0(inputBuf_V_3_ce0),
    .q0(inputBuf_V_3_q0),
    .address1(inputBuf_V_3_address1),
    .ce1(inputBuf_V_3_ce1),
    .we1(inputBuf_V_3_we1),
    .d1(inputBuf_V_3_d1)
);

ConvolutionInputGenerator_2_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 126 ),
    .AddressWidth( 7 ))
inputBuf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inputBuf_V_4_address0),
    .ce0(inputBuf_V_4_ce0),
    .q0(inputBuf_V_4_q0),
    .address1(inputBuf_V_4_address1),
    .ce1(inputBuf_V_4_ce1),
    .we1(inputBuf_V_4_we1),
    .d1(inputBuf_V_4_d1)
);

ConvolutionInputGenerator_2_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 126 ),
    .AddressWidth( 7 ))
inputBuf_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inputBuf_V_5_address0),
    .ce0(inputBuf_V_5_ce0),
    .q0(inputBuf_V_5_q0),
    .address1(inputBuf_V_5_address1),
    .ce1(inputBuf_V_5_ce1),
    .we1(inputBuf_V_5_we1),
    .d1(inputBuf_V_5_d1)
);

ConvolutionInputGenerator_2_inputBuf_V_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 126 ),
    .AddressWidth( 7 ))
inputBuf_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inputBuf_V_6_address0),
    .ce0(inputBuf_V_6_ce0),
    .q0(inputBuf_V_6_q0),
    .address1(inputBuf_V_6_address1),
    .ce1(inputBuf_V_6_ce1),
    .we1(inputBuf_V_6_we1),
    .d1(inputBuf_V_6_d1)
);

ConvolutionInputGenerator_2_mux_73_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
mux_73_1_1_1_U1(
    .din0(inputBuf_V_q0),
    .din1(inputBuf_V_1_q0),
    .din2(inputBuf_V_2_q0),
    .din3(inputBuf_V_3_q0),
    .din4(inputBuf_V_4_q0),
    .din5(inputBuf_V_5_q0),
    .din6(inputBuf_V_6_q0),
    .din7(select_ln211_reg_993_pp0_iter4_reg),
    .dout(tmp_fu_833_p9)
);

ConvolutionInputGenerator_2_mac_muladd_7s_5ns_7ns_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mac_muladd_7s_5ns_7ns_7_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(trunc_ln191_1_reg_948),
    .din1(grp_fu_857_p1),
    .din2(trunc_ln191_reg_943_pp0_iter2_reg),
    .ce(grp_fu_857_ce),
    .dout(grp_fu_857_p3)
);

ConvolutionInputGenerator_2_flow_control_loop_pipe_no_ap_cont flow_control_loop_pipe_no_ap_cont_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(1'b1),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(1'b0),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(1'b0)
);

ConvolutionInputGenerator_2_regslice_both #(
    .DataWidth( 8 ))
regslice_both_in0_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in0_V_TDATA),
    .vld_in(in0_V_TVALID),
    .ack_in(regslice_both_in0_V_U_ack_in),
    .data_out(in0_V_TDATA_int_regslice),
    .vld_out(in0_V_TVALID_int_regslice),
    .ack_out(in0_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_in0_V_U_apdone_blk)
);

ConvolutionInputGenerator_2_regslice_both #(
    .DataWidth( 8 ))
regslice_both_out_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_V_TDATA_int_regslice),
    .vld_in(out_V_TVALID_int_regslice),
    .ack_in(out_V_TREADY_int_regslice),
    .data_out(out_V_TDATA),
    .vld_out(regslice_both_out_V_U_vld_out),
    .ack_out(out_V_TREADY),
    .apdone_blk(regslice_both_out_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
    end else begin
        ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1008)) begin
        if ((1'b1 == ap_condition_391)) begin
            count_simd_fu_114 <= 32'd0;
        end else if ((1'b1 == ap_condition_438)) begin
            count_simd_fu_114 <= count_simd_1_fu_571_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            count_simd_fu_114 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1008)) begin
        if ((1'b1 == ap_condition_418)) begin
            counter_internal_block_fu_122 <= 32'd0;
        end else if (((icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
            counter_internal_block_fu_122 <= counter_internal_block_3_fu_726_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            counter_internal_block_fu_122 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'd1 == and_ln239_fu_662_p2) & (grp_fu_403_p2 == 1'd1) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_403_p2 == 1'd1) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        current_block_write_fu_102 <= grp_fu_425_p3;
    end else if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        current_block_write_fu_102 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_403_p2 == 1'd1) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        current_line_fu_118 <= 32'd0;
    end else if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'd1 == and_ln239_fu_662_p2) & (grp_fu_403_p2 == 1'd1) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        current_line_fu_118 <= 32'd0;
    end else if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'd1 == and_ln239_fu_662_p2) & (grp_fu_403_p2 == 1'd0) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_403_p2 == 1'd0) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        current_line_fu_118 <= grp_fu_397_p2;
    end else if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        current_line_fu_118 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1008)) begin
        if ((icmp_ln191_fu_495_p2 == 1'd0)) begin
            i_fu_90 <= i_2_fu_501_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_90 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1008)) begin
        if (((icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
            inp_fu_106 <= inp_2_fu_765_p2;
        end else if ((1'b1 == ap_condition_394)) begin
            inp_fu_106 <= inp_3_fu_619_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            inp_fu_106 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1008)) begin
        if ((1'b1 == ap_condition_394)) begin
            k_x_fu_98 <= 32'd0;
        end else if ((1'b1 == ap_condition_404)) begin
            k_x_fu_98 <= k_x_1_fu_591_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_x_fu_98 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1008)) begin
        if ((1'b1 == ap_condition_394)) begin
            k_y_fu_94 <= k_y_2_fu_627_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            k_y_fu_94 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (1'd1 == and_ln239_fu_662_p2) & (grp_fu_403_p2 == 1'd1) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_403_p2 == 1'd1) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        read_block_fu_110 <= grp_fu_409_p2;
    end else if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        read_block_fu_110 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0) & (icmp_ln209_fu_527_p2 == 1'd1))) begin
        add_ln212_reg_966 <= add_ln212_fu_565_p2;
        current_block_read_reg_961 <= current_block_read_fu_553_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        icmp_ln191_reg_939 <= icmp_ln191_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        icmp_ln191_reg_939_pp0_iter1_reg <= icmp_ln191_reg_939;
        icmp_ln193_reg_953_pp0_iter1_reg <= icmp_ln193_reg_953;
        icmp_ln209_reg_957_pp0_iter1_reg <= icmp_ln209_reg_957;
        trunc_ln191_reg_943_pp0_iter1_reg <= trunc_ln191_reg_943;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        icmp_ln191_reg_939_pp0_iter2_reg <= icmp_ln191_reg_939_pp0_iter1_reg;
        icmp_ln193_reg_953_pp0_iter2_reg <= icmp_ln193_reg_953_pp0_iter1_reg;
        icmp_ln209_reg_957_pp0_iter2_reg <= icmp_ln209_reg_957_pp0_iter1_reg;
        select_ln211_reg_993_pp0_iter2_reg <= select_ln211_reg_993;
        trunc_ln191_reg_943_pp0_iter2_reg <= trunc_ln191_reg_943_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        icmp_ln191_reg_939_pp0_iter3_reg <= icmp_ln191_reg_939_pp0_iter2_reg;
        icmp_ln193_reg_953_pp0_iter3_reg <= icmp_ln193_reg_953_pp0_iter2_reg;
        icmp_ln209_reg_957_pp0_iter3_reg <= icmp_ln209_reg_957_pp0_iter2_reg;
        select_ln211_reg_993_pp0_iter3_reg <= select_ln211_reg_993_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        icmp_ln191_reg_939_pp0_iter4_reg <= icmp_ln191_reg_939_pp0_iter3_reg;
        icmp_ln193_reg_953_pp0_iter4_reg <= icmp_ln193_reg_953_pp0_iter3_reg;
        icmp_ln209_reg_957_pp0_iter4_reg <= icmp_ln209_reg_957_pp0_iter3_reg;
        select_ln211_reg_993_pp0_iter4_reg <= select_ln211_reg_993_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1))))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        icmp_ln191_reg_939_pp0_iter5_reg <= icmp_ln191_reg_939_pp0_iter4_reg;
        icmp_ln193_reg_953_pp0_iter5_reg <= icmp_ln193_reg_953_pp0_iter4_reg;
        icmp_ln209_reg_957_pp0_iter5_reg <= icmp_ln209_reg_957_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        icmp_ln193_reg_953 <= icmp_ln193_fu_521_p2;
        trunc_ln191_1_reg_948 <= trunc_ln191_1_fu_517_p1;
        trunc_ln191_reg_943 <= trunc_ln191_fu_513_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        icmp_ln209_reg_957 <= icmp_ln209_fu_527_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln209_reg_957 == 1'd1) & (icmp_ln193_reg_953 == 1'd0) & (icmp_ln191_reg_939 == 1'd0))) begin
        select_ln211_reg_993 <= select_ln211_fu_816_p3;
    end
end

always @ (*) begin
    if ((((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1)))) begin
        ap_ST_iter5_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) begin
        ap_ST_iter6_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_iter6_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_count_simd_load = 32'd0;
    end else begin
        ap_sig_allocacmp_count_simd_load = count_simd_fu_114;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_count_simd_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_count_simd_load_1 = count_simd_fu_114;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_counter_internal_block_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_counter_internal_block_1 = counter_internal_block_fu_122;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_block_write_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_block_write_1 = current_block_write_fu_102;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_line_load = 32'd0;
    end else begin
        ap_sig_allocacmp_current_line_load = current_line_fu_118;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_line_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_line_load_1 = current_line_fu_118;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_line_load_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_line_load_2 = current_line_fu_118;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_current_line_load_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_current_line_load_3 = current_line_fu_118;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_90;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_inp_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_inp_1 = inp_fu_106;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_x_load = 32'd0;
    end else begin
        ap_sig_allocacmp_k_x_load = k_x_fu_98;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_x_load_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_k_x_load_1 = k_x_fu_98;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_y_load = 32'd0;
    end else begin
        ap_sig_allocacmp_k_y_load = k_y_fu_94;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_read_block_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_read_block_3 = read_block_fu_110;
    end
end

always @ (*) begin
    if (((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_857_ce = 1'b1;
    end else begin
        grp_fu_857_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if ((icmp_ln193_fu_521_p2 == 1'd1)) begin
            grp_load_fu_391_p1 = ap_sig_allocacmp_current_line_load;
        end else if (((1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0))) begin
            grp_load_fu_391_p1 = ap_sig_allocacmp_current_line_load_2;
        end else begin
            grp_load_fu_391_p1 = 'bx;
        end
    end else begin
        grp_load_fu_391_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if ((icmp_ln193_fu_521_p2 == 1'd1)) begin
            grp_load_fu_394_p1 = ap_sig_allocacmp_current_line_load_1;
        end else if (((1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0))) begin
            grp_load_fu_394_p1 = ap_sig_allocacmp_current_line_load_3;
        end else begin
            grp_load_fu_394_p1 = 'bx;
        end
    end else begin
        grp_load_fu_394_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op146_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op100_read_state1 == 1'b1)))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID_int_regslice;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op146_read_state1 == 1'b1)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op100_read_state1 == 1'b1)))) begin
        in0_V_TREADY_int_regslice = 1'b1;
    end else begin
        in0_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd1) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_1_address1 = zext_ln196_fu_750_p1;
        end else if ((1'b1 == ap_condition_1107)) begin
            inputBuf_V_1_address1 = zext_ln242_fu_679_p1;
        end else begin
            inputBuf_V_1_address1 = 'bx;
        end
    end else begin
        inputBuf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        inputBuf_V_1_ce0 = 1'b1;
    end else begin
        inputBuf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd1) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd1) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_1_ce1 = 1'b1;
    end else begin
        inputBuf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd1) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_1_d1 = inElem_fu_739_p1;
        end else if ((1'b1 == ap_condition_1107)) begin
            inputBuf_V_1_d1 = inElem_1_fu_668_p1;
        end else begin
            inputBuf_V_1_d1 = 'bx;
        end
    end else begin
        inputBuf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd1) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd1) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_1_we1 = 1'b1;
    end else begin
        inputBuf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd2) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_2_address1 = zext_ln196_fu_750_p1;
        end else if ((1'b1 == ap_condition_1112)) begin
            inputBuf_V_2_address1 = zext_ln242_fu_679_p1;
        end else begin
            inputBuf_V_2_address1 = 'bx;
        end
    end else begin
        inputBuf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        inputBuf_V_2_ce0 = 1'b1;
    end else begin
        inputBuf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd2) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd2) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_2_ce1 = 1'b1;
    end else begin
        inputBuf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd2) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_2_d1 = inElem_fu_739_p1;
        end else if ((1'b1 == ap_condition_1112)) begin
            inputBuf_V_2_d1 = inElem_1_fu_668_p1;
        end else begin
            inputBuf_V_2_d1 = 'bx;
        end
    end else begin
        inputBuf_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd2) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd2) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_2_we1 = 1'b1;
    end else begin
        inputBuf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd3) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_3_address1 = zext_ln196_fu_750_p1;
        end else if ((1'b1 == ap_condition_1117)) begin
            inputBuf_V_3_address1 = zext_ln242_fu_679_p1;
        end else begin
            inputBuf_V_3_address1 = 'bx;
        end
    end else begin
        inputBuf_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        inputBuf_V_3_ce0 = 1'b1;
    end else begin
        inputBuf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd3) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd3) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_3_ce1 = 1'b1;
    end else begin
        inputBuf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd3) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_3_d1 = inElem_fu_739_p1;
        end else if ((1'b1 == ap_condition_1117)) begin
            inputBuf_V_3_d1 = inElem_1_fu_668_p1;
        end else begin
            inputBuf_V_3_d1 = 'bx;
        end
    end else begin
        inputBuf_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd3) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd3) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_3_we1 = 1'b1;
    end else begin
        inputBuf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd4) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_4_address1 = zext_ln196_fu_750_p1;
        end else if ((1'b1 == ap_condition_1122)) begin
            inputBuf_V_4_address1 = zext_ln242_fu_679_p1;
        end else begin
            inputBuf_V_4_address1 = 'bx;
        end
    end else begin
        inputBuf_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        inputBuf_V_4_ce0 = 1'b1;
    end else begin
        inputBuf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd4) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd4) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_4_ce1 = 1'b1;
    end else begin
        inputBuf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd4) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_4_d1 = inElem_fu_739_p1;
        end else if ((1'b1 == ap_condition_1122)) begin
            inputBuf_V_4_d1 = inElem_1_fu_668_p1;
        end else begin
            inputBuf_V_4_d1 = 'bx;
        end
    end else begin
        inputBuf_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd4) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd4) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_4_we1 = 1'b1;
    end else begin
        inputBuf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd5) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_5_address1 = zext_ln196_fu_750_p1;
        end else if ((1'b1 == ap_condition_1127)) begin
            inputBuf_V_5_address1 = zext_ln242_fu_679_p1;
        end else begin
            inputBuf_V_5_address1 = 'bx;
        end
    end else begin
        inputBuf_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        inputBuf_V_5_ce0 = 1'b1;
    end else begin
        inputBuf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd5) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd5) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_5_ce1 = 1'b1;
    end else begin
        inputBuf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd5) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_5_d1 = inElem_fu_739_p1;
        end else if ((1'b1 == ap_condition_1127)) begin
            inputBuf_V_5_d1 = inElem_1_fu_668_p1;
        end else begin
            inputBuf_V_5_d1 = 'bx;
        end
    end else begin
        inputBuf_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd5) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd5) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_5_we1 = 1'b1;
    end else begin
        inputBuf_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        if ((1'b1 == ap_condition_554)) begin
            inputBuf_V_6_address1 = zext_ln196_fu_750_p1;
        end else if ((1'b1 == ap_condition_547)) begin
            inputBuf_V_6_address1 = zext_ln242_fu_679_p1;
        end else begin
            inputBuf_V_6_address1 = 'bx;
        end
    end else begin
        inputBuf_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        inputBuf_V_6_ce0 = 1'b1;
    end else begin
        inputBuf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((trunc_ln196_fu_761_p1 == 3'd6) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | ((trunc_ln196_fu_761_p1 == 3'd7) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)))) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((trunc_ln242_fu_690_p1 == 3'd6) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)) | ((trunc_ln242_fu_690_p1 == 3'd7) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))))) begin
        inputBuf_V_6_ce1 = 1'b1;
    end else begin
        inputBuf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state1)) begin
        if ((1'b1 == ap_condition_554)) begin
            inputBuf_V_6_d1 = inElem_fu_739_p1;
        end else if ((1'b1 == ap_condition_547)) begin
            inputBuf_V_6_d1 = inElem_1_fu_668_p1;
        end else begin
            inputBuf_V_6_d1 = 'bx;
        end
    end else begin
        inputBuf_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((trunc_ln196_fu_761_p1 == 3'd6) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | ((trunc_ln196_fu_761_p1 == 3'd7) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)))) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (((trunc_ln242_fu_690_p1 == 3'd6) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)) | ((trunc_ln242_fu_690_p1 == 3'd7) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))))) begin
        inputBuf_V_6_we1 = 1'b1;
    end else begin
        inputBuf_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd0) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_address1 = zext_ln196_fu_750_p1;
        end else if ((1'b1 == ap_condition_1136)) begin
            inputBuf_V_address1 = zext_ln242_fu_679_p1;
        end else begin
            inputBuf_V_address1 = 'bx;
        end
    end else begin
        inputBuf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        inputBuf_V_ce0 = 1'b1;
    end else begin
        inputBuf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd0) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd0) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_ce1 = 1'b1;
    end else begin
        inputBuf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln191_fu_495_p2 == 1'd0))) begin
        if (((trunc_ln196_fu_761_p1 == 3'd0) & (icmp_ln193_fu_521_p2 == 1'd1))) begin
            inputBuf_V_d1 = inElem_fu_739_p1;
        end else if ((1'b1 == ap_condition_1136)) begin
            inputBuf_V_d1 = inElem_1_fu_668_p1;
        end else begin
            inputBuf_V_d1 = 'bx;
        end
    end else begin
        inputBuf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln196_fu_761_p1 == 3'd0) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln242_fu_690_p1 == 3'd0) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)))) begin
        inputBuf_V_we1 = 1'b1;
    end else begin
        inputBuf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_iter6_fsm_state7) & (ap_predicate_op224_write_state7 == 1'b1)) | ((1'b1 == ap_CS_iter5_fsm_state6) & (ap_predicate_op223_write_state6 == 1'b1)))) begin
        out_V_TDATA_blk_n = out_V_TREADY_int_regslice;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1))))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_predicate_op223_write_state6 == 1'b1))) begin
        out_V_TVALID_int_regslice = 1'b1;
    end else begin
        out_V_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1))) & ~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & (((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else if ((~((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1))))) & (1'b0 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~(((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter6_fsm)
        ap_ST_iter6_fsm_state7 : begin
            if ((~((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))) & ~((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else if ((~((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1))) & ((1'b0 == ap_CS_iter5_fsm_state6) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end else if ((~((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1))) & (1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln191_reg_939_pp0_iter5_reg == 1'd1))) begin
                ap_NS_iter6_fsm = ap_ST_iter0_fsm_state1;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end
        end
        ap_ST_iter6_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1))))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter6_fsm = 'bx;
        end
    endcase
end

assign add_ln211_fu_811_p2 = (add_ln212_reg_966 + 3'd1);

assign add_ln212_1_fu_559_p2 = (trunc_ln210_1_fu_549_p1 + 3'd1);

assign add_ln212_fu_565_p2 = (add_ln212_1_fu_559_p2 + trunc_ln210_fu_539_p1);

assign and_ln239_fu_662_p2 = (icmp_ln239_fu_650_p2 & icmp_ln239_1_fu_656_p2);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

assign ap_CS_iter6_fsm_state7 = ap_CS_iter6_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_block_state7_io) | (1'b1 == ap_block_state6_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (regslice_both_out_V_U_apdone_blk == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1));
end

always @ (*) begin
    ap_block_state7_io = ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = ((regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)));
end

always @ (*) begin
    ap_condition_1008 = (~(((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op146_read_state1 == 1'b1)) | ((in0_V_TVALID_int_regslice == 1'b0) & (ap_predicate_op100_read_state1 == 1'b1)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | (regslice_both_out_V_U_apdone_blk == 1'b1) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op224_write_state7 == 1'b1)))) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((out_V_TREADY_int_regslice == 1'b0) & (ap_predicate_op223_write_state6 == 1'b1))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_condition_1107 = ((trunc_ln242_fu_690_p1 == 3'd1) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1112 = ((trunc_ln242_fu_690_p1 == 3'd2) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1117 = ((trunc_ln242_fu_690_p1 == 3'd3) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1122 = ((trunc_ln242_fu_690_p1 == 3'd4) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1127 = ((trunc_ln242_fu_690_p1 == 3'd5) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1136 = ((trunc_ln242_fu_690_p1 == 3'd0) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_391 = ((icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln218_fu_577_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0) & (icmp_ln209_fu_527_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_394 = ((icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln221_fu_597_p2 == 1'd1) & (icmp_ln218_fu_577_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0) & (icmp_ln209_fu_527_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_404 = ((icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln221_fu_597_p2 == 1'd0) & (icmp_ln218_fu_577_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0) & (icmp_ln209_fu_527_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_418 = ((grp_fu_403_p2 == 1'd1) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_438 = ((icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln218_fu_577_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0) & (icmp_ln209_fu_527_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_547 = (((trunc_ln242_fu_690_p1 == 3'd6) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)) | ((trunc_ln242_fu_690_p1 == 3'd7) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_554 = (((trunc_ln196_fu_761_p1 == 3'd6) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | ((trunc_ln196_fu_761_p1 == 3'd7) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)));
end

always @ (*) begin
    ap_enable_operation_112 = (ap_predicate_op112_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_114 = (ap_predicate_op114_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_116 = (ap_predicate_op116_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_118 = (ap_predicate_op118_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_120 = (ap_predicate_op120_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_122 = (ap_predicate_op122_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_124 = (ap_predicate_op124_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_158 = (ap_predicate_op158_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_160 = (ap_predicate_op160_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_162 = (ap_predicate_op162_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_164 = (ap_predicate_op164_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_166 = (ap_predicate_op166_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_168 = (ap_predicate_op168_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_170 = (ap_predicate_op170_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_207 = (ap_predicate_op207_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_208 = (ap_predicate_op208_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_209 = (ap_predicate_op209_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_210 = (ap_predicate_op210_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_211 = (ap_predicate_op211_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_212 = (ap_predicate_op212_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_213 = (ap_predicate_op213_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_214 = (ap_predicate_op214_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_215 = (ap_predicate_op215_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_216 = (ap_predicate_op216_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_217 = (ap_predicate_op217_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_218 = (ap_predicate_op218_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_219 = (ap_predicate_op219_load_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_220 = (ap_predicate_op220_load_state6 == 1'b1);
end

assign ap_enable_reg_pp0_iter0 = 1'b0;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((1'b1 == ap_CS_iter0_fsm_state1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_iter4_fsm_state5));
end

always @ (*) begin
    ap_enable_state6_pp0_iter5_stage0 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_iter5_fsm_state6));
end

assign ap_loop_exit_ready_pp0_iter6_reg = 1'b0;

always @ (*) begin
    ap_predicate_op100_read_state1 = ((1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op112_store_state1 = ((trunc_ln242_fu_690_p1 == 3'd5) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op114_store_state1 = ((trunc_ln242_fu_690_p1 == 3'd4) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op116_store_state1 = ((trunc_ln242_fu_690_p1 == 3'd3) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op118_store_state1 = ((trunc_ln242_fu_690_p1 == 3'd2) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op120_store_state1 = ((trunc_ln242_fu_690_p1 == 3'd1) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op122_store_state1 = ((trunc_ln242_fu_690_p1 == 3'd0) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op124_store_state1 = (((trunc_ln242_fu_690_p1 == 3'd6) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)) | ((trunc_ln242_fu_690_p1 == 3'd7) & (1'd1 == and_ln239_fu_662_p2) & (icmp_ln193_fu_521_p2 == 1'd0) & (icmp_ln191_fu_495_p2 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op146_read_state1 = ((icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op158_store_state1 = ((trunc_ln196_fu_761_p1 == 3'd5) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op160_store_state1 = ((trunc_ln196_fu_761_p1 == 3'd4) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op162_store_state1 = ((trunc_ln196_fu_761_p1 == 3'd3) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op164_store_state1 = ((trunc_ln196_fu_761_p1 == 3'd2) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op166_store_state1 = ((trunc_ln196_fu_761_p1 == 3'd1) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op168_store_state1 = ((trunc_ln196_fu_761_p1 == 3'd0) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op170_store_state1 = (((trunc_ln196_fu_761_p1 == 3'd6) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)) | ((trunc_ln196_fu_761_p1 == 3'd7) & (icmp_ln193_fu_521_p2 == 1'd1) & (icmp_ln191_fu_495_p2 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op207_load_state5 = ((icmp_ln209_reg_957_pp0_iter3_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter3_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op208_load_state5 = ((icmp_ln209_reg_957_pp0_iter3_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter3_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_load_state5 = ((icmp_ln209_reg_957_pp0_iter3_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter3_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op210_load_state5 = ((icmp_ln209_reg_957_pp0_iter3_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter3_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op211_load_state5 = ((icmp_ln209_reg_957_pp0_iter3_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter3_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op212_load_state5 = ((icmp_ln209_reg_957_pp0_iter3_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter3_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op213_load_state5 = ((icmp_ln209_reg_957_pp0_iter3_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter3_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op214_load_state6 = ((icmp_ln209_reg_957_pp0_iter4_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter4_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op215_load_state6 = ((icmp_ln209_reg_957_pp0_iter4_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter4_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op216_load_state6 = ((icmp_ln209_reg_957_pp0_iter4_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter4_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op217_load_state6 = ((icmp_ln209_reg_957_pp0_iter4_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter4_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op218_load_state6 = ((icmp_ln209_reg_957_pp0_iter4_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter4_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op219_load_state6 = ((icmp_ln209_reg_957_pp0_iter4_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter4_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op220_load_state6 = ((icmp_ln209_reg_957_pp0_iter4_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter4_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op223_write_state6 = ((icmp_ln209_reg_957_pp0_iter4_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter4_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op224_write_state7 = ((icmp_ln209_reg_957_pp0_iter5_reg == 1'd1) & (icmp_ln193_reg_953_pp0_iter5_reg == 1'd0) & (icmp_ln191_reg_939_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign count_simd_1_fu_571_p2 = (ap_sig_allocacmp_count_simd_load_1 + 32'd1);

assign counter_internal_block_2_fu_714_p2 = (ap_sig_allocacmp_counter_internal_block_1 + 32'd1);

assign counter_internal_block_3_fu_726_p3 = ((icmp_ln258_fu_720_p2[0:0] == 1'b1) ? 32'd0 : counter_internal_block_2_fu_714_p2);

assign current_block_read_fu_553_p2 = (ap_sig_allocacmp_current_block_write_1 + k_y_1_fu_543_p2);

assign grp_fu_397_p2 = (grp_load_fu_394_p1 + 32'd1);

assign grp_fu_403_p2 = ((grp_fu_397_p2 == 32'd126) ? 1'b1 : 1'b0);

assign grp_fu_409_p2 = (ap_sig_allocacmp_read_block_3 + 32'd1);

assign grp_fu_414_p2 = (ap_sig_allocacmp_current_block_write_1 + 32'd1);

assign grp_fu_419_p2 = ((grp_fu_414_p2 == 32'd7) ? 1'b1 : 1'b0);

assign grp_fu_425_p3 = ((grp_fu_419_p2[0:0] == 1'b1) ? 32'd0 : grp_fu_414_p2);

assign grp_fu_857_p1 = 7'd21;

assign i_2_fu_501_p2 = (ap_sig_allocacmp_i_1 + 11'd1);

assign icmp_ln191_fu_495_p2 = ((ap_sig_allocacmp_i_1 == 11'd1512) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_521_p2 = ((ap_sig_allocacmp_inp_1 < 32'd756) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_527_p2 = ((ap_sig_allocacmp_counter_internal_block_1 < 32'd755) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_806_p2 = ((current_block_read_reg_961 > 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln218_fu_577_p2 = ((count_simd_1_fu_571_p2 == 32'd21) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_597_p2 = ((k_x_1_fu_591_p2 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln224_fu_613_p2 = ((k_y_1_fu_543_p2 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln239_1_fu_656_p2 = ((ap_sig_allocacmp_read_block_3 < 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln239_fu_650_p2 = ((ap_sig_allocacmp_counter_internal_block_1 < 32'd125) ? 1'b1 : 1'b0);

assign icmp_ln258_fu_720_p2 = ((counter_internal_block_2_fu_714_p2 == 32'd755) ? 1'b1 : 1'b0);

assign in0_V_TREADY = regslice_both_in0_V_U_ack_in;

assign inElem_1_fu_668_p1 = in0_V_TDATA_int_regslice[0:0];

assign inElem_fu_739_p1 = in0_V_TDATA_int_regslice[0:0];

assign inp_2_fu_765_p2 = (ap_sig_allocacmp_inp_1 + 32'd1);

assign inp_3_fu_619_p3 = ((icmp_ln224_fu_613_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_inp_1);

assign inputBuf_V_1_address0 = zext_ln215_fu_823_p1;

assign inputBuf_V_2_address0 = zext_ln215_fu_823_p1;

assign inputBuf_V_3_address0 = zext_ln215_fu_823_p1;

assign inputBuf_V_4_address0 = zext_ln215_fu_823_p1;

assign inputBuf_V_5_address0 = zext_ln215_fu_823_p1;

assign inputBuf_V_6_address0 = zext_ln215_fu_823_p1;

assign inputBuf_V_address0 = zext_ln215_fu_823_p1;

assign k_x_1_fu_591_p2 = (ap_sig_allocacmp_k_x_load_1 + 32'd1);

assign k_y_1_fu_543_p2 = (ap_sig_allocacmp_k_y_load + 32'd1);

assign k_y_2_fu_627_p3 = ((icmp_ln224_fu_613_p2[0:0] == 1'b1) ? 32'd0 : k_y_1_fu_543_p2);

assign out_V_TDATA_int_regslice = tmp_fu_833_p9;

assign out_V_TVALID = regslice_both_out_V_U_vld_out;

assign select_ln211_fu_816_p3 = ((icmp_ln211_fu_806_p2[0:0] == 1'b1) ? add_ln211_fu_811_p2 : add_ln212_reg_966);

assign trunc_ln191_1_fu_517_p1 = ap_sig_allocacmp_k_x_load[6:0];

assign trunc_ln191_fu_513_p1 = ap_sig_allocacmp_count_simd_load[6:0];

assign trunc_ln196_fu_761_p1 = ap_sig_allocacmp_current_block_write_1[2:0];

assign trunc_ln210_1_fu_549_p1 = ap_sig_allocacmp_current_block_write_1[2:0];

assign trunc_ln210_fu_539_p1 = ap_sig_allocacmp_k_y_load[2:0];

assign trunc_ln242_fu_690_p1 = ap_sig_allocacmp_current_block_write_1[2:0];

assign zext_ln196_fu_750_p1 = grp_load_fu_391_p1;

assign zext_ln215_fu_823_p0 = grp_fu_857_p3;

assign zext_ln215_fu_823_p1 = $unsigned(zext_ln215_fu_823_p0);

assign zext_ln242_fu_679_p1 = grp_load_fu_391_p1;

always @ (posedge ap_clk) begin
    ap_enable_reg_pp0_iter4 <= 1'b0;
    ap_enable_reg_pp0_iter5 <= 1'b0;
end

endmodule //ConvolutionInputGenerator_2
