
Timer-Counter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001060  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000430  20000000  00401060  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000094  20000430  00401490  00010430  2**2
                  ALLOC
  3 .stack        00003004  200004c4  00401524  00010430  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00010430  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  0001045a  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000624e  00000000  00000000  000104b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e40  00000000  00000000  00016703  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003a20  00000000  00000000  00017543  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000648  00000000  00000000  0001af63  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000005c8  00000000  00000000  0001b5ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001106e  00000000  00000000  0001bb73  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00006153  00000000  00000000  0002cbe1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005114e  00000000  00000000  00032d34  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001b94  00000000  00000000  00083e84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200034c8 	.word	0x200034c8
  400004:	00400a05 	.word	0x00400a05
  400008:	00400acd 	.word	0x00400acd
  40000c:	00400acd 	.word	0x00400acd
  400010:	00400acd 	.word	0x00400acd
  400014:	00400acd 	.word	0x00400acd
  400018:	00400acd 	.word	0x00400acd
	...
  40002c:	00400acd 	.word	0x00400acd
  400030:	00400acd 	.word	0x00400acd
  400034:	00000000 	.word	0x00000000
  400038:	00400acd 	.word	0x00400acd
  40003c:	00400acd 	.word	0x00400acd
  400040:	00400acd 	.word	0x00400acd
  400044:	00400acd 	.word	0x00400acd
  400048:	00400acd 	.word	0x00400acd
  40004c:	00400acd 	.word	0x00400acd
  400050:	00400acd 	.word	0x00400acd
  400054:	00400acd 	.word	0x00400acd
  400058:	00400acd 	.word	0x00400acd
  40005c:	00400acd 	.word	0x00400acd
  400060:	00400acd 	.word	0x00400acd
  400064:	00400acd 	.word	0x00400acd
  400068:	00000000 	.word	0x00000000
  40006c:	00400639 	.word	0x00400639
  400070:	00400651 	.word	0x00400651
  400074:	00400669 	.word	0x00400669
  400078:	00400acd 	.word	0x00400acd
  40007c:	00400acd 	.word	0x00400acd
	...
  400088:	00400acd 	.word	0x00400acd
  40008c:	00400acd 	.word	0x00400acd
  400090:	00400acd 	.word	0x00400acd
  400094:	00400acd 	.word	0x00400acd
  400098:	00400acd 	.word	0x00400acd
  40009c:	00400e05 	.word	0x00400e05
  4000a0:	00400acd 	.word	0x00400acd
  4000a4:	00400acd 	.word	0x00400acd
  4000a8:	00400acd 	.word	0x00400acd
  4000ac:	00400acd 	.word	0x00400acd
  4000b0:	00400acd 	.word	0x00400acd
  4000b4:	00400acd 	.word	0x00400acd
  4000b8:	00400acd 	.word	0x00400acd
  4000bc:	00400acd 	.word	0x00400acd
  4000c0:	00400acd 	.word	0x00400acd
  4000c4:	00400acd 	.word	0x00400acd
  4000c8:	00400acd 	.word	0x00400acd

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000430 	.word	0x20000430
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00401060 	.word	0x00401060

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00401060 	.word	0x00401060
  40011c:	20000434 	.word	0x20000434
  400120:	00401060 	.word	0x00401060
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00400705 	.word	0x00400705
  4001a4:	00400771 	.word	0x00400771
  4001a8:	004007e1 	.word	0x004007e1

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	0040073d 	.word	0x0040073d
  400218:	00400859 	.word	0x00400859

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	00400875 	.word	0x00400875
  400348:	400e0400 	.word	0x400e0400
  40034c:	004008a9 	.word	0x004008a9

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	0040088d 	.word	0x0040088d
  400378:	004008c1 	.word	0x004008c1

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	00400c71 	.word	0x00400c71
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	00400681 	.word	0x00400681
  40046c:	00400ad5 	.word	0x00400ad5
  400470:	004003f1 	.word	0x004003f1

00400474 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400474:	b480      	push	{r7}
  400476:	b085      	sub	sp, #20
  400478:	af00      	add	r7, sp, #0
  40047a:	60f8      	str	r0, [r7, #12]
  40047c:	60b9      	str	r1, [r7, #8]
  40047e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400480:	687b      	ldr	r3, [r7, #4]
  400482:	2b00      	cmp	r3, #0
  400484:	d003      	beq.n	40048e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400486:	68fb      	ldr	r3, [r7, #12]
  400488:	68ba      	ldr	r2, [r7, #8]
  40048a:	665a      	str	r2, [r3, #100]	; 0x64
  40048c:	e002      	b.n	400494 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40048e:	68fb      	ldr	r3, [r7, #12]
  400490:	68ba      	ldr	r2, [r7, #8]
  400492:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  400494:	3714      	adds	r7, #20
  400496:	46bd      	mov	sp, r7
  400498:	f85d 7b04 	ldr.w	r7, [sp], #4
  40049c:	4770      	bx	lr
  40049e:	bf00      	nop

004004a0 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  4004a0:	b480      	push	{r7}
  4004a2:	b083      	sub	sp, #12
  4004a4:	af00      	add	r7, sp, #0
  4004a6:	6078      	str	r0, [r7, #4]
  4004a8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  4004aa:	687b      	ldr	r3, [r7, #4]
  4004ac:	683a      	ldr	r2, [r7, #0]
  4004ae:	631a      	str	r2, [r3, #48]	; 0x30
}
  4004b0:	370c      	adds	r7, #12
  4004b2:	46bd      	mov	sp, r7
  4004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004b8:	4770      	bx	lr
  4004ba:	bf00      	nop

004004bc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4004bc:	b580      	push	{r7, lr}
  4004be:	b084      	sub	sp, #16
  4004c0:	af00      	add	r7, sp, #0
  4004c2:	60f8      	str	r0, [r7, #12]
  4004c4:	60b9      	str	r1, [r7, #8]
  4004c6:	607a      	str	r2, [r7, #4]
  4004c8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4004ca:	68f8      	ldr	r0, [r7, #12]
  4004cc:	68b9      	ldr	r1, [r7, #8]
  4004ce:	4b12      	ldr	r3, [pc, #72]	; (400518 <pio_set_output+0x5c>)
  4004d0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4004d2:	68f8      	ldr	r0, [r7, #12]
  4004d4:	68b9      	ldr	r1, [r7, #8]
  4004d6:	69ba      	ldr	r2, [r7, #24]
  4004d8:	4b10      	ldr	r3, [pc, #64]	; (40051c <pio_set_output+0x60>)
  4004da:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4004dc:	683b      	ldr	r3, [r7, #0]
  4004de:	2b00      	cmp	r3, #0
  4004e0:	d003      	beq.n	4004ea <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4004e2:	68fb      	ldr	r3, [r7, #12]
  4004e4:	68ba      	ldr	r2, [r7, #8]
  4004e6:	651a      	str	r2, [r3, #80]	; 0x50
  4004e8:	e002      	b.n	4004f0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4004ea:	68fb      	ldr	r3, [r7, #12]
  4004ec:	68ba      	ldr	r2, [r7, #8]
  4004ee:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4004f0:	687b      	ldr	r3, [r7, #4]
  4004f2:	2b00      	cmp	r3, #0
  4004f4:	d003      	beq.n	4004fe <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4004f6:	68fb      	ldr	r3, [r7, #12]
  4004f8:	68ba      	ldr	r2, [r7, #8]
  4004fa:	631a      	str	r2, [r3, #48]	; 0x30
  4004fc:	e002      	b.n	400504 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4004fe:	68fb      	ldr	r3, [r7, #12]
  400500:	68ba      	ldr	r2, [r7, #8]
  400502:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400504:	68fb      	ldr	r3, [r7, #12]
  400506:	68ba      	ldr	r2, [r7, #8]
  400508:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40050a:	68fb      	ldr	r3, [r7, #12]
  40050c:	68ba      	ldr	r2, [r7, #8]
  40050e:	601a      	str	r2, [r3, #0]
}
  400510:	3710      	adds	r7, #16
  400512:	46bd      	mov	sp, r7
  400514:	bd80      	pop	{r7, pc}
  400516:	bf00      	nop
  400518:	00400521 	.word	0x00400521
  40051c:	00400475 	.word	0x00400475

00400520 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400520:	b480      	push	{r7}
  400522:	b083      	sub	sp, #12
  400524:	af00      	add	r7, sp, #0
  400526:	6078      	str	r0, [r7, #4]
  400528:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40052a:	687b      	ldr	r3, [r7, #4]
  40052c:	683a      	ldr	r2, [r7, #0]
  40052e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400530:	370c      	adds	r7, #12
  400532:	46bd      	mov	sp, r7
  400534:	f85d 7b04 	ldr.w	r7, [sp], #4
  400538:	4770      	bx	lr
  40053a:	bf00      	nop

0040053c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40053c:	b480      	push	{r7}
  40053e:	b083      	sub	sp, #12
  400540:	af00      	add	r7, sp, #0
  400542:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400544:	687b      	ldr	r3, [r7, #4]
  400546:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400548:	4618      	mov	r0, r3
  40054a:	370c      	adds	r7, #12
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40055c:	687b      	ldr	r3, [r7, #4]
  40055e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400560:	4618      	mov	r0, r3
  400562:	370c      	adds	r7, #12
  400564:	46bd      	mov	sp, r7
  400566:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056a:	4770      	bx	lr

0040056c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	b084      	sub	sp, #16
  400570:	af00      	add	r7, sp, #0
  400572:	6078      	str	r0, [r7, #4]
  400574:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400576:	6878      	ldr	r0, [r7, #4]
  400578:	4b2a      	ldr	r3, [pc, #168]	; (400624 <pio_handler_process+0xb8>)
  40057a:	4798      	blx	r3
  40057c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40057e:	6878      	ldr	r0, [r7, #4]
  400580:	4b29      	ldr	r3, [pc, #164]	; (400628 <pio_handler_process+0xbc>)
  400582:	4798      	blx	r3
  400584:	4602      	mov	r2, r0
  400586:	68fb      	ldr	r3, [r7, #12]
  400588:	4013      	ands	r3, r2
  40058a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	2b00      	cmp	r3, #0
  400590:	d038      	beq.n	400604 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  400592:	2300      	movs	r3, #0
  400594:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400596:	e032      	b.n	4005fe <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400598:	4a24      	ldr	r2, [pc, #144]	; (40062c <pio_handler_process+0xc0>)
  40059a:	68bb      	ldr	r3, [r7, #8]
  40059c:	011b      	lsls	r3, r3, #4
  40059e:	4413      	add	r3, r2
  4005a0:	681a      	ldr	r2, [r3, #0]
  4005a2:	683b      	ldr	r3, [r7, #0]
  4005a4:	429a      	cmp	r2, r3
  4005a6:	d123      	bne.n	4005f0 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005a8:	4a20      	ldr	r2, [pc, #128]	; (40062c <pio_handler_process+0xc0>)
  4005aa:	68bb      	ldr	r3, [r7, #8]
  4005ac:	011b      	lsls	r3, r3, #4
  4005ae:	4413      	add	r3, r2
  4005b0:	685a      	ldr	r2, [r3, #4]
  4005b2:	68fb      	ldr	r3, [r7, #12]
  4005b4:	4013      	ands	r3, r2
  4005b6:	2b00      	cmp	r3, #0
  4005b8:	d01a      	beq.n	4005f0 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005ba:	4a1c      	ldr	r2, [pc, #112]	; (40062c <pio_handler_process+0xc0>)
  4005bc:	68bb      	ldr	r3, [r7, #8]
  4005be:	011b      	lsls	r3, r3, #4
  4005c0:	4413      	add	r3, r2
  4005c2:	3308      	adds	r3, #8
  4005c4:	685b      	ldr	r3, [r3, #4]
  4005c6:	4919      	ldr	r1, [pc, #100]	; (40062c <pio_handler_process+0xc0>)
  4005c8:	68ba      	ldr	r2, [r7, #8]
  4005ca:	0112      	lsls	r2, r2, #4
  4005cc:	440a      	add	r2, r1
  4005ce:	6810      	ldr	r0, [r2, #0]
  4005d0:	4916      	ldr	r1, [pc, #88]	; (40062c <pio_handler_process+0xc0>)
  4005d2:	68ba      	ldr	r2, [r7, #8]
  4005d4:	0112      	lsls	r2, r2, #4
  4005d6:	440a      	add	r2, r1
  4005d8:	6852      	ldr	r2, [r2, #4]
  4005da:	4611      	mov	r1, r2
  4005dc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4005de:	4a13      	ldr	r2, [pc, #76]	; (40062c <pio_handler_process+0xc0>)
  4005e0:	68bb      	ldr	r3, [r7, #8]
  4005e2:	011b      	lsls	r3, r3, #4
  4005e4:	4413      	add	r3, r2
  4005e6:	685b      	ldr	r3, [r3, #4]
  4005e8:	43db      	mvns	r3, r3
  4005ea:	68fa      	ldr	r2, [r7, #12]
  4005ec:	4013      	ands	r3, r2
  4005ee:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4005f0:	68bb      	ldr	r3, [r7, #8]
  4005f2:	3301      	adds	r3, #1
  4005f4:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005f6:	68bb      	ldr	r3, [r7, #8]
  4005f8:	2b06      	cmp	r3, #6
  4005fa:	d900      	bls.n	4005fe <pio_handler_process+0x92>
				break;
  4005fc:	e002      	b.n	400604 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	2b00      	cmp	r3, #0
  400602:	d1c9      	bne.n	400598 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400604:	4b0a      	ldr	r3, [pc, #40]	; (400630 <pio_handler_process+0xc4>)
  400606:	681b      	ldr	r3, [r3, #0]
  400608:	2b00      	cmp	r3, #0
  40060a:	d007      	beq.n	40061c <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  40060c:	4b09      	ldr	r3, [pc, #36]	; (400634 <pio_handler_process+0xc8>)
  40060e:	681b      	ldr	r3, [r3, #0]
  400610:	2b00      	cmp	r3, #0
  400612:	d003      	beq.n	40061c <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  400614:	4b07      	ldr	r3, [pc, #28]	; (400634 <pio_handler_process+0xc8>)
  400616:	681b      	ldr	r3, [r3, #0]
  400618:	6878      	ldr	r0, [r7, #4]
  40061a:	4798      	blx	r3
		}
	}
#endif
}
  40061c:	3710      	adds	r7, #16
  40061e:	46bd      	mov	sp, r7
  400620:	bd80      	pop	{r7, pc}
  400622:	bf00      	nop
  400624:	0040053d 	.word	0x0040053d
  400628:	00400555 	.word	0x00400555
  40062c:	2000044c 	.word	0x2000044c
  400630:	200004c0 	.word	0x200004c0
  400634:	200004bc 	.word	0x200004bc

00400638 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400638:	b580      	push	{r7, lr}
  40063a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40063c:	4802      	ldr	r0, [pc, #8]	; (400648 <PIOA_Handler+0x10>)
  40063e:	210b      	movs	r1, #11
  400640:	4b02      	ldr	r3, [pc, #8]	; (40064c <PIOA_Handler+0x14>)
  400642:	4798      	blx	r3
}
  400644:	bd80      	pop	{r7, pc}
  400646:	bf00      	nop
  400648:	400e0e00 	.word	0x400e0e00
  40064c:	0040056d 	.word	0x0040056d

00400650 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400650:	b580      	push	{r7, lr}
  400652:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400654:	4802      	ldr	r0, [pc, #8]	; (400660 <PIOB_Handler+0x10>)
  400656:	210c      	movs	r1, #12
  400658:	4b02      	ldr	r3, [pc, #8]	; (400664 <PIOB_Handler+0x14>)
  40065a:	4798      	blx	r3
}
  40065c:	bd80      	pop	{r7, pc}
  40065e:	bf00      	nop
  400660:	400e1000 	.word	0x400e1000
  400664:	0040056d 	.word	0x0040056d

00400668 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400668:	b580      	push	{r7, lr}
  40066a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  40066c:	4802      	ldr	r0, [pc, #8]	; (400678 <PIOC_Handler+0x10>)
  40066e:	210d      	movs	r1, #13
  400670:	4b02      	ldr	r3, [pc, #8]	; (40067c <PIOC_Handler+0x14>)
  400672:	4798      	blx	r3
}
  400674:	bd80      	pop	{r7, pc}
  400676:	bf00      	nop
  400678:	400e1200 	.word	0x400e1200
  40067c:	0040056d 	.word	0x0040056d

00400680 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400680:	b480      	push	{r7}
  400682:	b085      	sub	sp, #20
  400684:	af00      	add	r7, sp, #0
  400686:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400688:	491d      	ldr	r1, [pc, #116]	; (400700 <pmc_switch_mck_to_pllack+0x80>)
  40068a:	4b1d      	ldr	r3, [pc, #116]	; (400700 <pmc_switch_mck_to_pllack+0x80>)
  40068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40068e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400692:	687b      	ldr	r3, [r7, #4]
  400694:	4313      	orrs	r3, r2
  400696:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400698:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40069c:	60fb      	str	r3, [r7, #12]
  40069e:	e007      	b.n	4006b0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4006a0:	68fb      	ldr	r3, [r7, #12]
  4006a2:	2b00      	cmp	r3, #0
  4006a4:	d101      	bne.n	4006aa <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4006a6:	2301      	movs	r3, #1
  4006a8:	e023      	b.n	4006f2 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4006aa:	68fb      	ldr	r3, [r7, #12]
  4006ac:	3b01      	subs	r3, #1
  4006ae:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4006b0:	4b13      	ldr	r3, [pc, #76]	; (400700 <pmc_switch_mck_to_pllack+0x80>)
  4006b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4006b4:	f003 0308 	and.w	r3, r3, #8
  4006b8:	2b00      	cmp	r3, #0
  4006ba:	d0f1      	beq.n	4006a0 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4006bc:	4a10      	ldr	r2, [pc, #64]	; (400700 <pmc_switch_mck_to_pllack+0x80>)
  4006be:	4b10      	ldr	r3, [pc, #64]	; (400700 <pmc_switch_mck_to_pllack+0x80>)
  4006c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4006c2:	f023 0303 	bic.w	r3, r3, #3
  4006c6:	f043 0302 	orr.w	r3, r3, #2
  4006ca:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4006cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4006d0:	60fb      	str	r3, [r7, #12]
  4006d2:	e007      	b.n	4006e4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4006d4:	68fb      	ldr	r3, [r7, #12]
  4006d6:	2b00      	cmp	r3, #0
  4006d8:	d101      	bne.n	4006de <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4006da:	2301      	movs	r3, #1
  4006dc:	e009      	b.n	4006f2 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4006de:	68fb      	ldr	r3, [r7, #12]
  4006e0:	3b01      	subs	r3, #1
  4006e2:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4006e4:	4b06      	ldr	r3, [pc, #24]	; (400700 <pmc_switch_mck_to_pllack+0x80>)
  4006e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4006e8:	f003 0308 	and.w	r3, r3, #8
  4006ec:	2b00      	cmp	r3, #0
  4006ee:	d0f1      	beq.n	4006d4 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4006f0:	2300      	movs	r3, #0
}
  4006f2:	4618      	mov	r0, r3
  4006f4:	3714      	adds	r7, #20
  4006f6:	46bd      	mov	sp, r7
  4006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006fc:	4770      	bx	lr
  4006fe:	bf00      	nop
  400700:	400e0400 	.word	0x400e0400

00400704 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400704:	b480      	push	{r7}
  400706:	b083      	sub	sp, #12
  400708:	af00      	add	r7, sp, #0
  40070a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40070c:	687b      	ldr	r3, [r7, #4]
  40070e:	2b01      	cmp	r3, #1
  400710:	d107      	bne.n	400722 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400712:	4a08      	ldr	r2, [pc, #32]	; (400734 <pmc_switch_sclk_to_32kxtal+0x30>)
  400714:	4b07      	ldr	r3, [pc, #28]	; (400734 <pmc_switch_sclk_to_32kxtal+0x30>)
  400716:	689b      	ldr	r3, [r3, #8]
  400718:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  40071c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400720:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400722:	4b04      	ldr	r3, [pc, #16]	; (400734 <pmc_switch_sclk_to_32kxtal+0x30>)
  400724:	4a04      	ldr	r2, [pc, #16]	; (400738 <pmc_switch_sclk_to_32kxtal+0x34>)
  400726:	601a      	str	r2, [r3, #0]
}
  400728:	370c      	adds	r7, #12
  40072a:	46bd      	mov	sp, r7
  40072c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400730:	4770      	bx	lr
  400732:	bf00      	nop
  400734:	400e1410 	.word	0x400e1410
  400738:	a5000008 	.word	0xa5000008

0040073c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40073c:	b480      	push	{r7}
  40073e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400740:	4b09      	ldr	r3, [pc, #36]	; (400768 <pmc_osc_is_ready_32kxtal+0x2c>)
  400742:	695b      	ldr	r3, [r3, #20]
  400744:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400748:	2b00      	cmp	r3, #0
  40074a:	d007      	beq.n	40075c <pmc_osc_is_ready_32kxtal+0x20>
  40074c:	4b07      	ldr	r3, [pc, #28]	; (40076c <pmc_osc_is_ready_32kxtal+0x30>)
  40074e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400750:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400754:	2b00      	cmp	r3, #0
  400756:	d001      	beq.n	40075c <pmc_osc_is_ready_32kxtal+0x20>
  400758:	2301      	movs	r3, #1
  40075a:	e000      	b.n	40075e <pmc_osc_is_ready_32kxtal+0x22>
  40075c:	2300      	movs	r3, #0
}
  40075e:	4618      	mov	r0, r3
  400760:	46bd      	mov	sp, r7
  400762:	f85d 7b04 	ldr.w	r7, [sp], #4
  400766:	4770      	bx	lr
  400768:	400e1410 	.word	0x400e1410
  40076c:	400e0400 	.word	0x400e0400

00400770 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400770:	b480      	push	{r7}
  400772:	b083      	sub	sp, #12
  400774:	af00      	add	r7, sp, #0
  400776:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400778:	4a18      	ldr	r2, [pc, #96]	; (4007dc <pmc_switch_mainck_to_fastrc+0x6c>)
  40077a:	4b18      	ldr	r3, [pc, #96]	; (4007dc <pmc_switch_mainck_to_fastrc+0x6c>)
  40077c:	6a1b      	ldr	r3, [r3, #32]
  40077e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400782:	f043 0308 	orr.w	r3, r3, #8
  400786:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400788:	bf00      	nop
  40078a:	4b14      	ldr	r3, [pc, #80]	; (4007dc <pmc_switch_mainck_to_fastrc+0x6c>)
  40078c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40078e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400792:	2b00      	cmp	r3, #0
  400794:	d0f9      	beq.n	40078a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400796:	4911      	ldr	r1, [pc, #68]	; (4007dc <pmc_switch_mainck_to_fastrc+0x6c>)
  400798:	4b10      	ldr	r3, [pc, #64]	; (4007dc <pmc_switch_mainck_to_fastrc+0x6c>)
  40079a:	6a1b      	ldr	r3, [r3, #32]
  40079c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4007a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4007a4:	687a      	ldr	r2, [r7, #4]
  4007a6:	4313      	orrs	r3, r2
  4007a8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4007ac:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4007ae:	bf00      	nop
  4007b0:	4b0a      	ldr	r3, [pc, #40]	; (4007dc <pmc_switch_mainck_to_fastrc+0x6c>)
  4007b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4007b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4007b8:	2b00      	cmp	r3, #0
  4007ba:	d0f9      	beq.n	4007b0 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4007bc:	4a07      	ldr	r2, [pc, #28]	; (4007dc <pmc_switch_mainck_to_fastrc+0x6c>)
  4007be:	4b07      	ldr	r3, [pc, #28]	; (4007dc <pmc_switch_mainck_to_fastrc+0x6c>)
  4007c0:	6a1b      	ldr	r3, [r3, #32]
  4007c2:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4007c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4007ca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4007ce:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4007d0:	370c      	adds	r7, #12
  4007d2:	46bd      	mov	sp, r7
  4007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007d8:	4770      	bx	lr
  4007da:	bf00      	nop
  4007dc:	400e0400 	.word	0x400e0400

004007e0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4007e0:	b480      	push	{r7}
  4007e2:	b083      	sub	sp, #12
  4007e4:	af00      	add	r7, sp, #0
  4007e6:	6078      	str	r0, [r7, #4]
  4007e8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4007ea:	687b      	ldr	r3, [r7, #4]
  4007ec:	2b00      	cmp	r3, #0
  4007ee:	d008      	beq.n	400802 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4007f0:	4916      	ldr	r1, [pc, #88]	; (40084c <pmc_switch_mainck_to_xtal+0x6c>)
  4007f2:	4b16      	ldr	r3, [pc, #88]	; (40084c <pmc_switch_mainck_to_xtal+0x6c>)
  4007f4:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4007f6:	4a16      	ldr	r2, [pc, #88]	; (400850 <pmc_switch_mainck_to_xtal+0x70>)
  4007f8:	401a      	ands	r2, r3
  4007fa:	4b16      	ldr	r3, [pc, #88]	; (400854 <pmc_switch_mainck_to_xtal+0x74>)
  4007fc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4007fe:	620b      	str	r3, [r1, #32]
  400800:	e01e      	b.n	400840 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400802:	4912      	ldr	r1, [pc, #72]	; (40084c <pmc_switch_mainck_to_xtal+0x6c>)
  400804:	4b11      	ldr	r3, [pc, #68]	; (40084c <pmc_switch_mainck_to_xtal+0x6c>)
  400806:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400808:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40080c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400810:	683a      	ldr	r2, [r7, #0]
  400812:	0212      	lsls	r2, r2, #8
  400814:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400816:	4313      	orrs	r3, r2
  400818:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40081c:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400820:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400822:	bf00      	nop
  400824:	4b09      	ldr	r3, [pc, #36]	; (40084c <pmc_switch_mainck_to_xtal+0x6c>)
  400826:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400828:	f003 0301 	and.w	r3, r3, #1
  40082c:	2b00      	cmp	r3, #0
  40082e:	d0f9      	beq.n	400824 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400830:	4a06      	ldr	r2, [pc, #24]	; (40084c <pmc_switch_mainck_to_xtal+0x6c>)
  400832:	4b06      	ldr	r3, [pc, #24]	; (40084c <pmc_switch_mainck_to_xtal+0x6c>)
  400834:	6a1b      	ldr	r3, [r3, #32]
  400836:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40083a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40083e:	6213      	str	r3, [r2, #32]
	}
}
  400840:	370c      	adds	r7, #12
  400842:	46bd      	mov	sp, r7
  400844:	f85d 7b04 	ldr.w	r7, [sp], #4
  400848:	4770      	bx	lr
  40084a:	bf00      	nop
  40084c:	400e0400 	.word	0x400e0400
  400850:	fec8fffc 	.word	0xfec8fffc
  400854:	01370002 	.word	0x01370002

00400858 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400858:	b480      	push	{r7}
  40085a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40085c:	4b04      	ldr	r3, [pc, #16]	; (400870 <pmc_osc_is_ready_mainck+0x18>)
  40085e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400860:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400864:	4618      	mov	r0, r3
  400866:	46bd      	mov	sp, r7
  400868:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086c:	4770      	bx	lr
  40086e:	bf00      	nop
  400870:	400e0400 	.word	0x400e0400

00400874 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400874:	b480      	push	{r7}
  400876:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400878:	4b03      	ldr	r3, [pc, #12]	; (400888 <pmc_disable_pllack+0x14>)
  40087a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40087e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400880:	46bd      	mov	sp, r7
  400882:	f85d 7b04 	ldr.w	r7, [sp], #4
  400886:	4770      	bx	lr
  400888:	400e0400 	.word	0x400e0400

0040088c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40088c:	b480      	push	{r7}
  40088e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400890:	4b04      	ldr	r3, [pc, #16]	; (4008a4 <pmc_is_locked_pllack+0x18>)
  400892:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400894:	f003 0302 	and.w	r3, r3, #2
}
  400898:	4618      	mov	r0, r3
  40089a:	46bd      	mov	sp, r7
  40089c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a0:	4770      	bx	lr
  4008a2:	bf00      	nop
  4008a4:	400e0400 	.word	0x400e0400

004008a8 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4008a8:	b480      	push	{r7}
  4008aa:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4008ac:	4b03      	ldr	r3, [pc, #12]	; (4008bc <pmc_disable_pllbck+0x14>)
  4008ae:	2200      	movs	r2, #0
  4008b0:	62da      	str	r2, [r3, #44]	; 0x2c
}
  4008b2:	46bd      	mov	sp, r7
  4008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008b8:	4770      	bx	lr
  4008ba:	bf00      	nop
  4008bc:	400e0400 	.word	0x400e0400

004008c0 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  4008c0:	b480      	push	{r7}
  4008c2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  4008c4:	4b04      	ldr	r3, [pc, #16]	; (4008d8 <pmc_is_locked_pllbck+0x18>)
  4008c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008c8:	f003 0304 	and.w	r3, r3, #4
}
  4008cc:	4618      	mov	r0, r3
  4008ce:	46bd      	mov	sp, r7
  4008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008d4:	4770      	bx	lr
  4008d6:	bf00      	nop
  4008d8:	400e0400 	.word	0x400e0400

004008dc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4008dc:	b480      	push	{r7}
  4008de:	b083      	sub	sp, #12
  4008e0:	af00      	add	r7, sp, #0
  4008e2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4008e4:	687b      	ldr	r3, [r7, #4]
  4008e6:	2b22      	cmp	r3, #34	; 0x22
  4008e8:	d901      	bls.n	4008ee <pmc_enable_periph_clk+0x12>
		return 1;
  4008ea:	2301      	movs	r3, #1
  4008ec:	e02f      	b.n	40094e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4008ee:	687b      	ldr	r3, [r7, #4]
  4008f0:	2b1f      	cmp	r3, #31
  4008f2:	d813      	bhi.n	40091c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4008f4:	4b19      	ldr	r3, [pc, #100]	; (40095c <pmc_enable_periph_clk+0x80>)
  4008f6:	699a      	ldr	r2, [r3, #24]
  4008f8:	687b      	ldr	r3, [r7, #4]
  4008fa:	2101      	movs	r1, #1
  4008fc:	fa01 f303 	lsl.w	r3, r1, r3
  400900:	401a      	ands	r2, r3
  400902:	687b      	ldr	r3, [r7, #4]
  400904:	2101      	movs	r1, #1
  400906:	fa01 f303 	lsl.w	r3, r1, r3
  40090a:	429a      	cmp	r2, r3
  40090c:	d01e      	beq.n	40094c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40090e:	4a13      	ldr	r2, [pc, #76]	; (40095c <pmc_enable_periph_clk+0x80>)
  400910:	687b      	ldr	r3, [r7, #4]
  400912:	2101      	movs	r1, #1
  400914:	fa01 f303 	lsl.w	r3, r1, r3
  400918:	6113      	str	r3, [r2, #16]
  40091a:	e017      	b.n	40094c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40091c:	687b      	ldr	r3, [r7, #4]
  40091e:	3b20      	subs	r3, #32
  400920:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400922:	4b0e      	ldr	r3, [pc, #56]	; (40095c <pmc_enable_periph_clk+0x80>)
  400924:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400928:	687b      	ldr	r3, [r7, #4]
  40092a:	2101      	movs	r1, #1
  40092c:	fa01 f303 	lsl.w	r3, r1, r3
  400930:	401a      	ands	r2, r3
  400932:	687b      	ldr	r3, [r7, #4]
  400934:	2101      	movs	r1, #1
  400936:	fa01 f303 	lsl.w	r3, r1, r3
  40093a:	429a      	cmp	r2, r3
  40093c:	d006      	beq.n	40094c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40093e:	4a07      	ldr	r2, [pc, #28]	; (40095c <pmc_enable_periph_clk+0x80>)
  400940:	687b      	ldr	r3, [r7, #4]
  400942:	2101      	movs	r1, #1
  400944:	fa01 f303 	lsl.w	r3, r1, r3
  400948:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40094c:	2300      	movs	r3, #0
}
  40094e:	4618      	mov	r0, r3
  400950:	370c      	adds	r7, #12
  400952:	46bd      	mov	sp, r7
  400954:	f85d 7b04 	ldr.w	r7, [sp], #4
  400958:	4770      	bx	lr
  40095a:	bf00      	nop
  40095c:	400e0400 	.word	0x400e0400

00400960 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400960:	b480      	push	{r7}
  400962:	b087      	sub	sp, #28
  400964:	af00      	add	r7, sp, #0
  400966:	60f8      	str	r0, [r7, #12]
  400968:	60b9      	str	r1, [r7, #8]
  40096a:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40096c:	68bb      	ldr	r3, [r7, #8]
  40096e:	019b      	lsls	r3, r3, #6
  400970:	68fa      	ldr	r2, [r7, #12]
  400972:	4413      	add	r3, r2
  400974:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400976:	697b      	ldr	r3, [r7, #20]
  400978:	2202      	movs	r2, #2
  40097a:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40097c:	697b      	ldr	r3, [r7, #20]
  40097e:	f04f 32ff 	mov.w	r2, #4294967295
  400982:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400984:	697b      	ldr	r3, [r7, #20]
  400986:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400988:	697b      	ldr	r3, [r7, #20]
  40098a:	687a      	ldr	r2, [r7, #4]
  40098c:	605a      	str	r2, [r3, #4]
}
  40098e:	371c      	adds	r7, #28
  400990:	46bd      	mov	sp, r7
  400992:	f85d 7b04 	ldr.w	r7, [sp], #4
  400996:	4770      	bx	lr

00400998 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400998:	b480      	push	{r7}
  40099a:	b083      	sub	sp, #12
  40099c:	af00      	add	r7, sp, #0
  40099e:	6078      	str	r0, [r7, #4]
  4009a0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4009a2:	687a      	ldr	r2, [r7, #4]
  4009a4:	683b      	ldr	r3, [r7, #0]
  4009a6:	019b      	lsls	r3, r3, #6
  4009a8:	4413      	add	r3, r2
  4009aa:	2205      	movs	r2, #5
  4009ac:	601a      	str	r2, [r3, #0]
}
  4009ae:	370c      	adds	r7, #12
  4009b0:	46bd      	mov	sp, r7
  4009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009b6:	4770      	bx	lr

004009b8 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4009b8:	b480      	push	{r7}
  4009ba:	b085      	sub	sp, #20
  4009bc:	af00      	add	r7, sp, #0
  4009be:	60f8      	str	r0, [r7, #12]
  4009c0:	60b9      	str	r1, [r7, #8]
  4009c2:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4009c4:	68fa      	ldr	r2, [r7, #12]
  4009c6:	68bb      	ldr	r3, [r7, #8]
  4009c8:	019b      	lsls	r3, r3, #6
  4009ca:	4413      	add	r3, r2
  4009cc:	3318      	adds	r3, #24
  4009ce:	687a      	ldr	r2, [r7, #4]
  4009d0:	605a      	str	r2, [r3, #4]
}
  4009d2:	3714      	adds	r7, #20
  4009d4:	46bd      	mov	sp, r7
  4009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009da:	4770      	bx	lr

004009dc <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4009dc:	b480      	push	{r7}
  4009de:	b087      	sub	sp, #28
  4009e0:	af00      	add	r7, sp, #0
  4009e2:	60f8      	str	r0, [r7, #12]
  4009e4:	60b9      	str	r1, [r7, #8]
  4009e6:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4009e8:	68bb      	ldr	r3, [r7, #8]
  4009ea:	019b      	lsls	r3, r3, #6
  4009ec:	68fa      	ldr	r2, [r7, #12]
  4009ee:	4413      	add	r3, r2
  4009f0:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4009f2:	697b      	ldr	r3, [r7, #20]
  4009f4:	687a      	ldr	r2, [r7, #4]
  4009f6:	625a      	str	r2, [r3, #36]	; 0x24
}
  4009f8:	371c      	adds	r7, #28
  4009fa:	46bd      	mov	sp, r7
  4009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a00:	4770      	bx	lr
  400a02:	bf00      	nop

00400a04 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400a04:	b580      	push	{r7, lr}
  400a06:	b084      	sub	sp, #16
  400a08:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  400a0a:	4b27      	ldr	r3, [pc, #156]	; (400aa8 <Reset_Handler+0xa4>)
  400a0c:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  400a0e:	4b27      	ldr	r3, [pc, #156]	; (400aac <Reset_Handler+0xa8>)
  400a10:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  400a12:	68fa      	ldr	r2, [r7, #12]
  400a14:	68bb      	ldr	r3, [r7, #8]
  400a16:	429a      	cmp	r2, r3
  400a18:	d90d      	bls.n	400a36 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  400a1a:	e007      	b.n	400a2c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  400a1c:	68bb      	ldr	r3, [r7, #8]
  400a1e:	1d1a      	adds	r2, r3, #4
  400a20:	60ba      	str	r2, [r7, #8]
  400a22:	68fa      	ldr	r2, [r7, #12]
  400a24:	1d11      	adds	r1, r2, #4
  400a26:	60f9      	str	r1, [r7, #12]
  400a28:	6812      	ldr	r2, [r2, #0]
  400a2a:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400a2c:	68bb      	ldr	r3, [r7, #8]
  400a2e:	4a20      	ldr	r2, [pc, #128]	; (400ab0 <Reset_Handler+0xac>)
  400a30:	4293      	cmp	r3, r2
  400a32:	d3f3      	bcc.n	400a1c <Reset_Handler+0x18>
  400a34:	e020      	b.n	400a78 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400a36:	68fa      	ldr	r2, [r7, #12]
  400a38:	68bb      	ldr	r3, [r7, #8]
  400a3a:	429a      	cmp	r2, r3
  400a3c:	d21c      	bcs.n	400a78 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400a3e:	4a1c      	ldr	r2, [pc, #112]	; (400ab0 <Reset_Handler+0xac>)
  400a40:	4b1a      	ldr	r3, [pc, #104]	; (400aac <Reset_Handler+0xa8>)
  400a42:	1ad3      	subs	r3, r2, r3
  400a44:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400a46:	68fa      	ldr	r2, [r7, #12]
  400a48:	687b      	ldr	r3, [r7, #4]
  400a4a:	4413      	add	r3, r2
  400a4c:	3b04      	subs	r3, #4
  400a4e:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  400a50:	68ba      	ldr	r2, [r7, #8]
  400a52:	687b      	ldr	r3, [r7, #4]
  400a54:	4413      	add	r3, r2
  400a56:	3b04      	subs	r3, #4
  400a58:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  400a5a:	e00a      	b.n	400a72 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  400a5c:	68bb      	ldr	r3, [r7, #8]
  400a5e:	1f1a      	subs	r2, r3, #4
  400a60:	60ba      	str	r2, [r7, #8]
  400a62:	68fa      	ldr	r2, [r7, #12]
  400a64:	1f11      	subs	r1, r2, #4
  400a66:	60f9      	str	r1, [r7, #12]
  400a68:	6812      	ldr	r2, [r2, #0]
  400a6a:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400a6c:	687b      	ldr	r3, [r7, #4]
  400a6e:	3b04      	subs	r3, #4
  400a70:	607b      	str	r3, [r7, #4]
  400a72:	687b      	ldr	r3, [r7, #4]
  400a74:	2b00      	cmp	r3, #0
  400a76:	d1f1      	bne.n	400a5c <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400a78:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400a7a:	4b0e      	ldr	r3, [pc, #56]	; (400ab4 <Reset_Handler+0xb0>)
  400a7c:	60bb      	str	r3, [r7, #8]
  400a7e:	e004      	b.n	400a8a <Reset_Handler+0x86>
		*pDest++ = 0;
  400a80:	68bb      	ldr	r3, [r7, #8]
  400a82:	1d1a      	adds	r2, r3, #4
  400a84:	60ba      	str	r2, [r7, #8]
  400a86:	2200      	movs	r2, #0
  400a88:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400a8a:	68bb      	ldr	r3, [r7, #8]
  400a8c:	4a0a      	ldr	r2, [pc, #40]	; (400ab8 <Reset_Handler+0xb4>)
  400a8e:	4293      	cmp	r3, r2
  400a90:	d3f6      	bcc.n	400a80 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  400a92:	4b0a      	ldr	r3, [pc, #40]	; (400abc <Reset_Handler+0xb8>)
  400a94:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  400a96:	4a0a      	ldr	r2, [pc, #40]	; (400ac0 <Reset_Handler+0xbc>)
  400a98:	68fb      	ldr	r3, [r7, #12]
  400a9a:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  400a9c:	4b09      	ldr	r3, [pc, #36]	; (400ac4 <Reset_Handler+0xc0>)
  400a9e:	4798      	blx	r3

	/* Branch to main function */
	main();
  400aa0:	4b09      	ldr	r3, [pc, #36]	; (400ac8 <Reset_Handler+0xc4>)
  400aa2:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  400aa4:	e7fe      	b.n	400aa4 <Reset_Handler+0xa0>
  400aa6:	bf00      	nop
  400aa8:	00401060 	.word	0x00401060
  400aac:	20000000 	.word	0x20000000
  400ab0:	20000430 	.word	0x20000430
  400ab4:	20000430 	.word	0x20000430
  400ab8:	200004c4 	.word	0x200004c4
  400abc:	00400000 	.word	0x00400000
  400ac0:	e000ed00 	.word	0xe000ed00
  400ac4:	00400ef5 	.word	0x00400ef5
  400ac8:	00400ea5 	.word	0x00400ea5

00400acc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400acc:	b480      	push	{r7}
  400ace:	af00      	add	r7, sp, #0
	while (1) {
	}
  400ad0:	e7fe      	b.n	400ad0 <Dummy_Handler+0x4>
  400ad2:	bf00      	nop

00400ad4 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  400ad4:	b480      	push	{r7}
  400ad6:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400ad8:	4b5d      	ldr	r3, [pc, #372]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400adc:	f003 0303 	and.w	r3, r3, #3
  400ae0:	2b03      	cmp	r3, #3
  400ae2:	f200 8096 	bhi.w	400c12 <SystemCoreClockUpdate+0x13e>
  400ae6:	a201      	add	r2, pc, #4	; (adr r2, 400aec <SystemCoreClockUpdate+0x18>)
  400ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400aec:	00400afd 	.word	0x00400afd
  400af0:	00400b1d 	.word	0x00400b1d
  400af4:	00400b67 	.word	0x00400b67
  400af8:	00400b67 	.word	0x00400b67
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400afc:	4b55      	ldr	r3, [pc, #340]	; (400c54 <SystemCoreClockUpdate+0x180>)
  400afe:	695b      	ldr	r3, [r3, #20]
  400b00:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b04:	2b00      	cmp	r3, #0
  400b06:	d004      	beq.n	400b12 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400b08:	4b53      	ldr	r3, [pc, #332]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b0a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b0e:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  400b10:	e080      	b.n	400c14 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400b12:	4b51      	ldr	r3, [pc, #324]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b14:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400b18:	601a      	str	r2, [r3, #0]
			}
		break;
  400b1a:	e07b      	b.n	400c14 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400b1c:	4b4c      	ldr	r3, [pc, #304]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400b1e:	6a1b      	ldr	r3, [r3, #32]
  400b20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400b24:	2b00      	cmp	r3, #0
  400b26:	d003      	beq.n	400b30 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400b28:	4b4b      	ldr	r3, [pc, #300]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b2a:	4a4c      	ldr	r2, [pc, #304]	; (400c5c <SystemCoreClockUpdate+0x188>)
  400b2c:	601a      	str	r2, [r3, #0]
  400b2e:	e019      	b.n	400b64 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b30:	4b49      	ldr	r3, [pc, #292]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b32:	4a4b      	ldr	r2, [pc, #300]	; (400c60 <SystemCoreClockUpdate+0x18c>)
  400b34:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400b36:	4b46      	ldr	r3, [pc, #280]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400b38:	6a1b      	ldr	r3, [r3, #32]
  400b3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b3e:	2b10      	cmp	r3, #16
  400b40:	d008      	beq.n	400b54 <SystemCoreClockUpdate+0x80>
  400b42:	2b20      	cmp	r3, #32
  400b44:	d00a      	beq.n	400b5c <SystemCoreClockUpdate+0x88>
  400b46:	2b00      	cmp	r3, #0
  400b48:	d000      	beq.n	400b4c <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  400b4a:	e00b      	b.n	400b64 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b4c:	4b42      	ldr	r3, [pc, #264]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b4e:	4a44      	ldr	r2, [pc, #272]	; (400c60 <SystemCoreClockUpdate+0x18c>)
  400b50:	601a      	str	r2, [r3, #0]
			break;
  400b52:	e007      	b.n	400b64 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400b54:	4b40      	ldr	r3, [pc, #256]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b56:	4a43      	ldr	r2, [pc, #268]	; (400c64 <SystemCoreClockUpdate+0x190>)
  400b58:	601a      	str	r2, [r3, #0]
			break;
  400b5a:	e003      	b.n	400b64 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400b5c:	4b3e      	ldr	r3, [pc, #248]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b5e:	4a3f      	ldr	r2, [pc, #252]	; (400c5c <SystemCoreClockUpdate+0x188>)
  400b60:	601a      	str	r2, [r3, #0]
			break;
  400b62:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  400b64:	e056      	b.n	400c14 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400b66:	4b3a      	ldr	r3, [pc, #232]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400b68:	6a1b      	ldr	r3, [r3, #32]
  400b6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400b6e:	2b00      	cmp	r3, #0
  400b70:	d003      	beq.n	400b7a <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400b72:	4b39      	ldr	r3, [pc, #228]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b74:	4a39      	ldr	r2, [pc, #228]	; (400c5c <SystemCoreClockUpdate+0x188>)
  400b76:	601a      	str	r2, [r3, #0]
  400b78:	e019      	b.n	400bae <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b7a:	4b37      	ldr	r3, [pc, #220]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b7c:	4a38      	ldr	r2, [pc, #224]	; (400c60 <SystemCoreClockUpdate+0x18c>)
  400b7e:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400b80:	4b33      	ldr	r3, [pc, #204]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400b82:	6a1b      	ldr	r3, [r3, #32]
  400b84:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b88:	2b10      	cmp	r3, #16
  400b8a:	d008      	beq.n	400b9e <SystemCoreClockUpdate+0xca>
  400b8c:	2b20      	cmp	r3, #32
  400b8e:	d00a      	beq.n	400ba6 <SystemCoreClockUpdate+0xd2>
  400b90:	2b00      	cmp	r3, #0
  400b92:	d000      	beq.n	400b96 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  400b94:	e00b      	b.n	400bae <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b96:	4b30      	ldr	r3, [pc, #192]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400b98:	4a31      	ldr	r2, [pc, #196]	; (400c60 <SystemCoreClockUpdate+0x18c>)
  400b9a:	601a      	str	r2, [r3, #0]
					break;
  400b9c:	e007      	b.n	400bae <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400b9e:	4b2e      	ldr	r3, [pc, #184]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400ba0:	4a30      	ldr	r2, [pc, #192]	; (400c64 <SystemCoreClockUpdate+0x190>)
  400ba2:	601a      	str	r2, [r3, #0]
					break;
  400ba4:	e003      	b.n	400bae <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400ba6:	4b2c      	ldr	r3, [pc, #176]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400ba8:	4a2c      	ldr	r2, [pc, #176]	; (400c5c <SystemCoreClockUpdate+0x188>)
  400baa:	601a      	str	r2, [r3, #0]
					break;
  400bac:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400bae:	4b28      	ldr	r3, [pc, #160]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bb2:	f003 0303 	and.w	r3, r3, #3
  400bb6:	2b02      	cmp	r3, #2
  400bb8:	d115      	bne.n	400be6 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400bba:	4b25      	ldr	r3, [pc, #148]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400bbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400bbe:	4b2a      	ldr	r3, [pc, #168]	; (400c68 <SystemCoreClockUpdate+0x194>)
  400bc0:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  400bc2:	0c1b      	lsrs	r3, r3, #16
  400bc4:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400bc6:	4a24      	ldr	r2, [pc, #144]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400bc8:	6812      	ldr	r2, [r2, #0]
  400bca:	fb02 f303 	mul.w	r3, r2, r3
  400bce:	4a22      	ldr	r2, [pc, #136]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400bd0:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400bd2:	4b1f      	ldr	r3, [pc, #124]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  400bd6:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400bd8:	4a1f      	ldr	r2, [pc, #124]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400bda:	6812      	ldr	r2, [r2, #0]
  400bdc:	fbb2 f3f3 	udiv	r3, r2, r3
  400be0:	4a1d      	ldr	r2, [pc, #116]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400be2:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  400be4:	e016      	b.n	400c14 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400be6:	4b1a      	ldr	r3, [pc, #104]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  400bea:	4b1f      	ldr	r3, [pc, #124]	; (400c68 <SystemCoreClockUpdate+0x194>)
  400bec:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400bee:	0c1b      	lsrs	r3, r3, #16
  400bf0:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400bf2:	4a19      	ldr	r2, [pc, #100]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400bf4:	6812      	ldr	r2, [r2, #0]
  400bf6:	fb02 f303 	mul.w	r3, r2, r3
  400bfa:	4a17      	ldr	r2, [pc, #92]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400bfc:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400bfe:	4b14      	ldr	r3, [pc, #80]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  400c02:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400c04:	4a14      	ldr	r2, [pc, #80]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400c06:	6812      	ldr	r2, [r2, #0]
  400c08:	fbb2 f3f3 	udiv	r3, r2, r3
  400c0c:	4a12      	ldr	r2, [pc, #72]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400c0e:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  400c10:	e000      	b.n	400c14 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  400c12:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400c14:	4b0e      	ldr	r3, [pc, #56]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c18:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c1c:	2b70      	cmp	r3, #112	; 0x70
  400c1e:	d108      	bne.n	400c32 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  400c20:	4b0d      	ldr	r3, [pc, #52]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400c22:	681b      	ldr	r3, [r3, #0]
  400c24:	4a11      	ldr	r2, [pc, #68]	; (400c6c <SystemCoreClockUpdate+0x198>)
  400c26:	fba2 2303 	umull	r2, r3, r2, r3
  400c2a:	085b      	lsrs	r3, r3, #1
  400c2c:	4a0a      	ldr	r2, [pc, #40]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400c2e:	6013      	str	r3, [r2, #0]
  400c30:	e009      	b.n	400c46 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400c32:	4b07      	ldr	r3, [pc, #28]	; (400c50 <SystemCoreClockUpdate+0x17c>)
  400c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c36:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c3a:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400c3c:	4b06      	ldr	r3, [pc, #24]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400c3e:	681b      	ldr	r3, [r3, #0]
  400c40:	40d3      	lsrs	r3, r2
  400c42:	4a05      	ldr	r2, [pc, #20]	; (400c58 <SystemCoreClockUpdate+0x184>)
  400c44:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  400c46:	46bd      	mov	sp, r7
  400c48:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c4c:	4770      	bx	lr
  400c4e:	bf00      	nop
  400c50:	400e0400 	.word	0x400e0400
  400c54:	400e1410 	.word	0x400e1410
  400c58:	20000000 	.word	0x20000000
  400c5c:	00b71b00 	.word	0x00b71b00
  400c60:	003d0900 	.word	0x003d0900
  400c64:	007a1200 	.word	0x007a1200
  400c68:	07ff0000 	.word	0x07ff0000
  400c6c:	aaaaaaab 	.word	0xaaaaaaab

00400c70 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  400c70:	b480      	push	{r7}
  400c72:	b083      	sub	sp, #12
  400c74:	af00      	add	r7, sp, #0
  400c76:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400c78:	687b      	ldr	r3, [r7, #4]
  400c7a:	4a22      	ldr	r2, [pc, #136]	; (400d04 <system_init_flash+0x94>)
  400c7c:	4293      	cmp	r3, r2
  400c7e:	d808      	bhi.n	400c92 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c80:	4b21      	ldr	r3, [pc, #132]	; (400d08 <system_init_flash+0x98>)
  400c82:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400c86:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c88:	4b20      	ldr	r3, [pc, #128]	; (400d0c <system_init_flash+0x9c>)
  400c8a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400c8e:	601a      	str	r2, [r3, #0]
  400c90:	e033      	b.n	400cfa <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400c92:	687b      	ldr	r3, [r7, #4]
  400c94:	4a1e      	ldr	r2, [pc, #120]	; (400d10 <system_init_flash+0xa0>)
  400c96:	4293      	cmp	r3, r2
  400c98:	d806      	bhi.n	400ca8 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400c9a:	4b1b      	ldr	r3, [pc, #108]	; (400d08 <system_init_flash+0x98>)
  400c9c:	4a1d      	ldr	r2, [pc, #116]	; (400d14 <system_init_flash+0xa4>)
  400c9e:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ca0:	4b1a      	ldr	r3, [pc, #104]	; (400d0c <system_init_flash+0x9c>)
  400ca2:	4a1c      	ldr	r2, [pc, #112]	; (400d14 <system_init_flash+0xa4>)
  400ca4:	601a      	str	r2, [r3, #0]
  400ca6:	e028      	b.n	400cfa <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400ca8:	687b      	ldr	r3, [r7, #4]
  400caa:	4a1b      	ldr	r2, [pc, #108]	; (400d18 <system_init_flash+0xa8>)
  400cac:	4293      	cmp	r3, r2
  400cae:	d806      	bhi.n	400cbe <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400cb0:	4b15      	ldr	r3, [pc, #84]	; (400d08 <system_init_flash+0x98>)
  400cb2:	4a1a      	ldr	r2, [pc, #104]	; (400d1c <system_init_flash+0xac>)
  400cb4:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400cb6:	4b15      	ldr	r3, [pc, #84]	; (400d0c <system_init_flash+0x9c>)
  400cb8:	4a18      	ldr	r2, [pc, #96]	; (400d1c <system_init_flash+0xac>)
  400cba:	601a      	str	r2, [r3, #0]
  400cbc:	e01d      	b.n	400cfa <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400cbe:	687b      	ldr	r3, [r7, #4]
  400cc0:	4a17      	ldr	r2, [pc, #92]	; (400d20 <system_init_flash+0xb0>)
  400cc2:	4293      	cmp	r3, r2
  400cc4:	d806      	bhi.n	400cd4 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400cc6:	4b10      	ldr	r3, [pc, #64]	; (400d08 <system_init_flash+0x98>)
  400cc8:	4a16      	ldr	r2, [pc, #88]	; (400d24 <system_init_flash+0xb4>)
  400cca:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400ccc:	4b0f      	ldr	r3, [pc, #60]	; (400d0c <system_init_flash+0x9c>)
  400cce:	4a15      	ldr	r2, [pc, #84]	; (400d24 <system_init_flash+0xb4>)
  400cd0:	601a      	str	r2, [r3, #0]
  400cd2:	e012      	b.n	400cfa <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400cd4:	687b      	ldr	r3, [r7, #4]
  400cd6:	4a14      	ldr	r2, [pc, #80]	; (400d28 <system_init_flash+0xb8>)
  400cd8:	4293      	cmp	r3, r2
  400cda:	d808      	bhi.n	400cee <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400cdc:	4b0a      	ldr	r3, [pc, #40]	; (400d08 <system_init_flash+0x98>)
  400cde:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400ce2:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400ce4:	4b09      	ldr	r3, [pc, #36]	; (400d0c <system_init_flash+0x9c>)
  400ce6:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400cea:	601a      	str	r2, [r3, #0]
  400cec:	e005      	b.n	400cfa <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400cee:	4b06      	ldr	r3, [pc, #24]	; (400d08 <system_init_flash+0x98>)
  400cf0:	4a0e      	ldr	r2, [pc, #56]	; (400d2c <system_init_flash+0xbc>)
  400cf2:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400cf4:	4b05      	ldr	r3, [pc, #20]	; (400d0c <system_init_flash+0x9c>)
  400cf6:	4a0d      	ldr	r2, [pc, #52]	; (400d2c <system_init_flash+0xbc>)
  400cf8:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  400cfa:	370c      	adds	r7, #12
  400cfc:	46bd      	mov	sp, r7
  400cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d02:	4770      	bx	lr
  400d04:	01312cff 	.word	0x01312cff
  400d08:	400e0a00 	.word	0x400e0a00
  400d0c:	400e0c00 	.word	0x400e0c00
  400d10:	026259ff 	.word	0x026259ff
  400d14:	04000100 	.word	0x04000100
  400d18:	039386ff 	.word	0x039386ff
  400d1c:	04000200 	.word	0x04000200
  400d20:	04c4b3ff 	.word	0x04c4b3ff
  400d24:	04000300 	.word	0x04000300
  400d28:	05f5e0ff 	.word	0x05f5e0ff
  400d2c:	04000500 	.word	0x04000500

00400d30 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400d30:	b480      	push	{r7}
  400d32:	b083      	sub	sp, #12
  400d34:	af00      	add	r7, sp, #0
  400d36:	4603      	mov	r3, r0
  400d38:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400d3a:	4908      	ldr	r1, [pc, #32]	; (400d5c <NVIC_EnableIRQ+0x2c>)
  400d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400d40:	095b      	lsrs	r3, r3, #5
  400d42:	79fa      	ldrb	r2, [r7, #7]
  400d44:	f002 021f 	and.w	r2, r2, #31
  400d48:	2001      	movs	r0, #1
  400d4a:	fa00 f202 	lsl.w	r2, r0, r2
  400d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400d52:	370c      	adds	r7, #12
  400d54:	46bd      	mov	sp, r7
  400d56:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d5a:	4770      	bx	lr
  400d5c:	e000e100 	.word	0xe000e100

00400d60 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400d60:	b480      	push	{r7}
  400d62:	b083      	sub	sp, #12
  400d64:	af00      	add	r7, sp, #0
  400d66:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d68:	687b      	ldr	r3, [r7, #4]
  400d6a:	2b07      	cmp	r3, #7
  400d6c:	d825      	bhi.n	400dba <osc_get_rate+0x5a>
  400d6e:	a201      	add	r2, pc, #4	; (adr r2, 400d74 <osc_get_rate+0x14>)
  400d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d74:	00400d95 	.word	0x00400d95
  400d78:	00400d9b 	.word	0x00400d9b
  400d7c:	00400da1 	.word	0x00400da1
  400d80:	00400da7 	.word	0x00400da7
  400d84:	00400dab 	.word	0x00400dab
  400d88:	00400daf 	.word	0x00400daf
  400d8c:	00400db3 	.word	0x00400db3
  400d90:	00400db7 	.word	0x00400db7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400d94:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400d98:	e010      	b.n	400dbc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400d9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d9e:	e00d      	b.n	400dbc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400da0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400da4:	e00a      	b.n	400dbc <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400da6:	4b08      	ldr	r3, [pc, #32]	; (400dc8 <osc_get_rate+0x68>)
  400da8:	e008      	b.n	400dbc <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400daa:	4b08      	ldr	r3, [pc, #32]	; (400dcc <osc_get_rate+0x6c>)
  400dac:	e006      	b.n	400dbc <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400dae:	4b08      	ldr	r3, [pc, #32]	; (400dd0 <osc_get_rate+0x70>)
  400db0:	e004      	b.n	400dbc <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400db2:	4b07      	ldr	r3, [pc, #28]	; (400dd0 <osc_get_rate+0x70>)
  400db4:	e002      	b.n	400dbc <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400db6:	4b06      	ldr	r3, [pc, #24]	; (400dd0 <osc_get_rate+0x70>)
  400db8:	e000      	b.n	400dbc <osc_get_rate+0x5c>
	}

	return 0;
  400dba:	2300      	movs	r3, #0
}
  400dbc:	4618      	mov	r0, r3
  400dbe:	370c      	adds	r7, #12
  400dc0:	46bd      	mov	sp, r7
  400dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dc6:	4770      	bx	lr
  400dc8:	003d0900 	.word	0x003d0900
  400dcc:	007a1200 	.word	0x007a1200
  400dd0:	00b71b00 	.word	0x00b71b00

00400dd4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400dd4:	b580      	push	{r7, lr}
  400dd6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400dd8:	2006      	movs	r0, #6
  400dda:	4b04      	ldr	r3, [pc, #16]	; (400dec <sysclk_get_main_hz+0x18>)
  400ddc:	4798      	blx	r3
  400dde:	4602      	mov	r2, r0
  400de0:	4613      	mov	r3, r2
  400de2:	009b      	lsls	r3, r3, #2
  400de4:	4413      	add	r3, r2
  400de6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400de8:	4618      	mov	r0, r3
  400dea:	bd80      	pop	{r7, pc}
  400dec:	00400d61 	.word	0x00400d61

00400df0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400df0:	b580      	push	{r7, lr}
  400df2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400df4:	4b02      	ldr	r3, [pc, #8]	; (400e00 <sysclk_get_cpu_hz+0x10>)
  400df6:	4798      	blx	r3
  400df8:	4603      	mov	r3, r0
  400dfa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400dfc:	4618      	mov	r0, r3
  400dfe:	bd80      	pop	{r7, pc}
  400e00:	00400dd5 	.word	0x00400dd5

00400e04 <TC0_Handler>:

/**
 *  Interrupt handler for TC0 interrupt. 
 */
void TC0_Handler(void)
{
  400e04:	b480      	push	{r7}
  400e06:	b083      	sub	sp, #12
  400e08:	af00      	add	r7, sp, #0
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	//ul_dummy = tc_get_status();

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400e0a:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */

}
  400e0c:	370c      	adds	r7, #12
  400e0e:	46bd      	mov	sp, r7
  400e10:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e14:	4770      	bx	lr
  400e16:	bf00      	nop

00400e18 <configure_buttons>:
 *
 *  Configure the PIO as inputs and generate corresponding interrupt when
 *  pressed or released.
 */
static void configure_buttons(void)
{
  400e18:	b480      	push	{r7}
  400e1a:	af00      	add	r7, sp, #0

}
  400e1c:	46bd      	mov	sp, r7
  400e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e22:	4770      	bx	lr

00400e24 <configure_leds>:
 *
 */


static void configure_leds(void)
{
  400e24:	b580      	push	{r7, lr}
  400e26:	af00      	add	r7, sp, #0
pio_set(PIOA,(1<<PIN_LED_BLUE));
  400e28:	4802      	ldr	r0, [pc, #8]	; (400e34 <configure_leds+0x10>)
  400e2a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400e2e:	4b02      	ldr	r3, [pc, #8]	; (400e38 <configure_leds+0x14>)
  400e30:	4798      	blx	r3
}
  400e32:	bd80      	pop	{r7, pc}
  400e34:	400e0e00 	.word	0x400e0e00
  400e38:	004004a1 	.word	0x004004a1

00400e3c <configure_tc>:
/**
 *  Configure Timer Counter 0 to generate an interrupt every 250ms.
 */
// [main_tc_configure]
static void configure_tc(void)
{
  400e3c:	b580      	push	{r7, lr}
  400e3e:	b082      	sub	sp, #8
  400e40:	af00      	add	r7, sp, #0
	/*
	* Aqui atualizamos o clock da cpu que foi configurado em sysclk init
	*
	* O valor atual est'a em : 120_000_000 Hz (120Mhz)
	*/
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  400e42:	4b10      	ldr	r3, [pc, #64]	; (400e84 <configure_tc+0x48>)
  400e44:	4798      	blx	r3
  400e46:	6078      	str	r0, [r7, #4]
    * Parametros : 
    *  1 - ID do periferico
    * 
	*
	*****************************************************************/
	pmc_enable_periph_clk(23);
  400e48:	2017      	movs	r0, #23
  400e4a:	4b0f      	ldr	r3, [pc, #60]	; (400e88 <configure_tc+0x4c>)
  400e4c:	4798      	blx	r3
	*	    TC_CMR_TCCLKS_TIMER_CLOCK3 : Clock selected: internal MCK/32 clock signal 
	*	    TC_CMR_TCCLKS_TIMER_CLOCK4 : Clock selected: internal MCK/128 clock signal
	*	    TC_CMR_TCCLKS_TIMER_CLOCK5 : Clock selected: internal SLCK clock signal 
	*
	*****************************************************************/
	tc_init(TC0,0,TC_CMR_CPCTRG |TC_CMR_TCCLKS_TIMER_CLOCK5);
  400e4e:	480f      	ldr	r0, [pc, #60]	; (400e8c <configure_tc+0x50>)
  400e50:	2100      	movs	r1, #0
  400e52:	f244 0204 	movw	r2, #16388	; 0x4004
  400e56:	4b0e      	ldr	r3, [pc, #56]	; (400e90 <configure_tc+0x54>)
  400e58:	4798      	blx	r3
    * Parametros :
    *   1 - TC a ser configurado (TC0,TC1, ...)
    *   2 - Canal a ser configurado (0,1,2)
    *   3 - Valor para trigger do contador (RC)
    *****************************************************************/
    tc_write_rc(TC0,0,8192);
  400e5a:	480c      	ldr	r0, [pc, #48]	; (400e8c <configure_tc+0x50>)
  400e5c:	2100      	movs	r1, #0
  400e5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400e62:	4b0c      	ldr	r3, [pc, #48]	; (400e94 <configure_tc+0x58>)
  400e64:	4798      	blx	r3
	*	        TC_IER_CPCS  : 	RC Compare 
	*	        TC_IER_LDRAS : 	RA Loading 
	*	        TC_IER_LDRBS : 	RB Loading 
	*	        TC_IER_ETRGS : 	External Trigger 
	*****************************************************************/
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  400e66:	4809      	ldr	r0, [pc, #36]	; (400e8c <configure_tc+0x50>)
  400e68:	2100      	movs	r1, #0
  400e6a:	2210      	movs	r2, #16
  400e6c:	4b0a      	ldr	r3, [pc, #40]	; (400e98 <configure_tc+0x5c>)
  400e6e:	4798      	blx	r3
    * Devemos configurar o NVIC para receber interrupes do TC 
    *
    * Parametros :
    *   1 - ID do perifrico
	*****************************************************************/
	NVIC_EnableIRQ(23);
  400e70:	2017      	movs	r0, #23
  400e72:	4b0a      	ldr	r3, [pc, #40]	; (400e9c <configure_tc+0x60>)
  400e74:	4798      	blx	r3
    *
    * Parametros :
    *   1 - TC
    *   2 - Canal
	*****************************************************************/
    tc_start(TC0,0);
  400e76:	4805      	ldr	r0, [pc, #20]	; (400e8c <configure_tc+0x50>)
  400e78:	2100      	movs	r1, #0
  400e7a:	4b09      	ldr	r3, [pc, #36]	; (400ea0 <configure_tc+0x64>)
  400e7c:	4798      	blx	r3
}
  400e7e:	3708      	adds	r7, #8
  400e80:	46bd      	mov	sp, r7
  400e82:	bd80      	pop	{r7, pc}
  400e84:	00400df1 	.word	0x00400df1
  400e88:	004008dd 	.word	0x004008dd
  400e8c:	40010000 	.word	0x40010000
  400e90:	00400961 	.word	0x00400961
  400e94:	004009b9 	.word	0x004009b9
  400e98:	004009dd 	.word	0x004009dd
  400e9c:	00400d31 	.word	0x00400d31
  400ea0:	00400999 	.word	0x00400999

00400ea4 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void)
{
  400ea4:	b590      	push	{r4, r7, lr}
  400ea6:	b083      	sub	sp, #12
  400ea8:	af02      	add	r7, sp, #8
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  400eaa:	2300      	movs	r3, #0
  400eac:	9300      	str	r3, [sp, #0]
  400eae:	480a      	ldr	r0, [pc, #40]	; (400ed8 <main+0x34>)
  400eb0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400eb4:	2201      	movs	r2, #1
  400eb6:	2300      	movs	r3, #0
  400eb8:	4c08      	ldr	r4, [pc, #32]	; (400edc <main+0x38>)
  400eba:	47a0      	blx	r4
	
	/* Initialize the SAM system */
	sysclk_init();
  400ebc:	4b08      	ldr	r3, [pc, #32]	; (400ee0 <main+0x3c>)
  400ebe:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400ec0:	4b08      	ldr	r3, [pc, #32]	; (400ee4 <main+0x40>)
  400ec2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ec6:	605a      	str	r2, [r3, #4]

	/** Configura o timer */
	configure_tc();
  400ec8:	4b07      	ldr	r3, [pc, #28]	; (400ee8 <main+0x44>)
  400eca:	4798      	blx	r3

    /* Configura Leds */
    configure_leds();
  400ecc:	4b07      	ldr	r3, [pc, #28]	; (400eec <main+0x48>)
  400ece:	4798      	blx	r3
	
	/* Configura os botes */
	configure_buttons();
  400ed0:	4b07      	ldr	r3, [pc, #28]	; (400ef0 <main+0x4c>)
  400ed2:	4798      	blx	r3
    
	while (1) {
		
		/* Entra em modo sleep */
		
	}
  400ed4:	e7fe      	b.n	400ed4 <main+0x30>
  400ed6:	bf00      	nop
  400ed8:	400e0e00 	.word	0x400e0e00
  400edc:	004004bd 	.word	0x004004bd
  400ee0:	00400405 	.word	0x00400405
  400ee4:	400e1450 	.word	0x400e1450
  400ee8:	00400e3d 	.word	0x00400e3d
  400eec:	00400e25 	.word	0x00400e25
  400ef0:	00400e19 	.word	0x00400e19

00400ef4 <__libc_init_array>:
  400ef4:	b570      	push	{r4, r5, r6, lr}
  400ef6:	4e0f      	ldr	r6, [pc, #60]	; (400f34 <__libc_init_array+0x40>)
  400ef8:	4d0f      	ldr	r5, [pc, #60]	; (400f38 <__libc_init_array+0x44>)
  400efa:	1b76      	subs	r6, r6, r5
  400efc:	10b6      	asrs	r6, r6, #2
  400efe:	bf18      	it	ne
  400f00:	2400      	movne	r4, #0
  400f02:	d005      	beq.n	400f10 <__libc_init_array+0x1c>
  400f04:	3401      	adds	r4, #1
  400f06:	f855 3b04 	ldr.w	r3, [r5], #4
  400f0a:	4798      	blx	r3
  400f0c:	42a6      	cmp	r6, r4
  400f0e:	d1f9      	bne.n	400f04 <__libc_init_array+0x10>
  400f10:	4e0a      	ldr	r6, [pc, #40]	; (400f3c <__libc_init_array+0x48>)
  400f12:	4d0b      	ldr	r5, [pc, #44]	; (400f40 <__libc_init_array+0x4c>)
  400f14:	1b76      	subs	r6, r6, r5
  400f16:	f000 f891 	bl	40103c <_init>
  400f1a:	10b6      	asrs	r6, r6, #2
  400f1c:	bf18      	it	ne
  400f1e:	2400      	movne	r4, #0
  400f20:	d006      	beq.n	400f30 <__libc_init_array+0x3c>
  400f22:	3401      	adds	r4, #1
  400f24:	f855 3b04 	ldr.w	r3, [r5], #4
  400f28:	4798      	blx	r3
  400f2a:	42a6      	cmp	r6, r4
  400f2c:	d1f9      	bne.n	400f22 <__libc_init_array+0x2e>
  400f2e:	bd70      	pop	{r4, r5, r6, pc}
  400f30:	bd70      	pop	{r4, r5, r6, pc}
  400f32:	bf00      	nop
  400f34:	00401048 	.word	0x00401048
  400f38:	00401048 	.word	0x00401048
  400f3c:	00401050 	.word	0x00401050
  400f40:	00401048 	.word	0x00401048

00400f44 <register_fini>:
  400f44:	4b02      	ldr	r3, [pc, #8]	; (400f50 <register_fini+0xc>)
  400f46:	b113      	cbz	r3, 400f4e <register_fini+0xa>
  400f48:	4802      	ldr	r0, [pc, #8]	; (400f54 <register_fini+0x10>)
  400f4a:	f000 b805 	b.w	400f58 <atexit>
  400f4e:	4770      	bx	lr
  400f50:	00000000 	.word	0x00000000
  400f54:	00400f65 	.word	0x00400f65

00400f58 <atexit>:
  400f58:	4601      	mov	r1, r0
  400f5a:	2000      	movs	r0, #0
  400f5c:	4602      	mov	r2, r0
  400f5e:	4603      	mov	r3, r0
  400f60:	f000 b816 	b.w	400f90 <__register_exitproc>

00400f64 <__libc_fini_array>:
  400f64:	b538      	push	{r3, r4, r5, lr}
  400f66:	4b08      	ldr	r3, [pc, #32]	; (400f88 <__libc_fini_array+0x24>)
  400f68:	4d08      	ldr	r5, [pc, #32]	; (400f8c <__libc_fini_array+0x28>)
  400f6a:	1aed      	subs	r5, r5, r3
  400f6c:	10ac      	asrs	r4, r5, #2
  400f6e:	bf18      	it	ne
  400f70:	18ed      	addne	r5, r5, r3
  400f72:	d005      	beq.n	400f80 <__libc_fini_array+0x1c>
  400f74:	3c01      	subs	r4, #1
  400f76:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  400f7a:	4798      	blx	r3
  400f7c:	2c00      	cmp	r4, #0
  400f7e:	d1f9      	bne.n	400f74 <__libc_fini_array+0x10>
  400f80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  400f84:	f000 b864 	b.w	401050 <_fini>
  400f88:	0040105c 	.word	0x0040105c
  400f8c:	00401060 	.word	0x00401060

00400f90 <__register_exitproc>:
  400f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400f94:	4c25      	ldr	r4, [pc, #148]	; (40102c <__register_exitproc+0x9c>)
  400f96:	6825      	ldr	r5, [r4, #0]
  400f98:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  400f9c:	4606      	mov	r6, r0
  400f9e:	4688      	mov	r8, r1
  400fa0:	4692      	mov	sl, r2
  400fa2:	4699      	mov	r9, r3
  400fa4:	b3cc      	cbz	r4, 40101a <__register_exitproc+0x8a>
  400fa6:	6860      	ldr	r0, [r4, #4]
  400fa8:	281f      	cmp	r0, #31
  400faa:	dc18      	bgt.n	400fde <__register_exitproc+0x4e>
  400fac:	1c43      	adds	r3, r0, #1
  400fae:	b17e      	cbz	r6, 400fd0 <__register_exitproc+0x40>
  400fb0:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  400fb4:	2101      	movs	r1, #1
  400fb6:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  400fba:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  400fbe:	fa01 f200 	lsl.w	r2, r1, r0
  400fc2:	4317      	orrs	r7, r2
  400fc4:	2e02      	cmp	r6, #2
  400fc6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  400fca:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  400fce:	d01e      	beq.n	40100e <__register_exitproc+0x7e>
  400fd0:	3002      	adds	r0, #2
  400fd2:	6063      	str	r3, [r4, #4]
  400fd4:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  400fd8:	2000      	movs	r0, #0
  400fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400fde:	4b14      	ldr	r3, [pc, #80]	; (401030 <__register_exitproc+0xa0>)
  400fe0:	b303      	cbz	r3, 401024 <__register_exitproc+0x94>
  400fe2:	f44f 70c8 	mov.w	r0, #400	; 0x190
  400fe6:	f3af 8000 	nop.w
  400fea:	4604      	mov	r4, r0
  400fec:	b1d0      	cbz	r0, 401024 <__register_exitproc+0x94>
  400fee:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  400ff2:	2700      	movs	r7, #0
  400ff4:	e880 0088 	stmia.w	r0, {r3, r7}
  400ff8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  400ffc:	4638      	mov	r0, r7
  400ffe:	2301      	movs	r3, #1
  401000:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  401004:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  401008:	2e00      	cmp	r6, #0
  40100a:	d0e1      	beq.n	400fd0 <__register_exitproc+0x40>
  40100c:	e7d0      	b.n	400fb0 <__register_exitproc+0x20>
  40100e:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  401012:	430a      	orrs	r2, r1
  401014:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  401018:	e7da      	b.n	400fd0 <__register_exitproc+0x40>
  40101a:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40101e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401022:	e7c0      	b.n	400fa6 <__register_exitproc+0x16>
  401024:	f04f 30ff 	mov.w	r0, #4294967295
  401028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40102c:	00401038 	.word	0x00401038
  401030:	00000000 	.word	0x00000000
  401034:	00000043 	.word	0x00000043

00401038 <_global_impure_ptr>:
  401038:	20000008                                ... 

0040103c <_init>:
  40103c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40103e:	bf00      	nop
  401040:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401042:	bc08      	pop	{r3}
  401044:	469e      	mov	lr, r3
  401046:	4770      	bx	lr

00401048 <__init_array_start>:
  401048:	00400f45 	.word	0x00400f45

0040104c <__frame_dummy_init_array_entry>:
  40104c:	004000f1                                ..@.

00401050 <_fini>:
  401050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401052:	bf00      	nop
  401054:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401056:	bc08      	pop	{r3}
  401058:	469e      	mov	lr, r3
  40105a:	4770      	bx	lr

0040105c <__fini_array_start>:
  40105c:	004000cd 	.word	0x004000cd
