Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 12 14:46:03 2024
| Host         : DESKTOP-LINHK1M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file QMesaure_tx_control_sets_placed.rpt
| Design       : QMesaure_tx
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_slow_reg_n_0_BUFG |                                    | nolabel_line48/r_Q_value_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_slow_reg_n_0_BUFG | nolabel_line48/r_Q_value_i_1_n_0   |                                    |                1 |              1 |         1.00 |
|  sysclk_IBUF_BUFG      |                                    |                                    |                1 |              2 |         2.00 |
|  clk_slow_reg_n_0_BUFG | nolabel_line48/counter[31]_i_2_n_0 | nolabel_line48/counter[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  sysclk_IBUF_BUFG      |                                    | clk_slow                           |                8 |             31 |         3.88 |
|  clk_slow_reg_n_0_BUFG |                                    |                                    |               15 |             40 |         2.67 |
+------------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+


