$date
	Mon Mar 24 18:56:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # WriteDataM [31:0] $end
$var wire 32 $ ResultW [31:0] $end
$var wire 1 % ResultSrcW $end
$var wire 1 & ResultSrcM $end
$var wire 1 ' ResultSrcE $end
$var wire 1 ( RegWriteW $end
$var wire 1 ) RegWriteM $end
$var wire 1 * RegWriteE $end
$var wire 32 + ReadDataW [31:0] $end
$var wire 5 , RS2_E [4:0] $end
$var wire 5 - RS1_E [4:0] $end
$var wire 5 . RD_W [4:0] $end
$var wire 5 / RD_M [4:0] $end
$var wire 5 0 RD_E [4:0] $end
$var wire 32 1 RD2_E [31:0] $end
$var wire 32 2 RD1_E [31:0] $end
$var wire 32 3 PCTargetE [31:0] $end
$var wire 1 4 PCSrcE $end
$var wire 32 5 PCPlus4W [31:0] $end
$var wire 32 6 PCPlus4M [31:0] $end
$var wire 32 7 PCPlus4E [31:0] $end
$var wire 32 8 PCPlus4D [31:0] $end
$var wire 32 9 PCE [31:0] $end
$var wire 32 : PCD [31:0] $end
$var wire 1 ; MemWriteM $end
$var wire 1 < MemWriteE $end
$var wire 1 = MemReadM $end
$var wire 1 > MemReadE $end
$var wire 32 ? InstrD [31:0] $end
$var wire 32 @ Imm_Ext_E [31:0] $end
$var wire 2 A ForwardBE [1:0] $end
$var wire 2 B ForwardAE [1:0] $end
$var wire 1 C BranchE $end
$var wire 32 D ALU_ResultW [31:0] $end
$var wire 32 E ALU_ResultM [31:0] $end
$var wire 1 F ALUSrcE $end
$var wire 4 G ALUControlE [3:0] $end
$scope module decode_stage $end
$var wire 4 H ALUControlE [3:0] $end
$var wire 1 F ALUSrcE $end
$var wire 1 C BranchE $end
$var wire 32 I Imm_Ext_E [31:0] $end
$var wire 1 > MemReadE $end
$var wire 1 < MemWriteE $end
$var wire 32 J PCE [31:0] $end
$var wire 32 K PCPlus4E [31:0] $end
$var wire 32 L RD1_E [31:0] $end
$var wire 32 M RD2_E [31:0] $end
$var wire 5 N RD_E [4:0] $end
$var wire 5 O RS1_E [4:0] $end
$var wire 5 P RS2_E [4:0] $end
$var wire 1 * RegWriteE $end
$var wire 1 ' ResultSrcE $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 Q ResultW [31:0] $end
$var wire 1 R ResultSrcD $end
$var wire 1 ( RegWriteW $end
$var wire 1 S RegWriteD $end
$var wire 5 T RDW [4:0] $end
$var wire 32 U RD2_D [31:0] $end
$var wire 32 V RD1_D [31:0] $end
$var wire 32 W PCPlus4D [31:0] $end
$var wire 32 X PCD [31:0] $end
$var wire 1 Y MemWriteD $end
$var wire 1 Z MemReadD $end
$var wire 32 [ InstrD [31:0] $end
$var wire 32 \ Imm_Ext_D [31:0] $end
$var wire 1 ] BranchD $end
$var wire 1 ^ ALUSrcD $end
$var wire 4 _ ALUControlD [3:0] $end
$var reg 4 ` ALUControlD_r [3:0] $end
$var reg 1 F ALUSrcD_r $end
$var reg 1 C BranchD_r $end
$var reg 32 a Imm_Ext_D_r [31:0] $end
$var reg 1 b MemReadD_r $end
$var reg 1 c MemWriteD_r $end
$var reg 32 d PCD_r [31:0] $end
$var reg 32 e PCPlus4D_r [31:0] $end
$var reg 32 f RD1_D_r [31:0] $end
$var reg 32 g RD2_D_r [31:0] $end
$var reg 5 h RD_D_r [4:0] $end
$var reg 5 i RS1_D_r [4:0] $end
$var reg 5 j RS2_D_r [4:0] $end
$var reg 1 k RegWriteD_r $end
$var reg 1 l ResultSrcD_r $end
$scope module control $end
$var wire 3 m funct3 [2:0] $end
$var wire 7 n funct7 [6:0] $end
$var wire 7 o opcode [6:0] $end
$var reg 4 p ALUCtl [3:0] $end
$var reg 2 q ALUOp [1:0] $end
$var reg 1 ^ ALUSrc $end
$var reg 1 ] branch $end
$var reg 1 r ctz $end
$var reg 1 Z memRead $end
$var reg 1 Y memWrite $end
$var reg 1 R memtoReg $end
$var reg 1 S regWrite $end
$upscope $end
$scope module m_ImmGen $end
$var wire 32 s inst [31:0] $end
$var reg 32 t imm [31:0] $end
$upscope $end
$scope module m_Register $end
$var wire 1 ! clk $end
$var wire 5 u readReg1 [4:0] $end
$var wire 5 v readReg2 [4:0] $end
$var wire 1 " rst $end
$var wire 5 w writeReg [4:0] $end
$var wire 32 x writeData [31:0] $end
$var wire 1 ( regWrite $end
$var wire 32 y readData2 [31:0] $end
$var wire 32 z readData1 [31:0] $end
$upscope $end
$upscope $end
$scope module execute_stage $end
$var wire 4 { ALUControlE [3:0] $end
$var wire 1 F ALUSrcE $end
$var wire 1 C BranchE $end
$var wire 32 | Imm_Ext_E [31:0] $end
$var wire 1 > MemReadE $end
$var wire 1 = MemReadM $end
$var wire 1 < MemWriteE $end
$var wire 1 ; MemWriteM $end
$var wire 32 } PCE [31:0] $end
$var wire 32 ~ PCPlus4E [31:0] $end
$var wire 32 !" PCPlus4M [31:0] $end
$var wire 1 4 PCSrcE $end
$var wire 32 "" RD1_E [31:0] $end
$var wire 32 #" RD2_E [31:0] $end
$var wire 5 $" RD_E [4:0] $end
$var wire 5 %" RD_M [4:0] $end
$var wire 1 * RegWriteE $end
$var wire 1 ) RegWriteM $end
$var wire 1 ' ResultSrcE $end
$var wire 1 & ResultSrcM $end
$var wire 32 &" WriteDataM [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 '" ZeroE $end
$var wire 32 (" Src_B_interim [31:0] $end
$var wire 32 )" Src_B [31:0] $end
$var wire 32 *" Src_A [31:0] $end
$var wire 32 +" ResultW [31:0] $end
$var wire 32 ," ResultE [31:0] $end
$var wire 32 -" PCTargetE [31:0] $end
$var wire 2 ." ForwardB_E [1:0] $end
$var wire 2 /" ForwardA_E [1:0] $end
$var wire 32 0" ALU_ResultM [31:0] $end
$var reg 1 1" MemReadE_r $end
$var reg 1 2" MemWriteE_r $end
$var reg 32 3" PCPlus4E_r [31:0] $end
$var reg 32 4" RD2_E_r [31:0] $end
$var reg 5 5" RD_E_r [4:0] $end
$var reg 1 ) RegWriteE_r $end
$var reg 32 6" ResultE_r [31:0] $end
$var reg 1 7" ResultSrcE_r $end
$scope module alu $end
$var wire 4 8" ALUCtl [3:0] $end
$var wire 1 '" zero $end
$var wire 1 9" slti $end
$var wire 1 :" slt $end
$var wire 32 ;" B [31:0] $end
$var wire 32 <" A [31:0] $end
$var reg 32 =" ALUOut [31:0] $end
$scope function count_trailing_zeros $end
$upscope $end
$upscope $end
$scope module branch_adder $end
$var wire 32 >" a [31:0] $end
$var wire 32 ?" b [31:0] $end
$var wire 32 @" sum [31:0] $end
$upscope $end
$scope module m_Mux_ALU $end
$var wire 32 A" s1 [31:0] $end
$var wire 1 F sel $end
$var wire 32 B" s0 [31:0] $end
$var wire 32 C" out [31:0] $end
$var parameter 32 D" size $end
$upscope $end
$scope module srca_mux $end
$var wire 32 E" a [31:0] $end
$var wire 32 F" c [31:0] $end
$var wire 2 G" s [1:0] $end
$var wire 32 H" d [31:0] $end
$var wire 32 I" b [31:0] $end
$upscope $end
$scope module srcb_mux $end
$var wire 32 J" a [31:0] $end
$var wire 32 K" c [31:0] $end
$var wire 2 L" s [1:0] $end
$var wire 32 M" d [31:0] $end
$var wire 32 N" b [31:0] $end
$upscope $end
$upscope $end
$scope module fetch_stage $end
$var wire 1 4 branchMuxSel $end
$var wire 32 O" branchTarget [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 P" pco [31:0] $end
$var wire 32 Q" pci [31:0] $end
$var wire 32 R" nextPC [31:0] $end
$var wire 32 S" inst [31:0] $end
$var wire 32 T" PCPlus4D [31:0] $end
$var wire 32 U" PCD [31:0] $end
$var wire 32 V" InstrD [31:0] $end
$var reg 32 W" inst_reg [31:0] $end
$var reg 32 X" nextPC_reg [31:0] $end
$var reg 32 Y" pco_reg [31:0] $end
$scope module m_Adder_1 $end
$var wire 32 Z" b [31:0] $end
$var wire 32 [" sum [31:0] $end
$var wire 32 \" a [31:0] $end
$upscope $end
$scope module m_InstMem $end
$var wire 32 ]" readAddr [31:0] $end
$var wire 32 ^" inst [31:0] $end
$upscope $end
$scope module m_Mux_PC $end
$var wire 32 _" s0 [31:0] $end
$var wire 32 `" s1 [31:0] $end
$var wire 1 4 sel $end
$var wire 32 a" out [31:0] $end
$var parameter 32 b" size $end
$upscope $end
$scope module m_PC $end
$var wire 1 ! clk $end
$var wire 32 c" pc_i [31:0] $end
$var wire 1 " rst $end
$var reg 32 d" pc_o [31:0] $end
$upscope $end
$upscope $end
$scope module hazard_unit_inst $end
$var wire 5 e" RD_M [4:0] $end
$var wire 1 ) RegWriteM $end
$var wire 5 f" Rs1_E [4:0] $end
$var wire 5 g" Rs2_E [4:0] $end
$var wire 1 " rst $end
$var wire 1 ( RegWriteW $end
$var wire 5 h" RD_W [4:0] $end
$var wire 2 i" ForwardBE [1:0] $end
$var wire 2 j" ForwardAE [1:0] $end
$upscope $end
$scope module memory_stage $end
$var wire 32 k" ALU_ResultM [31:0] $end
$var wire 32 l" ALU_ResultW [31:0] $end
$var wire 1 = MemReadM $end
$var wire 1 ; MemWriteM $end
$var wire 32 m" PCPlus4M [31:0] $end
$var wire 32 n" PCPlus4W [31:0] $end
$var wire 5 o" RD_M [4:0] $end
$var wire 5 p" RD_W [4:0] $end
$var wire 32 q" ReadDataW [31:0] $end
$var wire 1 ) RegWriteM $end
$var wire 1 ( RegWriteW $end
$var wire 1 & ResultSrcM $end
$var wire 1 % ResultSrcW $end
$var wire 32 r" WriteDataM [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 s" ReadDataM [31:0] $end
$var reg 32 t" ALU_ResultM_r [31:0] $end
$var reg 32 u" PCPlus4M_r [31:0] $end
$var reg 5 v" RD_M_r [4:0] $end
$var reg 32 w" ReadDataM_r [31:0] $end
$var reg 1 ( RegWriteM_r $end
$var reg 1 % ResultSrcM_r $end
$scope module dmem $end
$var wire 32 x" address [31:0] $end
$var wire 1 ! clk $end
$var wire 1 = memRead $end
$var wire 1 ; memWrite $end
$var wire 1 " rst $end
$var wire 32 y" writeData [31:0] $end
$var reg 32 z" readData [31:0] $end
$upscope $end
$upscope $end
$scope module writeback_stage $end
$var wire 32 {" ALU_ResultW [31:0] $end
$var wire 32 |" PCPlus4W [31:0] $end
$var wire 32 }" ReadDataW [31:0] $end
$var wire 1 % ResultSrcW $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 ~" ResultW [31:0] $end
$scope module m_Mux_WriteData $end
$var wire 32 !# s0 [31:0] $end
$var wire 32 "# s1 [31:0] $end
$var wire 1 % sel $end
$var wire 32 ## out [31:0] $end
$var parameter 32 $# size $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 $#
b100000 b"
b100000 D"
$end
#0
$dumpvars
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
bx d"
bx c"
bx a"
b0 `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
b100 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
bx S"
bx R"
bx Q"
bx P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
0:"
09"
b0 8"
07"
b0 6"
b0 5"
b0 4"
b0 3"
02"
01"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
1'"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
0r
b0 q
b0 p
b0 o
b0 n
b0 m
0l
0k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
0c
0b
b0 a
b0 `
b0 _
0^
0]
b0 \
b0 [
0Z
0Y
b0 X
b0 W
b0 V
b0 U
b0 T
0S
0R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
0F
b0 E
b0 D
0C
b0 B
b0 A
b0 @
b0 ?
0>
0=
0<
0;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
04
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
0*
0)
0(
0'
0&
0%
b0 $
b0 #
0"
1!
$end
#50
0!
#100
b10010011 S"
b10010011 ^"
b100 Q"
b100 a"
b100 c"
b100 R"
b100 ["
b100 _"
b0 P"
b0 \"
b0 ]"
b0 d"
1!
#150
0!
#200
1"
1!
#250
0!
#300
1^
1S
b10011 o
b110010011 S"
b110010011 ^"
b1000 Q"
b1000 a"
b1000 c"
b100 8
b100 W
b100 T"
b10010011 ?
b10010011 [
b10010011 s
b10010011 V"
b1000 R"
b1000 ["
b1000 _"
b100 P"
b100 \"
b100 ]"
b100 d"
b100 X"
b10010011 W"
1!
#350
0!
#400
b1010010011 S"
b1010010011 ^"
b1100 Q"
b1100 a"
b1100 c"
b1000 8
b1000 W
b1000 T"
b100 :
b100 X
b100 U"
b110010011 ?
b110010011 [
b110010011 s
b110010011 V"
b1100 R"
b1100 ["
b1100 _"
b1000 P"
b1000 \"
b1000 ]"
b1000 d"
b100 7
b100 K
b100 ~
b100 e
b1 0
b1 N
b1 $"
b1 h
1F
1*
1k
b1000 X"
b100 Y"
b110010011 W"
1!
#450
0!
#500
b10000000010010011 S"
b10000000010010011 ^"
b10000 Q"
b10000 a"
b10000 c"
b1100 8
b1100 W
b1100 T"
b1000 :
b1000 X
b1000 U"
b1010010011 ?
b1010010011 [
b1010010011 s
b1010010011 V"
b10000 R"
b10000 ["
b10000 _"
b1100 P"
b1100 \"
b1100 ]"
b1100 d"
b1100 X"
b1000 Y"
b1010010011 W"
b1000 7
b1000 K
b1000 ~
b1000 e
b100 3
b100 -"
b100 @"
b100 O"
b100 `"
b100 9
b100 J
b100 d
b100 }
b100 >"
b11 0
b11 N
b11 $"
b11 h
b100 6
b100 !"
b100 m"
b100 3"
b1 /
b1 %"
b1 5"
b1 e"
b1 o"
1)
1!
#550
0!
#600
b10000000 V
b10000000 z
b10 u
b100000000010010011 S"
b100000000010010011 ^"
b10100 Q"
b10100 a"
b10100 c"
b10000 8
b10000 W
b10000 T"
b1100 :
b1100 X
b1100 U"
b10000000010010011 ?
b10000000010010011 [
b10000000010010011 s
b10000000010010011 V"
b10100 R"
b10100 ["
b10100 _"
b10000 P"
b10000 \"
b10000 ]"
b10000 d"
b100 5
b100 n"
b100 |"
b100 u"
b1 .
b1 T
b1 w
b1 h"
b1 p"
b1 v"
1(
b1000 6
b1000 !"
b1000 m"
b1000 3"
b11 /
b11 %"
b11 5"
b11 e"
b11 o"
b1100 7
b1100 K
b1100 ~
b1100 e
b1000 3
b1000 -"
b1000 @"
b1000 O"
b1000 `"
b1000 9
b1000 J
b1000 d
b1000 }
b1000 >"
b101 0
b101 N
b101 $"
b101 h
b10000 X"
b1100 Y"
b10000000010010011 W"
1!
#650
0!
#700
0'"
b0 V
b0 z
b100 u
b10000000 ,"
b10000000 ="
b110000000010010011 S"
b110000000010010011 ^"
b11000 Q"
b11000 a"
b11000 c"
b10100 8
b10100 W
b10100 T"
b10000 :
b10000 X
b10000 U"
b100000000010010011 ?
b100000000010010011 [
b100000000010010011 s
b100000000010010011 V"
b10000000 *"
b10000000 <"
b10000000 H"
b11000 R"
b11000 ["
b11000 _"
b10100 P"
b10100 \"
b10100 ]"
b10100 d"
b10100 X"
b10000 Y"
b100000000010010011 W"
b10 -
b10 O
b10 i
b10 f"
b10000 7
b10000 K
b10000 ~
b10000 e
b1100 3
b1100 -"
b1100 @"
b1100 O"
b1100 `"
b1100 9
b1100 J
b1100 d
b1100 }
b1100 >"
b1 0
b1 N
b1 $"
b1 h
b10000000 2
b10000000 L
b10000000 f
b10000000 ""
b10000000 E"
b1100 6
b1100 !"
b1100 m"
b1100 3"
b101 /
b101 %"
b101 5"
b101 e"
b101 o"
b1000 5
b1000 n"
b1000 |"
b1000 u"
b11 .
b11 T
b11 w
b11 h"
b11 p"
b11 v"
1!
#750
0!
#800
1'"
b0 ,"
b0 ="
b110 u
b10000010110011 S"
b10000010110011 ^"
b11100 Q"
b11100 a"
b11100 c"
b0 *"
b0 <"
b0 H"
b11000 8
b11000 W
b11000 T"
b10100 :
b10100 X
b10100 U"
b110000000010010011 ?
b110000000010010011 [
b110000000010010011 s
b110000000010010011 V"
b11100 R"
b11100 ["
b11100 _"
b11000 P"
b11000 \"
b11000 ]"
b11000 d"
b1100 5
b1100 n"
b1100 |"
b1100 u"
b101 .
b101 T
b101 w
b101 h"
b101 p"
b101 v"
b10000000 E
b10000000 0"
b10000000 6"
b10000000 F"
b10000000 K"
b10000000 k"
b10000000 x"
b10000 6
b10000 !"
b10000 m"
b10000 3"
b1 /
b1 %"
b1 5"
b1 e"
b1 o"
b100 -
b100 O
b100 i
b100 f"
b10100 7
b10100 K
b10100 ~
b10100 e
b10000 3
b10000 -"
b10000 @"
b10000 O"
b10000 `"
b10000 9
b10000 J
b10000 d
b10000 }
b10000 >"
b0 2
b0 L
b0 f
b0 ""
b0 E"
b11000 X"
b10100 Y"
b110000000010010011 W"
1!
#850
0!
#900
b1000 _
b1000 p
b10 q
0^
1S
b0 u
b10 m
b110011 o
b10100000010110011 S"
b10100000010110011 ^"
b100000 Q"
b100000 a"
b100000 c"
b11100 8
b11100 W
b11100 T"
b11000 :
b11000 X
b11000 U"
b10000010110011 ?
b10000010110011 [
b10000010110011 s
b10000010110011 V"
b10000000 $
b10000000 Q
b10000000 x
b10000000 +"
b10000000 I"
b10000000 N"
b10000000 ~"
b10000000 ##
b100000 R"
b100000 ["
b100000 _"
b11100 P"
b11100 \"
b11100 ]"
b11100 d"
b11100 X"
b11000 Y"
b10000010110011 W"
b110 -
b110 O
b110 i
b110 f"
b11000 7
b11000 K
b11000 ~
b11000 e
b10100 3
b10100 -"
b10100 @"
b10100 O"
b10100 `"
b10100 9
b10100 J
b10100 d
b10100 }
b10100 >"
b0 E
b0 0"
b0 6"
b0 F"
b0 K"
b0 k"
b0 x"
b10100 6
b10100 !"
b10100 m"
b10100 3"
b10000000 D
b10000000 l"
b10000000 t"
b10000000 {"
b10000000 !#
b10000 5
b10000 n"
b10000 |"
b10000 u"
b1 .
b1 T
b1 w
b1 h"
b1 p"
b1 v"
1!
#950
0!
#1000
b10000000 V
b10000000 z
b100 _
b100 p
b10 u
b100 m
b100110000010110011 S"
b100110000010110011 ^"
b100100 Q"
b100100 a"
b100100 c"
b0 $
b0 Q
b0 x
b0 +"
b0 I"
b0 N"
b0 ~"
b0 ##
b100000 8
b100000 W
b100000 T"
b11100 :
b11100 X
b11100 U"
b10100000010110011 ?
b10100000010110011 [
b10100000010110011 s
b10100000010110011 V"
b100100 R"
b100100 ["
b100100 _"
b100000 P"
b100000 \"
b100000 ]"
b100000 d"
b0 D
b0 l"
b0 t"
b0 {"
b0 !#
b10100 5
b10100 n"
b10100 |"
b10100 u"
b11000 6
b11000 !"
b11000 m"
b11000 3"
b0 -
b0 O
b0 i
b0 f"
b11100 7
b11100 K
b11100 ~
b11100 e
b11000 3
b11000 -"
b11000 @"
b11000 O"
b11000 `"
b11000 9
b11000 J
b11000 d
b11000 }
b11000 >"
b1000 G
b1000 H
b1000 {
b1000 8"
b1000 `
0F
b100000 X"
b11100 Y"
b10100000010110011 W"
1!
#1050
0!
#1100
0'"
b0 V
b0 z
b11 _
b11 p
b100 u
b110 m
b10000000 ,"
b10000000 ="
b111000000010110011 S"
b111000000010110011 ^"
b101000 Q"
b101000 a"
b101000 c"
b100100 8
b100100 W
b100100 T"
b100000 :
b100000 X
b100000 U"
b100110000010110011 ?
b100110000010110011 [
b100110000010110011 s
b100110000010110011 V"
b10000000 *"
b10000000 <"
b10000000 H"
b101000 R"
b101000 ["
b101000 _"
b100100 P"
b100100 \"
b100100 ]"
b100100 d"
b100100 X"
b100000 Y"
b100110000010110011 W"
b10 -
b10 O
b10 i
b10 f"
b100000 7
b100000 K
b100000 ~
b100000 e
b11100 3
b11100 -"
b11100 @"
b11100 O"
b11100 `"
b11100 9
b11100 J
b11100 d
b11100 }
b11100 >"
b10000000 2
b10000000 L
b10000000 f
b10000000 ""
b10000000 E"
b100 G
b100 H
b100 {
b100 8"
b100 `
b11100 6
b11100 !"
b11100 m"
b11100 3"
b11000 5
b11000 n"
b11000 |"
b11000 u"
1!
#1150
0!
#1200
1'"
b0 _
b0 p
b0 ,"
b0 ="
b111 u
b0 m
bx S"
bx ^"
b101100 Q"
b101100 a"
b101100 c"
b0 *"
b0 <"
b0 H"
b101000 8
b101000 W
b101000 T"
b100100 :
b100100 X
b100100 U"
b111000000010110011 ?
b111000000010110011 [
b111000000010110011 s
b111000000010110011 V"
b101100 R"
b101100 ["
b101100 _"
b101000 P"
b101000 \"
b101000 ]"
b101000 d"
b11100 5
b11100 n"
b11100 |"
b11100 u"
b10000000 E
b10000000 0"
b10000000 6"
b10000000 F"
b10000000 K"
b10000000 k"
b10000000 x"
b100000 6
b100000 !"
b100000 m"
b100000 3"
b100 -
b100 O
b100 i
b100 f"
b100100 7
b100100 K
b100100 ~
b100100 e
b100000 3
b100000 -"
b100000 @"
b100000 O"
b100000 `"
b100000 9
b100000 J
b100000 d
b100000 }
b100000 >"
b0 2
b0 L
b0 f
b0 ""
b0 E"
b11 G
b11 H
b11 {
b11 8"
b11 `
b101000 X"
b100100 Y"
b111000000010110011 W"
1!
#1250
0!
#1300
bx U
bx y
bx V
bx z
b1111 _
b1111 p
0S
b0 q
bx v
bx u
bx m
bx n
bx o
b110000 Q"
b110000 a"
b110000 c"
b101100 8
b101100 W
b101100 T"
b101000 :
b101000 X
b101000 U"
bx ?
bx [
bx s
bx V"
b10000000 $
b10000000 Q
b10000000 x
b10000000 +"
b10000000 I"
b10000000 N"
b10000000 ~"
b10000000 ##
b110000 R"
b110000 ["
b110000 _"
b101100 P"
b101100 \"
b101100 ]"
b101100 d"
b101100 X"
b101000 Y"
bx W"
b111 -
b111 O
b111 i
b111 f"
b101000 7
b101000 K
b101000 ~
b101000 e
b100100 3
b100100 -"
b100100 @"
b100100 O"
b100100 `"
b100100 9
b100100 J
b100100 d
b100100 }
b100100 >"
b0 G
b0 H
b0 {
b0 8"
b0 `
b0 E
b0 0"
b0 6"
b0 F"
b0 K"
b0 k"
b0 x"
b100100 6
b100100 !"
b100100 m"
b100100 3"
b10000000 D
b10000000 l"
b10000000 t"
b10000000 {"
b10000000 !#
b100000 5
b100000 n"
b100000 |"
b100000 u"
1!
#1350
0!
#1400
bx A
bx ."
bx L"
bx i"
bx B
bx /"
bx G"
bx j"
x9"
x:"
bx )"
bx ;"
bx C"
b110100 Q"
b110100 a"
b110100 c"
b0 $
b0 Q
b0 x
b0 +"
b0 I"
b0 N"
b0 ~"
b0 ##
bx ("
bx B"
bx M"
bx *"
bx <"
bx H"
b110000 8
b110000 W
b110000 T"
b101100 :
b101100 X
b101100 U"
b110100 R"
b110100 ["
b110100 _"
b110000 P"
b110000 \"
b110000 ]"
b110000 d"
b0 D
b0 l"
b0 t"
b0 {"
b0 !#
b100100 5
b100100 n"
b100100 |"
b100100 u"
b101000 6
b101000 !"
b101000 m"
b101000 3"
bx ,
bx P
bx j
bx g"
bx -
bx O
bx i
bx f"
b101100 7
b101100 K
b101100 ~
b101100 e
b101000 3
b101000 -"
b101000 @"
b101000 O"
b101000 `"
b101000 9
b101000 J
b101000 d
b101000 }
b101000 >"
bx 0
bx N
bx $"
bx h
bx 1
bx M
bx g
bx #"
bx J"
bx 2
bx L
bx f
bx ""
bx E"
b1111 G
b1111 H
b1111 {
b1111 8"
b1111 `
0*
0k
b110000 X"
b101100 Y"
1!
#1450
0!
#1500
b0x B
b0x /"
b0x G"
b0x j"
b0x A
b0x ."
b0x L"
b0x i"
b111000 Q"
b111000 a"
b111000 c"
b110100 8
b110100 W
b110100 T"
b110000 :
b110000 X
b110000 U"
b111000 R"
b111000 ["
b111000 _"
b110100 P"
b110100 \"
b110100 ]"
b110100 d"
b110100 X"
b110000 Y"
b110000 7
b110000 K
b110000 ~
b110000 e
b101100 3
b101100 -"
b101100 @"
b101100 O"
b101100 `"
b101100 9
b101100 J
b101100 d
b101100 }
b101100 >"
bx #
bx &"
bx r"
bx y"
bx 4"
b101100 6
b101100 !"
b101100 m"
b101100 3"
bx /
bx %"
bx 5"
bx e"
bx o"
0)
b101000 5
b101000 n"
b101000 |"
b101000 u"
1!
#1550
0!
#1600
b0 A
b0 ."
b0 L"
b0 i"
b0 B
b0 /"
b0 G"
b0 j"
b111100 Q"
b111100 a"
b111100 c"
b111000 8
b111000 W
b111000 T"
b110100 :
b110100 X
b110100 U"
b111100 R"
b111100 ["
b111100 _"
b111000 P"
b111000 \"
b111000 ]"
b111000 d"
b101100 5
b101100 n"
b101100 |"
b101100 u"
bx .
bx T
bx w
bx h"
bx p"
bx v"
0(
b110000 6
b110000 !"
b110000 m"
b110000 3"
b110100 7
b110100 K
b110100 ~
b110100 e
b110000 3
b110000 -"
b110000 @"
b110000 O"
b110000 `"
b110000 9
b110000 J
b110000 d
b110000 }
b110000 >"
b111000 X"
b110100 Y"
1!
#1650
0!
#1700
b1000000 Q"
b1000000 a"
b1000000 c"
b111100 8
b111100 W
b111100 T"
b111000 :
b111000 X
b111000 U"
b1000000 R"
b1000000 ["
b1000000 _"
b111100 P"
b111100 \"
b111100 ]"
b111100 d"
b111100 X"
b111000 Y"
b111000 7
b111000 K
b111000 ~
b111000 e
b110100 3
b110100 -"
b110100 @"
b110100 O"
b110100 `"
b110100 9
b110100 J
b110100 d
b110100 }
b110100 >"
b110100 6
b110100 !"
b110100 m"
b110100 3"
b110000 5
b110000 n"
b110000 |"
b110000 u"
1!
#1750
0!
#1800
b1000100 Q"
b1000100 a"
b1000100 c"
b1000000 8
b1000000 W
b1000000 T"
b111100 :
b111100 X
b111100 U"
b1000100 R"
b1000100 ["
b1000100 _"
b1000000 P"
b1000000 \"
b1000000 ]"
b1000000 d"
b110100 5
b110100 n"
b110100 |"
b110100 u"
b111000 6
b111000 !"
b111000 m"
b111000 3"
b111100 7
b111100 K
b111100 ~
b111100 e
b111000 3
b111000 -"
b111000 @"
b111000 O"
b111000 `"
b111000 9
b111000 J
b111000 d
b111000 }
b111000 >"
b1000000 X"
b111100 Y"
1!
#1850
0!
#1900
b1001000 Q"
b1001000 a"
b1001000 c"
b1000100 8
b1000100 W
b1000100 T"
b1000000 :
b1000000 X
b1000000 U"
b1001000 R"
b1001000 ["
b1001000 _"
b1000100 P"
b1000100 \"
b1000100 ]"
b1000100 d"
b1000100 X"
b1000000 Y"
b1000000 7
b1000000 K
b1000000 ~
b1000000 e
b111100 3
b111100 -"
b111100 @"
b111100 O"
b111100 `"
b111100 9
b111100 J
b111100 d
b111100 }
b111100 >"
b111100 6
b111100 !"
b111100 m"
b111100 3"
b111000 5
b111000 n"
b111000 |"
b111000 u"
1!
#1950
0!
#2000
b1001100 Q"
b1001100 a"
b1001100 c"
b1001000 8
b1001000 W
b1001000 T"
b1000100 :
b1000100 X
b1000100 U"
b1001100 R"
b1001100 ["
b1001100 _"
b1001000 P"
b1001000 \"
b1001000 ]"
b1001000 d"
b111100 5
b111100 n"
b111100 |"
b111100 u"
b1000000 6
b1000000 !"
b1000000 m"
b1000000 3"
b1000100 7
b1000100 K
b1000100 ~
b1000100 e
b1000000 3
b1000000 -"
b1000000 @"
b1000000 O"
b1000000 `"
b1000000 9
b1000000 J
b1000000 d
b1000000 }
b1000000 >"
b1001000 X"
b1000100 Y"
1!
#2050
0!
#2100
b1010000 Q"
b1010000 a"
b1010000 c"
b1001100 8
b1001100 W
b1001100 T"
b1001000 :
b1001000 X
b1001000 U"
b1010000 R"
b1010000 ["
b1010000 _"
b1001100 P"
b1001100 \"
b1001100 ]"
b1001100 d"
b1001100 X"
b1001000 Y"
b1001000 7
b1001000 K
b1001000 ~
b1001000 e
b1000100 3
b1000100 -"
b1000100 @"
b1000100 O"
b1000100 `"
b1000100 9
b1000100 J
b1000100 d
b1000100 }
b1000100 >"
b1000100 6
b1000100 !"
b1000100 m"
b1000100 3"
b1000000 5
b1000000 n"
b1000000 |"
b1000000 u"
1!
#2150
0!
#2200
b1010100 Q"
b1010100 a"
b1010100 c"
b1010000 8
b1010000 W
b1010000 T"
b1001100 :
b1001100 X
b1001100 U"
b1010100 R"
b1010100 ["
b1010100 _"
b1010000 P"
b1010000 \"
b1010000 ]"
b1010000 d"
b1000100 5
b1000100 n"
b1000100 |"
b1000100 u"
b1001000 6
b1001000 !"
b1001000 m"
b1001000 3"
b1001100 7
b1001100 K
b1001100 ~
b1001100 e
b1001000 3
b1001000 -"
b1001000 @"
b1001000 O"
b1001000 `"
b1001000 9
b1001000 J
b1001000 d
b1001000 }
b1001000 >"
b1010000 X"
b1001100 Y"
1!
#2250
0!
#2300
b1011000 Q"
b1011000 a"
b1011000 c"
b1010100 8
b1010100 W
b1010100 T"
b1010000 :
b1010000 X
b1010000 U"
b1011000 R"
b1011000 ["
b1011000 _"
b1010100 P"
b1010100 \"
b1010100 ]"
b1010100 d"
b1010100 X"
b1010000 Y"
b1010000 7
b1010000 K
b1010000 ~
b1010000 e
b1001100 3
b1001100 -"
b1001100 @"
b1001100 O"
b1001100 `"
b1001100 9
b1001100 J
b1001100 d
b1001100 }
b1001100 >"
b1001100 6
b1001100 !"
b1001100 m"
b1001100 3"
b1001000 5
b1001000 n"
b1001000 |"
b1001000 u"
1!
#2350
0!
#2400
b1011100 Q"
b1011100 a"
b1011100 c"
b1011000 8
b1011000 W
b1011000 T"
b1010100 :
b1010100 X
b1010100 U"
b1011100 R"
b1011100 ["
b1011100 _"
b1011000 P"
b1011000 \"
b1011000 ]"
b1011000 d"
b1001100 5
b1001100 n"
b1001100 |"
b1001100 u"
b1010000 6
b1010000 !"
b1010000 m"
b1010000 3"
b1010100 7
b1010100 K
b1010100 ~
b1010100 e
b1010000 3
b1010000 -"
b1010000 @"
b1010000 O"
b1010000 `"
b1010000 9
b1010000 J
b1010000 d
b1010000 }
b1010000 >"
b1011000 X"
b1010100 Y"
1!
#2450
0!
#2500
b1100000 Q"
b1100000 a"
b1100000 c"
b1011100 8
b1011100 W
b1011100 T"
b1011000 :
b1011000 X
b1011000 U"
b1100000 R"
b1100000 ["
b1100000 _"
b1011100 P"
b1011100 \"
b1011100 ]"
b1011100 d"
b1011100 X"
b1011000 Y"
b1011000 7
b1011000 K
b1011000 ~
b1011000 e
b1010100 3
b1010100 -"
b1010100 @"
b1010100 O"
b1010100 `"
b1010100 9
b1010100 J
b1010100 d
b1010100 }
b1010100 >"
b1010100 6
b1010100 !"
b1010100 m"
b1010100 3"
b1010000 5
b1010000 n"
b1010000 |"
b1010000 u"
1!
#2550
0!
#2600
b1100100 Q"
b1100100 a"
b1100100 c"
b1100000 8
b1100000 W
b1100000 T"
b1011100 :
b1011100 X
b1011100 U"
b1100100 R"
b1100100 ["
b1100100 _"
b1100000 P"
b1100000 \"
b1100000 ]"
b1100000 d"
b1010100 5
b1010100 n"
b1010100 |"
b1010100 u"
b1011000 6
b1011000 !"
b1011000 m"
b1011000 3"
b1011100 7
b1011100 K
b1011100 ~
b1011100 e
b1011000 3
b1011000 -"
b1011000 @"
b1011000 O"
b1011000 `"
b1011000 9
b1011000 J
b1011000 d
b1011000 }
b1011000 >"
b1100000 X"
b1011100 Y"
1!
#2650
0!
#2700
b1101000 Q"
b1101000 a"
b1101000 c"
b1100100 8
b1100100 W
b1100100 T"
b1100000 :
b1100000 X
b1100000 U"
b1101000 R"
b1101000 ["
b1101000 _"
b1100100 P"
b1100100 \"
b1100100 ]"
b1100100 d"
b1100100 X"
b1100000 Y"
b1100000 7
b1100000 K
b1100000 ~
b1100000 e
b1011100 3
b1011100 -"
b1011100 @"
b1011100 O"
b1011100 `"
b1011100 9
b1011100 J
b1011100 d
b1011100 }
b1011100 >"
b1011100 6
b1011100 !"
b1011100 m"
b1011100 3"
b1011000 5
b1011000 n"
b1011000 |"
b1011000 u"
1!
#2750
0!
#2800
b1101100 Q"
b1101100 a"
b1101100 c"
b1101000 8
b1101000 W
b1101000 T"
b1100100 :
b1100100 X
b1100100 U"
b1101100 R"
b1101100 ["
b1101100 _"
b1101000 P"
b1101000 \"
b1101000 ]"
b1101000 d"
b1011100 5
b1011100 n"
b1011100 |"
b1011100 u"
b1100000 6
b1100000 !"
b1100000 m"
b1100000 3"
b1100100 7
b1100100 K
b1100100 ~
b1100100 e
b1100000 3
b1100000 -"
b1100000 @"
b1100000 O"
b1100000 `"
b1100000 9
b1100000 J
b1100000 d
b1100000 }
b1100000 >"
b1101000 X"
b1100100 Y"
1!
#2850
0!
#2900
b1110000 Q"
b1110000 a"
b1110000 c"
b1101100 8
b1101100 W
b1101100 T"
b1101000 :
b1101000 X
b1101000 U"
b1110000 R"
b1110000 ["
b1110000 _"
b1101100 P"
b1101100 \"
b1101100 ]"
b1101100 d"
b1101100 X"
b1101000 Y"
b1101000 7
b1101000 K
b1101000 ~
b1101000 e
b1100100 3
b1100100 -"
b1100100 @"
b1100100 O"
b1100100 `"
b1100100 9
b1100100 J
b1100100 d
b1100100 }
b1100100 >"
b1100100 6
b1100100 !"
b1100100 m"
b1100100 3"
b1100000 5
b1100000 n"
b1100000 |"
b1100000 u"
1!
#2950
0!
#3000
b1110100 Q"
b1110100 a"
b1110100 c"
b1110000 8
b1110000 W
b1110000 T"
b1101100 :
b1101100 X
b1101100 U"
b1110100 R"
b1110100 ["
b1110100 _"
b1110000 P"
b1110000 \"
b1110000 ]"
b1110000 d"
b1100100 5
b1100100 n"
b1100100 |"
b1100100 u"
b1101000 6
b1101000 !"
b1101000 m"
b1101000 3"
b1101100 7
b1101100 K
b1101100 ~
b1101100 e
b1101000 3
b1101000 -"
b1101000 @"
b1101000 O"
b1101000 `"
b1101000 9
b1101000 J
b1101000 d
b1101000 }
b1101000 >"
b1110000 X"
b1101100 Y"
1!
#3050
0!
#3100
b1111000 Q"
b1111000 a"
b1111000 c"
b1110100 8
b1110100 W
b1110100 T"
b1110000 :
b1110000 X
b1110000 U"
b1111000 R"
b1111000 ["
b1111000 _"
b1110100 P"
b1110100 \"
b1110100 ]"
b1110100 d"
b1110100 X"
b1110000 Y"
b1110000 7
b1110000 K
b1110000 ~
b1110000 e
b1101100 3
b1101100 -"
b1101100 @"
b1101100 O"
b1101100 `"
b1101100 9
b1101100 J
b1101100 d
b1101100 }
b1101100 >"
b1101100 6
b1101100 !"
b1101100 m"
b1101100 3"
b1101000 5
b1101000 n"
b1101000 |"
b1101000 u"
1!
#3150
0!
#3200
b1111100 Q"
b1111100 a"
b1111100 c"
b1111000 8
b1111000 W
b1111000 T"
b1110100 :
b1110100 X
b1110100 U"
b1111100 R"
b1111100 ["
b1111100 _"
b1111000 P"
b1111000 \"
b1111000 ]"
b1111000 d"
b1101100 5
b1101100 n"
b1101100 |"
b1101100 u"
b1110000 6
b1110000 !"
b1110000 m"
b1110000 3"
b1110100 7
b1110100 K
b1110100 ~
b1110100 e
b1110000 3
b1110000 -"
b1110000 @"
b1110000 O"
b1110000 `"
b1110000 9
b1110000 J
b1110000 d
b1110000 }
b1110000 >"
b1111000 X"
b1110100 Y"
1!
#3250
0!
#3300
b10000000 Q"
b10000000 a"
b10000000 c"
b1111100 8
b1111100 W
b1111100 T"
b1111000 :
b1111000 X
b1111000 U"
b10000000 R"
b10000000 ["
b10000000 _"
b1111100 P"
b1111100 \"
b1111100 ]"
b1111100 d"
b1111100 X"
b1111000 Y"
b1111000 7
b1111000 K
b1111000 ~
b1111000 e
b1110100 3
b1110100 -"
b1110100 @"
b1110100 O"
b1110100 `"
b1110100 9
b1110100 J
b1110100 d
b1110100 }
b1110100 >"
b1110100 6
b1110100 !"
b1110100 m"
b1110100 3"
b1110000 5
b1110000 n"
b1110000 |"
b1110000 u"
1!
#3350
0!
#3400
b0 S"
b0 ^"
b10000100 Q"
b10000100 a"
b10000100 c"
b10000000 8
b10000000 W
b10000000 T"
b1111100 :
b1111100 X
b1111100 U"
b10000100 R"
b10000100 ["
b10000100 _"
b10000000 P"
b10000000 \"
b10000000 ]"
b10000000 d"
b1110100 5
b1110100 n"
b1110100 |"
b1110100 u"
b1111000 6
b1111000 !"
b1111000 m"
b1111000 3"
b1111100 7
b1111100 K
b1111100 ~
b1111100 e
b1111000 3
b1111000 -"
b1111000 @"
b1111000 O"
b1111000 `"
b1111000 9
b1111000 J
b1111000 d
b1111000 }
b1111000 >"
b10000000 X"
b1111100 Y"
1!
#3450
0!
#3500
b0 U
b0 y
b0 V
b0 z
b0 _
b0 p
b0 v
b0 u
b0 m
b0 n
b0 o
b10001000 Q"
b10001000 a"
b10001000 c"
b10000100 8
b10000100 W
b10000100 T"
b10000000 :
b10000000 X
b10000000 U"
b0 ?
b0 [
b0 s
b0 V"
b10001000 R"
b10001000 ["
b10001000 _"
b10000100 P"
b10000100 \"
b10000100 ]"
b10000100 d"
b10000100 X"
b10000000 Y"
b0 W"
b10000000 7
b10000000 K
b10000000 ~
b10000000 e
b1111100 3
b1111100 -"
b1111100 @"
b1111100 O"
b1111100 `"
b1111100 9
b1111100 J
b1111100 d
b1111100 }
b1111100 >"
b1111100 6
b1111100 !"
b1111100 m"
b1111100 3"
b1111000 5
b1111000 n"
b1111000 |"
b1111000 u"
1!
#3550
0!
#3600
09"
0:"
1'"
b0 )"
b0 ;"
b0 C"
b10001100 Q"
b10001100 a"
b10001100 c"
b0 ("
b0 B"
b0 M"
b0 *"
b0 <"
b0 H"
b0 ,"
b0 ="
b10001000 8
b10001000 W
b10001000 T"
b10000100 :
b10000100 X
b10000100 U"
b10001100 R"
b10001100 ["
b10001100 _"
b10001000 P"
b10001000 \"
b10001000 ]"
b10001000 d"
b1111100 5
b1111100 n"
b1111100 |"
b1111100 u"
b10000000 6
b10000000 !"
b10000000 m"
b10000000 3"
b0 ,
b0 P
b0 j
b0 g"
b0 -
b0 O
b0 i
b0 f"
b10000100 7
b10000100 K
b10000100 ~
b10000100 e
b10000000 3
b10000000 -"
b10000000 @"
b10000000 O"
b10000000 `"
b10000000 9
b10000000 J
b10000000 d
b10000000 }
b10000000 >"
b0 0
b0 N
b0 $"
b0 h
b0 1
b0 M
b0 g
b0 #"
b0 J"
b0 2
b0 L
b0 f
b0 ""
b0 E"
b0 G
b0 H
b0 {
b0 8"
b0 `
b10001000 X"
b10000100 Y"
1!
#3650
0!
#3700
b10010000 Q"
b10010000 a"
b10010000 c"
b10001100 8
b10001100 W
b10001100 T"
b10001000 :
b10001000 X
b10001000 U"
b10010000 R"
b10010000 ["
b10010000 _"
b10001100 P"
b10001100 \"
b10001100 ]"
b10001100 d"
b10001100 X"
b10001000 Y"
b10001000 7
b10001000 K
b10001000 ~
b10001000 e
b10000100 3
b10000100 -"
b10000100 @"
b10000100 O"
b10000100 `"
b10000100 9
b10000100 J
b10000100 d
b10000100 }
b10000100 >"
b0 #
b0 &"
b0 r"
b0 y"
b0 4"
b10000100 6
b10000100 !"
b10000100 m"
b10000100 3"
b0 /
b0 %"
b0 5"
b0 e"
b0 o"
b10000000 5
b10000000 n"
b10000000 |"
b10000000 u"
1!
#3750
0!
#3800
b10010100 Q"
b10010100 a"
b10010100 c"
b10010000 8
b10010000 W
b10010000 T"
b10001100 :
b10001100 X
b10001100 U"
b10010100 R"
b10010100 ["
b10010100 _"
b10010000 P"
b10010000 \"
b10010000 ]"
b10010000 d"
b10000100 5
b10000100 n"
b10000100 |"
b10000100 u"
b0 .
b0 T
b0 w
b0 h"
b0 p"
b0 v"
b10001000 6
b10001000 !"
b10001000 m"
b10001000 3"
b10001100 7
b10001100 K
b10001100 ~
b10001100 e
b10001000 3
b10001000 -"
b10001000 @"
b10001000 O"
b10001000 `"
b10001000 9
b10001000 J
b10001000 d
b10001000 }
b10001000 >"
b10010000 X"
b10001100 Y"
1!
#3850
0!
#3900
b10011000 Q"
b10011000 a"
b10011000 c"
b10010100 8
b10010100 W
b10010100 T"
b10010000 :
b10010000 X
b10010000 U"
b10011000 R"
b10011000 ["
b10011000 _"
b10010100 P"
b10010100 \"
b10010100 ]"
b10010100 d"
b10010100 X"
b10010000 Y"
b10010000 7
b10010000 K
b10010000 ~
b10010000 e
b10001100 3
b10001100 -"
b10001100 @"
b10001100 O"
b10001100 `"
b10001100 9
b10001100 J
b10001100 d
b10001100 }
b10001100 >"
b10001100 6
b10001100 !"
b10001100 m"
b10001100 3"
b10001000 5
b10001000 n"
b10001000 |"
b10001000 u"
1!
#3950
0!
#4000
b10011100 Q"
b10011100 a"
b10011100 c"
b10011000 8
b10011000 W
b10011000 T"
b10010100 :
b10010100 X
b10010100 U"
b10011100 R"
b10011100 ["
b10011100 _"
b10011000 P"
b10011000 \"
b10011000 ]"
b10011000 d"
b10001100 5
b10001100 n"
b10001100 |"
b10001100 u"
b10010000 6
b10010000 !"
b10010000 m"
b10010000 3"
b10010100 7
b10010100 K
b10010100 ~
b10010100 e
b10010000 3
b10010000 -"
b10010000 @"
b10010000 O"
b10010000 `"
b10010000 9
b10010000 J
b10010000 d
b10010000 }
b10010000 >"
b10011000 X"
b10010100 Y"
1!
#4050
0!
#4100
b10100000 Q"
b10100000 a"
b10100000 c"
b10011100 8
b10011100 W
b10011100 T"
b10011000 :
b10011000 X
b10011000 U"
b10100000 R"
b10100000 ["
b10100000 _"
b10011100 P"
b10011100 \"
b10011100 ]"
b10011100 d"
b10011100 X"
b10011000 Y"
b10011000 7
b10011000 K
b10011000 ~
b10011000 e
b10010100 3
b10010100 -"
b10010100 @"
b10010100 O"
b10010100 `"
b10010100 9
b10010100 J
b10010100 d
b10010100 }
b10010100 >"
b10010100 6
b10010100 !"
b10010100 m"
b10010100 3"
b10010000 5
b10010000 n"
b10010000 |"
b10010000 u"
1!
#4150
0!
#4200
b10100100 Q"
b10100100 a"
b10100100 c"
b10100000 8
b10100000 W
b10100000 T"
b10011100 :
b10011100 X
b10011100 U"
b10100100 R"
b10100100 ["
b10100100 _"
b10100000 P"
b10100000 \"
b10100000 ]"
b10100000 d"
b10010100 5
b10010100 n"
b10010100 |"
b10010100 u"
b10011000 6
b10011000 !"
b10011000 m"
b10011000 3"
b10011100 7
b10011100 K
b10011100 ~
b10011100 e
b10011000 3
b10011000 -"
b10011000 @"
b10011000 O"
b10011000 `"
b10011000 9
b10011000 J
b10011000 d
b10011000 }
b10011000 >"
b10100000 X"
b10011100 Y"
1!
#4250
0!
#4300
b10101000 Q"
b10101000 a"
b10101000 c"
b10100100 8
b10100100 W
b10100100 T"
b10100000 :
b10100000 X
b10100000 U"
b10101000 R"
b10101000 ["
b10101000 _"
b10100100 P"
b10100100 \"
b10100100 ]"
b10100100 d"
b10100100 X"
b10100000 Y"
b10100000 7
b10100000 K
b10100000 ~
b10100000 e
b10011100 3
b10011100 -"
b10011100 @"
b10011100 O"
b10011100 `"
b10011100 9
b10011100 J
b10011100 d
b10011100 }
b10011100 >"
b10011100 6
b10011100 !"
b10011100 m"
b10011100 3"
b10011000 5
b10011000 n"
b10011000 |"
b10011000 u"
1!
#4350
0!
#4400
b10101100 Q"
b10101100 a"
b10101100 c"
b10101000 8
b10101000 W
b10101000 T"
b10100100 :
b10100100 X
b10100100 U"
b10101100 R"
b10101100 ["
b10101100 _"
b10101000 P"
b10101000 \"
b10101000 ]"
b10101000 d"
b10011100 5
b10011100 n"
b10011100 |"
b10011100 u"
b10100000 6
b10100000 !"
b10100000 m"
b10100000 3"
b10100100 7
b10100100 K
b10100100 ~
b10100100 e
b10100000 3
b10100000 -"
b10100000 @"
b10100000 O"
b10100000 `"
b10100000 9
b10100000 J
b10100000 d
b10100000 }
b10100000 >"
b10101000 X"
b10100100 Y"
1!
#4450
0!
#4500
b10110000 Q"
b10110000 a"
b10110000 c"
b10101100 8
b10101100 W
b10101100 T"
b10101000 :
b10101000 X
b10101000 U"
b10110000 R"
b10110000 ["
b10110000 _"
b10101100 P"
b10101100 \"
b10101100 ]"
b10101100 d"
b10101100 X"
b10101000 Y"
b10101000 7
b10101000 K
b10101000 ~
b10101000 e
b10100100 3
b10100100 -"
b10100100 @"
b10100100 O"
b10100100 `"
b10100100 9
b10100100 J
b10100100 d
b10100100 }
b10100100 >"
b10100100 6
b10100100 !"
b10100100 m"
b10100100 3"
b10100000 5
b10100000 n"
b10100000 |"
b10100000 u"
1!
#4550
0!
#4600
b10110100 Q"
b10110100 a"
b10110100 c"
b10110000 8
b10110000 W
b10110000 T"
b10101100 :
b10101100 X
b10101100 U"
b10110100 R"
b10110100 ["
b10110100 _"
b10110000 P"
b10110000 \"
b10110000 ]"
b10110000 d"
b10100100 5
b10100100 n"
b10100100 |"
b10100100 u"
b10101000 6
b10101000 !"
b10101000 m"
b10101000 3"
b10101100 7
b10101100 K
b10101100 ~
b10101100 e
b10101000 3
b10101000 -"
b10101000 @"
b10101000 O"
b10101000 `"
b10101000 9
b10101000 J
b10101000 d
b10101000 }
b10101000 >"
b10110000 X"
b10101100 Y"
1!
#4650
0!
#4700
b10111000 Q"
b10111000 a"
b10111000 c"
b10110100 8
b10110100 W
b10110100 T"
b10110000 :
b10110000 X
b10110000 U"
b10111000 R"
b10111000 ["
b10111000 _"
b10110100 P"
b10110100 \"
b10110100 ]"
b10110100 d"
b10110100 X"
b10110000 Y"
b10110000 7
b10110000 K
b10110000 ~
b10110000 e
b10101100 3
b10101100 -"
b10101100 @"
b10101100 O"
b10101100 `"
b10101100 9
b10101100 J
b10101100 d
b10101100 }
b10101100 >"
b10101100 6
b10101100 !"
b10101100 m"
b10101100 3"
b10101000 5
b10101000 n"
b10101000 |"
b10101000 u"
1!
#4750
0!
#4800
b10111100 Q"
b10111100 a"
b10111100 c"
b10111000 8
b10111000 W
b10111000 T"
b10110100 :
b10110100 X
b10110100 U"
b10111100 R"
b10111100 ["
b10111100 _"
b10111000 P"
b10111000 \"
b10111000 ]"
b10111000 d"
b10101100 5
b10101100 n"
b10101100 |"
b10101100 u"
b10110000 6
b10110000 !"
b10110000 m"
b10110000 3"
b10110100 7
b10110100 K
b10110100 ~
b10110100 e
b10110000 3
b10110000 -"
b10110000 @"
b10110000 O"
b10110000 `"
b10110000 9
b10110000 J
b10110000 d
b10110000 }
b10110000 >"
b10111000 X"
b10110100 Y"
1!
#4850
0!
#4900
b11000000 Q"
b11000000 a"
b11000000 c"
b10111100 8
b10111100 W
b10111100 T"
b10111000 :
b10111000 X
b10111000 U"
b11000000 R"
b11000000 ["
b11000000 _"
b10111100 P"
b10111100 \"
b10111100 ]"
b10111100 d"
b10111100 X"
b10111000 Y"
b10111000 7
b10111000 K
b10111000 ~
b10111000 e
b10110100 3
b10110100 -"
b10110100 @"
b10110100 O"
b10110100 `"
b10110100 9
b10110100 J
b10110100 d
b10110100 }
b10110100 >"
b10110100 6
b10110100 !"
b10110100 m"
b10110100 3"
b10110000 5
b10110000 n"
b10110000 |"
b10110000 u"
1!
#4950
0!
#5000
b11000100 Q"
b11000100 a"
b11000100 c"
b11000000 8
b11000000 W
b11000000 T"
b10111100 :
b10111100 X
b10111100 U"
b11000100 R"
b11000100 ["
b11000100 _"
b11000000 P"
b11000000 \"
b11000000 ]"
b11000000 d"
b10110100 5
b10110100 n"
b10110100 |"
b10110100 u"
b10111000 6
b10111000 !"
b10111000 m"
b10111000 3"
b10111100 7
b10111100 K
b10111100 ~
b10111100 e
b10111000 3
b10111000 -"
b10111000 @"
b10111000 O"
b10111000 `"
b10111000 9
b10111000 J
b10111000 d
b10111000 }
b10111000 >"
b11000000 X"
b10111100 Y"
1!
#5050
0!
#5100
b11001000 Q"
b11001000 a"
b11001000 c"
b11000100 8
b11000100 W
b11000100 T"
b11000000 :
b11000000 X
b11000000 U"
b11001000 R"
b11001000 ["
b11001000 _"
b11000100 P"
b11000100 \"
b11000100 ]"
b11000100 d"
b11000100 X"
b11000000 Y"
b11000000 7
b11000000 K
b11000000 ~
b11000000 e
b10111100 3
b10111100 -"
b10111100 @"
b10111100 O"
b10111100 `"
b10111100 9
b10111100 J
b10111100 d
b10111100 }
b10111100 >"
b10111100 6
b10111100 !"
b10111100 m"
b10111100 3"
b10111000 5
b10111000 n"
b10111000 |"
b10111000 u"
1!
#5150
0!
#5200
b11001100 Q"
b11001100 a"
b11001100 c"
b11001000 8
b11001000 W
b11001000 T"
b11000100 :
b11000100 X
b11000100 U"
b11001100 R"
b11001100 ["
b11001100 _"
b11001000 P"
b11001000 \"
b11001000 ]"
b11001000 d"
b10111100 5
b10111100 n"
b10111100 |"
b10111100 u"
b11000000 6
b11000000 !"
b11000000 m"
b11000000 3"
b11000100 7
b11000100 K
b11000100 ~
b11000100 e
b11000000 3
b11000000 -"
b11000000 @"
b11000000 O"
b11000000 `"
b11000000 9
b11000000 J
b11000000 d
b11000000 }
b11000000 >"
b11001000 X"
b11000100 Y"
1!
