{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v " "Source file: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1527006614235 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1527006614235 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v " "Source file: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1527006614297 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1527006614297 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v " "Source file: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1527006614360 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1527006614360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527006614890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527006614890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 18:30:14 2018 " "Processing started: Tue May 22 18:30:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527006614890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006614890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off minimig_de0_nano -c minimig_de0_nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off minimig_de0_nano -c minimig_de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006614890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527006615296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527006615296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/soc/minimig_de0_nano_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/soc/minimig_de0_nano_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 minimig_de0_nano_top " "Found entity 1: minimig_de0_nano_top" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/qmem_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_sram " "Found entity 1: qmem_sram" {  } { { "../../rtl/ctrl/qmem_sram.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_sram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/qmem_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_decoder " "Found entity 1: qmem_decoder" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/qmem_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_bus " "Found entity 1: qmem_bus" {  } { { "../../rtl/ctrl/qmem_bus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/qmem_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_arbiter " "Found entity 1: qmem_arbiter" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_top " "Found entity 1: ctrl_top" {  } { { "../../rtl/ctrl/ctrl_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/ctrl_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_rst " "Found entity 1: ctrl_rst" {  } { { "../../rtl/ctrl/ctrl_rst.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_rst.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/qmem_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/qmem_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmem_bridge " "Found entity 1: qmem_bridge" {  } { { "../../rtl/ctrl/qmem_bridge.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bridge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_CNT spi_cnt ctrl_regs.v(85) " "Verilog HDL Declaration information at ctrl_regs.v(85): object \"SPI_CNT\" differs only in case from object \"spi_cnt\" in the same scope" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/ctrl_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_regs " "Found entity 1: ctrl_regs" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/ctrl_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_flash " "Found entity 1: ctrl_flash" {  } { { "../../rtl/ctrl/ctrl_flash.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_flash.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/ctrl_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk " "Found entity 1: ctrl_clk" {  } { { "../../rtl/ctrl/ctrl_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/ctrl/ctrl_clk_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/ctrl/ctrl_clk_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_clk_altera " "Found entity 1: ctrl_clk_altera" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/fw/ctrl_boot/bin/ctrl_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/fw/ctrl_boot/bin/ctrl_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_boot " "Found entity 1: ctrl_boot" {  } { { "../../fw/ctrl_boot/bin/ctrl_boot.v" "" { Text "E:/Altera/A500/minimig/src/fw/ctrl_boot/bin/ctrl_boot.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/clock/amiga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/clock/amiga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk " "Found entity 1: amiga_clk" {  } { { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/clock/amiga_clk_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/clock/amiga_clk_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk_altera " "Found entity 1: amiga_clk_altera" {  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/io/i_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/io/i_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_sync " "Found entity 1: i_sync" {  } { { "../../rtl/io/i_sync.v" "" { Text "E:/Altera/A500/minimig/src/rtl/io/i_sync.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/io/indicators.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/io/indicators.v" { { "Info" "ISGN_ENTITY_NAME" "1 indicators " "Found entity 1: indicators" {  } { { "../../rtl/io/indicators.v" "" { Text "E:/Altera/A500/minimig/src/rtl/io/indicators.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/audio/audio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/audio/audio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_top " "Found entity 1: audio_top" {  } { { "../../rtl/audio/audio_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/audio/audio_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/audio/audio_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/audio/audio_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_shifter " "Found entity 1: audio_shifter" {  } { { "../../rtl/audio/audio_shifter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/audio/audio_shifter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_ctrl.v(471) " "Verilog HDL warning at sdram_ctrl.v(471): extended using \"x\" or \"z\"" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 471 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527006624250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/sdram/tpram_be_512x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/sdram/tpram_be_512x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpram_be_512x16 " "Found entity 1: tpram_be_512x16" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/tpram_be_512x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/sdram/tpram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/sdram/tpram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpram_128x32 " "Found entity 1: tpram_128x32" {  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/sdram/cpu_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/sdram/cpu_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cache " "Found entity 1: cpu_cache" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/fifo/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/fifo/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "E:/Altera/A500/minimig/src/rtl/fifo/sync_fifo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/userio.v 4 4 " "Found 4 design units, including 4 entities, in source file /altera/a500/minimig/src/rtl/minimig/userio.v" { { "Info" "ISGN_ENTITY_NAME" "1 userio " "Found entity 1: userio" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""} { "Info" "ISGN_ENTITY_NAME" "2 osd " "Found entity 2: osd" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""} { "Info" "ISGN_ENTITY_NAME" "3 spi8 " "Found entity 3: spi8" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 1057 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""} { "Info" "ISGN_ENTITY_NAME" "4 ps2mouse " "Found entity 4: ps2mouse" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 1152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/sprites.v 2 2 " "Found 2 design units, including 2 entities, in source file /altera/a500/minimig/src/rtl/minimig/sprites.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "../../rtl/minimig/Sprites.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Sprites.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""} { "Info" "ISGN_ENTITY_NAME" "2 sprshift " "Found entity 2: sprshift" {  } { { "../../rtl/minimig/Sprites.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Sprites.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/ps2keyboard.v 2 2 " "Found 2 design units, including 2 entities, in source file /altera/a500/minimig/src/rtl/minimig/ps2keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2keyboard " "Found entity 1: ps2keyboard" {  } { { "../../rtl/minimig/PS2Keyboard.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/PS2Keyboard.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2keyboardmap " "Found entity 2: ps2keyboardmap" {  } { { "../../rtl/minimig/PS2Keyboard.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/PS2Keyboard.v" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACON dmacon Paula.v(131) " "Verilog HDL Declaration information at Paula.v(131): object \"DMACON\" differs only in case from object \"dmacon\" in the same scope" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADKCON adkcon Paula.v(132) " "Verilog HDL Declaration information at Paula.v(132): object \"ADKCON\" differs only in case from object \"adkcon\" in the same scope" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADKCONR adkconr Paula.v(133) " "Verilog HDL Declaration information at Paula.v(133): object \"ADKCONR\" differs only in case from object \"adkconr\" in the same scope" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTENA intena Paula.v(346) " "Verilog HDL Declaration information at Paula.v(346): object \"INTENA\" differs only in case from object \"intena\" in the same scope" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 346 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTENAR intenar Paula.v(344) " "Verilog HDL Declaration information at Paula.v(344): object \"INTENAR\" differs only in case from object \"intenar\" in the same scope" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 344 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTREQ intreq Paula.v(347) " "Verilog HDL Declaration information at Paula.v(347): object \"INTREQ\" differs only in case from object \"intreq\" in the same scope" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 347 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTREQR intreqr Paula.v(345) " "Verilog HDL Declaration information at Paula.v(345): object \"INTREQR\" differs only in case from object \"intreqr\" in the same scope" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 345 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_SHIFT tx_shift Paula.v(543) " "Verilog HDL Declaration information at Paula.v(543): object \"TX_SHIFT\" differs only in case from object \"tx_shift\" in the same scope" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 543 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_SHIFT rx_shift Paula.v(619) " "Verilog HDL Declaration information at Paula.v(619): object \"RX_SHIFT\" differs only in case from object \"rx_shift\" in the same scope" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 619 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/paula.v 3 3 " "Found 3 design units, including 3 entities, in source file /altera/a500/minimig/src/rtl/minimig/paula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paula " "Found entity 1: Paula" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""} { "Info" "ISGN_ENTITY_NAME" "2 intcontroller " "Found entity 2: intcontroller" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "../../rtl/minimig/Paula.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NTSC ntsc Minimig1.v(242) " "Verilog HDL Declaration information at Minimig1.v(242): object \"NTSC\" differs only in case from object \"ntsc\" in the same scope" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/minimig1.v 5 5 " "Found 5 design units, including 5 entities, in source file /altera/a500/minimig/src/rtl/minimig/minimig1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Minimig1 " "Found entity 1: Minimig1" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""} { "Info" "ISGN_ENTITY_NAME" "2 syscontrol " "Found entity 2: syscontrol" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""} { "Info" "ISGN_ENTITY_NAME" "3 bank_mapper " "Found entity 3: bank_mapper" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""} { "Info" "ISGN_ENTITY_NAME" "4 sram_bridge " "Found entity 4: sram_bridge" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 1048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""} { "Info" "ISGN_ENTITY_NAME" "5 m68k_bridge " "Found entity 5: m68k_bridge" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 1217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/gayle.v 2 2 " "Found 2 design units, including 2 entities, in source file /altera/a500/minimig/src/rtl/minimig/gayle.v" { { "Info" "ISGN_ENTITY_NAME" "1 gayle " "Found entity 1: gayle" {  } { { "../../rtl/minimig/Gayle.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Gayle.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo4096x16 " "Found entity 2: fifo4096x16" {  } { { "../../rtl/minimig/Gayle.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Gayle.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/gary.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/minimig/gary.v" { { "Info" "ISGN_ENTITY_NAME" "1 gary " "Found entity 1: gary" {  } { { "../../rtl/minimig/Gary.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Gary.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKSYNC dsksync Floppy.v(126) " "Verilog HDL Declaration information at Floppy.v(126): object \"DSKSYNC\" differs only in case from object \"dsksync\" in the same scope" {  } { { "../../rtl/minimig/Floppy.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKLEN dsklen Floppy.v(127) " "Verilog HDL Declaration information at Floppy.v(127): object \"DSKLEN\" differs only in case from object \"dsklen\" in the same scope" {  } { { "../../rtl/minimig/Floppy.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKBYTR dskbytr Floppy.v(123) " "Verilog HDL Declaration information at Floppy.v(123): object \"DSKBYTR\" differs only in case from object \"dskbytr\" in the same scope" {  } { { "../../rtl/minimig/Floppy.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DSKDATR dskdatr Floppy.v(125) " "Verilog HDL Declaration information at Floppy.v(125): object \"DSKDATR\" differs only in case from object \"dskdatr\" in the same scope" {  } { { "../../rtl/minimig/Floppy.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/floppy.v 2 2 " "Found 2 design units, including 2 entities, in source file /altera/a500/minimig/src/rtl/minimig/floppy.v" { { "Info" "ISGN_ENTITY_NAME" "1 floppy " "Found entity 1: floppy" {  } { { "../../rtl/minimig/Floppy.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo " "Found entity 2: fifo" {  } { { "../../rtl/minimig/Floppy.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON2 bplcon2 Denise.v(96) " "Verilog HDL Declaration information at Denise.v(96): object \"BPLCON2\" differs only in case from object \"bplcon2\" in the same scope" {  } { { "../../rtl/minimig/Denise.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON3 bplcon3 Denise.v(97) " "Verilog HDL Declaration information at Denise.v(97): object \"BPLCON3\" differs only in case from object \"bplcon3\" in the same scope" {  } { { "../../rtl/minimig/Denise.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXCON clxcon Denise.v(540) " "Verilog HDL Declaration information at Denise.v(540): object \"CLXCON\" differs only in case from object \"clxcon\" in the same scope" {  } { { "../../rtl/minimig/Denise.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 540 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLXDAT clxdat Denise.v(541) " "Verilog HDL Declaration information at Denise.v(541): object \"CLXDAT\" differs only in case from object \"clxdat\" in the same scope" {  } { { "../../rtl/minimig/Denise.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 541 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/denise.v 5 5 " "Found 5 design units, including 5 entities, in source file /altera/a500/minimig/src/rtl/minimig/denise.v" { { "Info" "ISGN_ENTITY_NAME" "1 Denise " "Found entity 1: Denise" {  } { { "../../rtl/minimig/Denise.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "2 colortable " "Found entity 2: colortable" {  } { { "../../rtl/minimig/Denise.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "3 sprpriority " "Found entity 3: sprpriority" {  } { { "../../rtl/minimig/Denise.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "4 hamgenerator " "Found entity 4: hamgenerator" {  } { { "../../rtl/minimig/Denise.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "5 collision " "Found entity 5: collision" {  } { { "../../rtl/minimig/Denise.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET Copper.v(61) " "Verilog HDL Declaration information at Copper.v(61): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../../rtl/minimig/Copper.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Copper.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP1LCH cop1lch Copper.v(77) " "Verilog HDL Declaration information at Copper.v(77): object \"COP1LCH\" differs only in case from object \"cop1lch\" in the same scope" {  } { { "../../rtl/minimig/Copper.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Copper.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP1LCL cop1lcl Copper.v(78) " "Verilog HDL Declaration information at Copper.v(78): object \"COP1LCL\" differs only in case from object \"cop1lcl\" in the same scope" {  } { { "../../rtl/minimig/Copper.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Copper.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP2LCH cop2lch Copper.v(79) " "Verilog HDL Declaration information at Copper.v(79): object \"COP2LCH\" differs only in case from object \"cop2lch\" in the same scope" {  } { { "../../rtl/minimig/Copper.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Copper.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COP2LCL cop2lcl Copper.v(80) " "Verilog HDL Declaration information at Copper.v(80): object \"COP2LCL\" differs only in case from object \"cop2lcl\" in the same scope" {  } { { "../../rtl/minimig/Copper.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Copper.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COPJMP1 copjmp1 Copper.v(83) " "Verilog HDL Declaration information at Copper.v(83): object \"COPJMP1\" differs only in case from object \"copjmp1\" in the same scope" {  } { { "../../rtl/minimig/Copper.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Copper.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COPJMP2 copjmp2 Copper.v(84) " "Verilog HDL Declaration information at Copper.v(84): object \"COPJMP2\" differs only in case from object \"copjmp2\" in the same scope" {  } { { "../../rtl/minimig/Copper.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Copper.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/copper.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/minimig/copper.v" { { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "../../rtl/minimig/Copper.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Copper.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/cia8520.v 6 6 " "Found 6 design units, including 6 entities, in source file /altera/a500/minimig/src/rtl/minimig/cia8520.v" { { "Info" "ISGN_ENTITY_NAME" "1 ciaa " "Found entity 1: ciaa" {  } { { "../../rtl/minimig/CIA8520.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "2 ciab " "Found entity 2: ciab" {  } { { "../../rtl/minimig/CIA8520.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "3 ciaint " "Found entity 3: ciaint" {  } { { "../../rtl/minimig/CIA8520.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "4 timera " "Found entity 4: timera" {  } { { "../../rtl/minimig/CIA8520.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 738 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "5 timerb " "Found entity 5: timerb" {  } { { "../../rtl/minimig/CIA8520.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""} { "Info" "ISGN_ENTITY_NAME" "6 timerd " "Found entity 6: timerd" {  } { { "../../rtl/minimig/CIA8520.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCON0 bltcon0 Blitter.v(100) " "Verilog HDL Declaration information at Blitter.v(100): object \"BLTCON0\" differs only in case from object \"bltcon0\" in the same scope" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCON1 bltcon1 Blitter.v(102) " "Verilog HDL Declaration information at Blitter.v(102): object \"BLTCON1\" differs only in case from object \"bltcon1\" in the same scope" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTAFWM bltafwm Blitter.v(103) " "Verilog HDL Declaration information at Blitter.v(103): object \"BLTAFWM\" differs only in case from object \"bltafwm\" in the same scope" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTALWM bltalwm Blitter.v(104) " "Verilog HDL Declaration information at Blitter.v(104): object \"BLTALWM\" differs only in case from object \"bltalwm\" in the same scope" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTADAT bltadat Blitter.v(105) " "Verilog HDL Declaration information at Blitter.v(105): object \"BLTADAT\" differs only in case from object \"bltadat\" in the same scope" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTBDAT bltbdat Blitter.v(106) " "Verilog HDL Declaration information at Blitter.v(106): object \"BLTBDAT\" differs only in case from object \"bltbdat\" in the same scope" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLTCDAT bltcdat Blitter.v(107) " "Verilog HDL Declaration information at Blitter.v(107): object \"BLTCDAT\" differs only in case from object \"bltcdat\" in the same scope" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/blitter.v 5 5 " "Found 5 design units, including 5 entities, in source file /altera/a500/minimig/src/rtl/minimig/blitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 blitter " "Found entity 1: blitter" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624313 ""} { "Info" "ISGN_ENTITY_NAME" "2 barrel_shifter " "Found entity 2: barrel_shifter" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624313 ""} { "Info" "ISGN_ENTITY_NAME" "3 bltminterm " "Found entity 3: bltminterm" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624313 ""} { "Info" "ISGN_ENTITY_NAME" "4 bltfill " "Found entity 4: bltfill" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624313 ""} { "Info" "ISGN_ENTITY_NAME" "5 address_generator " "Found entity 5: address_generator" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 1040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON1 bplcon1 Bitplanes.v(52) " "Verilog HDL Declaration information at Bitplanes.v(52): object \"BPLCON1\" differs only in case from object \"bplcon1\" in the same scope" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL1DAT bpl1dat Bitplanes.v(53) " "Verilog HDL Declaration information at Bitplanes.v(53): object \"BPL1DAT\" differs only in case from object \"bpl1dat\" in the same scope" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL2DAT bpl2dat Bitplanes.v(54) " "Verilog HDL Declaration information at Bitplanes.v(54): object \"BPL2DAT\" differs only in case from object \"bpl2dat\" in the same scope" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL3DAT bpl3dat Bitplanes.v(55) " "Verilog HDL Declaration information at Bitplanes.v(55): object \"BPL3DAT\" differs only in case from object \"bpl3dat\" in the same scope" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL4DAT bpl4dat Bitplanes.v(56) " "Verilog HDL Declaration information at Bitplanes.v(56): object \"BPL4DAT\" differs only in case from object \"bpl4dat\" in the same scope" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL5DAT bpl5dat Bitplanes.v(57) " "Verilog HDL Declaration information at Bitplanes.v(57): object \"BPL5DAT\" differs only in case from object \"bpl5dat\" in the same scope" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL6DAT bpl6dat Bitplanes.v(58) " "Verilog HDL Declaration information at Bitplanes.v(58): object \"BPL6DAT\" differs only in case from object \"bpl6dat\" in the same scope" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/bitplanes.v 3 3 " "Found 3 design units, including 3 entities, in source file /altera/a500/minimig/src/rtl/minimig/bitplanes.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitplanes " "Found entity 1: bitplanes" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624313 ""} { "Info" "ISGN_ENTITY_NAME" "2 playfields " "Found entity 2: playfields" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624313 ""} { "Info" "ISGN_ENTITY_NAME" "3 bitplane_shifter " "Found entity 3: bitplane_shifter" {  } { { "../../rtl/minimig/Bitplanes.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/beamcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/minimig/beamcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 beamcounter " "Found entity 1: beamcounter" {  } { { "../../rtl/minimig/Beamcounter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Beamcounter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDLEN audlen Audio.v(524) " "Verilog HDL Declaration information at Audio.v(524): object \"AUDLEN\" differs only in case from object \"audlen\" in the same scope" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 524 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDPER audper Audio.v(525) " "Verilog HDL Declaration information at Audio.v(525): object \"AUDPER\" differs only in case from object \"audper\" in the same scope" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 525 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDVOL audvol Audio.v(526) " "Verilog HDL Declaration information at Audio.v(526): object \"AUDVOL\" differs only in case from object \"audvol\" in the same scope" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 526 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDDAT auddat Audio.v(527) " "Verilog HDL Declaration information at Audio.v(527): object \"AUDDAT\" differs only in case from object \"auddat\" in the same scope" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 527 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/audio.v 5 5 " "Found 5 design units, including 5 entities, in source file /altera/a500/minimig/src/rtl/minimig/audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""} { "Info" "ISGN_ENTITY_NAME" "2 audiomixer " "Found entity 2: audiomixer" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""} { "Info" "ISGN_ENTITY_NAME" "3 sigmadelta " "Found entity 3: sigmadelta" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""} { "Info" "ISGN_ENTITY_NAME" "4 svmul " "Found entity 4: svmul" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""} { "Info" "ISGN_ENTITY_NAME" "5 audiochannel " "Found entity 5: audiochannel" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_R osd_r Amber.v(86) " "Verilog HDL Declaration information at Amber.v(86): object \"OSD_R\" differs only in case from object \"osd_r\" in the same scope" {  } { { "../../rtl/minimig/Amber.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Amber.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_G osd_g Amber.v(87) " "Verilog HDL Declaration information at Amber.v(87): object \"OSD_G\" differs only in case from object \"osd_g\" in the same scope" {  } { { "../../rtl/minimig/Amber.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Amber.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_B osd_b Amber.v(88) " "Verilog HDL Declaration information at Amber.v(88): object \"OSD_B\" differs only in case from object \"osd_b\" in the same scope" {  } { { "../../rtl/minimig/Amber.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Amber.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/amber.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/minimig/amber.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amber " "Found entity 1: Amber" {  } { { "../../rtl/minimig/Amber.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Amber.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACONR dmaconr Agnus.v(194) " "Verilog HDL Declaration information at Agnus.v(194): object \"DMACONR\" differs only in case from object \"dmaconr\" in the same scope" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMACON dmacon Agnus.v(193) " "Verilog HDL Declaration information at Agnus.v(193): object \"DMACON\" differs only in case from object \"dmacon\" in the same scope" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DDFSTRT ddfstrt Agnus.v(619) " "Verilog HDL Declaration information at Agnus.v(619): object \"DDFSTRT\" differs only in case from object \"ddfstrt\" in the same scope" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 619 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DDFSTOP ddfstop Agnus.v(620) " "Verilog HDL Declaration information at Agnus.v(620): object \"DDFSTOP\" differs only in case from object \"ddfstop\" in the same scope" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 620 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL1MOD bpl1mod Agnus.v(621) " "Verilog HDL Declaration information at Agnus.v(621): object \"BPL1MOD\" differs only in case from object \"bpl1mod\" in the same scope" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 621 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPL2MOD bpl2mod Agnus.v(622) " "Verilog HDL Declaration information at Agnus.v(622): object \"BPL2MOD\" differs only in case from object \"bpl2mod\" in the same scope" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 622 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BPLCON0 bplcon0 Agnus.v(623) " "Verilog HDL Declaration information at Agnus.v(623): object \"BPLCON0\" differs only in case from object \"bplcon0\" in the same scope" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 623 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/minimig/agnus.v 6 6 " "Found 6 design units, including 6 entities, in source file /altera/a500/minimig/src/rtl/minimig/agnus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Agnus " "Found entity 1: Agnus" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""} { "Info" "ISGN_ENTITY_NAME" "2 refresh " "Found entity 2: refresh" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""} { "Info" "ISGN_ENTITY_NAME" "3 bpldma_engine " "Found entity 3: bpldma_engine" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""} { "Info" "ISGN_ENTITY_NAME" "4 sprdma_engine " "Found entity 4: sprdma_engine" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1037 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""} { "Info" "ISGN_ENTITY_NAME" "5 dskdma_engine " "Found entity 5: dskdma_engine" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""} { "Info" "ISGN_ENTITY_NAME" "6 auddma_engine " "Found entity 6: auddma_engine" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_branch_prediction.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_branch_prediction.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_branch_prediction " "Found entity 1: mor1kx_branch_prediction" {  } { { "../../rtl/mor1kx/mor1kx_branch_prediction.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_branch_prediction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_bus_if_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_bus_if_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_avalon " "Found entity 1: mor1kx_bus_if_avalon" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_avalon.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_bus_if_avalon.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_bus_if_wb32 " "Found entity 1: mor1kx_bus_if_wb32" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_cache_lru.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cache_lru.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cache_lru " "Found entity 1: mor1kx_cache_lru" {  } { { "../../rtl/mor1kx/mor1kx_cache_lru.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cache_lru.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cfgrs " "Found entity 1: mor1kx_cfgrs" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_cappuccino " "Found entity 1: mor1kx_cpu_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_espresso " "Found entity 1: mor1kx_cpu_espresso" {  } { { "../../rtl/mor1kx/mor1kx_cpu_espresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_espresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu_prontoespresso " "Found entity 1: mor1kx_cpu_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_cpu_prontoespresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_prontoespresso.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_cpu " "Found entity 1: mor1kx_cpu" {  } { { "../../rtl/mor1kx/mor1kx_cpu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_cappuccino " "Found entity 1: mor1kx_ctrl_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_ctrl_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_ctrl_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_espresso " "Found entity 1: mor1kx_ctrl_espresso" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_espresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_espresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ctrl_prontoespresso " "Found entity 1: mor1kx_ctrl_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_dcache.v(74) " "Verilog HDL Declaration information at mor1kx_dcache.v(74): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_dcache.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_dcache.v(75) " "Verilog HDL Declaration information at mor1kx_dcache.v(75): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_dcache.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write mor1kx_dcache.v(76) " "Verilog HDL Declaration information at mor1kx_dcache.v(76): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_dcache.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_dcache.v(77) " "Verilog HDL Declaration information at mor1kx_dcache.v(77): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_dcache.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_dcache.v(78) " "Verilog HDL Declaration information at mor1kx_dcache.v(78): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_dcache.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dcache " "Found entity 1: mor1kx_dcache" {  } { { "../../rtl/mor1kx/mor1kx_dcache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_dcache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode_execute_cappuccino " "Found entity 1: mor1kx_decode_execute_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_decode " "Found entity 1: mor1kx_decode" {  } { { "../../rtl/mor1kx/mor1kx_decode.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_decode.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_dmmu.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_dmmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_dmmu " "Found entity 1: mor1kx_dmmu" {  } { { "../../rtl/mor1kx/mor1kx_dmmu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_dmmu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_alu " "Found entity 1: mor1kx_execute_alu" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_execute_ctrl_cappuccino " "Found entity 1: mor1kx_execute_ctrl_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ic_refill IC_REFILL mor1kx_fetch_cappuccino.v(125) " "Verilog HDL Declaration information at mor1kx_fetch_cappuccino.v(125): object \"ic_refill\" differs only in case from object \"IC_REFILL\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_cappuccino " "Found entity 1: mor1kx_fetch_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_espresso " "Found entity 1: mor1kx_fetch_espresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_espresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_espresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_prontoespresso " "Found entity 1: mor1kx_fetch_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_prontoespresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_prontoespresso.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_fetch_tcm_prontoespresso " "Found entity 1: mor1kx_fetch_tcm_prontoespresso" {  } { { "../../rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle mor1kx_icache.v(58) " "Verilog HDL Declaration information at mor1kx_icache.v(58): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read mor1kx_icache.v(59) " "Verilog HDL Declaration information at mor1kx_icache.v(59): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REFILL refill mor1kx_icache.v(60) " "Verilog HDL Declaration information at mor1kx_icache.v(60): object \"REFILL\" differs only in case from object \"refill\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INVALIDATE invalidate mor1kx_icache.v(61) " "Verilog HDL Declaration information at mor1kx_icache.v(61): object \"INVALIDATE\" differs only in case from object \"invalidate\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_icache.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_icache " "Found entity 1: mor1kx_icache" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_immu.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_immu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_immu " "Found entity 1: mor1kx_immu" {  } { { "../../rtl/mor1kx/mor1kx_immu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_immu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dc_refill DC_REFILL mor1kx_lsu_cappuccino.v(156) " "Verilog HDL Declaration information at mor1kx_lsu_cappuccino.v(156): object \"dc_refill\" differs only in case from object \"DC_REFILL\" in the same scope" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527006624437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_cappuccino " "Found entity 1: mor1kx_lsu_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_lsu_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_lsu_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_lsu_espresso " "Found entity 1: mor1kx_lsu_espresso" {  } { { "../../rtl/mor1kx/mor1kx_lsu_espresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_espresso.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_pic " "Found entity 1: mor1kx_pic" {  } { { "../../rtl/mor1kx/mor1kx_pic.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_pic.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_rf_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_rf_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_cappuccino " "Found entity 1: mor1kx_rf_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_rf_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_rf_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_rf_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_rf_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_rf_espresso " "Found entity 1: mor1kx_rf_espresso" {  } { { "../../rtl/mor1kx/mor1kx_rf_espresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_rf_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_simple_dpram_sclk " "Found entity 1: mor1kx_simple_dpram_sclk" {  } { { "../../rtl/mor1kx/mor1kx_simple_dpram_sclk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_simple_dpram_sclk.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_store_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_store_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_store_buffer " "Found entity 1: mor1kx_store_buffer" {  } { { "../../rtl/mor1kx/mor1kx_store_buffer.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_store_buffer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_ticktimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_ticktimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_ticktimer " "Found entity 1: mor1kx_ticktimer" {  } { { "../../rtl/mor1kx/mor1kx_ticktimer.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ticktimer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_true_dpram_sclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_true_dpram_sclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_true_dpram_sclk " "Found entity 1: mor1kx_true_dpram_sclk" {  } { { "../../rtl/mor1kx/mor1kx_true_dpram_sclk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_true_dpram_sclk.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx " "Found entity 1: mor1kx" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_cappuccino " "Found entity 1: mor1kx_wb_mux_cappuccino" {  } { { "../../rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_espresso.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_espresso.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wb_mux_espresso " "Found entity 1: mor1kx_wb_mux_espresso" {  } { { "../../rtl/mor1kx/mor1kx_wb_mux_espresso.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wb_mux_espresso.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/mor1kx/mor1kx_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/mor1kx/mor1kx_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mor1kx_wrapper " "Found entity 1: mor1kx_wrapper" {  } { { "../../rtl/mor1kx/mor1kx_wrapper.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/tg68k/tg68kdotc_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/tg68k/tg68kdotc_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68KdotC_Kernel-logic " "Found design unit 1: TG68KdotC_Kernel-logic" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624859 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68KdotC_Kernel " "Found entity 1: TG68KdotC_Kernel" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/tg68k/tg68k_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/a500/minimig/src/rtl/tg68k/tg68k_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_Pack " "Found design unit 1: TG68K_Pack" {  } { { "../../rtl/tg68k/TG68K_Pack.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K_Pack.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/tg68k/tg68k_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/tg68k/tg68k_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K_ALU-logic " "Found design unit 1: TG68K_ALU-logic" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K_ALU.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624859 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K_ALU " "Found entity 1: TG68K_ALU" {  } { { "../../rtl/tg68k/TG68K_ALU.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K_ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/a500/minimig/src/rtl/tg68k/tg68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/a500/minimig/src/rtl/tg68k/tg68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68K-logic " "Found design unit 1: TG68K-logic" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624859 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68K " "Found entity 1: TG68K" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006624859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006624859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TDO minimig_de0_nano_top.v(291) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(291): created implicit net for \"TDO\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FL_DQ minimig_de0_nano_top.v(313) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(313): created implicit net for \"FL_DQ\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FL_ADDR minimig_de0_nano_top.v(369) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(369): created implicit net for \"FL_ADDR\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 369 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FL_CE_N minimig_de0_nano_top.v(370) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(370): created implicit net for \"FL_CE_N\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 370 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FL_WE_N minimig_de0_nano_top.v(371) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(371): created implicit net for \"FL_WE_N\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FL_OE_N minimig_de0_nano_top.v(372) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(372): created implicit net for \"FL_OE_N\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 372 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FL_RST_N minimig_de0_nano_top.v(373) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(373): created implicit net for \"FL_RST_N\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 373 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_BCLK minimig_de0_nano_top.v(491) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(491): created implicit net for \"AUD_BCLK\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 491 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_DACLRCK minimig_de0_nano_top.v(492) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(492): created implicit net for \"AUD_DACLRCK\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 492 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_DACDAT minimig_de0_nano_top.v(493) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(493): created implicit net for \"AUD_DACDAT\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 493 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_XCK minimig_de0_nano_top.v(494) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(494): created implicit net for \"AUD_XCK\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 494 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2C_SCLK minimig_de0_nano_top.v(496) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(496): created implicit net for \"I2C_SCLK\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 496 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2C_SDAT minimig_de0_nano_top.v(497) " "Verilog HDL Implicit Net warning at minimig_de0_nano_top.v(497): created implicit net for \"I2C_SDAT\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 497 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_r indicators.v(89) " "Verilog HDL Implicit Net warning at indicators.v(89): created implicit net for \"led_r\"" {  } { { "../../rtl/io/indicators.v" "" { Text "E:/Altera/A500/minimig/src/rtl/io/indicators.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006624890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minimig_de0_nano_top " "Elaborating entity \"minimig_de0_nano_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527006625139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TDO minimig_de0_nano_top.v(291) " "Verilog HDL or VHDL warning at minimig_de0_nano_top.v(291): object \"TDO\" assigned a value but never read" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625139 "|minimig_de0_nano_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 minimig_de0_nano_top.v(313) " "Verilog HDL assignment warning at minimig_de0_nano_top.v(313): truncated value with size 8 to match size of target (1)" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625139 "|minimig_de0_nano_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 minimig_de0_nano_top.v(691) " "Verilog HDL assignment warning at minimig_de0_nano_top.v(691): truncated value with size 7 to match size of target (6)" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625139 "|minimig_de0_nano_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 minimig_de0_nano_top.v(692) " "Verilog HDL assignment warning at minimig_de0_nano_top.v(692): truncated value with size 7 to match size of target (6)" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625139 "|minimig_de0_nano_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 minimig_de0_nano_top.v(693) " "Verilog HDL assignment warning at minimig_de0_nano_top.v(693): truncated value with size 7 to match size of target (6)" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625139 "|minimig_de0_nano_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sync i_sync:i_sync_sw_28 " "Elaborating entity \"i_sync\" for hierarchy \"i_sync:i_sync_sw_28\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "i_sync_sw_28" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sync i_sync:i_sync_key_28 " "Elaborating entity \"i_sync\" for hierarchy \"i_sync:i_sync_key_28\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "i_sync_key_28" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_top ctrl_top:ctrl_top " "Elaborating entity \"ctrl_top\" for hierarchy \"ctrl_top:ctrl_top\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "ctrl_top" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clk ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk " "Elaborating entity \"ctrl_clk\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_clk" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_clk_altera ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i " "Elaborating entity \"ctrl_clk_altera\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\"" {  } { { "../../rtl/ctrl/ctrl_clk.v" "ctrl_clk_i" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "altpll_component" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component " "Elaborated megafunction instantiation \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component " "Instantiated megafunction \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ctrl_clk_altera " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ctrl_clk_altera\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625202 ""}  } { { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006625202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_rst ctrl_top:ctrl_top\|ctrl_rst:ctrl_rst " "Elaborating entity \"ctrl_rst\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_rst:ctrl_rst\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_rst" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_bus ctrl_top:ctrl_top\|qmem_bus:ctrl_bus " "Elaborating entity \"qmem_bus\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_bus" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_decoder ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m0_decoder " "Elaborating entity \"qmem_decoder\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m0_decoder\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "m0_decoder" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 qmem_decoder.v(41) " "Verilog HDL assignment warning at qmem_decoder.v(41): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 32 qmem_decoder.v(63) " "Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 96 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 qmem_decoder.v(64) " "Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 3 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 qmem_decoder.v(65) " "Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 3 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_decoder ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m1_decoder " "Elaborating entity \"qmem_decoder\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_decoder:m1_decoder\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "m1_decoder" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 qmem_decoder.v(40) " "Verilog HDL assignment warning at qmem_decoder.v(40): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 qmem_decoder.v(63) " "Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_decoder.v(64) " "Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_decoder.v(65) " "Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_decoder.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_decoder.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_arbiter ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s0_arbiter " "Elaborating entity \"qmem_arbiter\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s0_arbiter\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "s0_arbiter" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 qmem_arbiter.v(56) " "Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(65) " "Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(66) " "Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 qmem_arbiter.v(67) " "Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 22 qmem_arbiter.v(68) " "Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 44 to match size of target (22)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 qmem_arbiter.v(69) " "Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_arbiter ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s1_arbiter " "Elaborating entity \"qmem_arbiter\" for hierarchy \"ctrl_top:ctrl_top\|qmem_bus:ctrl_bus\|qmem_arbiter:s1_arbiter\"" {  } { { "../../rtl/ctrl/qmem_bus.v" "s1_arbiter" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bus.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 qmem_arbiter.v(56) " "Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(65) " "Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 qmem_arbiter.v(66) " "Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 qmem_arbiter.v(67) " "Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "46 23 qmem_arbiter.v(68) " "Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 46 to match size of target (23)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 qmem_arbiter.v(69) " "Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/ctrl/qmem_arbiter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_arbiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 "|minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_wrapper ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu " "Elaborating entity \"mor1kx_wrapper\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_cpu" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0 " "Elaborating entity \"mor1kx\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\"" {  } { { "../../rtl/mor1kx/mor1kx_wrapper.v" "mor1kx0" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_wrapper.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625217 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_address_o mor1kx.v(137) " "Output port \"avm_d_address_o\" at mor1kx.v(137) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_byteenable_o mor1kx.v(138) " "Output port \"avm_d_byteenable_o\" at mor1kx.v(138) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_burstcount_o mor1kx.v(141) " "Output port \"avm_d_burstcount_o\" at mor1kx.v(141) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_writedata_o mor1kx.v(143) " "Output port \"avm_d_writedata_o\" at mor1kx.v(143) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_address_o mor1kx.v(147) " "Output port \"avm_i_address_o\" at mor1kx.v(147) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_byteenable_o mor1kx.v(148) " "Output port \"avm_i_byteenable_o\" at mor1kx.v(148) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 148 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_burstcount_o mor1kx.v(151) " "Output port \"avm_i_burstcount_o\" at mor1kx.v(151) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_read_o mor1kx.v(139) " "Output port \"avm_d_read_o\" at mor1kx.v(139) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_d_write_o mor1kx.v(142) " "Output port \"avm_d_write_o\" at mor1kx.v(142) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_i_read_o mor1kx.v(149) " "Output port \"avm_i_read_o\" at mor1kx.v(149) has no driver" {  } { { "../../rtl/mor1kx/mor1kx.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_bus_if_wb32 ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.ibus_bridge " "Elaborating entity \"mor1kx_bus_if_wb32\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.ibus_bridge\"" {  } { { "../../rtl/mor1kx/mor1kx.v" "bus_gen.ibus_bridge" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK mor1kx_bus_if_wb32.v(57) " "Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_bus_if_wb32 ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.dbus_bridge " "Elaborating entity \"mor1kx_bus_if_wb32\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_bus_if_wb32:bus_gen.dbus_bridge\"" {  } { { "../../rtl/mor1kx/mor1kx.v" "bus_gen.dbus_bridge" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK mor1kx_bus_if_wb32.v(57) " "Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...\|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK" {  } { { "../../rtl/mor1kx/mor1kx_bus_if_wb32.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_bus_if_wb32.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_cpu ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu " "Elaborating entity \"mor1kx_cpu\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\"" {  } { { "../../rtl/mor1kx/mor1kx.v" "mor1kx_cpu" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_cpu_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu " "Elaborating entity \"mor1kx_cpu_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu.v" "cappuccino.mor1kx_cpu" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_fetch_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino " "Elaborating entity \"mor1kx_fetch_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_fetch_cappuccino" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625249 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "immu_phys_addr mor1kx_fetch_cappuccino.v(137) " "Verilog HDL warning at mor1kx_fetch_cappuccino.v(137): object immu_phys_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625249 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tlb_reload_addr mor1kx_fetch_cappuccino.v(148) " "Verilog HDL warning at mor1kx_fetch_cappuccino.v(148): object tlb_reload_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 148 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625249 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tlb_reload_data mor1kx_fetch_cappuccino.v(149) " "Verilog HDL or VHDL warning at mor1kx_fetch_cappuccino.v(149): object \"tlb_reload_data\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625249 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "immu_phys_addr 0 mor1kx_fetch_cappuccino.v(137) " "Net \"immu_phys_addr\" at mor1kx_fetch_cappuccino.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625249 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tlb_reload_addr 0 mor1kx_fetch_cappuccino.v(148) " "Net \"tlb_reload_addr\" at mor1kx_fetch_cappuccino.v(148) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625249 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_immu_o mor1kx_fetch_cappuccino.v(48) " "Output port \"spr_bus_dat_immu_o\" at mor1kx_fetch_cappuccino.v(48) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625249 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_ack_immu_o mor1kx_fetch_cappuccino.v(49) " "Output port \"spr_bus_ack_immu_o\" at mor1kx_fetch_cappuccino.v(49) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625249 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_icache ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache " "Elaborating entity \"mor1kx_icache\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\"" {  } { { "../../rtl/mor1kx/mor1kx_fetch_cappuccino.v" "icache_gen.mor1kx_icache" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_fetch_cappuccino.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle mor1kx_icache.v(99) " "Verilog HDL or VHDL warning at mor1kx_icache.v(99): object \"idle\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tag_lru_out mor1kx_icache.v(117) " "Verilog HDL warning at mor1kx_icache.v(117): object tag_lru_out used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 117 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_lru_in mor1kx_icache.v(122) " "Verilog HDL or VHDL warning at mor1kx_icache.v(122): object \"tag_lru_in\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lru mor1kx_icache.v(149) " "Verilog HDL warning at mor1kx_icache.v(149): object lru used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 149 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "access mor1kx_icache.v(156) " "Verilog HDL or VHDL warning at mor1kx_icache.v(156): object \"access\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "next_lru_history mor1kx_icache.v(161) " "Verilog HDL warning at mor1kx_icache.v(161): object next_lru_history used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 161 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mor1kx_icache.v(337) " "Verilog HDL Case Statement information at mor1kx_icache.v(337): all case item expressions in this case statement are onehot" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 337 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_o mor1kx_icache.v(53) " "Output port \"spr_bus_dat_o\" at mor1kx_icache.v(53) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_simple_dpram_sclk ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram " "Elaborating entity \"mor1kx_simple_dpram_sclk\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram\"" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "way_memories\[0\].way_data_ram" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_simple_dpram_sclk ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram " "Elaborating entity \"mor1kx_simple_dpram_sclk\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram\"" {  } { { "../../rtl/mor1kx/mor1kx_icache.v" "tag_ram" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_icache.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_decode ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode:mor1kx_decode " "Elaborating entity \"mor1kx_decode\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode:mor1kx_decode\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_decode" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mor1kx_decode.v(296) " "Verilog HDL assignment warning at mor1kx_decode.v(296): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/mor1kx/mor1kx_decode.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_decode.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_decode_execute_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino " "Elaborating entity \"mor1kx_decode_execute_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_decode_execute_cappuccino" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_branch_prediction ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_branch_prediction:mor1kx_branch_prediction " "Elaborating entity \"mor1kx_branch_prediction\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_branch_prediction:mor1kx_branch_prediction\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_branch_prediction" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_execute_alu ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_alu:mor1kx_execute_alu " "Elaborating entity \"mor1kx_execute_alu\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_alu:mor1kx_execute_alu\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_execute_alu" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cmov_result mor1kx_execute_alu.v(176) " "Verilog HDL warning at mor1kx_execute_alu.v(176): object cmov_result used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v" 176 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_a mor1kx_execute_alu.v(178) " "Verilog HDL or VHDL warning at mor1kx_execute_alu.v(178): object \"decode_a\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_b mor1kx_execute_alu.v(179) " "Verilog HDL or VHDL warning at mor1kx_execute_alu.v(179): object \"decode_b\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_srl mor1kx_execute_alu.v(621) " "Verilog HDL or VHDL warning at mor1kx_execute_alu.v(621): object \"op_srl\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_execute_alu.v(387) " "Verilog HDL assignment warning at mor1kx_execute_alu.v(387): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mor1kx_execute_alu.v(640) " "Verilog HDL assignment warning at mor1kx_execute_alu.v(640): truncated value with size 64 to match size of target (32)" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmov_result 0 mor1kx_execute_alu.v(176) " "Net \"cmov_result\" at mor1kx_execute_alu.v(176) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_execute_alu.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_execute_alu.v" 176 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_lsu_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino " "Elaborating entity \"mor1kx_lsu_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_lsu_cappuccino" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_err mor1kx_lsu_cappuccino.v(144) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(144): object \"dc_err\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dc_ldat mor1kx_lsu_cappuccino.v(146) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(146): object dc_ldat used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 146 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_adr mor1kx_lsu_cappuccino.v(148) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(148): object \"dc_adr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_req mor1kx_lsu_cappuccino.v(150) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(150): object \"dc_req\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625280 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_we mor1kx_lsu_cappuccino.v(151) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(151): object \"dc_we\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_bsel mor1kx_lsu_cappuccino.v(152) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(152): object \"dc_bsel\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_refill_allowed mor1kx_lsu_cappuccino.v(155) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(155): object \"dc_refill_allowed\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dc_enabled mor1kx_lsu_cappuccino.v(161) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(161): object \"dc_enabled\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dmmu_phys_addr mor1kx_lsu_cappuccino.v(168) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(168): object dmmu_phys_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 168 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "except_dtlb_miss_r mor1kx_lsu_cappuccino.v(170) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(170): object \"except_dtlb_miss_r\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "except_dpagefault_r mor1kx_lsu_cappuccino.v(172) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(172): object \"except_dpagefault_r\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmmu_cache_inhibit mor1kx_lsu_cappuccino.v(173) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(173): object \"dmmu_cache_inhibit\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tlb_reload_addr mor1kx_lsu_cappuccino.v(177) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(177): object tlb_reload_addr used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 177 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tlb_reload_data mor1kx_lsu_cappuccino.v(180) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(180): object \"tlb_reload_data\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "store_buffer_atomic mor1kx_lsu_cappuccino.v(193) " "Verilog HDL warning at mor1kx_lsu_cappuccino.v(193): object store_buffer_atomic used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 193 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atomic_addr mor1kx_lsu_cappuccino.v(202) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(202): object \"atomic_addr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swa_success mor1kx_lsu_cappuccino.v(204) " "Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(204): object \"swa_success\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_lsu_cappuccino.v(210) " "Verilog HDL assignment warning at mor1kx_lsu_cappuccino.v(210): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dc_ldat 0 mor1kx_lsu_cappuccino.v(146) " "Net \"dc_ldat\" at mor1kx_lsu_cappuccino.v(146) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 146 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmmu_phys_addr 0 mor1kx_lsu_cappuccino.v(168) " "Net \"dmmu_phys_addr\" at mor1kx_lsu_cappuccino.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tlb_reload_addr 0 mor1kx_lsu_cappuccino.v(177) " "Net \"tlb_reload_addr\" at mor1kx_lsu_cappuccino.v(177) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "store_buffer_atomic 0 mor1kx_lsu_cappuccino.v(193) " "Net \"store_buffer_atomic\" at mor1kx_lsu_cappuccino.v(193) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 193 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_dc_o mor1kx_lsu_cappuccino.v(91) " "Output port \"spr_bus_dat_dc_o\" at mor1kx_lsu_cappuccino.v(91) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_dat_dmmu_o mor1kx_lsu_cappuccino.v(93) " "Output port \"spr_bus_dat_dmmu_o\" at mor1kx_lsu_cappuccino.v(93) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_ack_dc_o mor1kx_lsu_cappuccino.v(92) " "Output port \"spr_bus_ack_dc_o\" at mor1kx_lsu_cappuccino.v(92) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_bus_ack_dmmu_o mor1kx_lsu_cappuccino.v(94) " "Output port \"spr_bus_ack_dmmu_o\" at mor1kx_lsu_cappuccino.v(94) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_lsu_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_lsu_cappuccino.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_wb_mux_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino " "Elaborating entity \"mor1kx_wb_mux_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_wb_mux_cappuccino" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_rf_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino " "Elaborating entity \"mor1kx_rf_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_rf_cappuccino" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_simple_dpram_sclk ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa " "Elaborating entity \"mor1kx_simple_dpram_sclk\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa\"" {  } { { "../../rtl/mor1kx/mor1kx_rf_cappuccino.v" "rfa" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_rf_cappuccino.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_execute_ctrl_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino " "Elaborating entity \"mor1kx_execute_ctrl_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_execute_ctrl_cappuccino" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_ctrl_cappuccino ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino " "Elaborating entity \"mor1kx_ctrl_cappuccino\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino\"" {  } { { "../../rtl/mor1kx/mor1kx_cpu_cappuccino.v" "mor1kx_ctrl_cappuccino" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cpu_cappuccino.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_picmr mor1kx_ctrl_cappuccino.v(236) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(236): object \"spr_picmr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_picsr mor1kx_ctrl_cappuccino.v(237) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(237): object \"spr_picsr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_ttmr mor1kx_ctrl_cappuccino.v(240) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(240): object \"spr_ttmr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_ttcr mor1kx_ctrl_cappuccino.v(241) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(241): object \"spr_ttcr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_dmr1 mor1kx_ctrl_cappuccino.v(292) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(292): object \"spr_dmr1\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_dmr2 mor1kx_ctrl_cappuccino.v(293) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(293): object \"spr_dmr2\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_dsr mor1kx_ctrl_cappuccino.v(294) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(294): object \"spr_dsr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_drr mor1kx_ctrl_cappuccino.v(295) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(295): object \"spr_drr\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pstep mor1kx_ctrl_cappuccino.v(301) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(301): object pstep used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 301 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stepped_into_exception mor1kx_ctrl_cappuccino.v(304) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(304): object stepped_into_exception used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 304 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stepped_into_rfe mor1kx_ctrl_cappuccino.v(305) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(305): object stepped_into_rfe used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 305 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stall_on_trap mor1kx_ctrl_cappuccino.v(308) " "Verilog HDL warning at mor1kx_ctrl_cappuccino.v(308): object stall_on_trap used but never assigned" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 308 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_read mor1kx_ctrl_cappuccino.v(313) " "Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(313): object \"spr_read\" assigned a value but never read" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(355) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(355): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "mor1kx_ctrl_cappuccino.v(421) " "Verilog HDL Casex/Casez warning at mor1kx_ctrl_cappuccino.v(421): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 421 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(713) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(713): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(718) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(718): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(722) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(722): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_ctrl_cappuccino.v(995) " "Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(995): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pstep\[2..0\] 0 mor1kx_ctrl_cappuccino.v(301) " "Net \"pstep\[2..0\]\" at mor1kx_ctrl_cappuccino.v(301) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 301 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stepped_into_exception 0 mor1kx_ctrl_cappuccino.v(304) " "Net \"stepped_into_exception\" at mor1kx_ctrl_cappuccino.v(304) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 304 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stepped_into_rfe 0 mor1kx_ctrl_cappuccino.v(305) " "Net \"stepped_into_rfe\" at mor1kx_ctrl_cappuccino.v(305) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 305 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stall_on_trap 0 mor1kx_ctrl_cappuccino.v(308) " "Net \"stall_on_trap\" at mor1kx_ctrl_cappuccino.v(308) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 308 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625311 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mor1kx_cfgrs ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino\|mor1kx_cfgrs:mor1kx_cfgrs " "Elaborating entity \"mor1kx_cfgrs\" for hierarchy \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino\|mor1kx_cfgrs:mor1kx_cfgrs\"" {  } { { "../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v" "mor1kx_cfgrs" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_ctrl_cappuccino.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mor1kx_cfgrs.v(98) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mor1kx_cfgrs.v(147) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(147): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mor1kx_cfgrs.v(150) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(150): truncated value with size 32 to match size of target (2)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mor1kx_cfgrs.v(167) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(167): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mor1kx_cfgrs.v(170) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(170): truncated value with size 32 to match size of target (2)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_cfgrs.v(191) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(191): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mor1kx_cfgrs.v(195) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(195): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mor1kx_cfgrs.v(220) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(220): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mor1kx_cfgrs.v(224) " "Verilog HDL assignment warning at mor1kx_cfgrs.v(224): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_dmmucfgr\[14..12\] mor1kx_cfgrs.v(69) " "Output port \"spr_dmmucfgr\[14..12\]\" at mor1kx_cfgrs.v(69) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spr_immucfgr\[14..12\] mor1kx_cfgrs.v(70) " "Output port \"spr_immucfgr\[14..12\]\" at mor1kx_cfgrs.v(70) has no driver" {  } { { "../../rtl/mor1kx/mor1kx_cfgrs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/mor1kx/mor1kx_cfgrs.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_boot ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom " "Elaborating entity \"ctrl_boot\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_rom" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_regs ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs " "Elaborating entity \"ctrl_regs\" for hierarchy \"ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\"" {  } { { "../../rtl/ctrl/ctrl_top.v" "ctrl_regs" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_stat_en ctrl_regs.v(136) " "Verilog HDL or VHDL warning at ctrl_regs.v(136): object \"sys_stat_en\" assigned a value but never read" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_en ctrl_regs.v(219) " "Verilog HDL or VHDL warning at ctrl_regs.v(219): object \"rx_en\" assigned a value but never read" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_stat_en ctrl_regs.v(221) " "Verilog HDL or VHDL warning at ctrl_regs.v(221): object \"uart_stat_en\" assigned a value but never read" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ctrl_regs.v(235) " "Verilog HDL assignment warning at ctrl_regs.v(235): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl_regs.v(242) " "Verilog HDL assignment warning at ctrl_regs.v(242): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl_regs.v(252) " "Verilog HDL assignment warning at ctrl_regs.v(252): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmem_bridge qmem_bridge:qmem_bridge " "Elaborating entity \"qmem_bridge\" for hierarchy \"qmem_bridge:qmem_bridge\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "qmem_bridge" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_posedge qmem_bridge.v(46) " "Verilog HDL or VHDL warning at qmem_bridge.v(46): object \"cs_posedge\" assigned a value but never read" {  } { { "../../rtl/ctrl/qmem_bridge.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/qmem_bridge.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625327 "|minimig_de0_nano_top|qmem_bridge:qmem_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indicators indicators:indicators " "Elaborating entity \"indicators\" for hierarchy \"indicators:indicators\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "indicators" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_r indicators.v(89) " "Verilog HDL or VHDL warning at indicators.v(89): object \"led_r\" assigned a value but never read" {  } { { "../../rtl/io/indicators.v" "" { Text "E:/Altera/A500/minimig/src/rtl/io/indicators.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625342 "|minimig_de0_nano_top|indicators:indicators"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 indicators.v(89) " "Verilog HDL assignment warning at indicators.v(89): truncated value with size 10 to match size of target (1)" {  } { { "../../rtl/io/indicators.v" "" { Text "E:/Altera/A500/minimig/src/rtl/io/indicators.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625342 "|minimig_de0_nano_top|indicators:indicators"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amiga_clk amiga_clk:amiga_clk " "Elaborating entity \"amiga_clk\" for hierarchy \"amiga_clk:amiga_clk\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "amiga_clk" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amiga_clk_altera amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i " "Elaborating entity \"amiga_clk_altera\" for hierarchy \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\"" {  } { { "../../rtl/clock/amiga_clk.v" "amiga_clk_i" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/clock/amiga_clk_altera.v" "altpll_component" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component " "Elaborated megafunction instantiation \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\"" {  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component " "Instantiated megafunction \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 7 " "Parameter \"clk0_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 7 " "Parameter \"clk1_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 7 " "Parameter \"clk2_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 16 " "Parameter \"clk2_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3540 " "Parameter \"clk2_phase_shift\" = \"-3540\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=amiga_clk_altera " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=amiga_clk_altera\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625342 ""}  } { { "../../rtl/clock/amiga_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006625342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/amiga_clk_altera_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/amiga_clk_altera_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 amiga_clk_altera_altpll " "Found entity 1: amiga_clk_altera_altpll" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006625389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006625389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amiga_clk_altera_altpll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated " "Elaborating entity \"amiga_clk_altera_altpll\" for hierarchy \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_top audio_top:audio_top " "Elaborating entity \"audio_top\" for hierarchy \"audio_top:audio_top\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "audio_top" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "i2c_sclk audio_top.v(22) " "Output port \"i2c_sclk\" at audio_top.v(22) has no driver" {  } { { "../../rtl/audio/audio_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/audio/audio_top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 "|minimig_de0_nano_top|audio_top:audio_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_shifter audio_top:audio_top\|audio_shifter:audio_shifter " "Elaborating entity \"audio_shifter\" for hierarchy \"audio_top:audio_top\|audio_shifter:audio_shifter\"" {  } { { "../../rtl/audio/audio_top.v" "audio_shifter" { Text "E:/Altera/A500/minimig/src/rtl/audio/audio_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K TG68K:tg68k " "Elaborating entity \"TG68K\" for hierarchy \"TG68K:tg68k\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "tg68k" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_addr TG68K.vhd(104) " "Verilog HDL or VHDL warning at TG68K.vhd(104): object \"t_addr\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 "|minimig_de0_nano_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_akt_s TG68K.vhd(109) " "Verilog HDL or VHDL warning at TG68K.vhd(109): object \"addr_akt_s\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 "|minimig_de0_nano_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_akt_e TG68K.vhd(110) " "Verilog HDL or VHDL warning at TG68K.vhd(110): object \"addr_akt_e\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 "|minimig_de0_nano_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_akt_s TG68K.vhd(111) " "Verilog HDL or VHDL warning at TG68K.vhd(111): object \"data_akt_s\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 "|minimig_de0_nano_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_akt_e TG68K.vhd(112) " "Verilog HDL or VHDL warning at TG68K.vhd(112): object \"data_akt_e\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 "|minimig_de0_nano_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_stated TG68K.vhd(125) " "Verilog HDL or VHDL warning at TG68K.vhd(125): object \"S_stated\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 "|minimig_de0_nano_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vmaenad TG68K.vhd(134) " "Verilog HDL or VHDL warning at TG68K.vhd(134): object \"vmaenad\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 "|minimig_de0_nano_top|TG68K:tg68k"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_state3 TG68K.vhd(136) " "Verilog HDL or VHDL warning at TG68K.vhd(136): object \"sync_state3\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 "|minimig_de0_nano_top|TG68K:tg68k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68KdotC_Kernel TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst " "Elaborating entity \"TG68KdotC_Kernel\" for hierarchy \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\"" {  } { { "../../rtl/tg68k/TG68K.vhd" "pf68K_Kernel_inst" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68KdotC_Kernel.vhd(229) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object \"illegal_write_mode\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625420 "|minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68KdotC_Kernel.vhd(230) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object \"illegal_read_mode\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625420 "|minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68KdotC_Kernel.vhd(231) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(231): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625420 "|minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte TG68KdotC_Kernel.vhd(251) " "Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(251): object \"byte\" assigned a value but never read" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625420 "|minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68K_ALU TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|TG68K_ALU:ALU " "Elaborating entity \"TG68K_ALU\" for hierarchy \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|TG68K_ALU:ALU\"" {  } { { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "ALU" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_ctrl:sdram " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_ctrl:sdram\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "sdram" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuAddr_reg sdram_ctrl.v(235) " "Verilog HDL or VHDL warning at sdram_ctrl.v(235): object \"cpuAddr_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625436 "|minimig_de0_nano_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpustate_reg sdram_ctrl.v(236) " "Verilog HDL or VHDL warning at sdram_ctrl.v(236): object \"cpustate_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625436 "|minimig_de0_nano_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuL_reg sdram_ctrl.v(237) " "Verilog HDL or VHDL warning at sdram_ctrl.v(237): object \"cpuL_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625436 "|minimig_de0_nano_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuU_reg sdram_ctrl.v(238) " "Verilog HDL or VHDL warning at sdram_ctrl.v(238): object \"cpuU_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625436 "|minimig_de0_nano_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_dma_reg sdram_ctrl.v(239) " "Verilog HDL or VHDL warning at sdram_ctrl.v(239): object \"cpu_dma_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625436 "|minimig_de0_nano_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuWR_reg sdram_ctrl.v(240) " "Verilog HDL or VHDL warning at sdram_ctrl.v(240): object \"cpuWR_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625436 "|minimig_de0_nano_top|sdram_ctrl:sdram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdram_ctrl.v(223) " "Verilog HDL assignment warning at sdram_ctrl.v(223): truncated value with size 32 to match size of target (2)" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625436 "|minimig_de0_nano_top|sdram_ctrl:sdram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_cache sdram_ctrl:sdram\|cpu_cache:cpu_cache " "Elaborating entity \"cpu_cache\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\"" {  } { { "../../rtl/sdram/sdram_ctrl.v" "cpu_cache" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_state_r cpu_cache.v(66) " "Verilog HDL or VHDL warning at cpu_cache.v(66): object \"cpu_state_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_adr_r cpu_cache.v(67) " "Verilog HDL or VHDL warning at cpu_cache.v(67): object \"cpu_adr_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_bs_r cpu_cache.v(68) " "Verilog HDL or VHDL warning at cpu_cache.v(68): object \"cpu_bs_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_dat_w_r cpu_cache.v(69) " "Verilog HDL or VHDL warning at cpu_cache.v(69): object \"cpu_dat_w_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdr_dat_r_r cpu_cache.v(70) " "Verilog HDL or VHDL warning at cpu_cache.v(70): object \"sdr_dat_r_r\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_rw cpu_cache.v(73) " "Verilog HDL or VHDL warning at cpu_cache.v(73): object \"cpu_rw\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_dat_r_reg cpu_cache.v(95) " "Verilog HDL or VHDL warning at cpu_cache.v(95): object \"tag_dat_r_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_hit cpu_cache.v(99) " "Verilog HDL or VHDL warning at cpu_cache.v(99): object \"tag_hit\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_dat_r_0_reg cpu_cache.v(109) " "Verilog HDL or VHDL warning at cpu_cache.v(109): object \"mem_dat_r_0_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_dat_r_1_reg cpu_cache.v(110) " "Verilog HDL or VHDL warning at cpu_cache.v(110): object \"mem_dat_r_1_reg\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_wb cpu_cache.v(164) " "Verilog HDL or VHDL warning at cpu_cache.v(164): object \"cpu_wb\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack cpu_cache.v(181) " "Verilog HDL or VHDL warning at cpu_cache.v(181): object \"ack\" assigned a value but never read" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_dat_w cpu_cache.v(29) " "Output port \"sdr_dat_w\" at cpu_cache.v(29) has no driver" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdr_cpu_act cpu_cache.v(31) " "Output port \"sdr_cpu_act\" at cpu_cache.v(31) has no driver" {  } { { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tpram_128x32 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram " "Elaborating entity \"tpram_128x32\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\"" {  } { { "../../rtl/sdram/cpu_cache.v" "tag_ram" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_128x32.v" "altsyncram_component" { Text "E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625483 ""}  } { { "../../rtl/sdram/tpram_128x32.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006625483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4p1 " "Found entity 1: altsyncram_c4p1" {  } { { "db/altsyncram_c4p1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_c4p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006625529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006625529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4p1 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\|altsyncram_c4p1:auto_generated " "Elaborating entity \"altsyncram_c4p1\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\|altsyncram_c4p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tpram_be_512x16 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0 " "Elaborating entity \"tpram_be_512x16\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\"" {  } { { "../../rtl/sdram/cpu_cache.v" "mem_ram_0" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "altsyncram_component" { Text "E:/Altera/A500/minimig/src/rtl/sdram/tpram_be_512x16.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\"" {  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/tpram_be_512x16.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006625561 ""}  } { { "../../rtl/sdram/tpram_be_512x16.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/tpram_be_512x16.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006625561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5r1 " "Found entity 1: altsyncram_q5r1" {  } { { "db/altsyncram_q5r1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_q5r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006625607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006625607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5r1 sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\|altsyncram_q5r1:auto_generated " "Elaborating entity \"altsyncram_q5r1\" for hierarchy \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_be_512x16:mem_ram_0\|altsyncram:altsyncram_component\|altsyncram_q5r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Minimig1 Minimig1:minimig " "Elaborating entity \"Minimig1\" for hierarchy \"Minimig1:minimig\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "minimig" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625623 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cart_data_out Minimig1.v(357) " "Verilog HDL warning at Minimig1.v(357): object cart_data_out used but never assigned" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 357 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1527006625623 "|minimig_de0_nano_top|Minimig1:minimig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cart_data_out 0 Minimig1.v(357) " "Net \"cart_data_out\" at Minimig1.v(357) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 357 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625623 "|minimig_de0_nano_top|Minimig1:minimig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int7 0 Minimig1.v(353) " "Net \"int7\" at Minimig1.v(353) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 353 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625623 "|minimig_de0_nano_top|Minimig1:minimig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ovr 0 Minimig1.v(356) " "Net \"ovr\" at Minimig1.v(356) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 356 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527006625623 "|minimig_de0_nano_top|Minimig1:minimig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Agnus Minimig1:minimig\|Agnus:AGNUS1 " "Elaborating entity \"Agnus\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\"" {  } { { "../../rtl/minimig/Minimig1.v" "AGNUS1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh Minimig1:minimig\|Agnus:AGNUS1\|refresh:ref1 " "Elaborating entity \"refresh\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|refresh:ref1\"" {  } { { "../../rtl/minimig/Agnus.v" "ref1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dskdma_engine Minimig1:minimig\|Agnus:AGNUS1\|dskdma_engine:dsk1 " "Elaborating entity \"dskdma_engine\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|dskdma_engine:dsk1\"" {  } { { "../../rtl/minimig/Agnus.v" "dsk1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auddma_engine Minimig1:minimig\|Agnus:AGNUS1\|auddma_engine:aud1 " "Elaborating entity \"auddma_engine\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|auddma_engine:aud1\"" {  } { { "../../rtl/minimig/Agnus.v" "aud1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpldma_engine Minimig1:minimig\|Agnus:AGNUS1\|bpldma_engine:bpd1 " "Elaborating entity \"bpldma_engine\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|bpldma_engine:bpd1\"" {  } { { "../../rtl/minimig/Agnus.v" "bpd1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "planes Agnus.v(642) " "Verilog HDL or VHDL warning at Agnus.v(642): object \"planes\" assigned a value but never read" {  } { { "../../rtl/minimig/Agnus.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 642 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625639 "|minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprdma_engine Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1 " "Elaborating entity \"sprdma_engine\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\"" {  } { { "../../rtl/minimig/Agnus.v" "spr1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "copper Minimig1:minimig\|Agnus:AGNUS1\|copper:cp1 " "Elaborating entity \"copper\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|copper:cp1\"" {  } { { "../../rtl/minimig/Agnus.v" "cp1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blitter Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1 " "Elaborating entity \"blitter\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\"" {  } { { "../../rtl/minimig/Agnus.v" "bl1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A " "Elaborating entity \"barrel_shifter\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\"" {  } { { "../../rtl/minimig/Blitter.v" "barrel_shifter_A" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bltminterm Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|bltminterm:bltmt1 " "Elaborating entity \"bltminterm\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|bltminterm:bltmt1\"" {  } { { "../../rtl/minimig/Blitter.v" "bltmt1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bltfill Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|bltfill:bltfl1 " "Elaborating entity \"bltfill\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|bltfill:bltfl1\"" {  } { { "../../rtl/minimig/Blitter.v" "bltfl1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|address_generator:address_generator_1 " "Elaborating entity \"address_generator\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|address_generator:address_generator_1\"" {  } { { "../../rtl/minimig/Blitter.v" "address_generator_1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beamcounter Minimig1:minimig\|Agnus:AGNUS1\|beamcounter:bc1 " "Elaborating entity \"beamcounter\" for hierarchy \"Minimig1:minimig\|Agnus:AGNUS1\|beamcounter:bc1\"" {  } { { "../../rtl/minimig/Agnus.v" "bc1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paula Minimig1:minimig\|Paula:PAULA1 " "Elaborating entity \"Paula\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\"" {  } { { "../../rtl/minimig/Minimig1.v" "PAULA1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart Minimig1:minimig\|Paula:PAULA1\|uart:pu1 " "Elaborating entity \"uart\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\|uart:pu1\"" {  } { { "../../rtl/minimig/Paula.v" "pu1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intcontroller Minimig1:minimig\|Paula:PAULA1\|intcontroller:pi1 " "Elaborating entity \"intcontroller\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\|intcontroller:pi1\"" {  } { { "../../rtl/minimig/Paula.v" "pi1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floppy Minimig1:minimig\|Paula:PAULA1\|floppy:pf1 " "Elaborating entity \"floppy\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\|floppy:pf1\"" {  } { { "../../rtl/minimig/Paula.v" "pf1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Minimig1:minimig\|Paula:PAULA1\|floppy:pf1\|fifo:db1 " "Elaborating entity \"fifo\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\|floppy:pf1\|fifo:db1\"" {  } { { "../../rtl/minimig/Floppy.v" "db1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio Minimig1:minimig\|Paula:PAULA1\|audio:ad1 " "Elaborating entity \"audio\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\"" {  } { { "../../rtl/minimig/Paula.v" "ad1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Paula.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audiochannel Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiochannel:ach0 " "Elaborating entity \"audiochannel\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiochannel:ach0\"" {  } { { "../../rtl/minimig/Audio.v" "ach0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "volcntrld Audio.v(540) " "Verilog HDL or VHDL warning at Audio.v(540): object \"volcntrld\" assigned a value but never read" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625670 "|minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Audio.v(640) " "Verilog HDL assignment warning at Audio.v(640): truncated value with size 32 to match size of target (16)" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625670 "|minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audiomixer Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix " "Elaborating entity \"audiomixer\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\"" {  } { { "../../rtl/minimig/Audio.v" "mix" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "svmul Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv0 " "Elaborating entity \"svmul\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv0\"" {  } { { "../../rtl/minimig/Audio.v" "sv0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmadelta Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|sigmadelta:dac " "Elaborating entity \"sigmadelta\" for hierarchy \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|sigmadelta:dac\"" {  } { { "../../rtl/minimig/Audio.v" "dac" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Audio.v(400) " "Verilog HDL assignment warning at Audio.v(400): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Audio.v(415) " "Verilog HDL assignment warning at Audio.v(415): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Audio.v(416) " "Verilog HDL assignment warning at Audio.v(416): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Audio.v(418) " "Verilog HDL assignment warning at Audio.v(418): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 Audio.v(419) " "Verilog HDL assignment warning at Audio.v(419): truncated value with size 20 to match size of target (19)" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Audio.v(462) " "Verilog HDL assignment warning at Audio.v(462): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Audio.v(463) " "Verilog HDL assignment warning at Audio.v(463): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userio Minimig1:minimig\|userio:USERIO1 " "Elaborating entity \"userio\" for hierarchy \"Minimig1:minimig\|userio:USERIO1\"" {  } { { "../../rtl/minimig/Minimig1.v" "USERIO1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Userio.v(286) " "Verilog HDL assignment warning at Userio.v(286): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Userio.v(288) " "Verilog HDL assignment warning at Userio.v(288): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Userio.v(296) " "Verilog HDL assignment warning at Userio.v(296): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Userio.v(298) " "Verilog HDL assignment warning at Userio.v(298): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Userio.v(307) " "Verilog HDL assignment warning at Userio.v(307): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Userio.v(309) " "Verilog HDL assignment warning at Userio.v(309): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Userio.v(317) " "Verilog HDL assignment warning at Userio.v(317): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Userio.v(319) " "Verilog HDL assignment warning at Userio.v(319): truncated value with size 32 to match size of target (8)" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2mouse Minimig1:minimig\|userio:USERIO1\|ps2mouse:pm1 " "Elaborating entity \"ps2mouse\" for hierarchy \"Minimig1:minimig\|userio:USERIO1\|ps2mouse:pm1\"" {  } { { "../../rtl/minimig/Userio.v" "pm1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd Minimig1:minimig\|userio:USERIO1\|osd:osd1 " "Elaborating entity \"osd\" for hierarchy \"Minimig1:minimig\|userio:USERIO1\|osd:osd1\"" {  } { { "../../rtl/minimig/Userio.v" "osd1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_invalidate Userio.v(638) " "Verilog HDL or VHDL warning at Userio.v(638): object \"spi_invalidate\" assigned a value but never read" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 638 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_clock_ctrl_sel Userio.v(731) " "Verilog HDL or VHDL warning at Userio.v(731): object \"spi_clock_ctrl_sel\" assigned a value but never read" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_toggle_d Userio.v(859) " "Verilog HDL or VHDL warning at Userio.v(859): object \"mem_toggle_d\" assigned a value but never read" {  } { { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 859 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi8 Minimig1:minimig\|userio:USERIO1\|osd:osd1\|spi8:spi0 " "Elaborating entity \"spi8\" for hierarchy \"Minimig1:minimig\|userio:USERIO1\|osd:osd1\|spi8:spi0\"" {  } { { "../../rtl/minimig/Userio.v" "spi0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo Minimig1:minimig\|userio:USERIO1\|osd:osd1\|sync_fifo:wr_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"Minimig1:minimig\|userio:USERIO1\|osd:osd1\|sync_fifo:wr_fifo\"" {  } { { "../../rtl/minimig/Userio.v" "wr_fifo" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.v(96) " "Verilog HDL assignment warning at sync_fifo.v(96): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "E:/Altera/A500/minimig/src/rtl/fifo/sync_fifo.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.v(99) " "Verilog HDL assignment warning at sync_fifo.v(99): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/fifo/sync_fifo.v" "" { Text "E:/Altera/A500/minimig/src/rtl/fifo/sync_fifo.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 "|minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Denise Minimig1:minimig\|Denise:DENISE1 " "Elaborating entity \"Denise\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\"" {  } { { "../../rtl/minimig/Minimig1.v" "DENISE1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitplanes Minimig1:minimig\|Denise:DENISE1\|bitplanes:bplm0 " "Elaborating entity \"bitplanes\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\|bitplanes:bplm0\"" {  } { { "../../rtl/minimig/Denise.v" "bplm0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitplane_shifter Minimig1:minimig\|Denise:DENISE1\|bitplanes:bplm0\|bitplane_shifter:bplshft1 " "Elaborating entity \"bitplane_shifter\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\|bitplanes:bplm0\|bitplane_shifter:bplshft1\"" {  } { { "../../rtl/minimig/Bitplanes.v" "bplshft1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Bitplanes.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playfields Minimig1:minimig\|Denise:DENISE1\|playfields:plfm0 " "Elaborating entity \"playfields\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\|playfields:plfm0\"" {  } { { "../../rtl/minimig/Denise.v" "plfm0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites Minimig1:minimig\|Denise:DENISE1\|sprites:sprm0 " "Elaborating entity \"sprites\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\|sprites:sprm0\"" {  } { { "../../rtl/minimig/Denise.v" "sprm0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprshift Minimig1:minimig\|Denise:DENISE1\|sprites:sprm0\|sprshift:sps0 " "Elaborating entity \"sprshift\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\|sprites:sprm0\|sprshift:sps0\"" {  } { { "../../rtl/minimig/Sprites.v" "sps0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Sprites.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprpriority Minimig1:minimig\|Denise:DENISE1\|sprpriority:spm0 " "Elaborating entity \"sprpriority\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\|sprpriority:spm0\"" {  } { { "../../rtl/minimig/Denise.v" "spm0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colortable Minimig1:minimig\|Denise:DENISE1\|colortable:clut0 " "Elaborating entity \"colortable\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\|colortable:clut0\"" {  } { { "../../rtl/minimig/Denise.v" "clut0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hamgenerator Minimig1:minimig\|Denise:DENISE1\|hamgenerator:ham0 " "Elaborating entity \"hamgenerator\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\|hamgenerator:ham0\"" {  } { { "../../rtl/minimig/Denise.v" "ham0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision Minimig1:minimig\|Denise:DENISE1\|collision:col0 " "Elaborating entity \"collision\" for hierarchy \"Minimig1:minimig\|Denise:DENISE1\|collision:col0\"" {  } { { "../../rtl/minimig/Denise.v" "col0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amber Minimig1:minimig\|Amber:AMBER1 " "Elaborating entity \"Amber\" for hierarchy \"Minimig1:minimig\|Amber:AMBER1\"" {  } { { "../../rtl/minimig/Minimig1.v" "AMBER1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciaa Minimig1:minimig\|ciaa:CIAA1 " "Elaborating entity \"ciaa\" for hierarchy \"Minimig1:minimig\|ciaa:CIAA1\"" {  } { { "../../rtl/minimig/Minimig1.v" "CIAA1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2keyboard Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1 " "Elaborating entity \"ps2keyboard\" for hierarchy \"Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1\"" {  } { { "../../rtl/minimig/CIA8520.v" "kbd1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2keyboardmap Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1\|ps2keyboardmap:km1 " "Elaborating entity \"ps2keyboardmap\" for hierarchy \"Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1\|ps2keyboardmap:km1\"" {  } { { "../../rtl/minimig/PS2Keyboard.v" "km1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/PS2Keyboard.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625732 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "joy_emu PS2Keyboard.v(383) " "Output port \"joy_emu\" at PS2Keyboard.v(383) has no driver" {  } { { "../../rtl/minimig/PS2Keyboard.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/PS2Keyboard.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1527006625732 "|minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciaint Minimig1:minimig\|ciaa:CIAA1\|ciaint:cnt " "Elaborating entity \"ciaint\" for hierarchy \"Minimig1:minimig\|ciaa:CIAA1\|ciaint:cnt\"" {  } { { "../../rtl/minimig/CIA8520.v" "cnt" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timera Minimig1:minimig\|ciaa:CIAA1\|timera:tmra " "Elaborating entity \"timera\" for hierarchy \"Minimig1:minimig\|ciaa:CIAA1\|timera:tmra\"" {  } { { "../../rtl/minimig/CIA8520.v" "tmra" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerb Minimig1:minimig\|ciaa:CIAA1\|timerb:tmrb " "Elaborating entity \"timerb\" for hierarchy \"Minimig1:minimig\|ciaa:CIAA1\|timerb:tmrb\"" {  } { { "../../rtl/minimig/CIA8520.v" "tmrb" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerd Minimig1:minimig\|ciaa:CIAA1\|timerd:tmrd " "Elaborating entity \"timerd\" for hierarchy \"Minimig1:minimig\|ciaa:CIAA1\|timerd:tmrd\"" {  } { { "../../rtl/minimig/CIA8520.v" "tmrd" { Text "E:/Altera/A500/minimig/src/rtl/minimig/CIA8520.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ciab Minimig1:minimig\|ciab:CIAB1 " "Elaborating entity \"ciab\" for hierarchy \"Minimig1:minimig\|ciab:CIAB1\"" {  } { { "../../rtl/minimig/Minimig1.v" "CIAB1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m68k_bridge Minimig1:minimig\|m68k_bridge:CPU1 " "Elaborating entity \"m68k_bridge\" for hierarchy \"Minimig1:minimig\|m68k_bridge:CPU1\"" {  } { { "../../rtl/minimig/Minimig1.v" "CPU1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doe Minimig1.v(1301) " "Verilog HDL or VHDL warning at Minimig1.v(1301): object \"doe\" assigned a value but never read" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 1301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 "|minimig_de0_nano_top|Minimig1:minimig|m68k_bridge:CPU1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turbo_cpu Minimig1.v(1329) " "Verilog HDL or VHDL warning at Minimig1.v(1329): object \"turbo_cpu\" assigned a value but never read" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 1329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 "|minimig_de0_nano_top|Minimig1:minimig|m68k_bridge:CPU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_mapper Minimig1:minimig\|bank_mapper:BMAP1 " "Elaborating entity \"bank_mapper\" for hierarchy \"Minimig1:minimig\|bank_mapper:BMAP1\"" {  } { { "../../rtl/minimig/Minimig1.v" "BMAP1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_bridge Minimig1:minimig\|sram_bridge:RAM1 " "Elaborating entity \"sram_bridge\" for hierarchy \"Minimig1:minimig\|sram_bridge:RAM1\"" {  } { { "../../rtl/minimig/Minimig1.v" "RAM1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doe Minimig1.v(1111) " "Verilog HDL or VHDL warning at Minimig1.v(1111): object \"doe\" assigned a value but never read" {  } { { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 1111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 "|minimig_de0_nano_top|Minimig1:minimig|sram_bridge:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gary Minimig1:minimig\|gary:GARY1 " "Elaborating entity \"gary\" for hierarchy \"Minimig1:minimig\|gary:GARY1\"" {  } { { "../../rtl/minimig/Minimig1.v" "GARY1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gayle Minimig1:minimig\|gayle:GAYLE1 " "Elaborating entity \"gayle\" for hierarchy \"Minimig1:minimig\|gayle:GAYLE1\"" {  } { { "../../rtl/minimig/Minimig1.v" "GAYLE1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo4096x16 Minimig1:minimig\|gayle:GAYLE1\|fifo4096x16:SECBUF1 " "Elaborating entity \"fifo4096x16\" for hierarchy \"Minimig1:minimig\|gayle:GAYLE1\|fifo4096x16:SECBUF1\"" {  } { { "../../rtl/minimig/Gayle.v" "SECBUF1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Gayle.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syscontrol Minimig1:minimig\|syscontrol:CONTROL1 " "Elaborating entity \"syscontrol\" for hierarchy \"Minimig1:minimig\|syscontrol:CONTROL1\"" {  } { { "../../rtl/minimig/Minimig1.v" "CONTROL1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006625763 ""}
{ "Warning" "WSGN_WIRE_LOOP" "audio_top:audio_top\|i2c_sdat " "Node \"audio_top:audio_top\|i2c_sdat\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../rtl/audio/audio_top.v" "i2c_sdat" { Text "E:/Altera/A500/minimig/src/rtl/audio/audio_top.v" 24 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1527006626871 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\|altsyncram_c4p1:auto_generated\|q_b\[15\] " "Synthesized away node \"sdram_ctrl:sdram\|cpu_cache:cpu_cache\|tpram_128x32:tag_ram\|altsyncram:altsyncram_component\|altsyncram_c4p1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_c4p1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_c4p1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../rtl/sdram/tpram_128x32.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/tpram_128x32.v" 88 0 0 } } { "../../rtl/sdram/cpu_cache.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/cpu_cache.v" 344 0 0 } } { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 269 0 0 } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 606 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006626996 "|minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_c4p1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1527006626996 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1527006626996 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|regfile_rtl_0 " "Inferred RAM node \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|regfile_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1527006632986 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|regfile_rtl_1 " "Inferred RAM node \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|regfile_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1527006632986 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Minimig1:minimig\|userio:USERIO1\|osd:osd1\|osdbuf_rtl_0 " "Inferred dual-clock RAM node \"Minimig1:minimig\|userio:USERIO1\|osd:osd1\|osdbuf_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1527006632986 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfb\|mem_rtl_0 " "Inferred dual-clock RAM node \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfb\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1527006632986 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Minimig1:minimig\|Amber:AMBER1\|sd_lbuf_rtl_0 " "Inferred RAM node \"Minimig1:minimig\|Amber:AMBER1\|sd_lbuf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1527006632986 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa\|mem_rtl_0 " "Inferred dual-clock RAM node \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1527006632986 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "19 " "Found 19 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|address_generator:address_generator_1\|bltptl " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|address_generator:address_generator_1\|bltptl\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Blitter.v" "bltptl" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 1082 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|sprptl " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|sprptl\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "sprptl" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1060 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|bpldma_engine:bpd1\|bplptl " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|bpldma_engine:bpd1\|bplptl\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "bplptl" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 640 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|auddma_engine:aud1\|audpt " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|auddma_engine:aud1\|audpt\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "audpt" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1336 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|address_generator:address_generator_1\|bltpth " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|address_generator:address_generator_1\|bltpth\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Blitter.v" "bltpth" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 1080 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|sprpth " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|sprpth\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "sprpth" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1059 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|bpldma_engine:bpd1\|bplpth " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|bpldma_engine:bpd1\|bplpth\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "bplpth" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 639 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|userio:USERIO1\|osd:osd1\|sync_fifo:wr_fifo\|fifo_mem " "RAM logic \"Minimig1:minimig\|userio:USERIO1\|osd:osd1\|sync_fifo:wr_fifo\|fifo_mem\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/fifo/sync_fifo.v" "fifo_mem" { Text "E:/Altera/A500/minimig/src/rtl/fifo/sync_fifo.v" 64 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|dmastate_mem " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|dmastate_mem\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "dmastate_mem" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1076 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|sprctl " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|sprctl\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "sprctl" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1062 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Minimig1:minimig\|Denise:DENISE1\|colortable:clut0\|colortable " "RAM logic \"Minimig1:minimig\|Denise:DENISE1\|colortable:clut0\|colortable\" is uninferred due to asynchronous read logic" {  } { { "../../rtl/minimig/Denise.v" "colortable" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 391 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Minimig1:minimig\|Denise:DENISE1\|hamgenerator:ham0\|colortable " "RAM logic \"Minimig1:minimig\|Denise:DENISE1\|hamgenerator:ham0\|colortable\" is uninferred due to asynchronous read logic" {  } { { "../../rtl/minimig/Denise.v" "colortable" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Denise.v" 490 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|address_generator:address_generator_1\|bltmod " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|address_generator:address_generator_1\|bltmod\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Blitter.v" "bltmod" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 1087 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|auddma_engine:aud1\|audlcl " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|auddma_engine:aud1\|audlcl\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "audlcl" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1334 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|auddma_engine:aud1\|audlch " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|auddma_engine:aud1\|audlch\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "audlch" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1333 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|sprpos " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|sprdma_engine:spr1\|sprpos\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Agnus.v" "sprpos" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Agnus.v" 1061 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|gayle:GAYLE1\|tfr " "RAM logic \"Minimig1:minimig\|gayle:GAYLE1\|tfr\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Gayle.v" "tfr" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Gayle.v" 168 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|Ram0 " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Blitter.v" "Ram0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 884 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_B\|Ram0 " "RAM logic \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_B\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../../rtl/minimig/Blitter.v" "Ram0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 884 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1527006632986 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1527006632986 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|regfile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|regfile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1\|ps2keyboardmap:km1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1\|ps2keyboardmap:km1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif " "Parameter INIT_FILE set to db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Minimig1:minimig\|userio:USERIO1\|osd:osd1\|osdbuf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Minimig1:minimig\|userio:USERIO1\|osd:osd1\|osdbuf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfb\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfb\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Minimig1:minimig\|Amber:AMBER1\|sd_lbuf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Minimig1:minimig\|Amber:AMBER1\|sd_lbuf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Minimig1:minimig\|Amber:AMBER1\|vi_lbuf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Minimig1:minimig\|Amber:AMBER1\|vi_lbuf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif " "Parameter INIT_FILE set to db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfa\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Minimig1:minimig\|Paula:PAULA1\|floppy:pf1\|fifo:db1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Minimig1:minimig\|Paula:PAULA1\|floppy:pf1\|fifo:db1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Minimig1:minimig\|gayle:GAYLE1\|fifo4096x16:SECBUF1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Minimig1:minimig\|gayle:GAYLE1\|fifo4096x16:SECBUF1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1527006661097 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1527006661097 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv1\|Mult0\"" {  } { { "../../rtl/minimig/Audio.v" "Mult0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 496 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006661113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv2\|Mult0\"" {  } { { "../../rtl/minimig/Audio.v" "Mult0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 496 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006661113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv0\|Mult0\"" {  } { { "../../rtl/minimig/Audio.v" "Mult0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 496 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006661113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv3\|Mult0\"" {  } { { "../../rtl/minimig/Audio.v" "Mult0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 496 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006661113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|Mult0\"" {  } { { "../../rtl/minimig/Blitter.v" "Mult0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 927 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006661113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|Mult1\"" {  } { { "../../rtl/minimig/Blitter.v" "Mult1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 937 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006661113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_B\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_B\|Mult0\"" {  } { { "../../rtl/minimig/Blitter.v" "Mult0" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 927 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006661113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_B\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_B\|Mult1\"" {  } { { "../../rtl/minimig/Blitter.v" "Mult1" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 937 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006661113 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1527006661113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"TG68K:tg68k\|TG68KdotC_Kernel:pf68K_Kernel_inst\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661144 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrd1 " "Found entity 1: altsyncram_vrd1" {  } { { "db/altsyncram_vrd1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_vrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1\|ps2keyboardmap:km1\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1\|ps2keyboardmap:km1\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1\|ps2keyboardmap:km1\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"Minimig1:minimig\|ciaa:CIAA1\|ps2keyboard:kbd1\|ps2keyboardmap:km1\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661222 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rb91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rb91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rb91 " "Found entity 1: altsyncram_rb91" {  } { { "db/altsyncram_rb91.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_rb91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:tag_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661269 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00h1 " "Found entity 1: altsyncram_00h1" {  } { { "db/altsyncram_00h1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_00h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minimig1:minimig\|userio:USERIO1\|osd:osd1\|altsyncram:osdbuf_rtl_0 " "Elaborated megafunction instantiation \"Minimig1:minimig\|userio:USERIO1\|osd:osd1\|altsyncram:osdbuf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minimig1:minimig\|userio:USERIO1\|osd:osd1\|altsyncram:osdbuf_rtl_0 " "Instantiated megafunction \"Minimig1:minimig\|userio:USERIO1\|osd:osd1\|altsyncram:osdbuf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66d1 " "Found entity 1: altsyncram_66d1" {  } { { "db/altsyncram_66d1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_66d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino\|mor1kx_icache:icache_gen.mor1kx_icache\|mor1kx_simple_dpram_sclk:way_memories\[0\].way_data_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661378 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5h1 " "Found entity 1: altsyncram_a5h1" {  } { { "db/altsyncram_a5h1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_a5h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfb\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfb\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfb\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ctrl_top:ctrl_top\|mor1kx_wrapper:ctrl_cpu\|mor1kx:mor1kx0\|mor1kx_cpu:mor1kx_cpu\|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu\|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino\|mor1kx_simple_dpram_sclk:rfb\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661425 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pd1 " "Found entity 1: altsyncram_4pd1" {  } { { "db/altsyncram_4pd1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_4pd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minimig1:minimig\|Amber:AMBER1\|altsyncram:sd_lbuf_rtl_0 " "Elaborated megafunction instantiation \"Minimig1:minimig\|Amber:AMBER1\|altsyncram:sd_lbuf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minimig1:minimig\|Amber:AMBER1\|altsyncram:sd_lbuf_rtl_0 " "Instantiated megafunction \"Minimig1:minimig\|Amber:AMBER1\|altsyncram:sd_lbuf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661487 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5h1 " "Found entity 1: altsyncram_i5h1" {  } { { "db/altsyncram_i5h1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_i5h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minimig1:minimig\|Amber:AMBER1\|altsyncram:vi_lbuf_rtl_0 " "Elaborated megafunction instantiation \"Minimig1:minimig\|Amber:AMBER1\|altsyncram:vi_lbuf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minimig1:minimig\|Amber:AMBER1\|altsyncram:vi_lbuf_rtl_0 " "Instantiated megafunction \"Minimig1:minimig\|Amber:AMBER1\|altsyncram:vi_lbuf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661534 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fg81 " "Found entity 1: altsyncram_fg81" {  } { { "db/altsyncram_fg81.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_fg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"ctrl_top:ctrl_top\|ctrl_boot:ctrl_rom\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif " "Parameter \"INIT_FILE\" = \"db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n181 " "Found entity 1: altsyncram_n181" {  } { { "db/altsyncram_n181.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_n181.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minimig1:minimig\|Paula:PAULA1\|floppy:pf1\|fifo:db1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Minimig1:minimig\|Paula:PAULA1\|floppy:pf1\|fifo:db1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minimig1:minimig\|Paula:PAULA1\|floppy:pf1\|fifo:db1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Minimig1:minimig\|Paula:PAULA1\|floppy:pf1\|fifo:db1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661659 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5h1 " "Found entity 1: altsyncram_u5h1" {  } { { "db/altsyncram_u5h1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_u5h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minimig1:minimig\|gayle:GAYLE1\|fifo4096x16:SECBUF1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Minimig1:minimig\|gayle:GAYLE1\|fifo4096x16:SECBUF1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minimig1:minimig\|gayle:GAYLE1\|fifo4096x16:SECBUF1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Minimig1:minimig\|gayle:GAYLE1\|fifo4096x16:SECBUF1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6h1 " "Found entity 1: altsyncram_a6h1" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/altsyncram_a6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv1\|lpm_mult:Mult0\"" {  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 496 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv1\|lpm_mult:Mult0 " "Instantiated megafunction \"Minimig1:minimig\|Paula:PAULA1\|audio:ad1\|audiomixer:mix\|svmul:sv1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661768 ""}  } { { "../../rtl/minimig/Audio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Audio.v" 496 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gbt " "Found entity 1: mult_gbt" {  } { { "db/mult_gbt.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/mult_gbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|lpm_mult:Mult0\"" {  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 927 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006661831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|lpm_mult:Mult0 " "Instantiated megafunction \"Minimig1:minimig\|Agnus:AGNUS1\|blitter:bl1\|barrel_shifter:barrel_shifter_A\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527006661831 ""}  } { { "../../rtl/minimig/Blitter.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Blitter.v" 927 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527006661831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8dt " "Found entity 1: mult_8dt" {  } { { "db/mult_8dt.tdf" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/mult_8dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527006661877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006661877 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1527006663859 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 345 -1 0 } } { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 393 -1 0 } } { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 93 -1 0 } } { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 381 -1 0 } } { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 113 -1 0 } } { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 114 -1 0 } } { "../../rtl/minimig/Minimig1.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Minimig1.v" 1375 -1 0 } } { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 117 -1 0 } } { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 118 -1 0 } } { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 115 -1 0 } } { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 116 -1 0 } } { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 119 -1 0 } } { "../../rtl/tg68k/TG68K.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68K.vhd" 120 -1 0 } } { "../../rtl/minimig/Userio.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Userio.v" 1078 -1 0 } } { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 373 -1 0 } } { "../../rtl/tg68k/TG68KdotC_Kernel.vhd" "" { Text "E:/Altera/A500/minimig/src/rtl/tg68k/TG68KdotC_Kernel.vhd" 98 -1 0 } } { "../../rtl/minimig/Floppy.v" "" { Text "E:/Altera/A500/minimig/src/rtl/minimig/Floppy.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1527006664280 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1527006664280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] VCC " "Pin \"LEDG\[3\]\" is stuck at VCC" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527006707525 "|minimig_de0_nano_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527006707525 "|minimig_de0_nano_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527006707525 "|minimig_de0_nano_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527006707525 "|minimig_de0_nano_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527006707525 "|minimig_de0_nano_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527006707525 "|minimig_de0_nano_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527006707525 "|minimig_de0_nano_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527006707525 "|minimig_de0_nano_top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527006707525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "117 " "117 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527006723767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.map.smsg " "Generated suppressed messages file E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006724423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527006725452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527006725452 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } } { "../../rtl/ctrl/ctrl_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk.v" 21 0 0 } } { "../../rtl/ctrl/ctrl_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v" 184 0 0 } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 393 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1527006726014 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../../rtl/ctrl/ctrl_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk_altera.v" 102 0 0 } } { "../../rtl/ctrl/ctrl_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_clk.v" 21 0 0 } } { "../../rtl/ctrl/ctrl_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_top.v" 184 0 0 } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 393 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1527006726014 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006726919 "|minimig_de0_nano_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006726919 "|minimig_de0_nano_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006726919 "|minimig_de0_nano_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527006726919 "|minimig_de0_nano_top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527006726919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20481 " "Implemented 20481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527006726919 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527006726919 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527006726919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20000 " "Implemented 20000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527006726919 ""} { "Info" "ICUT_CUT_TM_RAMS" "365 " "Implemented 365 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1527006726919 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1527006726919 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1527006726919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527006726919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 233 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527006727075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 18:32:07 2018 " "Processing ended: Tue May 22 18:32:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527006727075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527006727075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527006727075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527006727075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527006728307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527006728323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 18:32:08 2018 " "Processing started: Tue May 22 18:32:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527006728323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527006728323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off minimig_de0_nano -c minimig_de0_nano " "Command: quartus_fit --read_settings_files=off --write_settings_files=off minimig_de0_nano -c minimig_de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527006728323 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1527006728385 ""}
{ "Info" "0" "" "Project  = minimig_de0_nano" {  } {  } 0 0 "Project  = minimig_de0_nano" 0 0 "Fitter" 0 0 1527006728401 ""}
{ "Info" "0" "" "Revision = minimig_de0_nano" {  } {  } 0 0 "Revision = minimig_de0_nano" 0 0 "Fitter" 0 0 1527006728401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527006728681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527006728681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "minimig_de0_nano EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"minimig_de0_nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527006728837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527006728900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527006728900 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[0\] 16 7 0 0 " "Implementing clock multiplication of 16, clock division of 7, and phase shift of 0 degrees (0 ps) for amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527006728962 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[1\] 4 7 0 0 " "Implementing clock multiplication of 4, clock division of 7, and phase shift of 0 degrees (0 ps) for amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527006728962 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[2\] 16 7 -146 -3555 " "Implementing clock multiplication of 16, clock division of 7, and phase shift of -146 degrees (-3555 ps) for amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527006728962 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1527006728962 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll clock1 " "Compensate clock of PLL \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1527006728962 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|_clk1 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527006728962 ""}  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1527006728962 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527006729243 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527006729243 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527006729602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527006729602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527006729602 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1527006729602 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527006729633 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527006729633 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527006729633 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527006729633 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527006729649 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527006730616 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 98 " "No exact pin location assignment(s) for 15 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1527006731614 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 " "The input ports of the PLL ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll and the PLL amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 ARESET " "PLL ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll and PLL amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1527006731645 ""}  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1527006731645 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll 0 Pin_E1 " "PLL \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_E1\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 393 0 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1527006731739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "minimig_de0_nano.sdc " "Synopsys Design Constraints File file not found: 'minimig_de0_nano.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527006733736 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "Fitter" 0 -1 1527006733736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527006733736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527006733814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527006734063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527006734063 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527006734063 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527006734063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527006734063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " "   1.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527006734063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527006734063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  35.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  35.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527006734063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527006734063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527006734063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " "   1.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527006734063 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " "  20.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527006734063 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527006734063 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527006736091 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527006736091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527006736091 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527006736091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527006736091 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527006736091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3) " "Automatically promoted node ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527006736091 ""}  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527006736091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "Automatically promoted node amiga_clk:amiga_clk\|clk7_cnt\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amiga_clk:amiga_clk\|clk7_cnt\[1\]~0 " "Destination node amiga_clk:amiga_clk\|clk7_cnt\[1\]~0" {  } { { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 18578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amiga_clk:amiga_clk\|c3_r~0 " "Destination node amiga_clk:amiga_clk\|c3_r~0" {  } { { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 31241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl:sdram\|c_7md~0 " "Destination node sdram_ctrl:sdram\|c_7md~0" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 31252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1527006736091 ""}  } { { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527006736091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "Automatically promoted node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always24~1 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always24~1" {  } { { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 14658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always26~0 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always26~0" {  } { { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 19284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~0 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~0" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 394 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 19323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~1 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~1" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 394 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 19324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~2 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~2" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 394 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 19325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always25~0 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always25~0" {  } { { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 23723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]~0 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]~0" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 31222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD_CLK~output " "Destination node SD_CLK~output" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 37810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527006736091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1527006736091 ""}  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 7250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527006736091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|locked  " "Automatically promoted node amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527006736091 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527006736091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdctl_rst  " "Automatically promoted node sdctl_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527006736091 ""}  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527006736091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527006738650 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527006738697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527006738697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527006738743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527006738790 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527006738853 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527006741037 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527006741068 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527006741068 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 10 5 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 10 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1527006741208 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1527006741208 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1527006741208 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 3 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527006741208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527006741208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 15 10 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527006741208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 19 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527006741208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527006741208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527006741208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527006741208 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 22 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527006741208 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1527006741208 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1527006741208 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 clk\[2\] DRAM_CLK~output " "PLL \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../rtl/clock/amiga_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v" 111 0 0 } } { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 73 0 0 } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 478 0 0 } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 79 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1527006741364 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527006742425 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1527006742456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527006744812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527006752066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527006752269 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527006826322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:14 " "Fitter placement operations ending: elapsed time is 00:01:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527006826322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527006829489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 3.2% " "2e+03 ns of routing delay (approximately 3.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1527006847865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "29 " "Router estimated average interconnect usage is 29% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527006850907 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527006850907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527006930593 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527006930593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:39 " "Fitter routing operations ending: elapsed time is 00:01:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527006930609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 36.45 " "Total time spent on timing analysis during the Fitter is 36.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527006931155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527006931280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527006933058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527006933074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527006937130 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527006940328 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "41 Cyclone IV E " "41 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E16 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL E15 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL N12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL R10 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL R5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at R5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL T4 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at T4" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MDAT 3.3-V LVTTL F1 " "Pin PS2_MDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { PS2_MDAT } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MDAT" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MCLK 3.3-V LVTTL E7 " "Pin PS2_MCLK uses I/O standard 3.3-V LVTTL at E7" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { PS2_MCLK } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MCLK" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL A2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL B3 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL A3 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL B4 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL A4 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL B5 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL A5 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL B6 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A14 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A13 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL B12 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL D6 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL D5 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL C3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL D3 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J16 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL G2 " "Pin SD_DAT uses I/O standard 3.3-V LVTTL at G2" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL M7 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[2\] 3.3-V LVTTL R3 " "Pin Joyb\[2\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[2] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[2\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[3\] 3.3-V LVTTL R4 " "Pin Joyb\[3\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[3] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[3\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[4\] 3.3-V LVTTL N3 " "Pin Joyb\[4\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[4] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[4\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[0\] 3.3-V LVTTL P3 " "Pin Joyb\[0\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[1\] 3.3-V LVTTL N5 " "Pin Joyb\[1\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[5\] 3.3-V LVTTL T3 " "Pin Joyb\[5\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[5] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[5\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[0\] 3.3-V LVTTL P6 " "Pin Joya\[0\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[2\] 3.3-V LVTTL M6 " "Pin Joya\[2\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[2] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[2\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[4\] 3.3-V LVTTL N8 " "Pin Joya\[4\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[4] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[4\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[1\] 3.3-V LVTTL F9 " "Pin Joya\[1\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[3\] 3.3-V LVTTL D15 " "Pin Joya\[3\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[3] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[3\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL T5 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at T5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[5\] 3.3-V LVTTL R7 " "Pin Joya\[5\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[5] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[5\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527006941950 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1527006941950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.fit.smsg " "Generated suppressed messages file E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527006943011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1630 " "Peak virtual memory: 1630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527006946178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 18:35:46 2018 " "Processing ended: Tue May 22 18:35:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527006946178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:38 " "Elapsed time: 00:03:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527006946178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:42 " "Total CPU time (on all processors): 00:06:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527006946178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527006946178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527006947301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527006947301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 18:35:47 2018 " "Processing started: Tue May 22 18:35:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527006947301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527006947301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off minimig_de0_nano -c minimig_de0_nano " "Command: quartus_asm --read_settings_files=off --write_settings_files=off minimig_de0_nano -c minimig_de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527006947301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1527006947816 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1527006948923 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527006948970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527006949235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 18:35:49 2018 " "Processing ended: Tue May 22 18:35:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527006949235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527006949235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527006949235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527006949235 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527006949937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527006950390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527006950390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 18:35:50 2018 " "Processing started: Tue May 22 18:35:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527006950390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006950390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta minimig_de0_nano -c minimig_de0_nano " "Command: quartus_sta minimig_de0_nano -c minimig_de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006950390 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1527006950468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006950982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006950982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006951045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006951045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "minimig_de0_nano.sdc " "Synopsys Design Constraints File file not found: 'minimig_de0_nano.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006952137 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006952137 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527006952199 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 16 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 16 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527006952199 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 4 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 4 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527006952199 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 16 -phase -146.25 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 7 -multiply_by 16 -phase -146.25 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527006952199 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]\} \{ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]\} \{ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527006952199 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006952199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006952199 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name amiga_clk:amiga_clk\|clk7_cnt\[1\] amiga_clk:amiga_clk\|clk7_cnt\[1\] " "create_clock -period 1.000 -name amiga_clk:amiga_clk\|clk7_cnt\[1\] amiga_clk:amiga_clk\|clk7_cnt\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1527006952215 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " "create_clock -period 1.000 -name ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1527006952215 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006952215 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006952371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006952371 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527006952371 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527006952386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527006954305 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006954305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.899 " "Worst-case setup slack is -25.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.899          -76229.891 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "  -25.899          -76229.891 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.796          -12616.203 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -24.796          -12616.203 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.423           -3593.738 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -20.423           -3593.738 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.646            -322.470 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "  -12.646            -322.470 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.301            -173.621 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "   -4.301            -173.621 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006954305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.818 " "Worst-case hold slack is -0.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818              -1.660 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "   -0.818              -1.660 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -0.266 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.266              -0.266 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "    0.433               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "    0.454               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006954492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.881 " "Worst-case recovery slack is -9.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.881             -15.922 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "   -9.881             -15.922 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.995            -102.661 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.995            -102.661 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.330             -36.713 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "   -3.330             -36.713 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.792               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "   15.792               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006954524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.013 " "Worst-case removal slack is 1.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "    1.013               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "    1.378               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.936               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.936               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.940               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "    1.940               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006954555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -7281.059 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "   -4.000           -7281.059 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -136.804 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "   -1.487            -136.804 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.038               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.038               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.660               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "    9.660               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 CLOCK_50  " "    9.858               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.162               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   17.162               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006954570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006954570 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 77 synchronizer chains. " "Report Metastability: Found 77 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527006955787 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006955787 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527006955803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006955850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006958330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006959219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527006959531 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006959531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.454 " "Worst-case setup slack is -24.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.454          -71993.040 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "  -24.454          -71993.040 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.971          -11362.612 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -22.971          -11362.612 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.925           -3289.769 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -18.925           -3289.769 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.041            -299.093 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "  -12.041            -299.093 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.847            -155.191 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "   -3.847            -155.191 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006959531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.839 " "Worst-case hold slack is -0.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.839              -1.506 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "   -0.839              -1.506 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -0.360 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.360              -0.360 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.292               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "    0.388               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "    0.403               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006959765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.332 " "Worst-case recovery slack is -9.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.332             -14.358 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "   -9.332             -14.358 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.229             -90.984 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.229             -90.984 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.377             -35.830 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "   -3.377             -35.830 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.007               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "   16.007               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006959796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.898 " "Worst-case removal slack is 0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "    0.898               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "    1.234               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.726               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "    1.726               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.745               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.745               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006959843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000           -7281.155 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "   -4.000           -7281.155 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -136.804 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "   -1.487            -136.804 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.012               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.012               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "    9.637               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.859               0.000 CLOCK_50  " "    9.859               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.145               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   17.145               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006959859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006959859 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 77 synchronizer chains. " "Report Metastability: Found 77 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527006961497 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006961497 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527006961512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006962058 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1527006962246 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006962246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.920 " "Worst-case setup slack is -10.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.920           -4360.398 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.920           -4360.398 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.512          -30246.777 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "  -10.512          -30246.777 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.887           -1628.423 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.887           -1628.423 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.057            -110.378 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "   -5.057            -110.378 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750             -34.363 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "   -1.750             -34.363 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006962246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.357 " "Worst-case hold slack is -0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -1.316 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "   -0.357              -1.316 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.020               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.137               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "    0.175               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "    0.185               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006962464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.830 " "Worst-case recovery slack is -3.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.830              -3.830 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "   -3.830              -3.830 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.366             -49.985 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.366             -49.985 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.116             -10.401 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "   -1.116             -10.401 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.967               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "   17.967               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006962526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.336 " "Worst-case removal slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "    0.336               0.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "    0.569               0.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "    0.811               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.828               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006962573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -4779.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "   -1.000           -4779.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -92.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "   -1.000             -92.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.122               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.122               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.412               0.000 CLOCK_50  " "    9.412               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.749               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]  " "    9.749               0.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.248               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   17.248               0.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1527006962589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006962589 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 77 synchronizer chains. " "Report Metastability: Found 77 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1527006963962 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006963962 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006964539 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006964554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "845 " "Peak virtual memory: 845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527006964960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 18:36:04 2018 " "Processing ended: Tue May 22 18:36:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527006964960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527006964960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527006964960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006964960 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006965927 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 250 s " "Quartus Prime Full Compilation was successful. 0 errors, 250 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527006965927 ""}
