<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>multicycle_pipeline_ip</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp(delay=12 clock cycles(s))</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>13.607</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>0</Interval-min>
            <Interval-max>0</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_107_1>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>14</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_107_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../../multicycle_pipeline_ip.cpp:92</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_107_1>
                    <Name>VITIS_LOOP_107_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../multicycle_pipeline_ip.cpp:43~../../multicycle_pipeline_ip.cpp:144</SourceLocation>
                </VITIS_LOOP_107_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>36</BRAM_18K>
            <FF>5630</FF>
            <LUT>8500</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>multicycle_pipeline_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>multicycle_pipeline_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>multicycle_pipeline_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ip_data_ram_Addr_A</name>
            <Object>ip_data_ram</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ip_data_ram_EN_A</name>
            <Object>ip_data_ram</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ip_data_ram_WEN_A</name>
            <Object>ip_data_ram</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ip_data_ram_Din_A</name>
            <Object>ip_data_ram</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ip_data_ram_Dout_A</name>
            <Object>ip_data_ram</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ip_data_ram_Clk_A</name>
            <Object>ip_data_ram</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ip_data_ram_Rst_A</name>
            <Object>ip_data_ram</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>multicycle_pipeline_ip</ModuleName>
            <BindInstances>or_ln55_fu_15651_p2 has_input_fu_15656_p2 pc_fu_13181_p3 pc_5_fu_13189_p3 d_ctrl_is_branch_1_fu_15671_p2 d_ctrl_is_jalr_1_fu_15677_p2 d_ctrl_is_jal_1_fu_15683_p2 f_to_f_next_pc_2_fu_15689_p2 f_to_f_next_pc_1_fu_15694_p3 f_to_d_pc_1_fu_15701_p3 f_to_d_instruction_1_fu_15708_p3 f_to_d_is_branch_fu_15715_p3 f_to_d_is_jalr_fu_15723_p3 f_to_d_is_jal_3_fu_15731_p3 or_ln75_fu_15738_p2 is_ctrl_fu_15744_p2 xor_ln77_fu_15750_p2 f_to_f_is_valid_fu_15756_p2 is_lui_fu_13212_p2 is_load_fu_13218_p2 is_store_fu_13224_p2 icmp_ln29_fu_13230_p2 icmp_ln30_fu_13236_p2 or_ln52_fu_13282_p2 or_ln52_1_fu_13288_p2 icmp_ln38_fu_13294_p2 icmp_ln39_fu_13331_p2 or_ln39_fu_13337_p2 or_ln39_1_fu_13343_p2 or_ln39_2_fu_13349_p2 or_ln39_3_fu_13355_p2 icmp_ln42_fu_13361_p2 xor_ln39_fu_13367_p2 d_i_is_rs2_reg_fu_13373_p2 d_i_is_ret_fu_13379_p2 icmp_ln51_fu_13385_p2 or_ln51_fu_13391_p2 d_i_has_no_dest_fu_13397_p2 d_i_is_r_type_fu_15780_p2 add_ln88_fu_15951_p2 d_to_f_is_valid_fu_13476_p2 i_safe_is_full_fu_12094_p2 i_safe_pc_2_fu_13513_p3 i_safe_d_i_rd_2_fu_12100_p3 i_safe_d_i_func3_2_fu_13520_p3 tmp_fu_12189_p66 tmp_1_fu_12331_p66 i_safe_d_i_func7_2_fu_16019_p3 i_safe_d_i_type_2_fu_13527_p3 i_safe_d_i_imm_2_fu_13534_p3 i_safe_d_i_is_rs1_reg_2_fu_12124_p3 i_safe_d_i_is_rs2_reg_2_fu_12132_p3 i_safe_d_i_is_load_2_fu_12140_p3 i_safe_d_i_is_store_2_fu_12148_p3 i_safe_d_i_is_branch_2_fu_16026_p3 i_safe_d_i_is_jalr_2_fu_13541_p3 i_safe_d_i_is_jal_2_fu_16033_p3 i_safe_d_i_is_ret_2_fu_13548_p3 i_safe_d_i_is_lui_2_fu_13555_p3 i_safe_d_i_has_no_dest_2_fu_12156_p3 i_safe_d_i_is_r_type_2_fu_16040_p3 sparsemux_65_5_1_1_1_U1 is_locked_1_fu_12325_p2 sparsemux_65_5_1_1_1_U2 is_locked_2_fu_12467_p2 i_wait_2_fu_12473_p2 sparsemux_65_5_32_1_1_U6 sparsemux_65_5_32_1_1_U7 xor_ln86_fu_12982_p2 i_to_e_is_valid_1_fu_12988_p2 icmp_ln24_fu_16854_p2 result_23_fu_16953_p14 result_23_fu_16953_p10 result_23_fu_16953_p8 result_23_fu_16953_p6 icmp_ln18_fu_16880_p2 result_23_fu_16953_p4 result_23_fu_16953_p2 icmp_ln8_fu_16896_p2 icmp_ln8_1_fu_16901_p2 icmp_ln8_2_fu_16906_p2 icmp_ln8_3_fu_16911_p2 icmp_ln8_4_fu_16916_p2 icmp_ln8_5_fu_16921_p2 icmp_ln8_6_fu_16926_p2 or_ln8_fu_16931_p2 sparsemux_15_6_1_1_1_U4 shift_2_fu_17001_p3 rv2_2_fu_17009_p3 result_24_fu_17118_p16 and_ln46_fu_17021_p2 result_2_fu_17027_p2 result_3_fu_17032_p2 result_24_fu_17118_p14 result_24_fu_17118_p12 result_6_fu_17054_p2 result_7_fu_17063_p2 result_24_fu_17118_p6 result_9_fu_17077_p2 result_10_fu_17082_p2 result_24_fu_17118_p4 result_24_fu_17118_p2 sparsemux_17_7_32_1_1_U5 npc4_fu_15078_p2 result_15_fu_15088_p2 result_16_fu_15098_p2 result_25_fu_15175_p4 result_25_fu_15175_p10 icmp_ln79_fu_15119_p2 icmp_ln79_1_fu_15125_p2 icmp_ln79_2_fu_15131_p2 icmp_ln79_3_fu_15137_p2 sel_tmp23_fu_15143_p2 sel_tmp25_fu_15149_p2 sel_tmp26_fu_15155_p2 sparsemux_13_5_32_1_1_U3 j_b_target_pc_fu_15217_p2 add_ln124_fu_15231_p2 next_pc_1_fu_15247_p3 or_ln31_fu_17158_p2 or_ln31_1_fu_17163_p2 add_ln31_fu_17169_p2 e_to_f_target_pc_fu_17174_p3 or_ln61_fu_17186_p2 or_ln61_1_fu_17190_p2 select_ln63_fu_17196_p3 select_ln61_fu_17203_p3 and_ln120_1_fu_17224_p2 xor_ln120_fu_17229_p2 or_ln120_fu_17235_p2 and_ln120_fu_17241_p2 icmp_ln123_fu_17247_p2 xor_ln123_fu_17253_p2 or_ln123_fu_17258_p2 accessed_ip_fu_11785_p2 shl_ln95_fu_11825_p2 shl_ln95_2_fu_15311_p2 add_ln99_fu_11845_p2 shl_ln100_fu_11859_p2 shl_ln100_2_fu_15333_p2 shl_ln85_fu_11893_p2 shl_ln85_2_fu_15354_p2 add_ln89_fu_11915_p2 shl_ln90_fu_11929_p2 shl_ln90_2_fu_15376_p2 sparsemux_7_2_8_1_1_U8 h_fu_18398_p3 xor_ln19_fu_15542_p2 and_ln31_fu_15548_p2 add_ln49_fu_15561_p2 and_ln41_fu_13072_p2 icmp_ln43_fu_13078_p2 and_ln41_1_fu_13084_p2 add_ln92_fu_15570_p2 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>multicycle_pipeline_ip</Name>
            <Loops>
                <VITIS_LOOP_107_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>13.607</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=12 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_107_1>
                        <Name>VITIS_LOOP_107_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_107_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../multicycle_pipeline_ip.cpp:92</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_107_1>
                            <Name>VITIS_LOOP_107_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../multicycle_pipeline_ip.cpp:43~../../multicycle_pipeline_ip.cpp:144</SourceLocation>
                        </VITIS_LOOP_107_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>36</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <FF>5630</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>8500</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_fu_15651_p2" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="has_input_fu_15656_p2" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="has_input" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="pc_fu_13181_p3" SOURCE="../../fetch.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="pc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="pc_5_fu_13189_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="pc_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_ctrl_is_branch_1_fu_15671_p2" SOURCE="../../fetch.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="d_ctrl_is_branch_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_ctrl_is_jalr_1_fu_15677_p2" SOURCE="../../fetch.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="d_ctrl_is_jalr_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_ctrl_is_jal_1_fu_15683_p2" SOURCE="../../fetch.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="d_ctrl_is_jal_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="f_to_f_next_pc_2_fu_15689_p2" SOURCE="../../fetch.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_f_next_pc_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_f_next_pc_1_fu_15694_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_f_next_pc_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_pc_1_fu_15701_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_pc_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_instruction_1_fu_15708_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_instruction_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_is_branch_fu_15715_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_is_branch" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_is_jalr_fu_15723_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_is_jalr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_is_jal_3_fu_15731_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_is_jal_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln75_fu_15738_p2" SOURCE="../../fetch.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="is_ctrl_fu_15744_p2" SOURCE="../../fetch.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="is_ctrl" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_fu_15750_p2" SOURCE="../../fetch.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="f_to_f_is_valid_fu_15756_p2" SOURCE="../../fetch.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_f_is_valid" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="is_lui_fu_13212_p2" SOURCE="../../decode.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="is_lui" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="is_load_fu_13218_p2" SOURCE="../../decode.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="is_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="is_store_fu_13224_p2" SOURCE="../../decode.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="is_store" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_13230_p2" SOURCE="../../decode.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_fu_13236_p2" SOURCE="../../decode.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln52_fu_13282_p2" SOURCE="../../multicycle_pipeline_ip.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln52_1_fu_13288_p2" SOURCE="../../multicycle_pipeline_ip.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln38_fu_13294_p2" SOURCE="../../decode.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_13331_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_13337_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_1_fu_13343_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_2_fu_13349_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_3_fu_13355_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln42_fu_13361_p2" SOURCE="../../decode.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_13367_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="d_i_is_rs2_reg_fu_13373_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="d_i_is_rs2_reg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_i_is_ret_fu_13379_p2" SOURCE="../../decode.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="d_i_is_ret" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_13385_p2" SOURCE="../../decode.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_13391_p2" SOURCE="../../decode.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="d_i_has_no_dest_fu_13397_p2" SOURCE="../../decode.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="d_i_has_no_dest" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_i_is_r_type_fu_15780_p2" SOURCE="../../decode.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="d_i_is_r_type" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_15951_p2" SOURCE="../../decode.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="d_to_f_is_valid_fu_13476_p2" SOURCE="../../decode.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="d_to_f_is_valid" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="i_safe_is_full_fu_12094_p2" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_is_full" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_pc_2_fu_13513_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_pc_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_rd_2_fu_12100_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_rd_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_func3_2_fu_13520_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_func3_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="tmp_fu_12189_p66" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_rs1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="tmp_1_fu_12331_p66" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_rs2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_func7_2_fu_16019_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_func7_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_type_2_fu_13527_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_type_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_imm_2_fu_13534_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_imm_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_rs1_reg_2_fu_12124_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_rs1_reg_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_rs2_reg_2_fu_12132_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_rs2_reg_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_load_2_fu_12140_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_load_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_store_2_fu_12148_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_store_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_branch_2_fu_16026_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_branch_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_jalr_2_fu_13541_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_jalr_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_jal_2_fu_16033_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_jal_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_ret_2_fu_13548_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_ret_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_lui_2_fu_13555_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_lui_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_has_no_dest_2_fu_12156_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_has_no_dest_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_r_type_2_fu_16040_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_r_type_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_1_1_1_U1" SOURCE="../../issue.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="is_locked_1_fu_12325_p2" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="is_locked_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_1_1_1_U2" SOURCE="../../issue.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="is_locked_2_fu_12467_p2" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="is_locked_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="i_wait_2_fu_12473_p2" SOURCE="../../issue.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="i_wait_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_32_1_1_U6" SOURCE="../../issue.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="rv1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_32_1_1_U7" SOURCE="../../issue.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="rv2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_fu_12982_p2" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="i_to_e_is_valid_1_fu_12988_p2" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="i_to_e_is_valid_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln24_fu_16854_p2" SOURCE="../../compute.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="result_23_fu_16953_p14" SOURCE="../../compute.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="result_23_fu_16953_p10" SOURCE="../../compute.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setne" PRAGMA="" RTLNAME="result_23_fu_16953_p8" SOURCE="../../compute.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setlt" PRAGMA="" RTLNAME="result_23_fu_16953_p6" SOURCE="../../compute.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln18_fu_16880_p2" SOURCE="../../compute.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="result_23_fu_16953_p4" SOURCE="../../compute.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setlt" PRAGMA="" RTLNAME="result_23_fu_16953_p2" SOURCE="../../compute.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_16896_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_1_fu_16901_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_2_fu_16906_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_3_fu_16911_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_4_fu_16916_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_5_fu_16921_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_6_fu_16926_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln8_fu_16931_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_1_1_1_U4" SOURCE="../../compute.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="result_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_2_fu_17001_p3" SOURCE="../../compute.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="rv2_2_fu_17009_p3" SOURCE="../../compute.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="rv2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="result_24_fu_17118_p16" SOURCE="../../compute.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_17021_p2" SOURCE="../../compute.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="sub" PRAGMA="" RTLNAME="result_2_fu_17027_p2" SOURCE="../../compute.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="result_3_fu_17032_p2" SOURCE="../../compute.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="result_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="result_24_fu_17118_p14" SOURCE="../../compute.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="shl" PRAGMA="" RTLNAME="result_24_fu_17118_p12" SOURCE="../../compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="result_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setlt" PRAGMA="" RTLNAME="result_6_fu_17054_p2" SOURCE="../../compute.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="result_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setlt" PRAGMA="" RTLNAME="result_7_fu_17063_p2" SOURCE="../../compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="result_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="result_24_fu_17118_p6" SOURCE="../../compute.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="result_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="ashr" PRAGMA="" RTLNAME="result_9_fu_17077_p2" SOURCE="../../compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="result_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="lshr" PRAGMA="" RTLNAME="result_10_fu_17082_p2" SOURCE="../../compute.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="result_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="result_24_fu_17118_p4" SOURCE="../../compute.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="result_24_fu_17118_p2" SOURCE="../../compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="result_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_7_32_1_1_U5" SOURCE="../../compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="result_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="npc4_fu_15078_p2" SOURCE="../../compute.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="npc4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="result_15_fu_15088_p2" SOURCE="../../compute.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="result_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="result_16_fu_15098_p2" SOURCE="../../compute.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="result_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="result_25_fu_15175_p4" SOURCE="../../compute.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="result_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="result_25_fu_15175_p10" SOURCE="../../compute.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="result_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_15119_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_1_fu_15125_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_2_fu_15131_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_3_fu_15137_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp23_fu_15143_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp25_fu_15149_p2" SOURCE="../../execute.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp26_fu_15155_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_5_32_1_1_U3" SOURCE="../../compute.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="result_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="j_b_target_pc_fu_15217_p2" SOURCE="../../compute.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="j_b_target_pc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_15231_p2" SOURCE="../../compute.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="next_pc_1_fu_15247_p3" SOURCE="../../compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="next_pc_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln31_fu_17158_p2" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln31_1_fu_17163_p2" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln31_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_17169_p2" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_f_target_pc_fu_17174_p3" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_f_target_pc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_fu_17186_p2" SOURCE="../../execute.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_1_fu_17190_p2" SOURCE="../../execute.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_fu_17196_p3" SOURCE="../../execute.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_17203_p3" SOURCE="../../execute.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln120_1_fu_17224_p2" SOURCE="../../execute.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln120_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln120_fu_17229_p2" SOURCE="../../execute.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln120_fu_17235_p2" SOURCE="../../execute.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln120_fu_17241_p2" SOURCE="../../execute.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln123_fu_17247_p2" SOURCE="../../execute.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln123_fu_17253_p2" SOURCE="../../execute.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln123_fu_17258_p2" SOURCE="../../execute.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="accessed_ip_fu_11785_p2" SOURCE="../../mem_access.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="accessed_ip" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln95_fu_11825_p2" SOURCE="../../mem.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln95_2_fu_15311_p2" SOURCE="../../mem.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln95_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_11845_p2" SOURCE="../../mem.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln100_fu_11859_p2" SOURCE="../../mem.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln100_2_fu_15333_p2" SOURCE="../../mem.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln100_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln85_fu_11893_p2" SOURCE="../../mem.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln85_2_fu_15354_p2" SOURCE="../../mem.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln85_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_11915_p2" SOURCE="../../mem.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln90_fu_11929_p2" SOURCE="../../mem.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln90_2_fu_15376_p2" SOURCE="../../mem.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln90_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U8" SOURCE="../../mem.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="b_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="select" PRAGMA="" RTLNAME="h_fu_18398_p3" SOURCE="../../mem.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="h" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_15542_p2" SOURCE="../../wb.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln31_fu_15548_p2" SOURCE="../../wb.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_15561_p2" SOURCE="../../multicycle_pipeline_ip.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_fu_13072_p2" SOURCE="../../multicycle_pipeline_ip.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_13078_p2" SOURCE="../../multicycle_pipeline_ip.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln41_1_fu_13084_p2" SOURCE="../../multicycle_pipeline_ip.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_15570_p2" SOURCE="../../multicycle_pipeline_ip.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="32" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="ip_num" index="0" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ip_num" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="start_pc" index="1" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="start_pc" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ip_code_ram" index="2" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="ip_code_ram" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ip_data_ram" index="3" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="ip_data_ram_PORTA" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_ram" index="4" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="data_ram_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="data_ram_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nb_instruction" index="5" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nb_instruction" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="nb_instruction_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nb_cycle" index="6" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nb_cycle" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="nb_cycle_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="17" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="ip_code_ram" offset="65536" range="65536"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="ip_num" access="W" description="Data signal of ip_num" range="32">
                    <fields>
                        <field offset="0" width="32" name="ip_num" access="W" description="Bit 31 to 0 of ip_num"/>
                    </fields>
                </register>
                <register offset="0x18" name="start_pc" access="W" description="Data signal of start_pc" range="32">
                    <fields>
                        <field offset="0" width="32" name="start_pc" access="W" description="Bit 31 to 0 of start_pc"/>
                    </fields>
                </register>
                <register offset="0x20" name="data_ram_1" access="W" description="Data signal of data_ram" range="32">
                    <fields>
                        <field offset="0" width="32" name="data_ram" access="W" description="Bit 31 to 0 of data_ram"/>
                    </fields>
                </register>
                <register offset="0x24" name="data_ram_2" access="W" description="Data signal of data_ram" range="32">
                    <fields>
                        <field offset="0" width="32" name="data_ram" access="W" description="Bit 63 to 32 of data_ram"/>
                    </fields>
                </register>
                <register offset="0x2c" name="nb_instruction" access="R" description="Data signal of nb_instruction" range="32">
                    <fields>
                        <field offset="0" width="32" name="nb_instruction" access="R" description="Bit 31 to 0 of nb_instruction"/>
                    </fields>
                </register>
                <register offset="0x30" name="nb_instruction_ctrl" access="R" description="Control signal of nb_instruction" range="32">
                    <fields>
                        <field offset="0" width="1" name="nb_instruction_ap_vld" access="R" description="Control signal nb_instruction_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x3c" name="nb_cycle" access="R" description="Data signal of nb_cycle" range="32">
                    <fields>
                        <field offset="0" width="32" name="nb_cycle" access="R" description="Bit 31 to 0 of nb_cycle"/>
                    </fields>
                </register>
                <register offset="0x40" name="nb_cycle_ctrl" access="R" description="Control signal of nb_cycle" range="32">
                    <fields>
                        <field offset="0" width="1" name="nb_cycle_ap_vld" access="R" description="Control signal nb_cycle_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="ip_num"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="start_pc"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="65536" argName="ip_code_ram"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="data_ram"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="nb_instruction"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="nb_cycle"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="data_ram"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="data_ram"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ip_data_ram_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="ip_data_ram_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">65536</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ip_data_ram_Addr_A">ADDR</portMap>
                <portMap portMapName="ip_data_ram_EN_A">EN</portMap>
                <portMap portMapName="ip_data_ram_WEN_A">WE</portMap>
                <portMap portMapName="ip_data_ram_Din_A">DIN</portMap>
                <portMap portMapName="ip_data_ram_Dout_A">DOUT</portMap>
                <portMap portMapName="ip_data_ram_Clk_A">CLK</portMap>
                <portMap portMapName="ip_data_ram_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>ip_data_ram_Addr_A</port>
                <port>ip_data_ram_Clk_A</port>
                <port>ip_data_ram_Din_A</port>
                <port>ip_data_ram_Dout_A</port>
                <port>ip_data_ram_EN_A</port>
                <port>ip_data_ram_Rst_A</port>
                <port>ip_data_ram_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="ip_data_ram"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 17, 16, 0, BRAM=32</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">ip_num, 0x10, 32, W, Data signal of ip_num, </column>
                    <column name="s_axi_control">start_pc, 0x18, 32, W, Data signal of start_pc, </column>
                    <column name="s_axi_control">data_ram_1, 0x20, 32, W, Data signal of data_ram, </column>
                    <column name="s_axi_control">data_ram_2, 0x24, 32, W, Data signal of data_ram, </column>
                    <column name="s_axi_control">nb_instruction, 0x2c, 32, R, Data signal of nb_instruction, </column>
                    <column name="s_axi_control">nb_instruction_ctrl, 0x30, 32, R, Control signal of nb_instruction, 0=nb_instruction_ap_vld</column>
                    <column name="s_axi_control">nb_cycle, 0x3c, 32, R, Data signal of nb_cycle, </column>
                    <column name="s_axi_control">nb_cycle_ctrl, 0x40, 32, R, Control signal of nb_cycle, 0=nb_cycle_ap_vld</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="ip_data_ram_PORTA">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ip_num">in, unsigned int</column>
                    <column name="start_pc">in, unsigned int</column>
                    <column name="ip_code_ram">in, unsigned int*</column>
                    <column name="ip_data_ram">inout, int*</column>
                    <column name="data_ram">inout, int*</column>
                    <column name="nb_instruction">out, unsigned int*</column>
                    <column name="nb_cycle">out, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="ip_num">s_axi_control, register, , name=ip_num offset=0x10 range=32</column>
                    <column name="start_pc">s_axi_control, register, , name=start_pc offset=0x18 range=32</column>
                    <column name="ip_code_ram">s_axi_control, memory, , name=ip_code_ram offset=65536 range=65536</column>
                    <column name="ip_data_ram">ip_data_ram_PORTA, interface, , </column>
                    <column name="data_ram">m_axi_gmem, interface, , channel=0</column>
                    <column name="data_ram">s_axi_control, register, offset, name=data_ram_1 offset=0x20 range=32</column>
                    <column name="data_ram">s_axi_control, register, offset, name=data_ram_2 offset=0x24 range=32</column>
                    <column name="nb_instruction">s_axi_control, register, , name=nb_instruction offset=0x2c range=32</column>
                    <column name="nb_instruction">s_axi_control, register, , name=nb_instruction_ctrl offset=0x30 range=32</column>
                    <column name="nb_cycle">s_axi_control, register, , name=nb_cycle offset=0x3c range=32</column>
                    <column name="nb_cycle">s_axi_control, register, , name=nb_cycle_ctrl offset=0x40 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../../multicycle_pipeline_ip.cpp:27" status="valid" parentFunction="init_reg_file" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:60" status="valid" parentFunction="multicycle_pipeline_ip" variable="ip_num" isDirective="0" options="s_axilite port=ip_num"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:61" status="valid" parentFunction="multicycle_pipeline_ip" variable="start_pc" isDirective="0" options="s_axilite port=start_pc"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:62" status="valid" parentFunction="multicycle_pipeline_ip" variable="ip_code_ram" isDirective="0" options="s_axilite port=ip_code_ram"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:63" status="valid" parentFunction="multicycle_pipeline_ip" variable="ip_data_ram" isDirective="0" options="bram port=ip_data_ram"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:64" status="valid" parentFunction="multicycle_pipeline_ip" variable="data_ram" isDirective="0" options="m_axi port=data_ram offset=slave"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:65" status="valid" parentFunction="multicycle_pipeline_ip" variable="nb_instruction" isDirective="0" options="s_axilite port=nb_instruction"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:66" status="valid" parentFunction="multicycle_pipeline_ip" variable="nb_cycle" isDirective="0" options="s_axilite port=nb_cycle"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:67" status="valid" parentFunction="multicycle_pipeline_ip" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="inline" location="../../multicycle_pipeline_ip.cpp:68" status="valid" parentFunction="multicycle_pipeline_ip" variable="" isDirective="0" options="recursive"/>
        <Pragma type="array_partition" location="../../multicycle_pipeline_ip.cpp:70" status="valid" parentFunction="multicycle_pipeline_ip" variable="reg_file" isDirective="0" options="variable=reg_file dim=1 complete"/>
        <Pragma type="array_partition" location="../../multicycle_pipeline_ip.cpp:72" status="valid" parentFunction="multicycle_pipeline_ip" variable="is_reg_computed" isDirective="0" options="variable=is_reg_computed dim=1 complete"/>
        <Pragma type="pipeline" location="../../multicycle_pipeline_ip.cpp:108" status="valid" parentFunction="multicycle_pipeline_ip" variable="" isDirective="0" options="II=2"/>
    </PragmaReport>
</profile>

