digraph "CFG for '_Z16reduceGmemUnrollPiS_j' function" {
	label="CFG for '_Z16reduceGmemUnrollPiS_j' function";

	Node0x454aff0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 2\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = zext i32 %12 to i64\l  %15 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %14\l  %16 = icmp ult i32 %13, %2\l  br i1 %16, label %17, label %50\l|{<s0>T|<s1>F}}"];
	Node0x454aff0:s0 -> Node0x454bd50;
	Node0x454aff0:s1 -> Node0x454c910;
	Node0x454bd50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%17:\l17:                                               \l  %18 = zext i32 %13 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %21 = add i32 %13, %10\l  %22 = icmp ult i32 %21, %2\l  br i1 %22, label %23, label %27\l|{<s0>T|<s1>F}}"];
	Node0x454bd50:s0 -> Node0x454dd10;
	Node0x454bd50:s1 -> Node0x454dda0;
	Node0x454dd10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%23:\l23:                                               \l  %24 = zext i32 %21 to i64\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %24\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  br label %27\l}"];
	Node0x454dd10 -> Node0x454dda0;
	Node0x454dda0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%27:\l27:                                               \l  %28 = phi i32 [ %26, %23 ], [ 0, %17 ]\l  %29 = shl nuw nsw i32 %10, 1\l  %30 = add i32 %13, %29\l  %31 = icmp ult i32 %30, %2\l  br i1 %31, label %32, label %36\l|{<s0>T|<s1>F}}"];
	Node0x454dda0:s0 -> Node0x454e970;
	Node0x454dda0:s1 -> Node0x454e9c0;
	Node0x454e970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%32:\l32:                                               \l  %33 = zext i32 %30 to i64\l  %34 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %33\l  %35 = load i32, i32 addrspace(1)* %34, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  br label %36\l}"];
	Node0x454e970 -> Node0x454e9c0;
	Node0x454e9c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%36:\l36:                                               \l  %37 = phi i32 [ %35, %32 ], [ 0, %27 ]\l  %38 = mul nuw nsw i32 %10, 3\l  %39 = add i32 %13, %38\l  %40 = icmp ult i32 %39, %2\l  br i1 %40, label %41, label %45\l|{<s0>T|<s1>F}}"];
	Node0x454e9c0:s0 -> Node0x454f080;
	Node0x454e9c0:s1 -> Node0x454f0d0;
	Node0x454f080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%41:\l41:                                               \l  %42 = zext i32 %39 to i64\l  %43 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %42\l  %44 = load i32, i32 addrspace(1)* %43, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  br label %45\l}"];
	Node0x454f080 -> Node0x454f0d0;
	Node0x454f0d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%45:\l45:                                               \l  %46 = phi i32 [ %44, %41 ], [ 0, %36 ]\l  %47 = add nsw i32 %28, %20\l  %48 = add nsw i32 %47, %37\l  %49 = add nsw i32 %48, %46\l  store i32 %49, i32 addrspace(1)* %19, align 4, !tbaa !7\l  br label %50\l}"];
	Node0x454f0d0 -> Node0x454c910;
	Node0x454c910 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%50:\l50:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %51 = icmp ugt i16 %9, 1023\l  %52 = icmp ult i32 %4, 512\l  %53 = select i1 %51, i1 %52, i1 false\l  br i1 %53, label %54, label %63\l|{<s0>T|<s1>F}}"];
	Node0x454c910:s0 -> Node0x454fc50;
	Node0x454c910:s1 -> Node0x454fca0;
	Node0x454fc50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%54:\l54:                                               \l  %55 = add nuw nsw i32 %4, 512\l  %56 = zext i32 %55 to i64\l  %57 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %56\l  %58 = load i32, i32 addrspace(1)* %57, align 4, !tbaa !7\l  %59 = zext i32 %4 to i64\l  %60 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %59\l  %61 = load i32, i32 addrspace(1)* %60, align 4, !tbaa !7\l  %62 = add nsw i32 %61, %58\l  store i32 %62, i32 addrspace(1)* %60, align 4, !tbaa !7\l  br label %63\l}"];
	Node0x454fc50 -> Node0x454fca0;
	Node0x454fca0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %64 = icmp ugt i16 %9, 511\l  %65 = icmp ult i32 %4, 256\l  %66 = select i1 %64, i1 %65, i1 false\l  br i1 %66, label %67, label %76\l|{<s0>T|<s1>F}}"];
	Node0x454fca0:s0 -> Node0x454ec40;
	Node0x454fca0:s1 -> Node0x454ec90;
	Node0x454ec40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%67:\l67:                                               \l  %68 = add nuw nsw i32 %4, 256\l  %69 = zext i32 %68 to i64\l  %70 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %69\l  %71 = load i32, i32 addrspace(1)* %70, align 4, !tbaa !7\l  %72 = zext i32 %4 to i64\l  %73 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %72\l  %74 = load i32, i32 addrspace(1)* %73, align 4, !tbaa !7\l  %75 = add nsw i32 %74, %71\l  store i32 %75, i32 addrspace(1)* %73, align 4, !tbaa !7\l  br label %76\l}"];
	Node0x454ec40 -> Node0x454ec90;
	Node0x454ec90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%76:\l76:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %77 = icmp ugt i16 %9, 255\l  %78 = icmp ult i32 %4, 128\l  %79 = select i1 %77, i1 %78, i1 false\l  br i1 %79, label %80, label %89\l|{<s0>T|<s1>F}}"];
	Node0x454ec90:s0 -> Node0x45512c0;
	Node0x454ec90:s1 -> Node0x4551310;
	Node0x45512c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%80:\l80:                                               \l  %81 = add nuw nsw i32 %4, 128\l  %82 = zext i32 %81 to i64\l  %83 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %82\l  %84 = load i32, i32 addrspace(1)* %83, align 4, !tbaa !7\l  %85 = zext i32 %4 to i64\l  %86 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %85\l  %87 = load i32, i32 addrspace(1)* %86, align 4, !tbaa !7\l  %88 = add nsw i32 %87, %84\l  store i32 %88, i32 addrspace(1)* %86, align 4, !tbaa !7\l  br label %89\l}"];
	Node0x45512c0 -> Node0x4551310;
	Node0x4551310 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%89:\l89:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %90 = icmp ugt i16 %9, 127\l  %91 = icmp ult i32 %4, 64\l  %92 = select i1 %90, i1 %91, i1 false\l  br i1 %92, label %93, label %102\l|{<s0>T|<s1>F}}"];
	Node0x4551310:s0 -> Node0x4551cd0;
	Node0x4551310:s1 -> Node0x4551d20;
	Node0x4551cd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%93:\l93:                                               \l  %94 = add nuw nsw i32 %4, 64\l  %95 = zext i32 %94 to i64\l  %96 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %95\l  %97 = load i32, i32 addrspace(1)* %96, align 4, !tbaa !7\l  %98 = zext i32 %4 to i64\l  %99 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %98\l  %100 = load i32, i32 addrspace(1)* %99, align 4, !tbaa !7\l  %101 = add nsw i32 %100, %97\l  store i32 %101, i32 addrspace(1)* %99, align 4, !tbaa !7\l  br label %102\l}"];
	Node0x4551cd0 -> Node0x4551d20;
	Node0x4551d20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%102:\l102:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %103 = icmp ult i32 %4, 32\l  br i1 %103, label %104, label %150\l|{<s0>T|<s1>F}}"];
	Node0x4551d20:s0 -> Node0x4552570;
	Node0x4551d20:s1 -> Node0x45525c0;
	Node0x4552570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%104:\l104:                                              \l  %105 = add nuw nsw i32 %4, 32\l  %106 = zext i32 %105 to i64\l  %107 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %106\l  %108 = addrspacecast i32 addrspace(1)* %107 to i32*\l  %109 = load volatile i32, i32* %108, align 4, !tbaa !7\l  %110 = zext i32 %4 to i64\l  %111 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %110\l  %112 = addrspacecast i32 addrspace(1)* %111 to i32*\l  %113 = load volatile i32, i32* %112, align 4, !tbaa !7\l  %114 = add nsw i32 %113, %109\l  store volatile i32 %114, i32* %112, align 4, !tbaa !7\l  %115 = add nuw nsw i32 %4, 16\l  %116 = zext i32 %115 to i64\l  %117 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %116\l  %118 = addrspacecast i32 addrspace(1)* %117 to i32*\l  %119 = load volatile i32, i32* %118, align 4, !tbaa !7\l  %120 = load volatile i32, i32* %112, align 4, !tbaa !7\l  %121 = add nsw i32 %120, %119\l  store volatile i32 %121, i32* %112, align 4, !tbaa !7\l  %122 = add nuw nsw i32 %4, 8\l  %123 = zext i32 %122 to i64\l  %124 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %123\l  %125 = addrspacecast i32 addrspace(1)* %124 to i32*\l  %126 = load volatile i32, i32* %125, align 4, !tbaa !7\l  %127 = load volatile i32, i32* %112, align 4, !tbaa !7\l  %128 = add nsw i32 %127, %126\l  store volatile i32 %128, i32* %112, align 4, !tbaa !7\l  %129 = add nuw nsw i32 %4, 4\l  %130 = zext i32 %129 to i64\l  %131 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %130\l  %132 = addrspacecast i32 addrspace(1)* %131 to i32*\l  %133 = load volatile i32, i32* %132, align 4, !tbaa !7\l  %134 = load volatile i32, i32* %112, align 4, !tbaa !7\l  %135 = add nsw i32 %134, %133\l  store volatile i32 %135, i32* %112, align 4, !tbaa !7\l  %136 = add nuw nsw i32 %4, 2\l  %137 = zext i32 %136 to i64\l  %138 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %137\l  %139 = addrspacecast i32 addrspace(1)* %138 to i32*\l  %140 = load volatile i32, i32* %139, align 4, !tbaa !7\l  %141 = load volatile i32, i32* %112, align 4, !tbaa !7\l  %142 = add nsw i32 %141, %140\l  store volatile i32 %142, i32* %112, align 4, !tbaa !7\l  %143 = add nuw nsw i32 %4, 1\l  %144 = zext i32 %143 to i64\l  %145 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %144\l  %146 = addrspacecast i32 addrspace(1)* %145 to i32*\l  %147 = load volatile i32, i32* %146, align 4, !tbaa !7\l  %148 = load volatile i32, i32* %112, align 4, !tbaa !7\l  %149 = add nsw i32 %148, %147\l  store volatile i32 %149, i32* %112, align 4, !tbaa !7\l  br label %150\l}"];
	Node0x4552570 -> Node0x45525c0;
	Node0x45525c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%150:\l150:                                              \l  %151 = icmp eq i32 %4, 0\l  br i1 %151, label %152, label %156\l|{<s0>T|<s1>F}}"];
	Node0x45525c0:s0 -> Node0x4554630;
	Node0x45525c0:s1 -> Node0x4554680;
	Node0x4554630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%152:\l152:                                              \l  %153 = load i32, i32 addrspace(1)* %15, align 4, !tbaa !7\l  %154 = zext i32 %5 to i64\l  %155 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %154\l  store i32 %153, i32 addrspace(1)* %155, align 4, !tbaa !7\l  br label %156\l}"];
	Node0x4554630 -> Node0x4554680;
	Node0x4554680 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%156:\l156:                                              \l  ret void\l}"];
}
