# functional-hardware-verification-of-8-bit-calculator
Implemented verification environment in system verilog by using UVM(Universal Verification Methodology).
Course: Functional Hardware Verification (COEN 6541)
University: Concordia University
The functional verification environment is implemented by using Generator, transaction, Driver, Interface, Monitor, Scoreboard, Mailbox and DUT.
