
BLE_WB55_vid12_FromScratch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e88c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f8c  0800e9d0  0800e9d0  0001e9d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f95c  0800f95c  0001f95c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f964  0800f964  0001f964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f968  0800f968  0001f968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f4  20000004  0800f96c  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  200001f8  0800fb60  000201f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 BLE_DRIVER_CONTEXT 0000003e  20000294  0800fbf9  00020294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 SYSTEM_DRIVER_CONTEXT 00000011  200002d4  0800fc37  000202d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 BLE_APP_CONTEXT 00000084  200002e8  0800fc48  000202e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000008b0  2000036c  0800fccc  0002036c  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000c1c  0800fccc  00020c1c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0002036c  2**0
                  CONTENTS, READONLY
 14 MAPPING_TABLE 00000028  20030000  20030000  00030000  2**2
                  ALLOC
 15 MB_MEM1       000001b7  20030028  20030028  00030000  2**2
                  ALLOC
 16 MB_MEM2       00000877  200301e0  200301e0  00030000  2**2
                  ALLOC
 17 .debug_info   0003439b  00000000  00000000  0002039c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 0000679b  00000000  00000000  00054737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00002d60  00000000  00000000  0005aed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_ranges 00002a60  00000000  00000000  0005dc38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  0002fe88  00000000  00000000  00060698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line   00032f68  00000000  00000000  00090520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_str    0010992b  00000000  00000000  000c3488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .comment      00000050  00000000  00000000  001ccdb3  2**0
                  CONTENTS, READONLY
 25 .debug_frame  0000cf88  00000000  00000000  001cce04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000036c 	.word	0x2000036c
 800015c:	00000000 	.word	0x00000000
 8000160:	0800e9b4 	.word	0x0800e9b4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000370 	.word	0x20000370
 800017c:	0800e9b4 	.word	0x0800e9b4

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <drawBitmap>:
*/
/**************************************************************************/

void drawBitmap(int16_t x, int16_t y, uint8_t *bitmap, int16_t w,
        int16_t h, uint16_t color, uint16_t bg)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60ba      	str	r2, [r7, #8]
 8000f04:	461a      	mov	r2, r3
 8000f06:	4603      	mov	r3, r0
 8000f08:	81fb      	strh	r3, [r7, #14]
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	81bb      	strh	r3, [r7, #12]
 8000f0e:	4613      	mov	r3, r2
 8000f10:	80fb      	strh	r3, [r7, #6]

    ssd1306_Fill(bg);		//Clear the screen
 8000f12:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	4618      	mov	r0, r3
 8000f18:	f001 feba 	bl	8002c90 <ssd1306_Fill>

	int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8000f1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f20:	3307      	adds	r3, #7
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	da00      	bge.n	8000f28 <drawBitmap+0x2c>
 8000f26:	3307      	adds	r3, #7
 8000f28:	10db      	asrs	r3, r3, #3
 8000f2a:	833b      	strh	r3, [r7, #24]
	uint8_t byte = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	75fb      	strb	r3, [r7, #23]

	//Height
	for (int16_t j = 0; j < h; j++, y++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	83fb      	strh	r3, [r7, #30]
 8000f34:	e068      	b.n	8001008 <drawBitmap+0x10c>
	{
		//Width
		for (int16_t i = 0; i < w; i++)
 8000f36:	2300      	movs	r3, #0
 8000f38:	83bb      	strh	r3, [r7, #28]
 8000f3a:	e053      	b.n	8000fe4 <drawBitmap+0xe8>
		{
				byte = bitmap[j * byteWidth + i / 8];		// Row/Col of byte
 8000f3c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000f40:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000f44:	fb03 f202 	mul.w	r2, r3, r2
 8000f48:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	da00      	bge.n	8000f52 <drawBitmap+0x56>
 8000f50:	3307      	adds	r3, #7
 8000f52:	10db      	asrs	r3, r3, #3
 8000f54:	b21b      	sxth	r3, r3
 8000f56:	4413      	add	r3, r2
 8000f58:	461a      	mov	r2, r3
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	75fb      	strb	r3, [r7, #23]

				for (int8_t cnt = 0; cnt < 8; cnt ++)
 8000f62:	2300      	movs	r3, #0
 8000f64:	76fb      	strb	r3, [r7, #27]
 8000f66:	e02f      	b.n	8000fc8 <drawBitmap+0xcc>
				{
					//Shift left to right through byte to get each bit if the return val > 0, there is a 1 in that space.
					if ( (byte & (0x80 >> cnt)) == 0)
 8000f68:	7dfa      	ldrb	r2, [r7, #23]
 8000f6a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000f6e:	2180      	movs	r1, #128	; 0x80
 8000f70:	fa41 f303 	asr.w	r3, r1, r3
 8000f74:	4013      	ands	r3, r2
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d110      	bne.n	8000f9c <drawBitmap+0xa0>
					{
						//  If 0, Background
						ssd1306_DrawPixel( x + i + cnt, y, bg);
 8000f7a:	89fb      	ldrh	r3, [r7, #14]
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	8bbb      	ldrh	r3, [r7, #28]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	4413      	add	r3, r2
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	7efb      	ldrb	r3, [r7, #27]
 8000f88:	4413      	add	r3, r2
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	89ba      	ldrh	r2, [r7, #12]
 8000f8e:	b2d1      	uxtb	r1, r2
 8000f90:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8000f92:	b2d2      	uxtb	r2, r2
 8000f94:	4618      	mov	r0, r3
 8000f96:	f001 fec7 	bl	8002d28 <ssd1306_DrawPixel>
 8000f9a:	e00f      	b.n	8000fbc <drawBitmap+0xc0>
					}
					else
					{
						//if not 0, Pixel Color
						ssd1306_DrawPixel( x + i + cnt, y, color );
 8000f9c:	89fb      	ldrh	r3, [r7, #14]
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	8bbb      	ldrh	r3, [r7, #28]
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	4413      	add	r3, r2
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	7efb      	ldrb	r3, [r7, #27]
 8000faa:	4413      	add	r3, r2
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	89ba      	ldrh	r2, [r7, #12]
 8000fb0:	b2d1      	uxtb	r1, r2
 8000fb2:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000fb4:	b2d2      	uxtb	r2, r2
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f001 feb6 	bl	8002d28 <ssd1306_DrawPixel>
				for (int8_t cnt = 0; cnt < 8; cnt ++)
 8000fbc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	76fb      	strb	r3, [r7, #27]
 8000fc8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000fcc:	2b07      	cmp	r3, #7
 8000fce:	ddcb      	ble.n	8000f68 <drawBitmap+0x6c>
					}
				}
				// Increment x-pos by 1 byte
				i = i + 7;
 8000fd0:	8bbb      	ldrh	r3, [r7, #28]
 8000fd2:	3307      	adds	r3, #7
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	83bb      	strh	r3, [r7, #28]
		for (int16_t i = 0; i < w; i++)
 8000fd8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	3301      	adds	r3, #1
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	83bb      	strh	r3, [r7, #28]
 8000fe4:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8000fe8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	dba5      	blt.n	8000f3c <drawBitmap+0x40>
	for (int16_t j = 0; j < h; j++, y++)
 8000ff0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	83fb      	strh	r3, [r7, #30]
 8000ffc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001000:	b29b      	uxth	r3, r3
 8001002:	3301      	adds	r3, #1
 8001004:	b29b      	uxth	r3, r3
 8001006:	81bb      	strh	r3, [r7, #12]
 8001008:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800100c:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001010:	429a      	cmp	r2, r3
 8001012:	db90      	blt.n	8000f36 <drawBitmap+0x3a>
			}
		}

	  ssd1306_UpdateScreen();
 8001014:	f001 fe60 	bl	8002cd8 <ssd1306_UpdateScreen>
	  return;
 8001018:	bf00      	nop

}
 800101a:	3720      	adds	r7, #32
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <writeSmFont>:

    @note	If you don't want overlapping text, clear the screen.
*/
/**************************************************************************/
void writeSmFont(int16_t x, int16_t y, uint16_t color, char* str)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	607b      	str	r3, [r7, #4]
 8001028:	4603      	mov	r3, r0
 800102a:	81fb      	strh	r3, [r7, #14]
 800102c:	460b      	mov	r3, r1
 800102e:	81bb      	strh	r3, [r7, #12]
 8001030:	4613      	mov	r3, r2
 8001032:	817b      	strh	r3, [r7, #10]
	ssd1306_SetCursor(x, y);
 8001034:	89fb      	ldrh	r3, [r7, #14]
 8001036:	b2db      	uxtb	r3, r3
 8001038:	89ba      	ldrh	r2, [r7, #12]
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	4611      	mov	r1, r2
 800103e:	4618      	mov	r0, r3
 8001040:	f001 ff80 	bl	8002f44 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, color);
 8001044:	897b      	ldrh	r3, [r7, #10]
 8001046:	b2db      	uxtb	r3, r3
 8001048:	4a05      	ldr	r2, [pc, #20]	; (8001060 <writeSmFont+0x40>)
 800104a:	ca06      	ldmia	r2, {r1, r2}
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f001 ff53 	bl	8002ef8 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001052:	f001 fe41 	bl	8002cd8 <ssd1306_UpdateScreen>
	return;
 8001056:	bf00      	nop
}
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000004 	.word	0x20000004

08001064 <clearScreen>:
	ssd1306_UpdateScreen();
	return;
}

void clearScreen(uint16_t color)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	80fb      	strh	r3, [r7, #6]
	ssd1306_Fill(color);
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	4618      	mov	r0, r3
 8001074:	f001 fe0c 	bl	8002c90 <ssd1306_Fill>
}
 8001078:	bf00      	nop
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <Read_ADC_TempV>:
* @return				- ADC_Voltage
*
* @note					-
******************************************************************************************************/
float Read_ADC_TempV()
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
	// Temp Sensor Buffer:
	uint16_t ADC_VAL = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	80fb      	strh	r3, [r7, #6]
	float ADC_Voltage = 0.0;
 800108a:	f04f 0300 	mov.w	r3, #0
 800108e:	603b      	str	r3, [r7, #0]

	HAL_ADC_Start(&adcHandle1);
 8001090:	4817      	ldr	r0, [pc, #92]	; (80010f0 <Read_ADC_TempV+0x70>)
 8001092:	f002 fed7 	bl	8003e44 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&adcHandle1, HAL_MAX_DELAY);
 8001096:	f04f 31ff 	mov.w	r1, #4294967295
 800109a:	4815      	ldr	r0, [pc, #84]	; (80010f0 <Read_ADC_TempV+0x70>)
 800109c:	f002 ff59 	bl	8003f52 <HAL_ADC_PollForConversion>
	ADC_VAL = HAL_ADC_GetValue(&adcHandle1);
 80010a0:	4813      	ldr	r0, [pc, #76]	; (80010f0 <Read_ADC_TempV+0x70>)
 80010a2:	f002 ffe3 	bl	800406c <HAL_ADC_GetValue>
 80010a6:	4603      	mov	r3, r0
 80010a8:	80fb      	strh	r3, [r7, #6]

	HAL_ADC_Stop(&adcHandle1);
 80010aa:	4811      	ldr	r0, [pc, #68]	; (80010f0 <Read_ADC_TempV+0x70>)
 80010ac:	f002 ff1e 	bl	8003eec <HAL_ADC_Stop>

	//Divide by Scaling Factor to get Voltage
	ADC_Voltage = ADC_VAL / ADC_SCALING_FACTOR;
 80010b0:	88fb      	ldrh	r3, [r7, #6]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fa0e 	bl	80004d4 <__aeabi_i2d>
 80010b8:	a30b      	add	r3, pc, #44	; (adr r3, 80010e8 <Read_ADC_TempV+0x68>)
 80010ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010be:	f7ff fb9d 	bl	80007fc <__aeabi_ddiv>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	4610      	mov	r0, r2
 80010c8:	4619      	mov	r1, r3
 80010ca:	f7ff fd45 	bl	8000b58 <__aeabi_d2f>
 80010ce:	4603      	mov	r3, r0
 80010d0:	603b      	str	r3, [r7, #0]

	return ADC_Voltage;
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	ee07 3a90 	vmov	s15, r3
}
 80010d8:	eeb0 0a67 	vmov.f32	s0, s15
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	f3af 8000 	nop.w
 80010e8:	00000000 	.word	0x00000000
 80010ec:	4091c600 	.word	0x4091c600
 80010f0:	20000388 	.word	0x20000388
 80010f4:	00000000 	.word	0x00000000

080010f8 <Xvert_ADC_Temp>:
* @return				- ADC_Temp:	deg F Temperature
*
* @note					-
******************************************************************************************************/
float Xvert_ADC_Temp(float ADC_Voltage)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	ed87 0a01 	vstr	s0, [r7, #4]
	float ADC_Temp = 0.0;
 8001102:	f04f 0300 	mov.w	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]

	//Voltage to deg C
	ADC_Temp = ((ADC_Voltage - 1.8663)/(-0.01169));
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff f9f5 	bl	80004f8 <__aeabi_f2d>
 800110e:	a31d      	add	r3, pc, #116	; (adr r3, 8001184 <Xvert_ADC_Temp+0x8c>)
 8001110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001114:	f7ff f890 	bl	8000238 <__aeabi_dsub>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4610      	mov	r0, r2
 800111e:	4619      	mov	r1, r3
 8001120:	a31a      	add	r3, pc, #104	; (adr r3, 800118c <Xvert_ADC_Temp+0x94>)
 8001122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001126:	f7ff fb69 	bl	80007fc <__aeabi_ddiv>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	f7ff fd11 	bl	8000b58 <__aeabi_d2f>
 8001136:	4603      	mov	r3, r0
 8001138:	60fb      	str	r3, [r7, #12]

	//Deg C to deg F
	ADC_Temp = ((ADC_Voltage * (9.0 / 5.0)) + 32.0);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff f9dc 	bl	80004f8 <__aeabi_f2d>
 8001140:	a314      	add	r3, pc, #80	; (adr r3, 8001194 <Xvert_ADC_Temp+0x9c>)
 8001142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001146:	f7ff fa2f 	bl	80005a8 <__aeabi_dmul>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4610      	mov	r0, r2
 8001150:	4619      	mov	r1, r3
 8001152:	f04f 0200 	mov.w	r2, #0
 8001156:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <Xvert_ADC_Temp+0x88>)
 8001158:	f7ff f870 	bl	800023c <__adddf3>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4610      	mov	r0, r2
 8001162:	4619      	mov	r1, r3
 8001164:	f7ff fcf8 	bl	8000b58 <__aeabi_d2f>
 8001168:	4603      	mov	r3, r0
 800116a:	60fb      	str	r3, [r7, #12]

	return ADC_Temp;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	ee07 3a90 	vmov	s15, r3
}
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	f3af 8000 	nop.w
 8001180:	40400000 	.word	0x40400000
 8001184:	63886595 	.word	0x63886595
 8001188:	3ffddc5d 	.word	0x3ffddc5d
 800118c:	3d859c8d 	.word	0x3d859c8d
 8001190:	bf87f0ed 	.word	0xbf87f0ed
 8001194:	cccccccd 	.word	0xcccccccd
 8001198:	3ffccccc 	.word	0x3ffccccc

0800119c <Get_ADC_Temp>:
* @return				- Temperature def F
*
* @note					-
******************************************************************************************************/
float Get_ADC_Temp()
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
	float ADC_Voltage = 0.0;
 80011a2:	f04f 0300 	mov.w	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
	float ADC_Temp = 0.0;
 80011a8:	f04f 0300 	mov.w	r3, #0
 80011ac:	603b      	str	r3, [r7, #0]

	ADC_Voltage = Read_ADC_TempV();
 80011ae:	f7ff ff67 	bl	8001080 <Read_ADC_TempV>
 80011b2:	ed87 0a01 	vstr	s0, [r7, #4]
	ADC_Temp = Xvert_ADC_Temp(ADC_Voltage);
 80011b6:	ed97 0a01 	vldr	s0, [r7, #4]
 80011ba:	f7ff ff9d 	bl	80010f8 <Xvert_ADC_Temp>
 80011be:	ed87 0a00 	vstr	s0, [r7]

	return ADC_Temp;
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	ee07 3a90 	vmov	s15, r3

}
 80011c8:	eeb0 0a67 	vmov.f32	s0, s15
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
	...

080011d4 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 80011d4:	b5b0      	push	{r4, r5, r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 80011da:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <APPD_EnableCPU2+0x34>)
 80011dc:	1d3c      	adds	r4, r7, #4
 80011de:	461d      	mov	r5, r3
 80011e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011e8:	c403      	stmia	r4!, {r0, r1}
 80011ea:	8022      	strh	r2, [r4, #0]
 80011ec:	3402      	adds	r4, #2
 80011ee:	0c13      	lsrs	r3, r2, #16
 80011f0:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 80011f2:	f009 f9f5 	bl	800a5e0 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	4618      	mov	r0, r3
 80011fa:	f008 fc90 	bl	8009b1e <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80011fe:	bf00      	nop
}
 8001200:	3720      	adds	r7, #32
 8001202:	46bd      	mov	sp, r7
 8001204:	bdb0      	pop	{r4, r5, r7, pc}
 8001206:	bf00      	nop
 8001208:	0800e9d0 	.word	0x0800e9d0

0800120c <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001214:	4b07      	ldr	r3, [pc, #28]	; (8001234 <LL_C2_PWR_SetPowerMode+0x28>)
 8001216:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800121a:	f023 0207 	bic.w	r2, r3, #7
 800121e:	4905      	ldr	r1, [pc, #20]	; (8001234 <LL_C2_PWR_SetPowerMode+0x28>)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4313      	orrs	r3, r2
 8001224:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001228:	bf00      	nop
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	58000400 	.word	0x58000400

08001238 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <LL_EXTI_EnableIT_32_63+0x24>)
 8001242:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001246:	4905      	ldr	r1, [pc, #20]	; (800125c <LL_EXTI_EnableIT_32_63+0x24>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4313      	orrs	r3, r2
 800124c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	58000800 	.word	0x58000800

08001260 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001268:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800126c:	4a0a      	ldr	r2, [pc, #40]	; (8001298 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 800126e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8001272:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001276:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800127a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	021b      	lsls	r3, r3, #8
 8001282:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001286:	4313      	orrs	r3, r2
 8001288:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	cafecafe 	.word	0xcafecafe

0800129c <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80012a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80012ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	608b      	str	r3, [r1, #8]
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80012c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr

080012e6 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 80012e6:	b480      	push	{r7}
 80012e8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80012ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80012fe:	bf00      	nop
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr

08001308 <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 800130c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001310:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001314:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001318:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800131c:	d101      	bne.n	8001322 <LL_RCC_IsActiveFlag_PINRST+0x1a>
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <LL_RCC_IsActiveFlag_PINRST+0x1c>
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr

0800132e <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 800132e:	b480      	push	{r7}
 8001330:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 8001332:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001336:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800133a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800133e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001342:	d101      	bne.n	8001348 <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 8001344:	2301      	movs	r3, #1
 8001346:	e000      	b.n	800134a <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001354:	b480      	push	{r7}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 800135c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001360:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001362:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4313      	orrs	r3, r2
 800136a:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800136c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001370:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4013      	ands	r3, r2
 8001376:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001378:	68fb      	ldr	r3, [r7, #12]
}
 800137a:	bf00      	nop
 800137c:	3714      	adds	r7, #20
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
	...

08001388 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <LL_DBGMCU_GetRevisionID+0x18>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	0c1b      	lsrs	r3, r3, #16
 8001392:	b29b      	uxth	r3, r3
}
 8001394:	4618      	mov	r0, r3
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e0042000 	.word	0xe0042000

080013a4 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685a      	ldr	r2, [r3, #4]
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	041b      	lsls	r3, r3, #16
 80013b6:	431a      	orrs	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	605a      	str	r2, [r3, #4]
}
 80013bc:	bf00      	nop
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685a      	ldr	r2, [r3, #4]
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	431a      	orrs	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	605a      	str	r2, [r3, #4]
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr

080013ea <LL_C2_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80013ea:	b480      	push	{r7}
 80013ec:	b083      	sub	sp, #12
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
 80013f2:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	695a      	ldr	r2, [r3, #20]
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	041b      	lsls	r3, r3, #16
 80013fc:	431a      	orrs	r2, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	615a      	str	r2, [r3, #20]
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <LL_C2_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800140e:	b480      	push	{r7}
 8001410:	b083      	sub	sp, #12
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
 8001416:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	695a      	ldr	r2, [r3, #20]
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	431a      	orrs	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	615a      	str	r2, [r3, #20]
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	683a      	ldr	r2, [r7, #0]
 800143e:	609a      	str	r2, [r3, #8]
}
 8001440:	bf00      	nop
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <LL_C2_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	683a      	ldr	r2, [r7, #0]
 800145a:	619a      	str	r2, [r3, #24]
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800146c:	4b05      	ldr	r3, [pc, #20]	; (8001484 <LL_LPM_EnableSleep+0x1c>)
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	4a04      	ldr	r2, [pc, #16]	; (8001484 <LL_LPM_EnableSleep+0x1c>)
 8001472:	f023 0304 	bic.w	r3, r3, #4
 8001476:	6113      	str	r3, [r2, #16]
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	22ff      	movs	r2, #255	; 0xff
 8001494:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b083      	sub	sp, #12
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	22ca      	movs	r2, #202	; 0xca
 80014ae:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2253      	movs	r2, #83	; 0x53
 80014b4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f023 0207 	bic.w	r2, r3, #7
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	609a      	str	r2, [r3, #8]
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config( void )
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG( FLASH_FLAG_OPTVERR );
 80014ec:	4b04      	ldr	r3, [pc, #16]	; (8001500 <MX_APPE_Config+0x18>)
 80014ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80014f2:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device( );
 80014f4:	f000 f824 	bl	8001540 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 80014f8:	f000 f864 	bl	80015c4 <Config_HSE>

  return;
 80014fc:	bf00      	nop
}
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	58004000 	.word	0x58004000

08001504 <MX_APPE_Init>:

void MX_APPE_Init( void )
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  System_Init( );       /**< System initialization */
 8001508:	f000 f870 	bl	80015ec <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 800150c:	f000 f888 	bl	8001620 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001510:	4903      	ldr	r1, [pc, #12]	; (8001520 <MX_APPE_Init+0x1c>)
 8001512:	2000      	movs	r0, #0
 8001514:	f000 fde4 	bl	80020e0 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001518:	f000 f890 	bl	800163c <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 800151c:	bf00      	nop
}
 800151e:	bd80      	pop	{r7, pc}
 8001520:	200004e4 	.word	0x200004e4

08001524 <Init_Smps>:

void Init_Smps( void )
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  return;
 8001528:	bf00      	nop
}
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <Init_Exti>:

void Init_Exti( void )
{
 8001532:	b580      	push	{r7, lr}
 8001534:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63( LL_EXTI_LINE_36 & LL_EXTI_LINE_38 );
 8001536:	2000      	movs	r0, #0
 8001538:	f7ff fe7e 	bl	8001238 <LL_EXTI_EnableIT_32_63>

  return;
 800153c:	bf00      	nop
}
 800153e:	bd80      	pop	{r7, pc}

08001540 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device( void )
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
#if ( CFG_HW_RESET_BY_FW == 1 )
  Reset_BackupDomain();
 8001544:	f000 f804 	bl	8001550 <Reset_BackupDomain>

  Reset_IPCC();
 8001548:	f000 f81a 	bl	8001580 <Reset_IPCC>
#endif /* CFG_HW_RESET_BY_FW */

  return;
 800154c:	bf00      	nop
}
 800154e:	bd80      	pop	{r7, pc}

08001550 <Reset_BackupDomain>:

#if ( CFG_HW_RESET_BY_FW == 1 )
static void Reset_BackupDomain( void )
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 8001554:	f7ff fed8 	bl	8001308 <LL_RCC_IsActiveFlag_PINRST>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d00d      	beq.n	800157a <Reset_BackupDomain+0x2a>
 800155e:	f7ff fee6 	bl	800132e <LL_RCC_IsActiveFlag_SFTRST>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d108      	bne.n	800157a <Reset_BackupDomain+0x2a>
  {
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8001568:	f004 fb3a 	bl	8005be0 <HAL_PWR_EnableBkUpAccess>

    /**
     *  Write twice the value to flush the APB-AHB bridge
     *  This bit shall be written in the register before writing the next one
     */
    HAL_PWR_EnableBkUpAccess();
 800156c:	f004 fb38 	bl	8005be0 <HAL_PWR_EnableBkUpAccess>

    __HAL_RCC_BACKUPRESET_FORCE();
 8001570:	f7ff fea8 	bl	80012c4 <LL_RCC_ForceBackupDomainReset>
    __HAL_RCC_BACKUPRESET_RELEASE();
 8001574:	f7ff feb7 	bl	80012e6 <LL_RCC_ReleaseBackupDomainReset>
  }

  return;
 8001578:	bf00      	nop
 800157a:	bf00      	nop
}
 800157c:	bd80      	pop	{r7, pc}
	...

08001580 <Reset_IPCC>:

static void Reset_IPCC( void )
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 8001584:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001588:	f7ff fee4 	bl	8001354 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_ClearFlag_CHx(
 800158c:	213f      	movs	r1, #63	; 0x3f
 800158e:	480c      	ldr	r0, [pc, #48]	; (80015c0 <Reset_IPCC+0x40>)
 8001590:	f7ff ff4e 	bl	8001430 <LL_C1_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_ClearFlag_CHx(
 8001594:	213f      	movs	r1, #63	; 0x3f
 8001596:	480a      	ldr	r0, [pc, #40]	; (80015c0 <Reset_IPCC+0x40>)
 8001598:	f7ff ff58 	bl	800144c <LL_C2_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableTransmitChannel(
 800159c:	213f      	movs	r1, #63	; 0x3f
 800159e:	4808      	ldr	r0, [pc, #32]	; (80015c0 <Reset_IPCC+0x40>)
 80015a0:	f7ff ff00 	bl	80013a4 <LL_C1_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableTransmitChannel(
 80015a4:	213f      	movs	r1, #63	; 0x3f
 80015a6:	4806      	ldr	r0, [pc, #24]	; (80015c0 <Reset_IPCC+0x40>)
 80015a8:	f7ff ff1f 	bl	80013ea <LL_C2_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableReceiveChannel(
 80015ac:	213f      	movs	r1, #63	; 0x3f
 80015ae:	4804      	ldr	r0, [pc, #16]	; (80015c0 <Reset_IPCC+0x40>)
 80015b0:	f7ff ff0a 	bl	80013c8 <LL_C1_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableReceiveChannel(
 80015b4:	213f      	movs	r1, #63	; 0x3f
 80015b6:	4802      	ldr	r0, [pc, #8]	; (80015c0 <Reset_IPCC+0x40>)
 80015b8:	f7ff ff29 	bl	800140e <LL_C2_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  return;
 80015bc:	bf00      	nop
}
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	58000c00 	.word	0x58000c00

080015c4 <Config_HSE>:
#endif /* CFG_HW_RESET_BY_FW */

static void Config_HSE(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80015ca:	2000      	movs	r0, #0
 80015cc:	f009 f894 	bl	800a6f8 <OTP_Read>
 80015d0:	6078      	str	r0, [r7, #4]
  if (p_otp)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d005      	beq.n	80015e4 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	799b      	ldrb	r3, [r3, #6]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fe3f 	bl	8001260 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 80015e2:	bf00      	nop
 80015e4:	bf00      	nop
}
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <System_Init>:

static void System_Init( void )
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  Init_Smps( );
 80015f0:	f7ff ff98 	bl	8001524 <Init_Smps>

  Init_Exti( );
 80015f4:	f7ff ff9d 	bl	8001532 <Init_Exti>

  Init_Rtc( );
 80015f8:	f000 f802 	bl	8001600 <Init_Rtc>

  return;
 80015fc:	bf00      	nop
}
 80015fe:	bd80      	pop	{r7, pc}

08001600 <Init_Rtc>:

static void Init_Rtc( void )
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001604:	4805      	ldr	r0, [pc, #20]	; (800161c <Init_Rtc+0x1c>)
 8001606:	f7ff ff4c 	bl	80014a2 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 800160a:	2100      	movs	r1, #0
 800160c:	4803      	ldr	r0, [pc, #12]	; (800161c <Init_Rtc+0x1c>)
 800160e:	f7ff ff58 	bl	80014c2 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8001612:	4802      	ldr	r0, [pc, #8]	; (800161c <Init_Rtc+0x1c>)
 8001614:	f7ff ff38 	bl	8001488 <LL_RTC_EnableWriteProtection>

  return;
 8001618:	bf00      	nop
}
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40002800 	.word	0x40002800

08001620 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001624:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001628:	f7ff fe38 	bl	800129c <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 800162c:	f00a f83c 	bl	800b6a8 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001630:	2004      	movs	r0, #4
 8001632:	f7ff fdeb 	bl	800120c <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 8001636:	bf00      	nop
}
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8001642:	f008 fe17 	bl	800a274 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc );
 8001646:	4a11      	ldr	r2, [pc, #68]	; (800168c <appe_Tl_Init+0x50>)
 8001648:	2100      	movs	r1, #0
 800164a:	2008      	movs	r0, #8
 800164c:	f00a f958 	bl	800b900 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001650:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <appe_Tl_Init+0x54>)
 8001652:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001654:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <appe_Tl_Init+0x58>)
 8001656:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001658:	463b      	mov	r3, r7
 800165a:	4619      	mov	r1, r3
 800165c:	480e      	ldr	r0, [pc, #56]	; (8001698 <appe_Tl_Init+0x5c>)
 800165e:	f008 fccf 	bl	800a000 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001662:	4b0e      	ldr	r3, [pc, #56]	; (800169c <appe_Tl_Init+0x60>)
 8001664:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <appe_Tl_Init+0x64>)
 8001668:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800166a:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <appe_Tl_Init+0x68>)
 800166c:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800166e:	f240 533c 	movw	r3, #1340	; 0x53c
 8001672:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 8001674:	f107 0308 	add.w	r3, r7, #8
 8001678:	4618      	mov	r0, r3
 800167a:	f008 ff3d 	bl	800a4f8 <TL_MM_Init>

  TL_Enable();
 800167e:	f008 fdf3 	bl	800a268 <TL_Enable>

  return;
 8001682:	bf00      	nop
}
 8001684:	3720      	adds	r7, #32
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	0800a039 	.word	0x0800a039
 8001690:	20030724 	.word	0x20030724
 8001694:	080016a9 	.word	0x080016a9
 8001698:	080016c1 	.word	0x080016c1
 800169c:	2003093c 	.word	0x2003093c
 80016a0:	20030830 	.word	0x20030830
 80016a4:	200301e8 	.word	0x200301e8

080016a8 <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 80016b2:	bf00      	nop
}
 80016b4:	370c      	adds	r7, #12
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
	...

080016c0 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable )
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx( void * pPayload )
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	330b      	adds	r3, #11
 80016ce:	61fb      	str	r3, [r7, #28]

  /* Read the firmware version of both the wireless firmware and the FUS */
  SHCI_GetWirelessFwInfo( &WirelessInfo );
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	4618      	mov	r0, r3
 80016d6:	f008 fa4f 	bl	8009b78 <SHCI_GetWirelessFwInfo>
  APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
  APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
  APP_DBG_MSG("FUS version %d.%d.%d\n\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);

  switch(p_sys_event->subevtcode)
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	f5a3 4312 	sub.w	r3, r3, #37376	; 0x9200
 80016e4:	2b07      	cmp	r3, #7
 80016e6:	d81b      	bhi.n	8001720 <APPE_SysUserEvtRx+0x60>
 80016e8:	a201      	add	r2, pc, #4	; (adr r2, 80016f0 <APPE_SysUserEvtRx+0x30>)
 80016ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ee:	bf00      	nop
 80016f0:	08001711 	.word	0x08001711
 80016f4:	08001719 	.word	0x08001719
 80016f8:	08001721 	.word	0x08001721
 80016fc:	08001721 	.word	0x08001721
 8001700:	08001721 	.word	0x08001721
 8001704:	08001721 	.word	0x08001721
 8001708:	08001721 	.word	0x08001721
 800170c:	08001721 	.word	0x08001721
  {
  case SHCI_SUB_EVT_CODE_READY:
    APPE_SysEvtReadyProcessing(pPayload);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f000 f81c 	bl	800174e <APPE_SysEvtReadyProcessing>
    break;
 8001716:	e004      	b.n	8001722 <APPE_SysUserEvtRx+0x62>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APPE_SysEvtError(pPayload);
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f000 f807 	bl	800172c <APPE_SysEvtError>
    break;
 800171e:	e000      	b.n	8001722 <APPE_SysUserEvtRx+0x62>
  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG("SHCI_SUB_EVT_NVM_END_ERASE\n");
    break;

  default:
    break;
 8001720:	bf00      	nop
  }

  return;
 8001722:	bf00      	nop
}
 8001724:	3720      	adds	r7, #32
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop

0800172c <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError( void * pPayload)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	330b      	adds	r3, #11
 800173a:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	3302      	adds	r3, #2
 8001740:	60bb      	str	r3, [r7, #8]
  }
  else
  {
    APP_DBG_MSG("SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001742:	bf00      	nop
}
 8001744:	3714      	adds	r7, #20
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing( void * pPayload )
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b08a      	sub	sp, #40	; 0x28
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001756:	f107 030c 	add.w	r3, r7, #12
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	605a      	str	r2, [r3, #4]
 8001760:	609a      	str	r2, [r3, #8]
 8001762:	819a      	strh	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001764:	2300      	movs	r3, #0
 8001766:	627b      	str	r3, [r7, #36]	; 0x24

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	330b      	adds	r3, #11
 800176e:	623b      	str	r3, [r7, #32]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001770:	6a3b      	ldr	r3, [r7, #32]
 8001772:	3302      	adds	r3, #2
 8001774:	61fb      	str	r3, [r7, #28]

  if(p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d117      	bne.n	80017ae <APPE_SysEvtReadyProcessing+0x60>
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG("SHCI_SUB_EVT_CODE_READY - WIRELESS_FW_RUNNING \n");

    /* Traces channel initialization */
    APPD_EnableCPU2( );
 800177e:	f7ff fd29 	bl	80011d4 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8001782:	230d      	movs	r3, #13
 8001784:	733b      	strb	r3, [r7, #12]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001786:	237f      	movs	r3, #127	; 0x7f
 8001788:	73bb      	strb	r3, [r7, #14]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 800178a:	f7ff fdfd 	bl	8001388 <LL_DBGMCU_GetRevisionID>
 800178e:	6278      	str	r0, [r7, #36]	; 0x24

    APP_DBG_MSG("DBGMCU_GetRevisionID= %lx \n\n", RevisionID);

    config_param.RevisionID = RevisionID;
 8001790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001792:	b29b      	uxth	r3, r3
 8001794:	833b      	strh	r3, [r7, #24]
    (void)SHCI_C2_Config(&config_param);
 8001796:	f107 030c 	add.w	r3, r7, #12
 800179a:	4618      	mov	r0, r3
 800179c:	f008 f9d6 	bl	8009b4c <SHCI_C2_Config>

    APP_BLE_Init( );
 80017a0:	f009 f8b4 	bl	800a90c <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80017a4:	2100      	movs	r1, #0
 80017a6:	2001      	movs	r0, #1
 80017a8:	f009 ff90 	bl	800b6cc <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG("SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n");
  }

  return;
 80017ac:	e007      	b.n	80017be <APPE_SysEvtReadyProcessing+0x70>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d103      	bne.n	80017be <APPE_SysEvtReadyProcessing+0x70>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	701a      	strb	r2, [r3, #0]
  return;
 80017bc:	bf00      	nop
 80017be:	bf00      	nop
}
 80017c0:	3728      	adds	r7, #40	; 0x28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b084      	sub	sp, #16
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017ce:	f001 ffb3 	bl	8003738 <HAL_GetTick>
 80017d2:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017de:	d00a      	beq.n	80017f6 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 80017e0:	f001 ffc2 	bl	8003768 <HAL_GetTickFreq>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4413      	add	r3, r2
 80017ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ee:	e002      	b.n	80017f6 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80017f0:	f7ff fe3a 	bl	8001468 <LL_LPM_EnableSleep>
     */
  #if defined ( __CC_ARM)
    __force_stores();
  #endif

    __WFI( );
 80017f4:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80017f6:	f001 ff9f 	bl	8003738 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	68fa      	ldr	r2, [r7, #12]
 8001802:	429a      	cmp	r2, r3
 8001804:	d8f4      	bhi.n	80017f0 <HAL_Delay+0x2a>
  }
}
 8001806:	bf00      	nop
 8001808:	bf00      	nop
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001814:	f04f 30ff 	mov.w	r0, #4294967295
 8001818:	f009 ff88 	bl	800b72c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}

08001820 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle( void )
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
#if ( CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower( );
#endif
  return;
 8001824:	bf00      	nop
}
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm )
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
 8001836:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 8001838:	f04f 30ff 	mov.w	r0, #4294967295
 800183c:	f009 ff76 	bl	800b72c <UTIL_SEQ_Run>

  return;
 8001840:	bf00      	nop
}
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8001850:	2100      	movs	r1, #0
 8001852:	2008      	movs	r0, #8
 8001854:	f00a f876 	bl	800b944 <UTIL_SEQ_SetTask>
  return;
 8001858:	bf00      	nop
}
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 8001868:	2002      	movs	r0, #2
 800186a:	f00a f8d7 	bl	800ba1c <UTIL_SEQ_SetEvt>
  return;
 800186e:	bf00      	nop
}
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b082      	sub	sp, #8
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 800187e:	2002      	movs	r0, #2
 8001880:	f00a f8ec 	bl	800ba5c <UTIL_SEQ_WaitEvt>
  return;
 8001884:	bf00      	nop
}
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <LL_EXTI_EnableIT_0_31>:
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001894:	4b06      	ldr	r3, [pc, #24]	; (80018b0 <LL_EXTI_EnableIT_0_31+0x24>)
 8001896:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800189a:	4905      	ldr	r1, [pc, #20]	; (80018b0 <LL_EXTI_EnableIT_0_31+0x24>)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4313      	orrs	r3, r2
 80018a0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	58000800 	.word	0x58000800

080018b4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80018bc:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	4904      	ldr	r1, [pc, #16]	; (80018d4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	600b      	str	r3, [r1, #0]

}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	58000800 	.word	0x58000800

080018d8 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80018de:	4b0d      	ldr	r3, [pc, #52]	; (8001914 <ReadRtcSsrValue+0x3c>)
 80018e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80018e6:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <ReadRtcSsrValue+0x3c>)
 80018e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80018ee:	e005      	b.n	80018fc <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80018f4:	4b07      	ldr	r3, [pc, #28]	; (8001914 <ReadRtcSsrValue+0x3c>)
 80018f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80018fc:	687a      	ldr	r2, [r7, #4]
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d1f5      	bne.n	80018f0 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001904:	683b      	ldr	r3, [r7, #0]
}
 8001906:	4618      	mov	r0, r3
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40002800 	.word	0x40002800

08001918 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	460a      	mov	r2, r1
 8001922:	71fb      	strb	r3, [r7, #7]
 8001924:	4613      	mov	r3, r2
 8001926:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001928:	79ba      	ldrb	r2, [r7, #6]
 800192a:	491d      	ldr	r1, [pc, #116]	; (80019a0 <LinkTimerAfter+0x88>)
 800192c:	4613      	mov	r3, r2
 800192e:	005b      	lsls	r3, r3, #1
 8001930:	4413      	add	r3, r2
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	440b      	add	r3, r1
 8001936:	3315      	adds	r3, #21
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800193c:	7bfb      	ldrb	r3, [r7, #15]
 800193e:	2b06      	cmp	r3, #6
 8001940:	d009      	beq.n	8001956 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001942:	7bfa      	ldrb	r2, [r7, #15]
 8001944:	4916      	ldr	r1, [pc, #88]	; (80019a0 <LinkTimerAfter+0x88>)
 8001946:	4613      	mov	r3, r2
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	4413      	add	r3, r2
 800194c:	00db      	lsls	r3, r3, #3
 800194e:	440b      	add	r3, r1
 8001950:	3314      	adds	r3, #20
 8001952:	79fa      	ldrb	r2, [r7, #7]
 8001954:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001956:	79fa      	ldrb	r2, [r7, #7]
 8001958:	4911      	ldr	r1, [pc, #68]	; (80019a0 <LinkTimerAfter+0x88>)
 800195a:	4613      	mov	r3, r2
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	4413      	add	r3, r2
 8001960:	00db      	lsls	r3, r3, #3
 8001962:	440b      	add	r3, r1
 8001964:	3315      	adds	r3, #21
 8001966:	7bfa      	ldrb	r2, [r7, #15]
 8001968:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 800196a:	79fa      	ldrb	r2, [r7, #7]
 800196c:	490c      	ldr	r1, [pc, #48]	; (80019a0 <LinkTimerAfter+0x88>)
 800196e:	4613      	mov	r3, r2
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	4413      	add	r3, r2
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	440b      	add	r3, r1
 8001978:	3314      	adds	r3, #20
 800197a:	79ba      	ldrb	r2, [r7, #6]
 800197c:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 800197e:	79ba      	ldrb	r2, [r7, #6]
 8001980:	4907      	ldr	r1, [pc, #28]	; (80019a0 <LinkTimerAfter+0x88>)
 8001982:	4613      	mov	r3, r2
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	4413      	add	r3, r2
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	440b      	add	r3, r1
 800198c:	3315      	adds	r3, #21
 800198e:	79fa      	ldrb	r2, [r7, #7]
 8001990:	701a      	strb	r2, [r3, #0]

  return;
 8001992:	bf00      	nop
}
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	200001f8 	.word	0x200001f8

080019a4 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	460a      	mov	r2, r1
 80019ae:	71fb      	strb	r3, [r7, #7]
 80019b0:	4613      	mov	r3, r2
 80019b2:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80019b4:	4b29      	ldr	r3, [pc, #164]	; (8001a5c <LinkTimerBefore+0xb8>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	79ba      	ldrb	r2, [r7, #6]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d032      	beq.n	8001a26 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80019c0:	79ba      	ldrb	r2, [r7, #6]
 80019c2:	4927      	ldr	r1, [pc, #156]	; (8001a60 <LinkTimerBefore+0xbc>)
 80019c4:	4613      	mov	r3, r2
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	4413      	add	r3, r2
 80019ca:	00db      	lsls	r3, r3, #3
 80019cc:	440b      	add	r3, r1
 80019ce:	3314      	adds	r3, #20
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80019d4:	7bfa      	ldrb	r2, [r7, #15]
 80019d6:	4922      	ldr	r1, [pc, #136]	; (8001a60 <LinkTimerBefore+0xbc>)
 80019d8:	4613      	mov	r3, r2
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	4413      	add	r3, r2
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	440b      	add	r3, r1
 80019e2:	3315      	adds	r3, #21
 80019e4:	79fa      	ldrb	r2, [r7, #7]
 80019e6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80019e8:	79fa      	ldrb	r2, [r7, #7]
 80019ea:	491d      	ldr	r1, [pc, #116]	; (8001a60 <LinkTimerBefore+0xbc>)
 80019ec:	4613      	mov	r3, r2
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4413      	add	r3, r2
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	440b      	add	r3, r1
 80019f6:	3315      	adds	r3, #21
 80019f8:	79ba      	ldrb	r2, [r7, #6]
 80019fa:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 80019fc:	79fa      	ldrb	r2, [r7, #7]
 80019fe:	4918      	ldr	r1, [pc, #96]	; (8001a60 <LinkTimerBefore+0xbc>)
 8001a00:	4613      	mov	r3, r2
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	4413      	add	r3, r2
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	440b      	add	r3, r1
 8001a0a:	3314      	adds	r3, #20
 8001a0c:	7bfa      	ldrb	r2, [r7, #15]
 8001a0e:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001a10:	79ba      	ldrb	r2, [r7, #6]
 8001a12:	4913      	ldr	r1, [pc, #76]	; (8001a60 <LinkTimerBefore+0xbc>)
 8001a14:	4613      	mov	r3, r2
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	4413      	add	r3, r2
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	440b      	add	r3, r1
 8001a1e:	3314      	adds	r3, #20
 8001a20:	79fa      	ldrb	r2, [r7, #7]
 8001a22:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001a24:	e014      	b.n	8001a50 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001a26:	79fa      	ldrb	r2, [r7, #7]
 8001a28:	490d      	ldr	r1, [pc, #52]	; (8001a60 <LinkTimerBefore+0xbc>)
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	4413      	add	r3, r2
 8001a30:	00db      	lsls	r3, r3, #3
 8001a32:	440b      	add	r3, r1
 8001a34:	3315      	adds	r3, #21
 8001a36:	79ba      	ldrb	r2, [r7, #6]
 8001a38:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001a3a:	79ba      	ldrb	r2, [r7, #6]
 8001a3c:	4908      	ldr	r1, [pc, #32]	; (8001a60 <LinkTimerBefore+0xbc>)
 8001a3e:	4613      	mov	r3, r2
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	4413      	add	r3, r2
 8001a44:	00db      	lsls	r3, r3, #3
 8001a46:	440b      	add	r3, r1
 8001a48:	3314      	adds	r3, #20
 8001a4a:	79fa      	ldrb	r2, [r7, #7]
 8001a4c:	701a      	strb	r2, [r3, #0]
  return;
 8001a4e:	bf00      	nop
}
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	20000288 	.word	0x20000288
 8001a60:	200001f8 	.word	0x200001f8

08001a64 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001a6e:	4b4e      	ldr	r3, [pc, #312]	; (8001ba8 <linkTimer+0x144>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b06      	cmp	r3, #6
 8001a76:	d118      	bne.n	8001aaa <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001a78:	4b4b      	ldr	r3, [pc, #300]	; (8001ba8 <linkTimer+0x144>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	4b4b      	ldr	r3, [pc, #300]	; (8001bac <linkTimer+0x148>)
 8001a80:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001a82:	4a49      	ldr	r2, [pc, #292]	; (8001ba8 <linkTimer+0x144>)
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001a88:	79fa      	ldrb	r2, [r7, #7]
 8001a8a:	4949      	ldr	r1, [pc, #292]	; (8001bb0 <linkTimer+0x14c>)
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	4413      	add	r3, r2
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	440b      	add	r3, r1
 8001a96:	3315      	adds	r3, #21
 8001a98:	2206      	movs	r2, #6
 8001a9a:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001a9c:	4b45      	ldr	r3, [pc, #276]	; (8001bb4 <linkTimer+0x150>)
 8001a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa2:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	81fb      	strh	r3, [r7, #14]
 8001aa8:	e078      	b.n	8001b9c <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001aaa:	f000 f909 	bl	8001cc0 <ReturnTimeElapsed>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001ab2:	79fa      	ldrb	r2, [r7, #7]
 8001ab4:	493e      	ldr	r1, [pc, #248]	; (8001bb0 <linkTimer+0x14c>)
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	4413      	add	r3, r2
 8001abc:	00db      	lsls	r3, r3, #3
 8001abe:	440b      	add	r3, r1
 8001ac0:	3308      	adds	r3, #8
 8001ac2:	6819      	ldr	r1, [r3, #0]
 8001ac4:	89fb      	ldrh	r3, [r7, #14]
 8001ac6:	79fa      	ldrb	r2, [r7, #7]
 8001ac8:	4419      	add	r1, r3
 8001aca:	4839      	ldr	r0, [pc, #228]	; (8001bb0 <linkTimer+0x14c>)
 8001acc:	4613      	mov	r3, r2
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	4413      	add	r3, r2
 8001ad2:	00db      	lsls	r3, r3, #3
 8001ad4:	4403      	add	r3, r0
 8001ad6:	3308      	adds	r3, #8
 8001ad8:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001ada:	79fa      	ldrb	r2, [r7, #7]
 8001adc:	4934      	ldr	r1, [pc, #208]	; (8001bb0 <linkTimer+0x14c>)
 8001ade:	4613      	mov	r3, r2
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	4413      	add	r3, r2
 8001ae4:	00db      	lsls	r3, r3, #3
 8001ae6:	440b      	add	r3, r1
 8001ae8:	3308      	adds	r3, #8
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001aee:	4b2e      	ldr	r3, [pc, #184]	; (8001ba8 <linkTimer+0x144>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	4619      	mov	r1, r3
 8001af6:	4a2e      	ldr	r2, [pc, #184]	; (8001bb0 <linkTimer+0x14c>)
 8001af8:	460b      	mov	r3, r1
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	440b      	add	r3, r1
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	4413      	add	r3, r2
 8001b02:	3308      	adds	r3, #8
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68ba      	ldr	r2, [r7, #8]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d337      	bcc.n	8001b7c <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001b0c:	4b26      	ldr	r3, [pc, #152]	; (8001ba8 <linkTimer+0x144>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001b12:	7b7a      	ldrb	r2, [r7, #13]
 8001b14:	4926      	ldr	r1, [pc, #152]	; (8001bb0 <linkTimer+0x14c>)
 8001b16:	4613      	mov	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	440b      	add	r3, r1
 8001b20:	3315      	adds	r3, #21
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001b26:	e013      	b.n	8001b50 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001b28:	7b7a      	ldrb	r2, [r7, #13]
 8001b2a:	4921      	ldr	r1, [pc, #132]	; (8001bb0 <linkTimer+0x14c>)
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	4413      	add	r3, r2
 8001b32:	00db      	lsls	r3, r3, #3
 8001b34:	440b      	add	r3, r1
 8001b36:	3315      	adds	r3, #21
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001b3c:	7b7a      	ldrb	r2, [r7, #13]
 8001b3e:	491c      	ldr	r1, [pc, #112]	; (8001bb0 <linkTimer+0x14c>)
 8001b40:	4613      	mov	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4413      	add	r3, r2
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	440b      	add	r3, r1
 8001b4a:	3315      	adds	r3, #21
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001b50:	7b3b      	ldrb	r3, [r7, #12]
 8001b52:	2b06      	cmp	r3, #6
 8001b54:	d00b      	beq.n	8001b6e <linkTimer+0x10a>
 8001b56:	7b3a      	ldrb	r2, [r7, #12]
 8001b58:	4915      	ldr	r1, [pc, #84]	; (8001bb0 <linkTimer+0x14c>)
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	4413      	add	r3, r2
 8001b60:	00db      	lsls	r3, r3, #3
 8001b62:	440b      	add	r3, r1
 8001b64:	3308      	adds	r3, #8
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d2dc      	bcs.n	8001b28 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001b6e:	7b7a      	ldrb	r2, [r7, #13]
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	4611      	mov	r1, r2
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fecf 	bl	8001918 <LinkTimerAfter>
 8001b7a:	e00f      	b.n	8001b9c <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001b7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <linkTimer+0x144>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	4611      	mov	r1, r2
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff ff0c 	bl	80019a4 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001b8c:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <linkTimer+0x144>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	b2da      	uxtb	r2, r3
 8001b92:	4b06      	ldr	r3, [pc, #24]	; (8001bac <linkTimer+0x148>)
 8001b94:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001b96:	4a04      	ldr	r2, [pc, #16]	; (8001ba8 <linkTimer+0x144>)
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001b9c:	89fb      	ldrh	r3, [r7, #14]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000288 	.word	0x20000288
 8001bac:	20000289 	.word	0x20000289
 8001bb0:	200001f8 	.word	0x200001f8
 8001bb4:	2000028c 	.word	0x2000028c

08001bb8 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	460a      	mov	r2, r1
 8001bc2:	71fb      	strb	r3, [r7, #7]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001bc8:	4b39      	ldr	r3, [pc, #228]	; (8001cb0 <UnlinkTimer+0xf8>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	79fa      	ldrb	r2, [r7, #7]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d111      	bne.n	8001bf8 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001bd4:	4b36      	ldr	r3, [pc, #216]	; (8001cb0 <UnlinkTimer+0xf8>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	4b36      	ldr	r3, [pc, #216]	; (8001cb4 <UnlinkTimer+0xfc>)
 8001bdc:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001bde:	79fa      	ldrb	r2, [r7, #7]
 8001be0:	4935      	ldr	r1, [pc, #212]	; (8001cb8 <UnlinkTimer+0x100>)
 8001be2:	4613      	mov	r3, r2
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	4413      	add	r3, r2
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	440b      	add	r3, r1
 8001bec:	3315      	adds	r3, #21
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	b2da      	uxtb	r2, r3
 8001bf2:	4b2f      	ldr	r3, [pc, #188]	; (8001cb0 <UnlinkTimer+0xf8>)
 8001bf4:	701a      	strb	r2, [r3, #0]
 8001bf6:	e03e      	b.n	8001c76 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001bf8:	79fa      	ldrb	r2, [r7, #7]
 8001bfa:	492f      	ldr	r1, [pc, #188]	; (8001cb8 <UnlinkTimer+0x100>)
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	4413      	add	r3, r2
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	440b      	add	r3, r1
 8001c06:	3314      	adds	r3, #20
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001c0c:	79fa      	ldrb	r2, [r7, #7]
 8001c0e:	492a      	ldr	r1, [pc, #168]	; (8001cb8 <UnlinkTimer+0x100>)
 8001c10:	4613      	mov	r3, r2
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	4413      	add	r3, r2
 8001c16:	00db      	lsls	r3, r3, #3
 8001c18:	440b      	add	r3, r1
 8001c1a:	3315      	adds	r3, #21
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001c20:	79f9      	ldrb	r1, [r7, #7]
 8001c22:	7bfa      	ldrb	r2, [r7, #15]
 8001c24:	4824      	ldr	r0, [pc, #144]	; (8001cb8 <UnlinkTimer+0x100>)
 8001c26:	460b      	mov	r3, r1
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	440b      	add	r3, r1
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	4403      	add	r3, r0
 8001c30:	3315      	adds	r3, #21
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	b2d8      	uxtb	r0, r3
 8001c36:	4920      	ldr	r1, [pc, #128]	; (8001cb8 <UnlinkTimer+0x100>)
 8001c38:	4613      	mov	r3, r2
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	4413      	add	r3, r2
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	440b      	add	r3, r1
 8001c42:	3315      	adds	r3, #21
 8001c44:	4602      	mov	r2, r0
 8001c46:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001c48:	7bbb      	ldrb	r3, [r7, #14]
 8001c4a:	2b06      	cmp	r3, #6
 8001c4c:	d013      	beq.n	8001c76 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001c4e:	79f9      	ldrb	r1, [r7, #7]
 8001c50:	7bba      	ldrb	r2, [r7, #14]
 8001c52:	4819      	ldr	r0, [pc, #100]	; (8001cb8 <UnlinkTimer+0x100>)
 8001c54:	460b      	mov	r3, r1
 8001c56:	005b      	lsls	r3, r3, #1
 8001c58:	440b      	add	r3, r1
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	4403      	add	r3, r0
 8001c5e:	3314      	adds	r3, #20
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	b2d8      	uxtb	r0, r3
 8001c64:	4914      	ldr	r1, [pc, #80]	; (8001cb8 <UnlinkTimer+0x100>)
 8001c66:	4613      	mov	r3, r2
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	4413      	add	r3, r2
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	440b      	add	r3, r1
 8001c70:	3314      	adds	r3, #20
 8001c72:	4602      	mov	r2, r0
 8001c74:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001c76:	79fa      	ldrb	r2, [r7, #7]
 8001c78:	490f      	ldr	r1, [pc, #60]	; (8001cb8 <UnlinkTimer+0x100>)
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	4413      	add	r3, r2
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	440b      	add	r3, r1
 8001c84:	330c      	adds	r3, #12
 8001c86:	2201      	movs	r2, #1
 8001c88:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001c8a:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <UnlinkTimer+0xf8>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	2b06      	cmp	r3, #6
 8001c92:	d107      	bne.n	8001ca4 <UnlinkTimer+0xec>
 8001c94:	79bb      	ldrb	r3, [r7, #6]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d104      	bne.n	8001ca4 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001c9a:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <UnlinkTimer+0x104>)
 8001c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ca0:	601a      	str	r2, [r3, #0]
  }

  return;
 8001ca2:	bf00      	nop
 8001ca4:	bf00      	nop
}
 8001ca6:	3714      	adds	r7, #20
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	20000288 	.word	0x20000288
 8001cb4:	20000289 	.word	0x20000289
 8001cb8:	200001f8 	.word	0x200001f8
 8001cbc:	2000028c 	.word	0x2000028c

08001cc0 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001cc6:	4b1a      	ldr	r3, [pc, #104]	; (8001d30 <ReturnTimeElapsed+0x70>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cce:	d026      	beq.n	8001d1e <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001cd0:	f7ff fe02 	bl	80018d8 <ReadRtcSsrValue>
 8001cd4:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001cd6:	4b16      	ldr	r3, [pc, #88]	; (8001d30 <ReturnTimeElapsed+0x70>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d805      	bhi.n	8001cec <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001ce0:	4b13      	ldr	r3, [pc, #76]	; (8001d30 <ReturnTimeElapsed+0x70>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	607b      	str	r3, [r7, #4]
 8001cea:	e00a      	b.n	8001d02 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001cec:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <ReturnTimeElapsed+0x74>)
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001cf8:	4b0d      	ldr	r3, [pc, #52]	; (8001d30 <ReturnTimeElapsed+0x70>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	683a      	ldr	r2, [r7, #0]
 8001cfe:	4413      	add	r3, r2
 8001d00:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001d02:	4b0d      	ldr	r3, [pc, #52]	; (8001d38 <ReturnTimeElapsed+0x78>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	461a      	mov	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	fb02 f303 	mul.w	r3, r2, r3
 8001d0e:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001d10:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <ReturnTimeElapsed+0x7c>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	461a      	mov	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	40d3      	lsrs	r3, r2
 8001d1a:	607b      	str	r3, [r7, #4]
 8001d1c:	e001      	b.n	8001d22 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	b29b      	uxth	r3, r3
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	2000028c 	.word	0x2000028c
 8001d34:	200003f2 	.word	0x200003f2
 8001d38:	200003f1 	.word	0x200003f1
 8001d3c:	200003f0 	.word	0x200003f0

08001d40 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d108      	bne.n	8001d62 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001d50:	f7ff fdc2 	bl	80018d8 <ReadRtcSsrValue>
 8001d54:	4603      	mov	r3, r0
 8001d56:	4a24      	ldr	r2, [pc, #144]	; (8001de8 <RestartWakeupCounter+0xa8>)
 8001d58:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001d5a:	2003      	movs	r0, #3
 8001d5c:	f003 f86d 	bl	8004e3a <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001d60:	e03e      	b.n	8001de0 <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001d62:	88fb      	ldrh	r3, [r7, #6]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d803      	bhi.n	8001d70 <RestartWakeupCounter+0x30>
 8001d68:	4b20      	ldr	r3, [pc, #128]	; (8001dec <RestartWakeupCounter+0xac>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d002      	beq.n	8001d76 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001d70:	88fb      	ldrh	r3, [r7, #6]
 8001d72:	3b01      	subs	r3, #1
 8001d74:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001d76:	bf00      	nop
 8001d78:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <RestartWakeupCounter+0xb0>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d0f7      	beq.n	8001d78 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001d88:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <RestartWakeupCounter+0xb0>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	4b17      	ldr	r3, [pc, #92]	; (8001df0 <RestartWakeupCounter+0xb0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001d9c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <RestartWakeupCounter+0xb4>)
 8001da0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001da4:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001da6:	2003      	movs	r0, #3
 8001da8:	f003 f855 	bl	8004e56 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001dac:	4b12      	ldr	r3, [pc, #72]	; (8001df8 <RestartWakeupCounter+0xb8>)
 8001dae:	695b      	ldr	r3, [r3, #20]
 8001db0:	0c1b      	lsrs	r3, r3, #16
 8001db2:	041b      	lsls	r3, r3, #16
 8001db4:	88fa      	ldrh	r2, [r7, #6]
 8001db6:	4910      	ldr	r1, [pc, #64]	; (8001df8 <RestartWakeupCounter+0xb8>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001dbc:	f7ff fd8c 	bl	80018d8 <ReadRtcSsrValue>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	4a09      	ldr	r2, [pc, #36]	; (8001de8 <RestartWakeupCounter+0xa8>)
 8001dc4:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	; (8001df0 <RestartWakeupCounter+0xb0>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	689a      	ldr	r2, [r3, #8]
 8001dce:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <RestartWakeupCounter+0xb0>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001dd8:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001dda:	f3af 8000 	nop.w
  return ;
 8001dde:	bf00      	nop
}
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	2000028c 	.word	0x2000028c
 8001dec:	200003f0 	.word	0x200003f0
 8001df0:	200003ec 	.word	0x200003ec
 8001df4:	58000800 	.word	0x58000800
 8001df8:	40002800 	.word	0x40002800

08001dfc <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001e02:	4b47      	ldr	r3, [pc, #284]	; (8001f20 <RescheduleTimerList+0x124>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e0e:	d108      	bne.n	8001e22 <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8001e10:	bf00      	nop
 8001e12:	4b44      	ldr	r3, [pc, #272]	; (8001f24 <RescheduleTimerList+0x128>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f7      	bne.n	8001e12 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8001e22:	4b40      	ldr	r3, [pc, #256]	; (8001f24 <RescheduleTimerList+0x128>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	4b3e      	ldr	r3, [pc, #248]	; (8001f24 <RescheduleTimerList+0x128>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e34:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001e36:	4b3c      	ldr	r3, [pc, #240]	; (8001f28 <RescheduleTimerList+0x12c>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001e3c:	7bfa      	ldrb	r2, [r7, #15]
 8001e3e:	493b      	ldr	r1, [pc, #236]	; (8001f2c <RescheduleTimerList+0x130>)
 8001e40:	4613      	mov	r3, r2
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	4413      	add	r3, r2
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	440b      	add	r3, r1
 8001e4a:	3308      	adds	r3, #8
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001e50:	f7ff ff36 	bl	8001cc0 <ReturnTimeElapsed>
 8001e54:	4603      	mov	r3, r0
 8001e56:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001e58:	88fb      	ldrh	r3, [r7, #6]
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d205      	bcs.n	8001e6c <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001e64:	4b32      	ldr	r3, [pc, #200]	; (8001f30 <RescheduleTimerList+0x134>)
 8001e66:	2201      	movs	r2, #1
 8001e68:	701a      	strb	r2, [r3, #0]
 8001e6a:	e04d      	b.n	8001f08 <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001e6c:	88fb      	ldrh	r3, [r7, #6]
 8001e6e:	4a31      	ldr	r2, [pc, #196]	; (8001f34 <RescheduleTimerList+0x138>)
 8001e70:	8812      	ldrh	r2, [r2, #0]
 8001e72:	b292      	uxth	r2, r2
 8001e74:	4413      	add	r3, r2
 8001e76:	461a      	mov	r2, r3
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d906      	bls.n	8001e8c <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001e7e:	4b2d      	ldr	r3, [pc, #180]	; (8001f34 <RescheduleTimerList+0x138>)
 8001e80:	881b      	ldrh	r3, [r3, #0]
 8001e82:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001e84:	4b2a      	ldr	r3, [pc, #168]	; (8001f30 <RescheduleTimerList+0x134>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	701a      	strb	r2, [r3, #0]
 8001e8a:	e03d      	b.n	8001f08 <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	88fb      	ldrh	r3, [r7, #6]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001e96:	4b26      	ldr	r3, [pc, #152]	; (8001f30 <RescheduleTimerList+0x134>)
 8001e98:	2201      	movs	r2, #1
 8001e9a:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001e9c:	e034      	b.n	8001f08 <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001e9e:	7bfa      	ldrb	r2, [r7, #15]
 8001ea0:	4922      	ldr	r1, [pc, #136]	; (8001f2c <RescheduleTimerList+0x130>)
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	4413      	add	r3, r2
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	440b      	add	r3, r1
 8001eac:	3308      	adds	r3, #8
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d20a      	bcs.n	8001ecc <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001eb6:	7bfa      	ldrb	r2, [r7, #15]
 8001eb8:	491c      	ldr	r1, [pc, #112]	; (8001f2c <RescheduleTimerList+0x130>)
 8001eba:	4613      	mov	r3, r2
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	4413      	add	r3, r2
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	440b      	add	r3, r1
 8001ec4:	3308      	adds	r3, #8
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	e013      	b.n	8001ef4 <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001ecc:	7bfa      	ldrb	r2, [r7, #15]
 8001ece:	4917      	ldr	r1, [pc, #92]	; (8001f2c <RescheduleTimerList+0x130>)
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	440b      	add	r3, r1
 8001eda:	3308      	adds	r3, #8
 8001edc:	6819      	ldr	r1, [r3, #0]
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	7bfa      	ldrb	r2, [r7, #15]
 8001ee2:	1ac9      	subs	r1, r1, r3
 8001ee4:	4811      	ldr	r0, [pc, #68]	; (8001f2c <RescheduleTimerList+0x130>)
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	4413      	add	r3, r2
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	4403      	add	r3, r0
 8001ef0:	3308      	adds	r3, #8
 8001ef2:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001ef4:	7bfa      	ldrb	r2, [r7, #15]
 8001ef6:	490d      	ldr	r1, [pc, #52]	; (8001f2c <RescheduleTimerList+0x130>)
 8001ef8:	4613      	mov	r3, r2
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	4413      	add	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	440b      	add	r3, r1
 8001f02:	3315      	adds	r3, #21
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	2b06      	cmp	r3, #6
 8001f0c:	d1c7      	bne.n	8001e9e <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001f0e:	89bb      	ldrh	r3, [r7, #12]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ff15 	bl	8001d40 <RestartWakeupCounter>

  return ;
 8001f16:	bf00      	nop
}
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40002800 	.word	0x40002800
 8001f24:	200003ec 	.word	0x200003ec
 8001f28:	20000288 	.word	0x20000288
 8001f2c:	200001f8 	.word	0x200001f8
 8001f30:	20000290 	.word	0x20000290
 8001f34:	200003f4 	.word	0x200003f4

08001f38 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b08a      	sub	sp, #40	; 0x28
 8001f3c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f3e:	f3ef 8310 	mrs	r3, PRIMASK
 8001f42:	617b      	str	r3, [r7, #20]
  return(result);
 8001f44:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001f46:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001f48:	b672      	cpsid	i
}
 8001f4a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001f4c:	4b5f      	ldr	r3, [pc, #380]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	22ca      	movs	r2, #202	; 0xca
 8001f54:	625a      	str	r2, [r3, #36]	; 0x24
 8001f56:	4b5d      	ldr	r3, [pc, #372]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2253      	movs	r2, #83	; 0x53
 8001f5e:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 8001f60:	4b5a      	ldr	r3, [pc, #360]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	4b58      	ldr	r3, [pc, #352]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f72:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001f74:	4b56      	ldr	r3, [pc, #344]	; (80020d0 <HW_TS_RTC_Wakeup_Handler+0x198>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001f7c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001f80:	4954      	ldr	r1, [pc, #336]	; (80020d4 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	440b      	add	r3, r1
 8001f8c:	330c      	adds	r3, #12
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d172      	bne.n	800207c <HW_TS_RTC_Wakeup_Handler+0x144>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8001f96:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001f9a:	494e      	ldr	r1, [pc, #312]	; (80020d4 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	4413      	add	r3, r2
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	440b      	add	r3, r1
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001faa:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001fae:	4949      	ldr	r1, [pc, #292]	; (80020d4 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	4413      	add	r3, r2
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	440b      	add	r3, r1
 8001fba:	3310      	adds	r3, #16
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001fc0:	4b45      	ldr	r3, [pc, #276]	; (80020d8 <HW_TS_RTC_Wakeup_Handler+0x1a0>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d050      	beq.n	800206c <HW_TS_RTC_Wakeup_Handler+0x134>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001fca:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001fce:	4941      	ldr	r1, [pc, #260]	; (80020d4 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	4413      	add	r3, r2
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	440b      	add	r3, r1
 8001fda:	330d      	adds	r3, #13
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d126      	bne.n	8002032 <HW_TS_RTC_Wakeup_Handler+0xfa>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001fe4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001fe8:	2101      	movs	r1, #1
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff fde4 	bl	8001bb8 <UnlinkTimer>
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff2:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	f383 8810 	msr	PRIMASK, r3
}
 8001ffa:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001ffc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002000:	4934      	ldr	r1, [pc, #208]	; (80020d4 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8002002:	4613      	mov	r3, r2
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	4413      	add	r3, r2
 8002008:	00db      	lsls	r3, r3, #3
 800200a:	440b      	add	r3, r1
 800200c:	3304      	adds	r3, #4
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002014:	4611      	mov	r1, r2
 8002016:	4618      	mov	r0, r3
 8002018:	f000 f9d4 	bl	80023c4 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800201c:	4b2b      	ldr	r3, [pc, #172]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	22ca      	movs	r2, #202	; 0xca
 8002024:	625a      	str	r2, [r3, #36]	; 0x24
 8002026:	4b29      	ldr	r3, [pc, #164]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2253      	movs	r2, #83	; 0x53
 800202e:	625a      	str	r2, [r3, #36]	; 0x24
 8002030:	e014      	b.n	800205c <HW_TS_RTC_Wakeup_Handler+0x124>
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f383 8810 	msr	PRIMASK, r3
}
 800203c:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 800203e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002042:	4618      	mov	r0, r3
 8002044:	f000 f932 	bl	80022ac <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8002048:	4b20      	ldr	r3, [pc, #128]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	22ca      	movs	r2, #202	; 0xca
 8002050:	625a      	str	r2, [r3, #36]	; 0x24
 8002052:	4b1e      	ldr	r3, [pc, #120]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2253      	movs	r2, #83	; 0x53
 800205a:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 800205c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002060:	69fa      	ldr	r2, [r7, #28]
 8002062:	4619      	mov	r1, r3
 8002064:	69b8      	ldr	r0, [r7, #24]
 8002066:	f000 fa35 	bl	80024d4 <HW_TS_RTC_Int_AppNot>
 800206a:	e025      	b.n	80020b8 <HW_TS_RTC_Wakeup_Handler+0x180>
    }
    else
    {
      RescheduleTimerList();
 800206c:	f7ff fec6 	bl	8001dfc <RescheduleTimerList>
 8002070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002072:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	f383 8810 	msr	PRIMASK, r3
}
 800207a:	e01d      	b.n	80020b8 <HW_TS_RTC_Wakeup_Handler+0x180>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 800207c:	bf00      	nop
 800207e:	4b13      	ldr	r3, [pc, #76]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	f003 0304 	and.w	r3, r3, #4
 800208a:	2b00      	cmp	r3, #0
 800208c:	d0f7      	beq.n	800207e <HW_TS_RTC_Wakeup_Handler+0x146>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800208e:	4b0f      	ldr	r3, [pc, #60]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	b2da      	uxtb	r2, r3
 8002098:	4b0c      	ldr	r3, [pc, #48]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80020a2:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80020a4:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <HW_TS_RTC_Wakeup_Handler+0x1a4>)
 80020a6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80020aa:	60da      	str	r2, [r3, #12]
 80020ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ae:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f383 8810 	msr	PRIMASK, r3
}
 80020b6:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80020b8:	4b04      	ldr	r3, [pc, #16]	; (80020cc <HW_TS_RTC_Wakeup_Handler+0x194>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	22ff      	movs	r2, #255	; 0xff
 80020c0:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 80020c2:	bf00      	nop
}
 80020c4:	3728      	adds	r7, #40	; 0x28
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	200003ec 	.word	0x200003ec
 80020d0:	20000288 	.word	0x20000288
 80020d4:	200001f8 	.word	0x200001f8
 80020d8:	20000290 	.word	0x20000290
 80020dc:	58000800 	.word	0x58000800

080020e0 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b088      	sub	sp, #32
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	6039      	str	r1, [r7, #0]
 80020ea:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 80020ec:	4a64      	ldr	r2, [pc, #400]	; (8002280 <HW_TS_Init+0x1a0>)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80020f2:	4b63      	ldr	r3, [pc, #396]	; (8002280 <HW_TS_Init+0x1a0>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	22ca      	movs	r2, #202	; 0xca
 80020fa:	625a      	str	r2, [r3, #36]	; 0x24
 80020fc:	4b60      	ldr	r3, [pc, #384]	; (8002280 <HW_TS_Init+0x1a0>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2253      	movs	r2, #83	; 0x53
 8002104:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002106:	4b5f      	ldr	r3, [pc, #380]	; (8002284 <HW_TS_Init+0x1a4>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	4a5e      	ldr	r2, [pc, #376]	; (8002284 <HW_TS_Init+0x1a4>)
 800210c:	f043 0320 	orr.w	r3, r3, #32
 8002110:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002112:	4b5c      	ldr	r3, [pc, #368]	; (8002284 <HW_TS_Init+0x1a4>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	b2db      	uxtb	r3, r3
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	b2db      	uxtb	r3, r3
 800211e:	f1c3 0304 	rsb	r3, r3, #4
 8002122:	b2da      	uxtb	r2, r3
 8002124:	4b58      	ldr	r3, [pc, #352]	; (8002288 <HW_TS_Init+0x1a8>)
 8002126:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8002128:	4b56      	ldr	r3, [pc, #344]	; (8002284 <HW_TS_Init+0x1a4>)
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002130:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8002134:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	fa92 f2a2 	rbit	r2, r2
 800213c:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002142:	697a      	ldr	r2, [r7, #20]
 8002144:	2a00      	cmp	r2, #0
 8002146:	d101      	bne.n	800214c <HW_TS_Init+0x6c>
  {
    return 32U;
 8002148:	2220      	movs	r2, #32
 800214a:	e003      	b.n	8002154 <HW_TS_Init+0x74>
  }
  return __builtin_clz(value);
 800214c:	697a      	ldr	r2, [r7, #20]
 800214e:	fab2 f282 	clz	r2, r2
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	40d3      	lsrs	r3, r2
 8002156:	b2db      	uxtb	r3, r3
 8002158:	3301      	adds	r3, #1
 800215a:	b2da      	uxtb	r2, r3
 800215c:	4b4b      	ldr	r3, [pc, #300]	; (800228c <HW_TS_Init+0x1ac>)
 800215e:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002160:	4b48      	ldr	r3, [pc, #288]	; (8002284 <HW_TS_Init+0x1a4>)
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	b29b      	uxth	r3, r3
 8002166:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800216a:	b29b      	uxth	r3, r3
 800216c:	3301      	adds	r3, #1
 800216e:	b29a      	uxth	r2, r3
 8002170:	4b47      	ldr	r3, [pc, #284]	; (8002290 <HW_TS_Init+0x1b0>)
 8002172:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8002174:	4b46      	ldr	r3, [pc, #280]	; (8002290 <HW_TS_Init+0x1b0>)
 8002176:	881b      	ldrh	r3, [r3, #0]
 8002178:	3b01      	subs	r3, #1
 800217a:	4a44      	ldr	r2, [pc, #272]	; (800228c <HW_TS_Init+0x1ac>)
 800217c:	7812      	ldrb	r2, [r2, #0]
 800217e:	fb02 f303 	mul.w	r3, r2, r3
 8002182:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002186:	4a40      	ldr	r2, [pc, #256]	; (8002288 <HW_TS_Init+0x1a8>)
 8002188:	7812      	ldrb	r2, [r2, #0]
 800218a:	40d3      	lsrs	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002194:	4293      	cmp	r3, r2
 8002196:	d904      	bls.n	80021a2 <HW_TS_Init+0xc2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8002198:	4b3e      	ldr	r3, [pc, #248]	; (8002294 <HW_TS_Init+0x1b4>)
 800219a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800219e:	801a      	strh	r2, [r3, #0]
 80021a0:	e003      	b.n	80021aa <HW_TS_Init+0xca>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	4b3b      	ldr	r3, [pc, #236]	; (8002294 <HW_TS_Init+0x1b4>)
 80021a8:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80021aa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80021ae:	f7ff fb81 	bl	80018b4 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 80021b2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80021b6:	f7ff fb69 	bl	800188c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d143      	bne.n	8002248 <HW_TS_Init+0x168>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80021c0:	4b35      	ldr	r3, [pc, #212]	; (8002298 <HW_TS_Init+0x1b8>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80021c6:	4b35      	ldr	r3, [pc, #212]	; (800229c <HW_TS_Init+0x1bc>)
 80021c8:	f04f 32ff 	mov.w	r2, #4294967295
 80021cc:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	77fb      	strb	r3, [r7, #31]
 80021d2:	e00c      	b.n	80021ee <HW_TS_Init+0x10e>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80021d4:	7ffa      	ldrb	r2, [r7, #31]
 80021d6:	4932      	ldr	r1, [pc, #200]	; (80022a0 <HW_TS_Init+0x1c0>)
 80021d8:	4613      	mov	r3, r2
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	4413      	add	r3, r2
 80021de:	00db      	lsls	r3, r3, #3
 80021e0:	440b      	add	r3, r1
 80021e2:	330c      	adds	r3, #12
 80021e4:	2200      	movs	r2, #0
 80021e6:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80021e8:	7ffb      	ldrb	r3, [r7, #31]
 80021ea:	3301      	adds	r3, #1
 80021ec:	77fb      	strb	r3, [r7, #31]
 80021ee:	7ffb      	ldrb	r3, [r7, #31]
 80021f0:	2b05      	cmp	r3, #5
 80021f2:	d9ef      	bls.n	80021d4 <HW_TS_Init+0xf4>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80021f4:	4b2b      	ldr	r3, [pc, #172]	; (80022a4 <HW_TS_Init+0x1c4>)
 80021f6:	2206      	movs	r2, #6
 80021f8:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 80021fa:	4b21      	ldr	r3, [pc, #132]	; (8002280 <HW_TS_Init+0x1a0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	4b1f      	ldr	r3, [pc, #124]	; (8002280 <HW_TS_Init+0x1a0>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800220c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 800220e:	4b1c      	ldr	r3, [pc, #112]	; (8002280 <HW_TS_Init+0x1a0>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	b2da      	uxtb	r2, r3
 8002218:	4b19      	ldr	r3, [pc, #100]	; (8002280 <HW_TS_Init+0x1a0>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002222:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002224:	4b20      	ldr	r3, [pc, #128]	; (80022a8 <HW_TS_Init+0x1c8>)
 8002226:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800222a:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 800222c:	2003      	movs	r0, #3
 800222e:	f002 fe12 	bl	8004e56 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8002232:	4b13      	ldr	r3, [pc, #76]	; (8002280 <HW_TS_Init+0x1a0>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	4b11      	ldr	r3, [pc, #68]	; (8002280 <HW_TS_Init+0x1a0>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002244:	609a      	str	r2, [r3, #8]
 8002246:	e00a      	b.n	800225e <HW_TS_Init+0x17e>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 8002248:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <HW_TS_Init+0x1a0>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002254:	2b00      	cmp	r3, #0
 8002256:	d002      	beq.n	800225e <HW_TS_Init+0x17e>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002258:	2003      	movs	r0, #3
 800225a:	f002 fdee 	bl	8004e3a <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 800225e:	4b08      	ldr	r3, [pc, #32]	; (8002280 <HW_TS_Init+0x1a0>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	22ff      	movs	r2, #255	; 0xff
 8002266:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002268:	2200      	movs	r2, #0
 800226a:	2103      	movs	r1, #3
 800226c:	2003      	movs	r0, #3
 800226e:	f002 fda2 	bl	8004db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002272:	2003      	movs	r0, #3
 8002274:	f002 fdb9 	bl	8004dea <HAL_NVIC_EnableIRQ>

  return;
 8002278:	bf00      	nop
}
 800227a:	3720      	adds	r7, #32
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	200003ec 	.word	0x200003ec
 8002284:	40002800 	.word	0x40002800
 8002288:	200003f0 	.word	0x200003f0
 800228c:	200003f1 	.word	0x200003f1
 8002290:	200003f2 	.word	0x200003f2
 8002294:	200003f4 	.word	0x200003f4
 8002298:	20000290 	.word	0x20000290
 800229c:	2000028c 	.word	0x2000028c
 80022a0:	200001f8 	.word	0x200001f8
 80022a4:	20000288 	.word	0x20000288
 80022a8:	58000800 	.word	0x58000800

080022ac <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022b6:	f3ef 8310 	mrs	r3, PRIMASK
 80022ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80022bc:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80022be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80022c0:	b672      	cpsid	i
}
 80022c2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80022c4:	2003      	movs	r0, #3
 80022c6:	f002 fd9e 	bl	8004e06 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80022ca:	4b38      	ldr	r3, [pc, #224]	; (80023ac <HW_TS_Stop+0x100>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	22ca      	movs	r2, #202	; 0xca
 80022d2:	625a      	str	r2, [r3, #36]	; 0x24
 80022d4:	4b35      	ldr	r3, [pc, #212]	; (80023ac <HW_TS_Stop+0x100>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2253      	movs	r2, #83	; 0x53
 80022dc:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80022de:	79fa      	ldrb	r2, [r7, #7]
 80022e0:	4933      	ldr	r1, [pc, #204]	; (80023b0 <HW_TS_Stop+0x104>)
 80022e2:	4613      	mov	r3, r2
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	4413      	add	r3, r2
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	440b      	add	r3, r1
 80022ec:	330c      	adds	r3, #12
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d148      	bne.n	8002388 <HW_TS_Stop+0xdc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	2100      	movs	r1, #0
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff fc5c 	bl	8001bb8 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002300:	4b2c      	ldr	r3, [pc, #176]	; (80023b4 <HW_TS_Stop+0x108>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002306:	7cfb      	ldrb	r3, [r7, #19]
 8002308:	2b06      	cmp	r3, #6
 800230a:	d135      	bne.n	8002378 <HW_TS_Stop+0xcc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800230c:	4b2a      	ldr	r3, [pc, #168]	; (80023b8 <HW_TS_Stop+0x10c>)
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002314:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002318:	d108      	bne.n	800232c <HW_TS_Stop+0x80>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 800231a:	bf00      	nop
 800231c:	4b23      	ldr	r3, [pc, #140]	; (80023ac <HW_TS_Stop+0x100>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1f7      	bne.n	800231c <HW_TS_Stop+0x70>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 800232c:	4b1f      	ldr	r3, [pc, #124]	; (80023ac <HW_TS_Stop+0x100>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <HW_TS_Stop+0x100>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800233e:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8002340:	bf00      	nop
 8002342:	4b1a      	ldr	r3, [pc, #104]	; (80023ac <HW_TS_Stop+0x100>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	f003 0304 	and.w	r3, r3, #4
 800234e:	2b00      	cmp	r3, #0
 8002350:	d0f7      	beq.n	8002342 <HW_TS_Stop+0x96>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002352:	4b16      	ldr	r3, [pc, #88]	; (80023ac <HW_TS_Stop+0x100>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	b2da      	uxtb	r2, r3
 800235c:	4b13      	ldr	r3, [pc, #76]	; (80023ac <HW_TS_Stop+0x100>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002366:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002368:	4b14      	ldr	r3, [pc, #80]	; (80023bc <HW_TS_Stop+0x110>)
 800236a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800236e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002370:	2003      	movs	r0, #3
 8002372:	f002 fd70 	bl	8004e56 <HAL_NVIC_ClearPendingIRQ>
 8002376:	e007      	b.n	8002388 <HW_TS_Stop+0xdc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002378:	4b11      	ldr	r3, [pc, #68]	; (80023c0 <HW_TS_Stop+0x114>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	b2db      	uxtb	r3, r3
 800237e:	7cfa      	ldrb	r2, [r7, #19]
 8002380:	429a      	cmp	r2, r3
 8002382:	d001      	beq.n	8002388 <HW_TS_Stop+0xdc>
    {
      RescheduleTimerList();
 8002384:	f7ff fd3a 	bl	8001dfc <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8002388:	4b08      	ldr	r3, [pc, #32]	; (80023ac <HW_TS_Stop+0x100>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	22ff      	movs	r2, #255	; 0xff
 8002390:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002392:	2003      	movs	r0, #3
 8002394:	f002 fd29 	bl	8004dea <HAL_NVIC_EnableIRQ>
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	f383 8810 	msr	PRIMASK, r3
}
 80023a2:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80023a4:	bf00      	nop
}
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	200003ec 	.word	0x200003ec
 80023b0:	200001f8 	.word	0x200001f8
 80023b4:	20000288 	.word	0x20000288
 80023b8:	40002800 	.word	0x40002800
 80023bc:	58000800 	.word	0x58000800
 80023c0:	20000289 	.word	0x20000289

080023c4 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	6039      	str	r1, [r7, #0]
 80023ce:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80023d0:	79fa      	ldrb	r2, [r7, #7]
 80023d2:	493c      	ldr	r1, [pc, #240]	; (80024c4 <HW_TS_Start+0x100>)
 80023d4:	4613      	mov	r3, r2
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	4413      	add	r3, r2
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	440b      	add	r3, r1
 80023de:	330c      	adds	r3, #12
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d103      	bne.n	80023f0 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff ff5e 	bl	80022ac <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023f0:	f3ef 8310 	mrs	r3, PRIMASK
 80023f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80023f6:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80023f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80023fa:	b672      	cpsid	i
}
 80023fc:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80023fe:	2003      	movs	r0, #3
 8002400:	f002 fd01 	bl	8004e06 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8002404:	4b30      	ldr	r3, [pc, #192]	; (80024c8 <HW_TS_Start+0x104>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	22ca      	movs	r2, #202	; 0xca
 800240c:	625a      	str	r2, [r3, #36]	; 0x24
 800240e:	4b2e      	ldr	r3, [pc, #184]	; (80024c8 <HW_TS_Start+0x104>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2253      	movs	r2, #83	; 0x53
 8002416:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8002418:	79fa      	ldrb	r2, [r7, #7]
 800241a:	492a      	ldr	r1, [pc, #168]	; (80024c4 <HW_TS_Start+0x100>)
 800241c:	4613      	mov	r3, r2
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4413      	add	r3, r2
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	440b      	add	r3, r1
 8002426:	330c      	adds	r3, #12
 8002428:	2202      	movs	r2, #2
 800242a:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 800242c:	79fa      	ldrb	r2, [r7, #7]
 800242e:	4925      	ldr	r1, [pc, #148]	; (80024c4 <HW_TS_Start+0x100>)
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	440b      	add	r3, r1
 800243a:	3308      	adds	r3, #8
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002440:	79fa      	ldrb	r2, [r7, #7]
 8002442:	4920      	ldr	r1, [pc, #128]	; (80024c4 <HW_TS_Start+0x100>)
 8002444:	4613      	mov	r3, r2
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	4413      	add	r3, r2
 800244a:	00db      	lsls	r3, r3, #3
 800244c:	440b      	add	r3, r1
 800244e:	3304      	adds	r3, #4
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fb04 	bl	8001a64 <linkTimer>
 800245c:	4603      	mov	r3, r0
 800245e:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002460:	4b1a      	ldr	r3, [pc, #104]	; (80024cc <HW_TS_Start+0x108>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002466:	4b1a      	ldr	r3, [pc, #104]	; (80024d0 <HW_TS_Start+0x10c>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	b2db      	uxtb	r3, r3
 800246c:	7c7a      	ldrb	r2, [r7, #17]
 800246e:	429a      	cmp	r2, r3
 8002470:	d002      	beq.n	8002478 <HW_TS_Start+0xb4>
  {
    RescheduleTimerList();
 8002472:	f7ff fcc3 	bl	8001dfc <RescheduleTimerList>
 8002476:	e013      	b.n	80024a0 <HW_TS_Start+0xdc>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002478:	79fa      	ldrb	r2, [r7, #7]
 800247a:	4912      	ldr	r1, [pc, #72]	; (80024c4 <HW_TS_Start+0x100>)
 800247c:	4613      	mov	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4413      	add	r3, r2
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	440b      	add	r3, r1
 8002486:	3308      	adds	r3, #8
 8002488:	6819      	ldr	r1, [r3, #0]
 800248a:	8a7b      	ldrh	r3, [r7, #18]
 800248c:	79fa      	ldrb	r2, [r7, #7]
 800248e:	1ac9      	subs	r1, r1, r3
 8002490:	480c      	ldr	r0, [pc, #48]	; (80024c4 <HW_TS_Start+0x100>)
 8002492:	4613      	mov	r3, r2
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	4413      	add	r3, r2
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	4403      	add	r3, r0
 800249c:	3308      	adds	r3, #8
 800249e:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80024a0:	4b09      	ldr	r3, [pc, #36]	; (80024c8 <HW_TS_Start+0x104>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	22ff      	movs	r2, #255	; 0xff
 80024a8:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80024aa:	2003      	movs	r0, #3
 80024ac:	f002 fc9d 	bl	8004dea <HAL_NVIC_EnableIRQ>
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	f383 8810 	msr	PRIMASK, r3
}
 80024ba:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80024bc:	bf00      	nop
}
 80024be:	3718      	adds	r7, #24
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	200001f8 	.word	0x200001f8
 80024c8:	200003ec 	.word	0x200003ec
 80024cc:	20000288 	.word	0x20000288
 80024d0:	20000289 	.word	0x20000289

080024d4 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	460b      	mov	r3, r1
 80024de:	607a      	str	r2, [r7, #4]
 80024e0:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4798      	blx	r3

  return;
 80024e6:	bf00      	nop
}
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <LL_RCC_LSE_SetDriveCapability>:
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80024f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024fe:	f023 0218 	bic.w	r2, r3, #24
 8002502:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4313      	orrs	r3, r2
 800250a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <LL_AHB2_GRP1_EnableClock>:
{
 800251a:	b480      	push	{r7}
 800251c:	b085      	sub	sp, #20
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002522:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002526:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002528:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4313      	orrs	r3, r2
 8002530:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002532:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002536:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4013      	ands	r3, r2
 800253c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800253e:	68fb      	ldr	r3, [r7, #12]
}
 8002540:	bf00      	nop
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <drawLogo>:
* 						- Remember to init ssd1306_Init();
* 						- I2C Config - Pull-up, Max output speed = HIGH
* 						- I2C Clock: PCLK1
******************************************************************************************************/

void drawLogo() {
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af04      	add	r7, sp, #16

	drawBitmap(7, 20, (uint8_t *)JaktoolLogoBMP, JaktoolLogoWidth, JaktoolLogoHeight, White, Black);
 8002552:	2300      	movs	r3, #0
 8002554:	9302      	str	r3, [sp, #8]
 8002556:	2301      	movs	r3, #1
 8002558:	9301      	str	r3, [sp, #4]
 800255a:	2315      	movs	r3, #21
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	2373      	movs	r3, #115	; 0x73
 8002560:	4a05      	ldr	r2, [pc, #20]	; (8002578 <drawLogo+0x2c>)
 8002562:	2114      	movs	r1, #20
 8002564:	2007      	movs	r0, #7
 8002566:	f7fe fcc9 	bl	8000efc <drawBitmap>
	HAL_Delay(150);
 800256a:	2096      	movs	r0, #150	; 0x96
 800256c:	f7ff f92b 	bl	80017c6 <HAL_Delay>

}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	0800ebd8 	.word	0x0800ebd8

0800257c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b08a      	sub	sp, #40	; 0x28
 8002580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	//UART Message Buffer:
	char MSG[35] = {'\0'};
 8002582:	2300      	movs	r3, #0
 8002584:	603b      	str	r3, [r7, #0]
 8002586:	1d3b      	adds	r3, r7, #4
 8002588:	221f      	movs	r2, #31
 800258a:	2100      	movs	r1, #0
 800258c:	4618      	mov	r0, r3
 800258e:	f009 fb4d 	bl	800bc2c <memset>

	// Temp Sensor Buffer:
	float ADC_TEMP_F = 0.0;
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002598:	f001 f860 	bl	800365c <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 800259c:	f7fe ffa4 	bl	80014e8 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025a0:	f000 f854 	bl	800264c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80025a4:	f000 f8b4 	bl	8002710 <PeriphCommonClock_Config>

  /* IPCC initialisation */
   MX_IPCC_Init();
 80025a8:	f000 f976 	bl	8002898 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025ac:	f000 fa10 	bl	80029d0 <MX_GPIO_Init>
  MX_RF_Init();
 80025b0:	f000 f986 	bl	80028c0 <MX_RF_Init>
  MX_RTC_Init();
 80025b4:	f000 f98c 	bl	80028d0 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80025b8:	f000 f9be 	bl	8002938 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80025bc:	f000 f92c 	bl	8002818 <MX_I2C1_Init>
  MX_ADC1_Init();
 80025c0:	f000 f8c6 	bl	8002750 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize OLED
  ssd1306_Init();
 80025c4:	f000 fafa 	bl	8002bbc <ssd1306_Init>

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80025c8:	f7fe ff9c 	bl	8001504 <MX_APPE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //Output to Display
  drawLogo();
 80025cc:	f7ff ffbe 	bl	800254c <drawLogo>
  HAL_Delay(150);
 80025d0:	2096      	movs	r0, #150	; 0x96
 80025d2:	f7ff f8f8 	bl	80017c6 <HAL_Delay>

  //Output to UART and Display
  sprintf(MSG, "Initializing... \r\n");
 80025d6:	463b      	mov	r3, r7
 80025d8:	491a      	ldr	r1, [pc, #104]	; (8002644 <main+0xc8>)
 80025da:	4618      	mov	r0, r3
 80025dc:	f009 ff98 	bl	800c510 <siprintf>
  UART_Transmit((uint8_t*)MSG, strlen(MSG));
 80025e0:	463b      	mov	r3, r7
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fd fdcc 	bl	8000180 <strlen>
 80025e8:	4603      	mov	r3, r0
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	463b      	mov	r3, r7
 80025ee:	4611      	mov	r1, r2
 80025f0:	4618      	mov	r0, r3
 80025f2:	f000 fa53 	bl	8002a9c <UART_Transmit>
  clearScreen(Black);
 80025f6:	2000      	movs	r0, #0
 80025f8:	f7fe fd34 	bl	8001064 <clearScreen>
  OLED_Transmit_Line1((uint8_t*)MSG);
 80025fc:	463b      	mov	r3, r7
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 fa74 	bl	8002aec <OLED_Transmit_Line1>

  //Read ADC, print to 2 decimal places
	ADC_TEMP_F = Get_ADC_Temp();
 8002604:	f7fe fdca 	bl	800119c <Get_ADC_Temp>
 8002608:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	sprintf(MSG, "Temp: %0.2f deg F\r\n", ADC_TEMP_F);
 800260c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800260e:	f7fd ff73 	bl	80004f8 <__aeabi_f2d>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	4638      	mov	r0, r7
 8002618:	490b      	ldr	r1, [pc, #44]	; (8002648 <main+0xcc>)
 800261a:	f009 ff79 	bl	800c510 <siprintf>
	UART_Transmit((uint8_t*)MSG, strlen(MSG));
 800261e:	463b      	mov	r3, r7
 8002620:	4618      	mov	r0, r3
 8002622:	f7fd fdad 	bl	8000180 <strlen>
 8002626:	4603      	mov	r3, r0
 8002628:	b29a      	uxth	r2, r3
 800262a:	463b      	mov	r3, r7
 800262c:	4611      	mov	r1, r2
 800262e:	4618      	mov	r0, r3
 8002630:	f000 fa34 	bl	8002a9c <UART_Transmit>
	OLED_Transmit_Line2((uint8_t*)MSG);
 8002634:	463b      	mov	r3, r7
 8002636:	4618      	mov	r0, r3
 8002638:	f000 fa66 	bl	8002b08 <OLED_Transmit_Line2>

  while (1)
  {

    /* USER CODE END WHILE */
    MX_APPE_Process();
 800263c:	f7ff f8e8 	bl	8001810 <MX_APPE_Process>
 8002640:	e7fc      	b.n	800263c <main+0xc0>
 8002642:	bf00      	nop
 8002644:	0800e9ec 	.word	0x0800e9ec
 8002648:	0800ea00 	.word	0x0800ea00

0800264c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b09a      	sub	sp, #104	; 0x68
 8002650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002652:	f107 0320 	add.w	r3, r7, #32
 8002656:	2248      	movs	r2, #72	; 0x48
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f009 fae6 	bl	800bc2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002660:	1d3b      	adds	r3, r7, #4
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]
 8002666:	605a      	str	r2, [r3, #4]
 8002668:	609a      	str	r2, [r3, #8]
 800266a:	60da      	str	r2, [r3, #12]
 800266c:	611a      	str	r2, [r3, #16]
 800266e:	615a      	str	r2, [r3, #20]
 8002670:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002672:	f003 fab5 	bl	8005be0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002676:	2000      	movs	r0, #0
 8002678:	f7ff ff39 	bl	80024ee <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800267c:	4b23      	ldr	r3, [pc, #140]	; (800270c <SystemClock_Config+0xc0>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002684:	4a21      	ldr	r2, [pc, #132]	; (800270c <SystemClock_Config+0xc0>)
 8002686:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	4b1f      	ldr	r3, [pc, #124]	; (800270c <SystemClock_Config+0xc0>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002694:	603b      	str	r3, [r7, #0]
 8002696:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002698:	2327      	movs	r3, #39	; 0x27
 800269a:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800269c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80026a2:	2301      	movs	r3, #1
 80026a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80026ac:	2301      	movs	r3, #1
 80026ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026b0:	2340      	movs	r3, #64	; 0x40
 80026b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80026b4:	2300      	movs	r3, #0
 80026b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 80026b8:	23a0      	movs	r3, #160	; 0xa0
 80026ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80026bc:	2300      	movs	r3, #0
 80026be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026c0:	f107 0320 	add.w	r3, r7, #32
 80026c4:	4618      	mov	r0, r3
 80026c6:	f003 fe1f 	bl	8006308 <HAL_RCC_OscConfig>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80026d0:	f000 fa36 	bl	8002b40 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80026d4:	236f      	movs	r3, #111	; 0x6f
 80026d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80026dc:	2380      	movs	r3, #128	; 0x80
 80026de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026e0:	2300      	movs	r3, #0
 80026e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80026e8:	2300      	movs	r3, #0
 80026ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80026ec:	2300      	movs	r3, #0
 80026ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80026f0:	1d3b      	adds	r3, r7, #4
 80026f2:	2101      	movs	r1, #1
 80026f4:	4618      	mov	r0, r3
 80026f6:	f004 f995 	bl	8006a24 <HAL_RCC_ClockConfig>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002700:	f000 fa1e 	bl	8002b40 <Error_Handler>
  }
}
 8002704:	bf00      	nop
 8002706:	3768      	adds	r7, #104	; 0x68
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	58000400 	.word	0x58000400

08002710 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b094      	sub	sp, #80	; 0x50
 8002714:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002716:	463b      	mov	r3, r7
 8002718:	2250      	movs	r2, #80	; 0x50
 800271a:	2100      	movs	r1, #0
 800271c:	4618      	mov	r0, r3
 800271e:	f009 fa85 	bl	800bc2c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002722:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002726:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002728:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800272c:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 800272e:	2300      	movs	r3, #0
 8002730:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8002732:	2300      	movs	r3, #0
 8002734:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002736:	463b      	mov	r3, r7
 8002738:	4618      	mov	r0, r3
 800273a:	f004 fdb0 	bl	800729e <HAL_RCCEx_PeriphCLKConfig>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002744:	f000 f9fc 	bl	8002b40 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002748:	bf00      	nop
 800274a:	3750      	adds	r7, #80	; 0x50
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002756:	463b      	mov	r3, r7
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	605a      	str	r2, [r3, #4]
 800275e:	609a      	str	r2, [r3, #8]
 8002760:	60da      	str	r2, [r3, #12]
 8002762:	611a      	str	r2, [r3, #16]
 8002764:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002766:	4b29      	ldr	r3, [pc, #164]	; (800280c <MX_ADC1_Init+0xbc>)
 8002768:	4a29      	ldr	r2, [pc, #164]	; (8002810 <MX_ADC1_Init+0xc0>)
 800276a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800276c:	4b27      	ldr	r3, [pc, #156]	; (800280c <MX_ADC1_Init+0xbc>)
 800276e:	2200      	movs	r2, #0
 8002770:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002772:	4b26      	ldr	r3, [pc, #152]	; (800280c <MX_ADC1_Init+0xbc>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002778:	4b24      	ldr	r3, [pc, #144]	; (800280c <MX_ADC1_Init+0xbc>)
 800277a:	2200      	movs	r2, #0
 800277c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800277e:	4b23      	ldr	r3, [pc, #140]	; (800280c <MX_ADC1_Init+0xbc>)
 8002780:	2200      	movs	r2, #0
 8002782:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002784:	4b21      	ldr	r3, [pc, #132]	; (800280c <MX_ADC1_Init+0xbc>)
 8002786:	2204      	movs	r2, #4
 8002788:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800278a:	4b20      	ldr	r3, [pc, #128]	; (800280c <MX_ADC1_Init+0xbc>)
 800278c:	2200      	movs	r2, #0
 800278e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002790:	4b1e      	ldr	r3, [pc, #120]	; (800280c <MX_ADC1_Init+0xbc>)
 8002792:	2200      	movs	r2, #0
 8002794:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002796:	4b1d      	ldr	r3, [pc, #116]	; (800280c <MX_ADC1_Init+0xbc>)
 8002798:	2201      	movs	r2, #1
 800279a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800279c:	4b1b      	ldr	r3, [pc, #108]	; (800280c <MX_ADC1_Init+0xbc>)
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80027a4:	4b19      	ldr	r3, [pc, #100]	; (800280c <MX_ADC1_Init+0xbc>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80027aa:	4b18      	ldr	r3, [pc, #96]	; (800280c <MX_ADC1_Init+0xbc>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80027b0:	4b16      	ldr	r3, [pc, #88]	; (800280c <MX_ADC1_Init+0xbc>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <MX_ADC1_Init+0xbc>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80027be:	4b13      	ldr	r3, [pc, #76]	; (800280c <MX_ADC1_Init+0xbc>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80027c6:	4811      	ldr	r0, [pc, #68]	; (800280c <MX_ADC1_Init+0xbc>)
 80027c8:	f001 f9f0 	bl	8003bac <HAL_ADC_Init>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80027d2:	f000 f9b5 	bl	8002b40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80027d6:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <MX_ADC1_Init+0xc4>)
 80027d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80027da:	2306      	movs	r3, #6
 80027dc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80027de:	2300      	movs	r3, #0
 80027e0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80027e2:	237f      	movs	r3, #127	; 0x7f
 80027e4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80027e6:	2304      	movs	r3, #4
 80027e8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027ee:	463b      	mov	r3, r7
 80027f0:	4619      	mov	r1, r3
 80027f2:	4806      	ldr	r0, [pc, #24]	; (800280c <MX_ADC1_Init+0xbc>)
 80027f4:	f001 fc48 	bl	8004088 <HAL_ADC_ConfigChannel>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d001      	beq.n	8002802 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80027fe:	f000 f99f 	bl	8002b40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002802:	bf00      	nop
 8002804:	3718      	adds	r7, #24
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	200003f8 	.word	0x200003f8
 8002810:	50040000 	.word	0x50040000
 8002814:	04300002 	.word	0x04300002

08002818 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800281c:	4b1b      	ldr	r3, [pc, #108]	; (800288c <MX_I2C1_Init+0x74>)
 800281e:	4a1c      	ldr	r2, [pc, #112]	; (8002890 <MX_I2C1_Init+0x78>)
 8002820:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8002822:	4b1a      	ldr	r3, [pc, #104]	; (800288c <MX_I2C1_Init+0x74>)
 8002824:	4a1b      	ldr	r2, [pc, #108]	; (8002894 <MX_I2C1_Init+0x7c>)
 8002826:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002828:	4b18      	ldr	r3, [pc, #96]	; (800288c <MX_I2C1_Init+0x74>)
 800282a:	2200      	movs	r2, #0
 800282c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800282e:	4b17      	ldr	r3, [pc, #92]	; (800288c <MX_I2C1_Init+0x74>)
 8002830:	2201      	movs	r2, #1
 8002832:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002834:	4b15      	ldr	r3, [pc, #84]	; (800288c <MX_I2C1_Init+0x74>)
 8002836:	2200      	movs	r2, #0
 8002838:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800283a:	4b14      	ldr	r3, [pc, #80]	; (800288c <MX_I2C1_Init+0x74>)
 800283c:	2200      	movs	r2, #0
 800283e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002840:	4b12      	ldr	r3, [pc, #72]	; (800288c <MX_I2C1_Init+0x74>)
 8002842:	2200      	movs	r2, #0
 8002844:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002846:	4b11      	ldr	r3, [pc, #68]	; (800288c <MX_I2C1_Init+0x74>)
 8002848:	2200      	movs	r2, #0
 800284a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800284c:	4b0f      	ldr	r3, [pc, #60]	; (800288c <MX_I2C1_Init+0x74>)
 800284e:	2200      	movs	r2, #0
 8002850:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002852:	480e      	ldr	r0, [pc, #56]	; (800288c <MX_I2C1_Init+0x74>)
 8002854:	f002 fcec 	bl	8005230 <HAL_I2C_Init>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800285e:	f000 f96f 	bl	8002b40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002862:	2100      	movs	r1, #0
 8002864:	4809      	ldr	r0, [pc, #36]	; (800288c <MX_I2C1_Init+0x74>)
 8002866:	f003 f89d 	bl	80059a4 <HAL_I2CEx_ConfigAnalogFilter>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002870:	f000 f966 	bl	8002b40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002874:	2100      	movs	r1, #0
 8002876:	4805      	ldr	r0, [pc, #20]	; (800288c <MX_I2C1_Init+0x74>)
 8002878:	f003 f8df 	bl	8005a3a <HAL_I2CEx_ConfigDigitalFilter>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002882:	f000 f95d 	bl	8002b40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002886:	bf00      	nop
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	2000045c 	.word	0x2000045c
 8002890:	40005400 	.word	0x40005400
 8002894:	00303d5b 	.word	0x00303d5b

08002898 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 800289c:	4b06      	ldr	r3, [pc, #24]	; (80028b8 <MX_IPCC_Init+0x20>)
 800289e:	4a07      	ldr	r2, [pc, #28]	; (80028bc <MX_IPCC_Init+0x24>)
 80028a0:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80028a2:	4805      	ldr	r0, [pc, #20]	; (80028b8 <MX_IPCC_Init+0x20>)
 80028a4:	f003 f916 	bl	8005ad4 <HAL_IPCC_Init>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80028ae:	f000 f947 	bl	8002b40 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80028b2:	bf00      	nop
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	200004a8 	.word	0x200004a8
 80028bc:	58000c00 	.word	0x58000c00

080028c0 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
	...

080028d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80028d4:	4b16      	ldr	r3, [pc, #88]	; (8002930 <MX_RTC_Init+0x60>)
 80028d6:	4a17      	ldr	r2, [pc, #92]	; (8002934 <MX_RTC_Init+0x64>)
 80028d8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80028da:	4b15      	ldr	r3, [pc, #84]	; (8002930 <MX_RTC_Init+0x60>)
 80028dc:	2200      	movs	r2, #0
 80028de:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80028e0:	4b13      	ldr	r3, [pc, #76]	; (8002930 <MX_RTC_Init+0x60>)
 80028e2:	220f      	movs	r2, #15
 80028e4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80028e6:	4b12      	ldr	r3, [pc, #72]	; (8002930 <MX_RTC_Init+0x60>)
 80028e8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80028ec:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80028ee:	4b10      	ldr	r3, [pc, #64]	; (8002930 <MX_RTC_Init+0x60>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80028f4:	4b0e      	ldr	r3, [pc, #56]	; (8002930 <MX_RTC_Init+0x60>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80028fa:	4b0d      	ldr	r3, [pc, #52]	; (8002930 <MX_RTC_Init+0x60>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002900:	4b0b      	ldr	r3, [pc, #44]	; (8002930 <MX_RTC_Init+0x60>)
 8002902:	2200      	movs	r2, #0
 8002904:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002906:	480a      	ldr	r0, [pc, #40]	; (8002930 <MX_RTC_Init+0x60>)
 8002908:	f004 ff50 	bl	80077ac <HAL_RTC_Init>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002912:	f000 f915 	bl	8002b40 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002916:	2200      	movs	r2, #0
 8002918:	2100      	movs	r1, #0
 800291a:	4805      	ldr	r0, [pc, #20]	; (8002930 <MX_RTC_Init+0x60>)
 800291c:	f005 f834 	bl	8007988 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8002926:	f000 f90b 	bl	8002b40 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	200004e4 	.word	0x200004e4
 8002934:	40002800 	.word	0x40002800

08002938 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800293c:	4b22      	ldr	r3, [pc, #136]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 800293e:	4a23      	ldr	r2, [pc, #140]	; (80029cc <MX_USART1_UART_Init+0x94>)
 8002940:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002942:	4b21      	ldr	r3, [pc, #132]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 8002944:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002948:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800294a:	4b1f      	ldr	r3, [pc, #124]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002950:	4b1d      	ldr	r3, [pc, #116]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 8002952:	2200      	movs	r2, #0
 8002954:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002956:	4b1c      	ldr	r3, [pc, #112]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 8002958:	2200      	movs	r2, #0
 800295a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800295c:	4b1a      	ldr	r3, [pc, #104]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 800295e:	220c      	movs	r2, #12
 8002960:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002962:	4b19      	ldr	r3, [pc, #100]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 8002964:	2200      	movs	r2, #0
 8002966:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002968:	4b17      	ldr	r3, [pc, #92]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 800296a:	2200      	movs	r2, #0
 800296c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800296e:	4b16      	ldr	r3, [pc, #88]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 8002970:	2200      	movs	r2, #0
 8002972:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002974:	4b14      	ldr	r3, [pc, #80]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 8002976:	2200      	movs	r2, #0
 8002978:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800297a:	4b13      	ldr	r3, [pc, #76]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 800297c:	2200      	movs	r2, #0
 800297e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002980:	4811      	ldr	r0, [pc, #68]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 8002982:	f005 f8dd 	bl	8007b40 <HAL_UART_Init>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800298c:	f000 f8d8 	bl	8002b40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002990:	2100      	movs	r1, #0
 8002992:	480d      	ldr	r0, [pc, #52]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 8002994:	f005 fdd0 	bl	8008538 <HAL_UARTEx_SetTxFifoThreshold>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800299e:	f000 f8cf 	bl	8002b40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029a2:	2100      	movs	r1, #0
 80029a4:	4808      	ldr	r0, [pc, #32]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 80029a6:	f005 fe05 	bl	80085b4 <HAL_UARTEx_SetRxFifoThreshold>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80029b0:	f000 f8c6 	bl	8002b40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80029b4:	4804      	ldr	r0, [pc, #16]	; (80029c8 <MX_USART1_UART_Init+0x90>)
 80029b6:	f005 fd86 	bl	80084c6 <HAL_UARTEx_DisableFifoMode>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80029c0:	f000 f8be 	bl	8002b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029c4:	bf00      	nop
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20000508 	.word	0x20000508
 80029cc:	40013800 	.word	0x40013800

080029d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d6:	1d3b      	adds	r3, r7, #4
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029e4:	2004      	movs	r0, #4
 80029e6:	f7ff fd98 	bl	800251a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ea:	2002      	movs	r0, #2
 80029ec:	f7ff fd95 	bl	800251a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f0:	2001      	movs	r0, #1
 80029f2:	f7ff fd92 	bl	800251a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029f6:	2008      	movs	r0, #8
 80029f8:	f7ff fd8f 	bl	800251a <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|GPIO_PIN_4|LDExt_Pin, GPIO_PIN_RESET);
 80029fc:	2200      	movs	r2, #0
 80029fe:	2133      	movs	r1, #51	; 0x33
 8002a00:	4823      	ldr	r0, [pc, #140]	; (8002a90 <MX_GPIO_Init+0xc0>)
 8002a02:	f002 fbbf 	bl	8005184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002a06:	2310      	movs	r3, #16
 8002a08:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002a12:	1d3b      	adds	r3, r7, #4
 8002a14:	4619      	mov	r1, r3
 8002a16:	481f      	ldr	r0, [pc, #124]	; (8002a94 <MX_GPIO_Init+0xc4>)
 8002a18:	f002 fa2c 	bl	8004e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin PB4 */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|GPIO_PIN_4;
 8002a1c:	2313      	movs	r3, #19
 8002a1e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a20:	2301      	movs	r3, #1
 8002a22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a2c:	1d3b      	adds	r3, r7, #4
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4817      	ldr	r0, [pc, #92]	; (8002a90 <MX_GPIO_Init+0xc0>)
 8002a32:	f002 fa1f 	bl	8004e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002a36:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002a3a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a44:	2300      	movs	r3, #0
 8002a46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002a48:	230a      	movs	r3, #10
 8002a4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4c:	1d3b      	adds	r3, r7, #4
 8002a4e:	4619      	mov	r1, r3
 8002a50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a54:	f002 fa0e 	bl	8004e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a64:	1d3b      	adds	r3, r7, #4
 8002a66:	4619      	mov	r1, r3
 8002a68:	480b      	ldr	r0, [pc, #44]	; (8002a98 <MX_GPIO_Init+0xc8>)
 8002a6a:	f002 fa03 	bl	8004e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LDExt_Pin */
  GPIO_InitStruct.Pin = LDExt_Pin;
 8002a6e:	2320      	movs	r3, #32
 8002a70:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a72:	2301      	movs	r3, #1
 8002a74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a76:	2302      	movs	r3, #2
 8002a78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LDExt_GPIO_Port, &GPIO_InitStruct);
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	4619      	mov	r1, r3
 8002a82:	4803      	ldr	r0, [pc, #12]	; (8002a90 <MX_GPIO_Init+0xc0>)
 8002a84:	f002 f9f6 	bl	8004e74 <HAL_GPIO_Init>

}
 8002a88:	bf00      	nop
 8002a8a:	3718      	adds	r7, #24
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	48000400 	.word	0x48000400
 8002a94:	48000800 	.word	0x48000800
 8002a98:	48000c00 	.word	0x48000c00

08002a9c <UART_Transmit>:
* 						- size: sizeof Message : strlen(MSG)
* @return				- 0 if success, 1 if fail
*
* @note					- Simplifies Write to UART from anywhere that inherits main.h
******************************************************************************************************/
int UART_Transmit(uint8_t* data, uint16_t size){
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]

	HAL_GPIO_WritePin(LDExt_GPIO_Port, LDExt_Pin, GPIO_PIN_SET);
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	2120      	movs	r1, #32
 8002aac:	480d      	ldr	r0, [pc, #52]	; (8002ae4 <UART_Transmit+0x48>)
 8002aae:	f002 fb69 	bl	8005184 <HAL_GPIO_WritePin>

	  HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, data, size, 0xffff);
 8002ab2:	887a      	ldrh	r2, [r7, #2]
 8002ab4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ab8:	6879      	ldr	r1, [r7, #4]
 8002aba:	480b      	ldr	r0, [pc, #44]	; (8002ae8 <UART_Transmit+0x4c>)
 8002abc:	f005 f890 	bl	8007be0 <HAL_UART_Transmit>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK) {
 8002ac4:	7bfb      	ldrb	r3, [r7, #15]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <UART_Transmit+0x32>
        //while (1);
        return 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e005      	b.n	8002ada <UART_Transmit+0x3e>
    }

    HAL_GPIO_WritePin(LDExt_GPIO_Port, LDExt_Pin, GPIO_PIN_RESET);
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2120      	movs	r1, #32
 8002ad2:	4804      	ldr	r0, [pc, #16]	; (8002ae4 <UART_Transmit+0x48>)
 8002ad4:	f002 fb56 	bl	8005184 <HAL_GPIO_WritePin>
    return 1;
 8002ad8:	2301      	movs	r3, #1
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	48000400 	.word	0x48000400
 8002ae8:	20000508 	.word	0x20000508

08002aec <OLED_Transmit_Line1>:
* @param[in]			- data: Message : char MSG[35] = {'\0'};
* @return				- void
*
* @note					- Simplifies Write to OLED from anywhere that inherits main.h
******************************************************************************************************/
void OLED_Transmit_Line1(uint8_t* data){
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]

	writeSmFont(0, 2, White, data);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	2102      	movs	r1, #2
 8002afa:	2000      	movs	r0, #0
 8002afc:	f7fe fa90 	bl	8001020 <writeSmFont>

}
 8002b00:	bf00      	nop
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <OLED_Transmit_Line2>:
* @param[in]			- data: Message : char MSG[35] = {'\0'};
* @return				- void
*
* @note					- Simplifies Write to OLED from anywhere that inherits main.h
******************************************************************************************************/
void OLED_Transmit_Line2(uint8_t* data){
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

	writeSmFont(0, 26, White, data);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	211a      	movs	r1, #26
 8002b16:	2000      	movs	r0, #0
 8002b18:	f7fe fa82 	bl	8001020 <writeSmFont>

}
 8002b1c:	bf00      	nop
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <OLED_Transmit_Line3>:
* @param[in]			- data: Message : char MSG[35] = {'\0'};
* @return				- void
*
* @note					- Simplifies Write to OLED from anywhere that inherits main.h
******************************************************************************************************/
void OLED_Transmit_Line3(uint8_t* data){
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]

	writeSmFont(0, 50, White, data);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	2132      	movs	r1, #50	; 0x32
 8002b32:	2000      	movs	r0, #0
 8002b34:	f7fe fa74 	bl	8001020 <writeSmFont>

}
 8002b38:	bf00      	nop
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002b44:	b672      	cpsid	i
}
 8002b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b48:	e7fe      	b.n	8002b48 <Error_Handler+0x8>

08002b4a <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002b4a:	b480      	push	{r7}
 8002b4c:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002b4e:	bf00      	nop
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af04      	add	r7, sp, #16
 8002b5e:	4603      	mov	r3, r0
 8002b60:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002b62:	f04f 33ff 	mov.w	r3, #4294967295
 8002b66:	9302      	str	r3, [sp, #8]
 8002b68:	2301      	movs	r3, #1
 8002b6a:	9301      	str	r3, [sp, #4]
 8002b6c:	1dfb      	adds	r3, r7, #7
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	2301      	movs	r3, #1
 8002b72:	2200      	movs	r2, #0
 8002b74:	2178      	movs	r1, #120	; 0x78
 8002b76:	4803      	ldr	r0, [pc, #12]	; (8002b84 <ssd1306_WriteCommand+0x2c>)
 8002b78:	f002 fbea 	bl	8005350 <HAL_I2C_Mem_Write>
}
 8002b7c:	bf00      	nop
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	2000045c 	.word	0x2000045c

08002b88 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af04      	add	r7, sp, #16
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	f04f 32ff 	mov.w	r2, #4294967295
 8002b9a:	9202      	str	r2, [sp, #8]
 8002b9c:	9301      	str	r3, [sp, #4]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	9300      	str	r3, [sp, #0]
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	2240      	movs	r2, #64	; 0x40
 8002ba6:	2178      	movs	r1, #120	; 0x78
 8002ba8:	4803      	ldr	r0, [pc, #12]	; (8002bb8 <ssd1306_WriteData+0x30>)
 8002baa:	f002 fbd1 	bl	8005350 <HAL_I2C_Mem_Write>
}
 8002bae:	bf00      	nop
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	2000045c 	.word	0x2000045c

08002bbc <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002bc0:	f7ff ffc3 	bl	8002b4a <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002bc4:	2064      	movs	r0, #100	; 0x64
 8002bc6:	f7fe fdfe 	bl	80017c6 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002bca:	2000      	movs	r0, #0
 8002bcc:	f000 f9e6 	bl	8002f9c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002bd0:	2020      	movs	r0, #32
 8002bd2:	f7ff ffc1 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002bd6:	2000      	movs	r0, #0
 8002bd8:	f7ff ffbe 	bl	8002b58 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002bdc:	20b0      	movs	r0, #176	; 0xb0
 8002bde:	f7ff ffbb 	bl	8002b58 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002be2:	20c8      	movs	r0, #200	; 0xc8
 8002be4:	f7ff ffb8 	bl	8002b58 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002be8:	2000      	movs	r0, #0
 8002bea:	f7ff ffb5 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002bee:	2010      	movs	r0, #16
 8002bf0:	f7ff ffb2 	bl	8002b58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002bf4:	2040      	movs	r0, #64	; 0x40
 8002bf6:	f7ff ffaf 	bl	8002b58 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002bfa:	20ff      	movs	r0, #255	; 0xff
 8002bfc:	f000 f9ba 	bl	8002f74 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002c00:	20a1      	movs	r0, #161	; 0xa1
 8002c02:	f7ff ffa9 	bl	8002b58 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002c06:	20a6      	movs	r0, #166	; 0xa6
 8002c08:	f7ff ffa6 	bl	8002b58 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002c0c:	20a8      	movs	r0, #168	; 0xa8
 8002c0e:	f7ff ffa3 	bl	8002b58 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002c12:	203f      	movs	r0, #63	; 0x3f
 8002c14:	f7ff ffa0 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002c18:	20a4      	movs	r0, #164	; 0xa4
 8002c1a:	f7ff ff9d 	bl	8002b58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002c1e:	20d3      	movs	r0, #211	; 0xd3
 8002c20:	f7ff ff9a 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002c24:	2000      	movs	r0, #0
 8002c26:	f7ff ff97 	bl	8002b58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002c2a:	20d5      	movs	r0, #213	; 0xd5
 8002c2c:	f7ff ff94 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002c30:	20f0      	movs	r0, #240	; 0xf0
 8002c32:	f7ff ff91 	bl	8002b58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002c36:	20d9      	movs	r0, #217	; 0xd9
 8002c38:	f7ff ff8e 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002c3c:	2022      	movs	r0, #34	; 0x22
 8002c3e:	f7ff ff8b 	bl	8002b58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002c42:	20da      	movs	r0, #218	; 0xda
 8002c44:	f7ff ff88 	bl	8002b58 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002c48:	2012      	movs	r0, #18
 8002c4a:	f7ff ff85 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002c4e:	20db      	movs	r0, #219	; 0xdb
 8002c50:	f7ff ff82 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002c54:	2020      	movs	r0, #32
 8002c56:	f7ff ff7f 	bl	8002b58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002c5a:	208d      	movs	r0, #141	; 0x8d
 8002c5c:	f7ff ff7c 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002c60:	2014      	movs	r0, #20
 8002c62:	f7ff ff79 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002c66:	2001      	movs	r0, #1
 8002c68:	f000 f998 	bl	8002f9c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002c6c:	2000      	movs	r0, #0
 8002c6e:	f000 f80f 	bl	8002c90 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002c72:	f000 f831 	bl	8002cd8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002c76:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <ssd1306_Init+0xd0>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002c7c:	4b03      	ldr	r3, [pc, #12]	; (8002c8c <ssd1306_Init+0xd0>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002c82:	4b02      	ldr	r3, [pc, #8]	; (8002c8c <ssd1306_Init+0xd0>)
 8002c84:	2201      	movs	r2, #1
 8002c86:	715a      	strb	r2, [r3, #5]
}
 8002c88:	bf00      	nop
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	20000998 	.word	0x20000998

08002c90 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	e00d      	b.n	8002cbc <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <ssd1306_Fill+0x1a>
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	e000      	b.n	8002cac <ssd1306_Fill+0x1c>
 8002caa:	21ff      	movs	r1, #255	; 0xff
 8002cac:	4a09      	ldr	r2, [pc, #36]	; (8002cd4 <ssd1306_Fill+0x44>)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	460a      	mov	r2, r1
 8002cb4:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cc2:	d3ed      	bcc.n	8002ca0 <ssd1306_Fill+0x10>
    }
}
 8002cc4:	bf00      	nop
 8002cc6:	bf00      	nop
 8002cc8:	3714      	adds	r7, #20
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	20000598 	.word	0x20000598

08002cd8 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002cde:	2300      	movs	r3, #0
 8002ce0:	71fb      	strb	r3, [r7, #7]
 8002ce2:	e016      	b.n	8002d12 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	3b50      	subs	r3, #80	; 0x50
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff ff34 	bl	8002b58 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002cf0:	2000      	movs	r0, #0
 8002cf2:	f7ff ff31 	bl	8002b58 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002cf6:	2010      	movs	r0, #16
 8002cf8:	f7ff ff2e 	bl	8002b58 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002cfc:	79fb      	ldrb	r3, [r7, #7]
 8002cfe:	01db      	lsls	r3, r3, #7
 8002d00:	4a08      	ldr	r2, [pc, #32]	; (8002d24 <ssd1306_UpdateScreen+0x4c>)
 8002d02:	4413      	add	r3, r2
 8002d04:	2180      	movs	r1, #128	; 0x80
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff ff3e 	bl	8002b88 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002d0c:	79fb      	ldrb	r3, [r7, #7]
 8002d0e:	3301      	adds	r3, #1
 8002d10:	71fb      	strb	r3, [r7, #7]
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	2b07      	cmp	r3, #7
 8002d16:	d9e5      	bls.n	8002ce4 <ssd1306_UpdateScreen+0xc>
    }
}
 8002d18:	bf00      	nop
 8002d1a:	bf00      	nop
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	20000598 	.word	0x20000598

08002d28 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	71fb      	strb	r3, [r7, #7]
 8002d32:	460b      	mov	r3, r1
 8002d34:	71bb      	strb	r3, [r7, #6]
 8002d36:	4613      	mov	r3, r2
 8002d38:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	db48      	blt.n	8002dd4 <ssd1306_DrawPixel+0xac>
 8002d42:	79bb      	ldrb	r3, [r7, #6]
 8002d44:	2b3f      	cmp	r3, #63	; 0x3f
 8002d46:	d845      	bhi.n	8002dd4 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8002d48:	4b25      	ldr	r3, [pc, #148]	; (8002de0 <ssd1306_DrawPixel+0xb8>)
 8002d4a:	791b      	ldrb	r3, [r3, #4]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d006      	beq.n	8002d5e <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8002d50:	797b      	ldrb	r3, [r7, #5]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	bf0c      	ite	eq
 8002d56:	2301      	moveq	r3, #1
 8002d58:	2300      	movne	r3, #0
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 8002d5e:	797b      	ldrb	r3, [r7, #5]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d11a      	bne.n	8002d9a <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002d64:	79fa      	ldrb	r2, [r7, #7]
 8002d66:	79bb      	ldrb	r3, [r7, #6]
 8002d68:	08db      	lsrs	r3, r3, #3
 8002d6a:	b2d8      	uxtb	r0, r3
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	01db      	lsls	r3, r3, #7
 8002d70:	4413      	add	r3, r2
 8002d72:	4a1c      	ldr	r2, [pc, #112]	; (8002de4 <ssd1306_DrawPixel+0xbc>)
 8002d74:	5cd3      	ldrb	r3, [r2, r3]
 8002d76:	b25a      	sxtb	r2, r3
 8002d78:	79bb      	ldrb	r3, [r7, #6]
 8002d7a:	f003 0307 	and.w	r3, r3, #7
 8002d7e:	2101      	movs	r1, #1
 8002d80:	fa01 f303 	lsl.w	r3, r1, r3
 8002d84:	b25b      	sxtb	r3, r3
 8002d86:	4313      	orrs	r3, r2
 8002d88:	b259      	sxtb	r1, r3
 8002d8a:	79fa      	ldrb	r2, [r7, #7]
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	01db      	lsls	r3, r3, #7
 8002d90:	4413      	add	r3, r2
 8002d92:	b2c9      	uxtb	r1, r1
 8002d94:	4a13      	ldr	r2, [pc, #76]	; (8002de4 <ssd1306_DrawPixel+0xbc>)
 8002d96:	54d1      	strb	r1, [r2, r3]
 8002d98:	e01d      	b.n	8002dd6 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002d9a:	79fa      	ldrb	r2, [r7, #7]
 8002d9c:	79bb      	ldrb	r3, [r7, #6]
 8002d9e:	08db      	lsrs	r3, r3, #3
 8002da0:	b2d8      	uxtb	r0, r3
 8002da2:	4603      	mov	r3, r0
 8002da4:	01db      	lsls	r3, r3, #7
 8002da6:	4413      	add	r3, r2
 8002da8:	4a0e      	ldr	r2, [pc, #56]	; (8002de4 <ssd1306_DrawPixel+0xbc>)
 8002daa:	5cd3      	ldrb	r3, [r2, r3]
 8002dac:	b25a      	sxtb	r2, r3
 8002dae:	79bb      	ldrb	r3, [r7, #6]
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	2101      	movs	r1, #1
 8002db6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dba:	b25b      	sxtb	r3, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	b25b      	sxtb	r3, r3
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	b259      	sxtb	r1, r3
 8002dc4:	79fa      	ldrb	r2, [r7, #7]
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	01db      	lsls	r3, r3, #7
 8002dca:	4413      	add	r3, r2
 8002dcc:	b2c9      	uxtb	r1, r1
 8002dce:	4a05      	ldr	r2, [pc, #20]	; (8002de4 <ssd1306_DrawPixel+0xbc>)
 8002dd0:	54d1      	strb	r1, [r2, r3]
 8002dd2:	e000      	b.n	8002dd6 <ssd1306_DrawPixel+0xae>
        return;
 8002dd4:	bf00      	nop
    }
}
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	20000998 	.word	0x20000998
 8002de4:	20000598 	.word	0x20000598

08002de8 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002de8:	b590      	push	{r4, r7, lr}
 8002dea:	b089      	sub	sp, #36	; 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4604      	mov	r4, r0
 8002df0:	1d38      	adds	r0, r7, #4
 8002df2:	e880 0006 	stmia.w	r0, {r1, r2}
 8002df6:	461a      	mov	r2, r3
 8002df8:	4623      	mov	r3, r4
 8002dfa:	73fb      	strb	r3, [r7, #15]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002e00:	7bfb      	ldrb	r3, [r7, #15]
 8002e02:	2b1f      	cmp	r3, #31
 8002e04:	d902      	bls.n	8002e0c <ssd1306_WriteChar+0x24>
 8002e06:	7bfb      	ldrb	r3, [r7, #15]
 8002e08:	2b7e      	cmp	r3, #126	; 0x7e
 8002e0a:	d901      	bls.n	8002e10 <ssd1306_WriteChar+0x28>
        return 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	e06d      	b.n	8002eec <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002e10:	4b38      	ldr	r3, [pc, #224]	; (8002ef4 <ssd1306_WriteChar+0x10c>)
 8002e12:	881b      	ldrh	r3, [r3, #0]
 8002e14:	461a      	mov	r2, r3
 8002e16:	793b      	ldrb	r3, [r7, #4]
 8002e18:	4413      	add	r3, r2
 8002e1a:	2b80      	cmp	r3, #128	; 0x80
 8002e1c:	dc06      	bgt.n	8002e2c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002e1e:	4b35      	ldr	r3, [pc, #212]	; (8002ef4 <ssd1306_WriteChar+0x10c>)
 8002e20:	885b      	ldrh	r3, [r3, #2]
 8002e22:	461a      	mov	r2, r3
 8002e24:	797b      	ldrb	r3, [r7, #5]
 8002e26:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002e28:	2b40      	cmp	r3, #64	; 0x40
 8002e2a:	dd01      	ble.n	8002e30 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	e05d      	b.n	8002eec <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002e30:	2300      	movs	r3, #0
 8002e32:	61fb      	str	r3, [r7, #28]
 8002e34:	e04c      	b.n	8002ed0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002e36:	68ba      	ldr	r2, [r7, #8]
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	3b20      	subs	r3, #32
 8002e3c:	7979      	ldrb	r1, [r7, #5]
 8002e3e:	fb01 f303 	mul.w	r3, r1, r3
 8002e42:	4619      	mov	r1, r3
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	440b      	add	r3, r1
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	4413      	add	r3, r2
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002e50:	2300      	movs	r3, #0
 8002e52:	61bb      	str	r3, [r7, #24]
 8002e54:	e034      	b.n	8002ec0 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002e56:	697a      	ldr	r2, [r7, #20]
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d012      	beq.n	8002e8c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002e66:	4b23      	ldr	r3, [pc, #140]	; (8002ef4 <ssd1306_WriteChar+0x10c>)
 8002e68:	881b      	ldrh	r3, [r3, #0]
 8002e6a:	b2da      	uxtb	r2, r3
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	4413      	add	r3, r2
 8002e72:	b2d8      	uxtb	r0, r3
 8002e74:	4b1f      	ldr	r3, [pc, #124]	; (8002ef4 <ssd1306_WriteChar+0x10c>)
 8002e76:	885b      	ldrh	r3, [r3, #2]
 8002e78:	b2da      	uxtb	r2, r3
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	4413      	add	r3, r2
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	7bba      	ldrb	r2, [r7, #14]
 8002e84:	4619      	mov	r1, r3
 8002e86:	f7ff ff4f 	bl	8002d28 <ssd1306_DrawPixel>
 8002e8a:	e016      	b.n	8002eba <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002e8c:	4b19      	ldr	r3, [pc, #100]	; (8002ef4 <ssd1306_WriteChar+0x10c>)
 8002e8e:	881b      	ldrh	r3, [r3, #0]
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	4413      	add	r3, r2
 8002e98:	b2d8      	uxtb	r0, r3
 8002e9a:	4b16      	ldr	r3, [pc, #88]	; (8002ef4 <ssd1306_WriteChar+0x10c>)
 8002e9c:	885b      	ldrh	r3, [r3, #2]
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	4413      	add	r3, r2
 8002ea6:	b2d9      	uxtb	r1, r3
 8002ea8:	7bbb      	ldrb	r3, [r7, #14]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	bf0c      	ite	eq
 8002eae:	2301      	moveq	r3, #1
 8002eb0:	2300      	movne	r3, #0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	f7ff ff37 	bl	8002d28 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	61bb      	str	r3, [r7, #24]
 8002ec0:	793b      	ldrb	r3, [r7, #4]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d3c5      	bcc.n	8002e56 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	61fb      	str	r3, [r7, #28]
 8002ed0:	797b      	ldrb	r3, [r7, #5]
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d3ad      	bcc.n	8002e36 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002eda:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <ssd1306_WriteChar+0x10c>)
 8002edc:	881a      	ldrh	r2, [r3, #0]
 8002ede:	793b      	ldrb	r3, [r7, #4]
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	4413      	add	r3, r2
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	4b03      	ldr	r3, [pc, #12]	; (8002ef4 <ssd1306_WriteChar+0x10c>)
 8002ee8:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3724      	adds	r7, #36	; 0x24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd90      	pop	{r4, r7, pc}
 8002ef4:	20000998 	.word	0x20000998

08002ef8 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	1d38      	adds	r0, r7, #4
 8002f02:	e880 0006 	stmia.w	r0, {r1, r2}
 8002f06:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002f08:	e012      	b.n	8002f30 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	7818      	ldrb	r0, [r3, #0]
 8002f0e:	78fb      	ldrb	r3, [r7, #3]
 8002f10:	1d3a      	adds	r2, r7, #4
 8002f12:	ca06      	ldmia	r2, {r1, r2}
 8002f14:	f7ff ff68 	bl	8002de8 <ssd1306_WriteChar>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d002      	beq.n	8002f2a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	e008      	b.n	8002f3c <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1e8      	bne.n	8002f0a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	781b      	ldrb	r3, [r3, #0]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	460a      	mov	r2, r1
 8002f4e:	71fb      	strb	r3, [r7, #7]
 8002f50:	4613      	mov	r3, r2
 8002f52:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002f54:	79fb      	ldrb	r3, [r7, #7]
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	4b05      	ldr	r3, [pc, #20]	; (8002f70 <ssd1306_SetCursor+0x2c>)
 8002f5a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002f5c:	79bb      	ldrb	r3, [r7, #6]
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	4b03      	ldr	r3, [pc, #12]	; (8002f70 <ssd1306_SetCursor+0x2c>)
 8002f62:	805a      	strh	r2, [r3, #2]
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	20000998 	.word	0x20000998

08002f74 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002f7e:	2381      	movs	r3, #129	; 0x81
 8002f80:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002f82:	7bfb      	ldrb	r3, [r7, #15]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff fde7 	bl	8002b58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002f8a:	79fb      	ldrb	r3, [r7, #7]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7ff fde3 	bl	8002b58 <ssd1306_WriteCommand>
}
 8002f92:	bf00      	nop
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
	...

08002f9c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002fa6:	79fb      	ldrb	r3, [r7, #7]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d005      	beq.n	8002fb8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002fac:	23af      	movs	r3, #175	; 0xaf
 8002fae:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002fb0:	4b08      	ldr	r3, [pc, #32]	; (8002fd4 <ssd1306_SetDisplayOn+0x38>)
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	719a      	strb	r2, [r3, #6]
 8002fb6:	e004      	b.n	8002fc2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002fb8:	23ae      	movs	r3, #174	; 0xae
 8002fba:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002fbc:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <ssd1306_SetDisplayOn+0x38>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8002fc2:	7bfb      	ldrb	r3, [r7, #15]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff fdc7 	bl	8002b58 <ssd1306_WriteCommand>
}
 8002fca:	bf00      	nop
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20000998 	.word	0x20000998

08002fd8 <LL_RCC_EnableRTC>:
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002fdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fe8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002ff0:	bf00      	nop
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr

08002ffa <LL_AHB2_GRP1_EnableClock>:
{
 8002ffa:	b480      	push	{r7}
 8002ffc:	b085      	sub	sp, #20
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003002:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003006:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003008:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4313      	orrs	r3, r2
 8003010:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003012:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003016:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4013      	ands	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800301e:	68fb      	ldr	r3, [r7, #12]
}
 8003020:	bf00      	nop
 8003022:	3714      	adds	r7, #20
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <LL_AHB3_GRP1_EnableClock>:
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003034:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003038:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800303a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4313      	orrs	r3, r2
 8003042:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003044:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003048:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4013      	ands	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003050:	68fb      	ldr	r3, [r7, #12]
}
 8003052:	bf00      	nop
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800305e:	b480      	push	{r7}
 8003060:	b085      	sub	sp, #20
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003066:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800306a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800306c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4313      	orrs	r3, r2
 8003074:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003076:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800307a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4013      	ands	r3, r2
 8003080:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003082:	68fb      	ldr	r3, [r7, #12]
}
 8003084:	bf00      	nop
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003098:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800309c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800309e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80030a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4013      	ands	r3, r2
 80030b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030b4:	68fb      	ldr	r3, [r7, #12]
}
 80030b6:	bf00      	nop
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030c2:	b580      	push	{r7, lr}
 80030c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80030c6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80030ca:	f7ff ffaf 	bl	800302c <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80030ce:	2200      	movs	r2, #0
 80030d0:	2100      	movs	r1, #0
 80030d2:	202e      	movs	r0, #46	; 0x2e
 80030d4:	f001 fe6f 	bl	8004db6 <HAL_NVIC_SetPriority>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80030d8:	202e      	movs	r0, #46	; 0x2e
 80030da:	f001 fe86 	bl	8004dea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
	...

080030e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b09c      	sub	sp, #112	; 0x70
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ec:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]
 80030f4:	605a      	str	r2, [r3, #4]
 80030f6:	609a      	str	r2, [r3, #8]
 80030f8:	60da      	str	r2, [r3, #12]
 80030fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030fc:	f107 030c 	add.w	r3, r7, #12
 8003100:	2250      	movs	r2, #80	; 0x50
 8003102:	2100      	movs	r1, #0
 8003104:	4618      	mov	r0, r3
 8003106:	f008 fd91 	bl	800bc2c <memset>
  if(hadc->Instance==ADC1)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a15      	ldr	r2, [pc, #84]	; (8003164 <HAL_ADC_MspInit+0x80>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d122      	bne.n	800315a <HAL_ADC_MspInit+0x76>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003114:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003118:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800311a:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800311e:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003120:	f107 030c 	add.w	r3, r7, #12
 8003124:	4618      	mov	r0, r3
 8003126:	f004 f8ba 	bl	800729e <HAL_RCCEx_PeriphCLKConfig>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003130:	f7ff fd06 	bl	8002b40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003134:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003138:	f7ff ff5f 	bl	8002ffa <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800313c:	2004      	movs	r0, #4
 800313e:	f7ff ff5c 	bl	8002ffa <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = T1_Pin;
 8003142:	2301      	movs	r3, #1
 8003144:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003146:	2303      	movs	r3, #3
 8003148:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(T1_GPIO_Port, &GPIO_InitStruct);
 800314e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003152:	4619      	mov	r1, r3
 8003154:	4804      	ldr	r0, [pc, #16]	; (8003168 <HAL_ADC_MspInit+0x84>)
 8003156:	f001 fe8d 	bl	8004e74 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800315a:	bf00      	nop
 800315c:	3770      	adds	r7, #112	; 0x70
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	50040000 	.word	0x50040000
 8003168:	48000800 	.word	0x48000800

0800316c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b09c      	sub	sp, #112	; 0x70
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003174:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003178:	2200      	movs	r2, #0
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	605a      	str	r2, [r3, #4]
 800317e:	609a      	str	r2, [r3, #8]
 8003180:	60da      	str	r2, [r3, #12]
 8003182:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003184:	f107 030c 	add.w	r3, r7, #12
 8003188:	2250      	movs	r2, #80	; 0x50
 800318a:	2100      	movs	r1, #0
 800318c:	4618      	mov	r0, r3
 800318e:	f008 fd4d 	bl	800bc2c <memset>
  if(hi2c->Instance==I2C1)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a17      	ldr	r2, [pc, #92]	; (80031f4 <HAL_I2C_MspInit+0x88>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d126      	bne.n	80031ea <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800319c:	2304      	movs	r3, #4
 800319e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80031a0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80031a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031a6:	f107 030c 	add.w	r3, r7, #12
 80031aa:	4618      	mov	r0, r3
 80031ac:	f004 f877 	bl	800729e <HAL_RCCEx_PeriphCLKConfig>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80031b6:	f7ff fcc3 	bl	8002b40 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ba:	2002      	movs	r0, #2
 80031bc:	f7ff ff1d 	bl	8002ffa <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80031c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031c4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031c6:	2312      	movs	r3, #18
 80031c8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031ca:	2301      	movs	r3, #1
 80031cc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031ce:	2302      	movs	r3, #2
 80031d0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80031d2:	2304      	movs	r3, #4
 80031d4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031d6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80031da:	4619      	mov	r1, r3
 80031dc:	4806      	ldr	r0, [pc, #24]	; (80031f8 <HAL_I2C_MspInit+0x8c>)
 80031de:	f001 fe49 	bl	8004e74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80031e2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80031e6:	f7ff ff3a 	bl	800305e <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80031ea:	bf00      	nop
 80031ec:	3770      	adds	r7, #112	; 0x70
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	40005400 	.word	0x40005400
 80031f8:	48000400 	.word	0x48000400

080031fc <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a0d      	ldr	r2, [pc, #52]	; (8003240 <HAL_IPCC_MspInit+0x44>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d113      	bne.n	8003236 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 800320e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003212:	f7ff ff0b 	bl	800302c <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8003216:	2200      	movs	r2, #0
 8003218:	2100      	movs	r1, #0
 800321a:	202c      	movs	r0, #44	; 0x2c
 800321c:	f001 fdcb 	bl	8004db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8003220:	202c      	movs	r0, #44	; 0x2c
 8003222:	f001 fde2 	bl	8004dea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8003226:	2200      	movs	r2, #0
 8003228:	2100      	movs	r1, #0
 800322a:	202d      	movs	r0, #45	; 0x2d
 800322c:	f001 fdc3 	bl	8004db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8003230:	202d      	movs	r0, #45	; 0x2d
 8003232:	f001 fdda 	bl	8004dea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8003236:	bf00      	nop
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	58000c00 	.word	0x58000c00

08003244 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b096      	sub	sp, #88	; 0x58
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800324c:	f107 0308 	add.w	r3, r7, #8
 8003250:	2250      	movs	r2, #80	; 0x50
 8003252:	2100      	movs	r1, #0
 8003254:	4618      	mov	r0, r3
 8003256:	f008 fce9 	bl	800bc2c <memset>
  if(hrtc->Instance==RTC)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a12      	ldr	r2, [pc, #72]	; (80032a8 <HAL_RTC_MspInit+0x64>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d11d      	bne.n	80032a0 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003264:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003268:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800326a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800326e:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003270:	f107 0308 	add.w	r3, r7, #8
 8003274:	4618      	mov	r0, r3
 8003276:	f004 f812 	bl	800729e <HAL_RCCEx_PeriphCLKConfig>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8003280:	f7ff fc5e 	bl	8002b40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003284:	f7ff fea8 	bl	8002fd8 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003288:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800328c:	f7ff fee7 	bl	800305e <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8003290:	2200      	movs	r2, #0
 8003292:	2100      	movs	r1, #0
 8003294:	2003      	movs	r0, #3
 8003296:	f001 fd8e 	bl	8004db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800329a:	2003      	movs	r0, #3
 800329c:	f001 fda5 	bl	8004dea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80032a0:	bf00      	nop
 80032a2:	3758      	adds	r7, #88	; 0x58
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40002800 	.word	0x40002800

080032ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b09c      	sub	sp, #112	; 0x70
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	605a      	str	r2, [r3, #4]
 80032be:	609a      	str	r2, [r3, #8]
 80032c0:	60da      	str	r2, [r3, #12]
 80032c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032c4:	f107 030c 	add.w	r3, r7, #12
 80032c8:	2250      	movs	r2, #80	; 0x50
 80032ca:	2100      	movs	r1, #0
 80032cc:	4618      	mov	r0, r3
 80032ce:	f008 fcad 	bl	800bc2c <memset>
  if(huart->Instance==USART1)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a16      	ldr	r2, [pc, #88]	; (8003330 <HAL_UART_MspInit+0x84>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d124      	bne.n	8003326 <HAL_UART_MspInit+0x7a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80032dc:	2301      	movs	r3, #1
 80032de:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80032e0:	2300      	movs	r3, #0
 80032e2:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032e4:	f107 030c 	add.w	r3, r7, #12
 80032e8:	4618      	mov	r0, r3
 80032ea:	f003 ffd8 	bl	800729e <HAL_RCCEx_PeriphCLKConfig>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80032f4:	f7ff fc24 	bl	8002b40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80032f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80032fc:	f7ff fec8 	bl	8003090 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003300:	2002      	movs	r0, #2
 8003302:	f7ff fe7a 	bl	8002ffa <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003306:	23c0      	movs	r3, #192	; 0xc0
 8003308:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330a:	2302      	movs	r3, #2
 800330c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330e:	2300      	movs	r3, #0
 8003310:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003312:	2300      	movs	r3, #0
 8003314:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003316:	2307      	movs	r3, #7
 8003318:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800331a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800331e:	4619      	mov	r1, r3
 8003320:	4804      	ldr	r0, [pc, #16]	; (8003334 <HAL_UART_MspInit+0x88>)
 8003322:	f001 fda7 	bl	8004e74 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003326:	bf00      	nop
 8003328:	3770      	adds	r7, #112	; 0x70
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	40013800 	.word	0x40013800
 8003334:	48000400 	.word	0x48000400

08003338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800333c:	e7fe      	b.n	800333c <NMI_Handler+0x4>

0800333e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800333e:	b480      	push	{r7}
 8003340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003342:	e7fe      	b.n	8003342 <HardFault_Handler+0x4>

08003344 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003348:	e7fe      	b.n	8003348 <MemManage_Handler+0x4>

0800334a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800334a:	b480      	push	{r7}
 800334c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800334e:	e7fe      	b.n	800334e <BusFault_Handler+0x4>

08003350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003354:	e7fe      	b.n	8003354 <UsageFault_Handler+0x4>

08003356 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003356:	b480      	push	{r7}
 8003358:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800335a:	bf00      	nop
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003368:	bf00      	nop
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003372:	b480      	push	{r7}
 8003374:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003376:	bf00      	nop
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003384:	f000 f9c4 	bl	8003710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003388:	bf00      	nop
 800338a:	bd80      	pop	{r7, pc}

0800338c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003390:	f7fe fdd2 	bl	8001f38 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003394:	bf00      	nop
 8003396:	bd80      	pop	{r7, pc}

08003398 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 800339c:	f008 f840 	bl	800b420 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 80033a0:	bf00      	nop
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80033a8:	f008 f872 	bl	800b490 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80033ac:	bf00      	nop
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80033b4:	f001 ff18 	bl	80051e8 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80033b8:	bf00      	nop
 80033ba:	bd80      	pop	{r7, pc}

080033bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
	return 1;
 80033c0:	2301      	movs	r3, #1
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <_kill>:

int _kill(int pid, int sig)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80033d6:	f008 fbd7 	bl	800bb88 <__errno>
 80033da:	4603      	mov	r3, r0
 80033dc:	2216      	movs	r2, #22
 80033de:	601a      	str	r2, [r3, #0]
	return -1;
 80033e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <_exit>:

void _exit (int status)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80033f4:	f04f 31ff 	mov.w	r1, #4294967295
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff ffe7 	bl	80033cc <_kill>
	while (1) {}		/* Make sure we hang here */
 80033fe:	e7fe      	b.n	80033fe <_exit+0x12>

08003400 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800340c:	2300      	movs	r3, #0
 800340e:	617b      	str	r3, [r7, #20]
 8003410:	e00a      	b.n	8003428 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003412:	f3af 8000 	nop.w
 8003416:	4601      	mov	r1, r0
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	60ba      	str	r2, [r7, #8]
 800341e:	b2ca      	uxtb	r2, r1
 8003420:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	3301      	adds	r3, #1
 8003426:	617b      	str	r3, [r7, #20]
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	429a      	cmp	r2, r3
 800342e:	dbf0      	blt.n	8003412 <_read+0x12>
	}

return len;
 8003430:	687b      	ldr	r3, [r7, #4]
}
 8003432:	4618      	mov	r0, r3
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b086      	sub	sp, #24
 800343e:	af00      	add	r7, sp, #0
 8003440:	60f8      	str	r0, [r7, #12]
 8003442:	60b9      	str	r1, [r7, #8]
 8003444:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
 800344a:	e009      	b.n	8003460 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	1c5a      	adds	r2, r3, #1
 8003450:	60ba      	str	r2, [r7, #8]
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	3301      	adds	r3, #1
 800345e:	617b      	str	r3, [r7, #20]
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	429a      	cmp	r2, r3
 8003466:	dbf1      	blt.n	800344c <_write+0x12>
	}
	return len;
 8003468:	687b      	ldr	r3, [r7, #4]
}
 800346a:	4618      	mov	r0, r3
 800346c:	3718      	adds	r7, #24
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <_close>:

int _close(int file)
{
 8003472:	b480      	push	{r7}
 8003474:	b083      	sub	sp, #12
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
	return -1;
 800347a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800347e:	4618      	mov	r0, r3
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr

0800348a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
 8003492:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800349a:	605a      	str	r2, [r3, #4]
	return 0;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr

080034aa <_isatty>:

int _isatty(int file)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b083      	sub	sp, #12
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
	return 1;
 80034b2:	2301      	movs	r3, #1
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
	return 0;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
	...

080034dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034e4:	4a14      	ldr	r2, [pc, #80]	; (8003538 <_sbrk+0x5c>)
 80034e6:	4b15      	ldr	r3, [pc, #84]	; (800353c <_sbrk+0x60>)
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034f0:	4b13      	ldr	r3, [pc, #76]	; (8003540 <_sbrk+0x64>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d102      	bne.n	80034fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034f8:	4b11      	ldr	r3, [pc, #68]	; (8003540 <_sbrk+0x64>)
 80034fa:	4a12      	ldr	r2, [pc, #72]	; (8003544 <_sbrk+0x68>)
 80034fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034fe:	4b10      	ldr	r3, [pc, #64]	; (8003540 <_sbrk+0x64>)
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4413      	add	r3, r2
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	429a      	cmp	r2, r3
 800350a:	d207      	bcs.n	800351c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800350c:	f008 fb3c 	bl	800bb88 <__errno>
 8003510:	4603      	mov	r3, r0
 8003512:	220c      	movs	r2, #12
 8003514:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003516:	f04f 33ff 	mov.w	r3, #4294967295
 800351a:	e009      	b.n	8003530 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800351c:	4b08      	ldr	r3, [pc, #32]	; (8003540 <_sbrk+0x64>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003522:	4b07      	ldr	r3, [pc, #28]	; (8003540 <_sbrk+0x64>)
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4413      	add	r3, r2
 800352a:	4a05      	ldr	r2, [pc, #20]	; (8003540 <_sbrk+0x64>)
 800352c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800352e:	68fb      	ldr	r3, [r7, #12]
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	20030000 	.word	0x20030000
 800353c:	00000400 	.word	0x00000400
 8003540:	200009a0 	.word	0x200009a0
 8003544:	20000c20 	.word	0x20000c20

08003548 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 800354c:	4b24      	ldr	r3, [pc, #144]	; (80035e0 <SystemInit+0x98>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003552:	4a23      	ldr	r2, [pc, #140]	; (80035e0 <SystemInit+0x98>)
 8003554:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003558:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800355c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003566:	f043 0301 	orr.w	r3, r3, #1
 800356a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 800356c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003570:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8003574:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003576:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003580:	4b18      	ldr	r3, [pc, #96]	; (80035e4 <SystemInit+0x9c>)
 8003582:	4013      	ands	r3, r2
 8003584:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003586:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800358a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800358e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003592:	f023 0305 	bic.w	r3, r3, #5
 8003596:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800359a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800359e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80035a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80035a6:	f023 0301 	bic.w	r3, r3, #1
 80035aa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80035ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035b2:	4a0d      	ldr	r2, [pc, #52]	; (80035e8 <SystemInit+0xa0>)
 80035b4:	60da      	str	r2, [r3, #12]
#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */



  RCC->PLLSAI1CFGR = 0x22041000U;
 80035b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035ba:	4a0b      	ldr	r2, [pc, #44]	; (80035e8 <SystemInit+0xa0>)
 80035bc:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80035be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80035c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035cc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80035ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035d2:	2200      	movs	r2, #0
 80035d4:	619a      	str	r2, [r3, #24]
}
 80035d6:	bf00      	nop
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr
 80035e0:	e000ed00 	.word	0xe000ed00
 80035e4:	faf6fefb 	.word	0xfaf6fefb
 80035e8:	22041000 	.word	0x22041000

080035ec <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80035ec:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035ee:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035f0:	3304      	adds	r3, #4

080035f2 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035f2:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035f4:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80035f6:	d3f9      	bcc.n	80035ec <CopyDataInit>
  bx lr
 80035f8:	4770      	bx	lr

080035fa <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80035fa:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80035fc:	3004      	adds	r0, #4

080035fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80035fe:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003600:	d3fb      	bcc.n	80035fa <FillZerobss>
  bx lr
 8003602:	4770      	bx	lr

08003604 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003604:	480c      	ldr	r0, [pc, #48]	; (8003638 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8003606:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003608:	f7ff ff9e 	bl	8003548 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800360c:	480b      	ldr	r0, [pc, #44]	; (800363c <LoopForever+0x8>)
 800360e:	490c      	ldr	r1, [pc, #48]	; (8003640 <LoopForever+0xc>)
 8003610:	4a0c      	ldr	r2, [pc, #48]	; (8003644 <LoopForever+0x10>)
 8003612:	2300      	movs	r3, #0
 8003614:	f7ff ffed 	bl	80035f2 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8003618:	480b      	ldr	r0, [pc, #44]	; (8003648 <LoopForever+0x14>)
 800361a:	490c      	ldr	r1, [pc, #48]	; (800364c <LoopForever+0x18>)
 800361c:	2300      	movs	r3, #0
 800361e:	f7ff ffee 	bl	80035fe <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8003622:	480b      	ldr	r0, [pc, #44]	; (8003650 <LoopForever+0x1c>)
 8003624:	490b      	ldr	r1, [pc, #44]	; (8003654 <LoopForever+0x20>)
 8003626:	2300      	movs	r3, #0
 8003628:	f7ff ffe9 	bl	80035fe <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800362c:	f008 fab2 	bl	800bb94 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8003630:	f7fe ffa4 	bl	800257c <main>

08003634 <LoopForever>:

LoopForever:
  b LoopForever
 8003634:	e7fe      	b.n	8003634 <LoopForever>
 8003636:	0000      	.short	0x0000
  ldr   r0, =_estack
 8003638:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 800363c:	20000004 	.word	0x20000004
 8003640:	200001f8 	.word	0x200001f8
 8003644:	0800f96c 	.word	0x0800f96c
  INIT_BSS _sbss, _ebss
 8003648:	2000036c 	.word	0x2000036c
 800364c:	20000c1c 	.word	0x20000c1c
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8003650:	200301e0 	.word	0x200301e0
 8003654:	20030a57 	.word	0x20030a57

08003658 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003658:	e7fe      	b.n	8003658 <ADC1_IRQHandler>
	...

0800365c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003666:	4b0c      	ldr	r3, [pc, #48]	; (8003698 <HAL_Init+0x3c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a0b      	ldr	r2, [pc, #44]	; (8003698 <HAL_Init+0x3c>)
 800366c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003670:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003672:	2003      	movs	r0, #3
 8003674:	f001 fb94 	bl	8004da0 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003678:	2000      	movs	r0, #0
 800367a:	f000 f80f 	bl	800369c <HAL_InitTick>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d002      	beq.n	800368a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	71fb      	strb	r3, [r7, #7]
 8003688:	e001      	b.n	800368e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800368a:	f7ff fd1a 	bl	80030c2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800368e:	79fb      	ldrb	r3, [r7, #7]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	58004000 	.word	0x58004000

0800369c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80036a4:	2300      	movs	r3, #0
 80036a6:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80036a8:	4b17      	ldr	r3, [pc, #92]	; (8003708 <HAL_InitTick+0x6c>)
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d024      	beq.n	80036fa <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U / (uint32_t)uwTickFreq)) == 0U)
 80036b0:	f003 fb64 	bl	8006d7c <HAL_RCC_GetHCLKFreq>
 80036b4:	4602      	mov	r2, r0
 80036b6:	4b14      	ldr	r3, [pc, #80]	; (8003708 <HAL_InitTick+0x6c>)
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	4619      	mov	r1, r3
 80036bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036c0:	fbb3 f3f1 	udiv	r3, r3, r1
 80036c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c8:	4618      	mov	r0, r3
 80036ca:	f001 fbaa 	bl	8004e22 <HAL_SYSTICK_Config>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10f      	bne.n	80036f4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b0f      	cmp	r3, #15
 80036d8:	d809      	bhi.n	80036ee <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036da:	2200      	movs	r2, #0
 80036dc:	6879      	ldr	r1, [r7, #4]
 80036de:	f04f 30ff 	mov.w	r0, #4294967295
 80036e2:	f001 fb68 	bl	8004db6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80036e6:	4a09      	ldr	r2, [pc, #36]	; (800370c <HAL_InitTick+0x70>)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6013      	str	r3, [r2, #0]
 80036ec:	e007      	b.n	80036fe <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	73fb      	strb	r3, [r7, #15]
 80036f2:	e004      	b.n	80036fe <HAL_InitTick+0x62>
      }
    }
    else
    {  
      status = HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	73fb      	strb	r3, [r7, #15]
 80036f8:	e001      	b.n	80036fe <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80036fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003700:	4618      	mov	r0, r3
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	20000014 	.word	0x20000014
 800370c:	20000010 	.word	0x20000010

08003710 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003714:	4b06      	ldr	r3, [pc, #24]	; (8003730 <HAL_IncTick+0x20>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	461a      	mov	r2, r3
 800371a:	4b06      	ldr	r3, [pc, #24]	; (8003734 <HAL_IncTick+0x24>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4413      	add	r3, r2
 8003720:	4a04      	ldr	r2, [pc, #16]	; (8003734 <HAL_IncTick+0x24>)
 8003722:	6013      	str	r3, [r2, #0]
}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	20000014 	.word	0x20000014
 8003734:	200009a4 	.word	0x200009a4

08003738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  return uwTick;
 800373c:	4b03      	ldr	r3, [pc, #12]	; (800374c <HAL_GetTick+0x14>)
 800373e:	681b      	ldr	r3, [r3, #0]
}
 8003740:	4618      	mov	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	200009a4 	.word	0x200009a4

08003750 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003754:	4b03      	ldr	r3, [pc, #12]	; (8003764 <HAL_GetTickPrio+0x14>)
 8003756:	681b      	ldr	r3, [r3, #0]
}
 8003758:	4618      	mov	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	20000010 	.word	0x20000010

08003768 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800376c:	4b03      	ldr	r3, [pc, #12]	; (800377c <HAL_GetTickFreq+0x14>)
 800376e:	781b      	ldrb	r3, [r3, #0]
}
 8003770:	4618      	mov	r0, r3
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	20000014 	.word	0x20000014

08003780 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
#if defined (ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	431a      	orrs	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800379a:	bf00      	nop
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr

080037a6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80037a6:	b480      	push	{r7}
 80037a8:	b083      	sub	sp, #12
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
 80037ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	609a      	str	r2, [r3, #8]
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80037dc:	4618      	mov	r0, r3
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b087      	sub	sp, #28
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	3360      	adds	r3, #96	; 0x60
 80037fa:	461a      	mov	r2, r3
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	4413      	add	r3, r2
 8003802:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	4b08      	ldr	r3, [pc, #32]	; (800382c <LL_ADC_SetOffset+0x44>)
 800380a:	4013      	ands	r3, r2
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	4313      	orrs	r3, r2
 8003818:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003820:	bf00      	nop
 8003822:	371c      	adds	r7, #28
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	03fff000 	.word	0x03fff000

08003830 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	3360      	adds	r3, #96	; 0x60
 800383e:	461a      	mov	r2, r3
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4413      	add	r3, r2
 8003846:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003850:	4618      	mov	r0, r3
 8003852:	3714      	adds	r7, #20
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800385c:	b480      	push	{r7}
 800385e:	b087      	sub	sp, #28
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	3360      	adds	r3, #96	; 0x60
 800386c:	461a      	mov	r2, r3
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	4413      	add	r3, r2
 8003874:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	431a      	orrs	r2, r3
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003886:	bf00      	nop
 8003888:	371c      	adds	r7, #28
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr

08003892 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003892:	b480      	push	{r7}
 8003894:	b083      	sub	sp, #12
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
#if defined (ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80038a6:	2301      	movs	r3, #1
 80038a8:	e000      	b.n	80038ac <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80038aa:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b087      	sub	sp, #28
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	3330      	adds	r3, #48	; 0x30
 80038c8:	461a      	mov	r2, r3
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	0a1b      	lsrs	r3, r3, #8
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	f003 030c 	and.w	r3, r3, #12
 80038d4:	4413      	add	r3, r2
 80038d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	f003 031f 	and.w	r3, r3, #31
 80038e2:	211f      	movs	r1, #31
 80038e4:	fa01 f303 	lsl.w	r3, r1, r3
 80038e8:	43db      	mvns	r3, r3
 80038ea:	401a      	ands	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	0e9b      	lsrs	r3, r3, #26
 80038f0:	f003 011f 	and.w	r1, r3, #31
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f003 031f 	and.w	r3, r3, #31
 80038fa:	fa01 f303 	lsl.w	r3, r1, r3
 80038fe:	431a      	orrs	r2, r3
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8003904:	bf00      	nop
 8003906:	371c      	adds	r7, #28
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003910:	b480      	push	{r7}
 8003912:	b087      	sub	sp, #28
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	3314      	adds	r3, #20
 8003920:	461a      	mov	r2, r3
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	0e5b      	lsrs	r3, r3, #25
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	4413      	add	r3, r2
 800392e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	0d1b      	lsrs	r3, r3, #20
 8003938:	f003 031f 	and.w	r3, r3, #31
 800393c:	2107      	movs	r1, #7
 800393e:	fa01 f303 	lsl.w	r3, r1, r3
 8003942:	43db      	mvns	r3, r3
 8003944:	401a      	ands	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	0d1b      	lsrs	r3, r3, #20
 800394a:	f003 031f 	and.w	r3, r3, #31
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	fa01 f303 	lsl.w	r3, r1, r3
 8003954:	431a      	orrs	r2, r3
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800395a:	bf00      	nop
 800395c:	371c      	adds	r7, #28
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
	...

08003968 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003980:	43db      	mvns	r3, r3
 8003982:	401a      	ands	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f003 0318 	and.w	r3, r3, #24
 800398a:	4908      	ldr	r1, [pc, #32]	; (80039ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800398c:	40d9      	lsrs	r1, r3
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	400b      	ands	r3, r1
 8003992:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003996:	431a      	orrs	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800399e:	bf00      	nop
 80039a0:	3714      	adds	r7, #20
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	0007ffff 	.word	0x0007ffff

080039b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80039c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6093      	str	r3, [r2, #8]
}
 80039c8:	bf00      	nop
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039e8:	d101      	bne.n	80039ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80039ea:	2301      	movs	r3, #1
 80039ec:	e000      	b.n	80039f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr

080039fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003a0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a10:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a38:	d101      	bne.n	8003a3e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e000      	b.n	8003a40 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003a3e:	2300      	movs	r3, #0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a5c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a60:	f043 0201 	orr.w	r2, r3, #1
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a84:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a88:	f043 0202 	orr.w	r2, r3, #2
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <LL_ADC_IsEnabled+0x18>
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e000      	b.n	8003ab6 <LL_ADC_IsEnabled+0x1a>
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	370c      	adds	r7, #12
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d101      	bne.n	8003ada <LL_ADC_IsDisableOngoing+0x18>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e000      	b.n	8003adc <LL_ADC_IsDisableOngoing+0x1a>
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003af8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003afc:	f043 0204 	orr.w	r2, r3, #4
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b24:	f043 0210 	orr.w	r2, r3, #16
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003b2c:	bf00      	nop
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b04      	cmp	r3, #4
 8003b4a:	d101      	bne.n	8003b50 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e000      	b.n	8003b52 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr

08003b5e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	b083      	sub	sp, #12
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b6e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b72:	f043 0220 	orr.w	r2, r3, #32
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003b7a:	bf00      	nop
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr

08003b86 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003b86:	b480      	push	{r7}
 8003b88:	b083      	sub	sp, #12
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f003 0308 	and.w	r3, r3, #8
 8003b96:	2b08      	cmp	r3, #8
 8003b98:	d101      	bne.n	8003b9e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e000      	b.n	8003ba0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif

  /* Check ADC handle */
  if (hadc == NULL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e12e      	b.n	8003e28 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d109      	bne.n	8003bec <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f7ff fa83 	bl	80030e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined (ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7ff feef 	bl	80039d4 <LL_ADC_IsDeepPowerDownEnabled>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d004      	beq.n	8003c06 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7ff fed5 	bl	80039b0 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7ff ff0a 	bl	8003a24 <LL_ADC_IsInternalRegulatorEnabled>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d115      	bne.n	8003c42 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7ff feee 	bl	80039fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c20:	4b83      	ldr	r3, [pc, #524]	; (8003e30 <HAL_ADC_Init+0x284>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	099b      	lsrs	r3, r3, #6
 8003c26:	4a83      	ldr	r2, [pc, #524]	; (8003e34 <HAL_ADC_Init+0x288>)
 8003c28:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2c:	099b      	lsrs	r3, r3, #6
 8003c2e:	3301      	adds	r3, #1
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003c34:	e002      	b.n	8003c3c <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1f9      	bne.n	8003c36 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7ff feec 	bl	8003a24 <LL_ADC_IsInternalRegulatorEnabled>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d10d      	bne.n	8003c6e <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c56:	f043 0210 	orr.w	r2, r3, #16
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c62:	f043 0201 	orr.w	r2, r3, #1
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7ff ff60 	bl	8003b38 <LL_ADC_REG_IsConversionOngoing>
 8003c78:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c7e:	f003 0310 	and.w	r3, r3, #16
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f040 80c7 	bne.w	8003e16 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f040 80c3 	bne.w	8003e16 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c94:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003c98:	f043 0202 	orr.w	r2, r3, #2
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7ff fef9 	bl	8003a9c <LL_ADC_IsEnabled>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10b      	bne.n	8003cc8 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cb0:	4861      	ldr	r0, [pc, #388]	; (8003e38 <HAL_ADC_Init+0x28c>)
 8003cb2:	f7ff fef3 	bl	8003a9c <LL_ADC_IsEnabled>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d105      	bne.n	8003cc8 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	485e      	ldr	r0, [pc, #376]	; (8003e3c <HAL_ADC_Init+0x290>)
 8003cc4:	f7ff fd5c 	bl	8003780 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	7e5b      	ldrb	r3, [r3, #25]
 8003ccc:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003cd2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003cd8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003cde:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ce6:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8003ce8:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d106      	bne.n	8003d08 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	045b      	lsls	r3, r3, #17
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d009      	beq.n	8003d24 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d14:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68da      	ldr	r2, [r3, #12]
 8003d2a:	4b45      	ldr	r3, [pc, #276]	; (8003e40 <HAL_ADC_Init+0x294>)
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6812      	ldr	r2, [r2, #0]
 8003d32:	69b9      	ldr	r1, [r7, #24]
 8003d34:	430b      	orrs	r3, r1
 8003d36:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7ff fefb 	bl	8003b38 <LL_ADC_REG_IsConversionOngoing>
 8003d42:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f7ff ff1c 	bl	8003b86 <LL_ADC_INJ_IsConversionOngoing>
 8003d4e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d13d      	bne.n	8003dd2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d13a      	bne.n	8003dd2 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003d60:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003d68:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d78:	f023 0302 	bic.w	r3, r3, #2
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6812      	ldr	r2, [r2, #0]
 8003d80:	69b9      	ldr	r1, [r7, #24]
 8003d82:	430b      	orrs	r3, r1
 8003d84:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d118      	bne.n	8003dc2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003d9a:	f023 0304 	bic.w	r3, r3, #4
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003da6:	4311      	orrs	r1, r2
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003dac:	4311      	orrs	r1, r2
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003db2:	430a      	orrs	r2, r1
 8003db4:	431a      	orrs	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f042 0201 	orr.w	r2, r2, #1
 8003dbe:	611a      	str	r2, [r3, #16]
 8003dc0:	e007      	b.n	8003dd2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	691a      	ldr	r2, [r3, #16]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0201 	bic.w	r2, r2, #1
 8003dd0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d10c      	bne.n	8003df4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de0:	f023 010f 	bic.w	r1, r3, #15
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	1e5a      	subs	r2, r3, #1
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	430a      	orrs	r2, r1
 8003df0:	631a      	str	r2, [r3, #48]	; 0x30
 8003df2:	e007      	b.n	8003e04 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 020f 	bic.w	r2, r2, #15
 8003e02:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e08:	f023 0303 	bic.w	r3, r3, #3
 8003e0c:	f043 0201 	orr.w	r2, r3, #1
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	655a      	str	r2, [r3, #84]	; 0x54
 8003e14:	e007      	b.n	8003e26 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e1a:	f043 0210 	orr.w	r2, r3, #16
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003e26:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3720      	adds	r7, #32
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	2000000c 	.word	0x2000000c
 8003e34:	053e2d63 	.word	0x053e2d63
 8003e38:	50040000 	.word	0x50040000
 8003e3c:	50040300 	.word	0x50040300
 8003e40:	fff0c007 	.word	0xfff0c007

08003e44 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f7ff fe71 	bl	8003b38 <LL_ADC_REG_IsConversionOngoing>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d140      	bne.n	8003ede <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d101      	bne.n	8003e6a <HAL_ADC_Start+0x26>
 8003e66:	2302      	movs	r3, #2
 8003e68:	e03c      	b.n	8003ee4 <HAL_ADC_Start+0xa0>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 fd8a 	bl	800498c <ADC_Enable>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003e7c:	7bfb      	ldrb	r3, [r7, #15]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d128      	bne.n	8003ed4 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e86:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003e8a:	f023 0301 	bic.w	r3, r3, #1
 8003e8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	655a      	str	r2, [r3, #84]	; 0x54
#if defined (ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ea2:	d106      	bne.n	8003eb2 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea8:	f023 0206 	bic.w	r2, r3, #6
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	659a      	str	r2, [r3, #88]	; 0x58
 8003eb0:	e002      	b.n	8003eb8 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	221c      	movs	r2, #28
 8003ebe:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7ff fe0b 	bl	8003ae8 <LL_ADC_REG_StartConversion>
 8003ed2:	e006      	b.n	8003ee2 <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003edc:	e001      	b.n	8003ee2 <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003ede:	2302      	movs	r3, #2
 8003ee0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d101      	bne.n	8003f02 <HAL_ADC_Stop+0x16>
 8003efe:	2302      	movs	r3, #2
 8003f00:	e023      	b.n	8003f4a <HAL_ADC_Stop+0x5e>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if defined (ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003f0a:	2103      	movs	r1, #3
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 fc81 	bl	8004814 <ADC_ConversionStop>
 8003f12:	4603      	mov	r3, r0
 8003f14:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003f16:	7bfb      	ldrb	r3, [r7, #15]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d111      	bne.n	8003f40 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 fdaf 	bl	8004a80 <ADC_Disable>
 8003f22:	4603      	mov	r3, r0
 8003f24:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003f26:	7bfb      	ldrb	r3, [r7, #15]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d109      	bne.n	8003f40 <HAL_ADC_Stop+0x54>
#if defined (ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f30:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003f34:	f023 0301 	bic.w	r3, r3, #1
 8003f38:	f043 0201 	orr.w	r2, r3, #1
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	655a      	str	r2, [r3, #84]	; 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003f52:	b580      	push	{r7, lr}
 8003f54:	b084      	sub	sp, #16
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
 8003f5a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	d102      	bne.n	8003f6a <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003f64:	2308      	movs	r3, #8
 8003f66:	60fb      	str	r3, [r7, #12]
 8003f68:	e010      	b.n	8003f8c <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d007      	beq.n	8003f88 <HAL_ADC_PollForConversion+0x36>
#endif
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f7c:	f043 0220 	orr.w	r2, r3, #32
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	655a      	str	r2, [r3, #84]	; 0x54

      return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e06d      	b.n	8004064 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003f88:	2304      	movs	r3, #4
 8003f8a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003f8c:	f7ff fbd4 	bl	8003738 <HAL_GetTick>
 8003f90:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003f92:	e021      	b.n	8003fd8 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9a:	d01d      	beq.n	8003fd8 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003f9c:	f7ff fbcc 	bl	8003738 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d302      	bcc.n	8003fb2 <HAL_ADC_PollForConversion+0x60>
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d112      	bne.n	8003fd8 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10b      	bne.n	8003fd8 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fc4:	f043 0204 	orr.w	r2, r3, #4
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e045      	b.n	8004064 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d0d6      	beq.n	8003f94 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7ff fc4b 	bl	8003892 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d01c      	beq.n	800403c <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	7e5b      	ldrb	r3, [r3, #25]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d118      	bne.n	800403c <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0308 	and.w	r3, r3, #8
 8004014:	2b08      	cmp	r3, #8
 8004016:	d111      	bne.n	800403c <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800401c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004028:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d105      	bne.n	800403c <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004034:	f043 0201 	orr.w	r2, r3, #1
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b08      	cmp	r3, #8
 8004040:	d104      	bne.n	800404c <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2208      	movs	r2, #8
 8004048:	601a      	str	r2, [r3, #0]
 800404a:	e00a      	b.n	8004062 <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d103      	bne.n	8004062 <HAL_ADC_PollForConversion+0x110>
#endif
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	220c      	movs	r2, #12
 8004060:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004062:	2300      	movs	r3, #0
}
 8004064:	4618      	mov	r0, r3
 8004066:	3710      	adds	r7, #16
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}

0800406c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800407a:	4618      	mov	r0, r3
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
	...

08004088 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b0b6      	sub	sp, #216	; 0xd8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004092:	2300      	movs	r3, #0
 8004094:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004098:	2300      	movs	r3, #0
 800409a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <HAL_ADC_ConfigChannel+0x22>
 80040a6:	2302      	movs	r3, #2
 80040a8:	e39f      	b.n	80047ea <HAL_ADC_ConfigChannel+0x762>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7ff fd3e 	bl	8003b38 <LL_ADC_REG_IsConversionOngoing>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f040 8384 	bne.w	80047cc <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6818      	ldr	r0, [r3, #0]
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	6859      	ldr	r1, [r3, #4]
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	461a      	mov	r2, r3
 80040d2:	f7ff fbf1 	bl	80038b8 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined (ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f7ff fd2c 	bl	8003b38 <LL_ADC_REG_IsConversionOngoing>
 80040e0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff fd4c 	bl	8003b86 <LL_ADC_INJ_IsConversionOngoing>
 80040ee:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80040f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f040 81a6 	bne.w	8004448 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80040fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004100:	2b00      	cmp	r3, #0
 8004102:	f040 81a1 	bne.w	8004448 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6818      	ldr	r0, [r3, #0]
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	6819      	ldr	r1, [r3, #0]
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	461a      	mov	r2, r3
 8004114:	f7ff fbfc 	bl	8003910 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	695a      	ldr	r2, [r3, #20]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	08db      	lsrs	r3, r3, #3
 8004124:	f003 0303 	and.w	r3, r3, #3
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	fa02 f303 	lsl.w	r3, r2, r3
 800412e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	2b04      	cmp	r3, #4
 8004138:	d00a      	beq.n	8004150 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6818      	ldr	r0, [r3, #0]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	6919      	ldr	r1, [r3, #16]
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800414a:	f7ff fb4d 	bl	80037e8 <LL_ADC_SetOffset>
 800414e:	e17b      	b.n	8004448 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2100      	movs	r1, #0
 8004156:	4618      	mov	r0, r3
 8004158:	f7ff fb6a 	bl	8003830 <LL_ADC_GetOffsetChannel>
 800415c:	4603      	mov	r3, r0
 800415e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004162:	2b00      	cmp	r3, #0
 8004164:	d10a      	bne.n	800417c <HAL_ADC_ConfigChannel+0xf4>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2100      	movs	r1, #0
 800416c:	4618      	mov	r0, r3
 800416e:	f7ff fb5f 	bl	8003830 <LL_ADC_GetOffsetChannel>
 8004172:	4603      	mov	r3, r0
 8004174:	0e9b      	lsrs	r3, r3, #26
 8004176:	f003 021f 	and.w	r2, r3, #31
 800417a:	e01e      	b.n	80041ba <HAL_ADC_ConfigChannel+0x132>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2100      	movs	r1, #0
 8004182:	4618      	mov	r0, r3
 8004184:	f7ff fb54 	bl	8003830 <LL_ADC_GetOffsetChannel>
 8004188:	4603      	mov	r3, r0
 800418a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004192:	fa93 f3a3 	rbit	r3, r3
 8004196:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 800419a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800419e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 80041a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_ADC_ConfigChannel+0x126>
    return 32U;
 80041aa:	2320      	movs	r3, #32
 80041ac:	e004      	b.n	80041b8 <HAL_ADC_ConfigChannel+0x130>
  return __builtin_clz(value);
 80041ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80041b2:	fab3 f383 	clz	r3, r3
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	461a      	mov	r2, r3
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d105      	bne.n	80041d2 <HAL_ADC_ConfigChannel+0x14a>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	0e9b      	lsrs	r3, r3, #26
 80041cc:	f003 031f 	and.w	r3, r3, #31
 80041d0:	e018      	b.n	8004204 <HAL_ADC_ConfigChannel+0x17c>
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80041de:	fa93 f3a3 	rbit	r3, r3
 80041e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80041e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80041ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80041ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 80041f6:	2320      	movs	r3, #32
 80041f8:	e004      	b.n	8004204 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 80041fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80041fe:	fab3 f383 	clz	r3, r3
 8004202:	b2db      	uxtb	r3, r3
 8004204:	429a      	cmp	r2, r3
 8004206:	d106      	bne.n	8004216 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2200      	movs	r2, #0
 800420e:	2100      	movs	r1, #0
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff fb23 	bl	800385c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2101      	movs	r1, #1
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff fb07 	bl	8003830 <LL_ADC_GetOffsetChannel>
 8004222:	4603      	mov	r3, r0
 8004224:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004228:	2b00      	cmp	r3, #0
 800422a:	d10a      	bne.n	8004242 <HAL_ADC_ConfigChannel+0x1ba>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2101      	movs	r1, #1
 8004232:	4618      	mov	r0, r3
 8004234:	f7ff fafc 	bl	8003830 <LL_ADC_GetOffsetChannel>
 8004238:	4603      	mov	r3, r0
 800423a:	0e9b      	lsrs	r3, r3, #26
 800423c:	f003 021f 	and.w	r2, r3, #31
 8004240:	e01e      	b.n	8004280 <HAL_ADC_ConfigChannel+0x1f8>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2101      	movs	r1, #1
 8004248:	4618      	mov	r0, r3
 800424a:	f7ff faf1 	bl	8003830 <LL_ADC_GetOffsetChannel>
 800424e:	4603      	mov	r3, r0
 8004250:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004254:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004258:	fa93 f3a3 	rbit	r3, r3
 800425c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004260:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004264:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004268:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8004270:	2320      	movs	r3, #32
 8004272:	e004      	b.n	800427e <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8004274:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004278:	fab3 f383 	clz	r3, r3
 800427c:	b2db      	uxtb	r3, r3
 800427e:	461a      	mov	r2, r3
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004288:	2b00      	cmp	r3, #0
 800428a:	d105      	bne.n	8004298 <HAL_ADC_ConfigChannel+0x210>
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	0e9b      	lsrs	r3, r3, #26
 8004292:	f003 031f 	and.w	r3, r3, #31
 8004296:	e018      	b.n	80042ca <HAL_ADC_ConfigChannel+0x242>
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80042a4:	fa93 f3a3 	rbit	r3, r3
 80042a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80042ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80042b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80042b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 80042bc:	2320      	movs	r3, #32
 80042be:	e004      	b.n	80042ca <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 80042c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80042c4:	fab3 f383 	clz	r3, r3
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d106      	bne.n	80042dc <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2200      	movs	r2, #0
 80042d4:	2101      	movs	r1, #1
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7ff fac0 	bl	800385c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2102      	movs	r1, #2
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7ff faa4 	bl	8003830 <LL_ADC_GetOffsetChannel>
 80042e8:	4603      	mov	r3, r0
 80042ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10a      	bne.n	8004308 <HAL_ADC_ConfigChannel+0x280>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2102      	movs	r1, #2
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7ff fa99 	bl	8003830 <LL_ADC_GetOffsetChannel>
 80042fe:	4603      	mov	r3, r0
 8004300:	0e9b      	lsrs	r3, r3, #26
 8004302:	f003 021f 	and.w	r2, r3, #31
 8004306:	e01e      	b.n	8004346 <HAL_ADC_ConfigChannel+0x2be>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2102      	movs	r1, #2
 800430e:	4618      	mov	r0, r3
 8004310:	f7ff fa8e 	bl	8003830 <LL_ADC_GetOffsetChannel>
 8004314:	4603      	mov	r3, r0
 8004316:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800431a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800431e:	fa93 f3a3 	rbit	r3, r3
 8004322:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004326:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800432a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800432e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8004336:	2320      	movs	r3, #32
 8004338:	e004      	b.n	8004344 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800433a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800433e:	fab3 f383 	clz	r3, r3
 8004342:	b2db      	uxtb	r3, r3
 8004344:	461a      	mov	r2, r3
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800434e:	2b00      	cmp	r3, #0
 8004350:	d105      	bne.n	800435e <HAL_ADC_ConfigChannel+0x2d6>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	0e9b      	lsrs	r3, r3, #26
 8004358:	f003 031f 	and.w	r3, r3, #31
 800435c:	e016      	b.n	800438c <HAL_ADC_ConfigChannel+0x304>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004366:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800436a:	fa93 f3a3 	rbit	r3, r3
 800436e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004370:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004372:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004376:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 800437e:	2320      	movs	r3, #32
 8004380:	e004      	b.n	800438c <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8004382:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004386:	fab3 f383 	clz	r3, r3
 800438a:	b2db      	uxtb	r3, r3
 800438c:	429a      	cmp	r2, r3
 800438e:	d106      	bne.n	800439e <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2200      	movs	r2, #0
 8004396:	2102      	movs	r1, #2
 8004398:	4618      	mov	r0, r3
 800439a:	f7ff fa5f 	bl	800385c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2103      	movs	r1, #3
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7ff fa43 	bl	8003830 <LL_ADC_GetOffsetChannel>
 80043aa:	4603      	mov	r3, r0
 80043ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10a      	bne.n	80043ca <HAL_ADC_ConfigChannel+0x342>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2103      	movs	r1, #3
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7ff fa38 	bl	8003830 <LL_ADC_GetOffsetChannel>
 80043c0:	4603      	mov	r3, r0
 80043c2:	0e9b      	lsrs	r3, r3, #26
 80043c4:	f003 021f 	and.w	r2, r3, #31
 80043c8:	e017      	b.n	80043fa <HAL_ADC_ConfigChannel+0x372>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2103      	movs	r1, #3
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff fa2d 	bl	8003830 <LL_ADC_GetOffsetChannel>
 80043d6:	4603      	mov	r3, r0
 80043d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043dc:	fa93 f3a3 	rbit	r3, r3
 80043e0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80043e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80043e4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80043e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 80043ec:	2320      	movs	r3, #32
 80043ee:	e003      	b.n	80043f8 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 80043f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80043f2:	fab3 f383 	clz	r3, r3
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	461a      	mov	r2, r3
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004402:	2b00      	cmp	r3, #0
 8004404:	d105      	bne.n	8004412 <HAL_ADC_ConfigChannel+0x38a>
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	0e9b      	lsrs	r3, r3, #26
 800440c:	f003 031f 	and.w	r3, r3, #31
 8004410:	e011      	b.n	8004436 <HAL_ADC_ConfigChannel+0x3ae>
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004418:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800441a:	fa93 f3a3 	rbit	r3, r3
 800441e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004420:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004422:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004424:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004426:	2b00      	cmp	r3, #0
 8004428:	d101      	bne.n	800442e <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 800442a:	2320      	movs	r3, #32
 800442c:	e003      	b.n	8004436 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 800442e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004430:	fab3 f383 	clz	r3, r3
 8004434:	b2db      	uxtb	r3, r3
 8004436:	429a      	cmp	r2, r3
 8004438:	d106      	bne.n	8004448 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2200      	movs	r2, #0
 8004440:	2103      	movs	r1, #3
 8004442:	4618      	mov	r0, r3
 8004444:	f7ff fa0a 	bl	800385c <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4618      	mov	r0, r3
 800444e:	f7ff fb25 	bl	8003a9c <LL_ADC_IsEnabled>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	f040 81c2 	bne.w	80047de <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6818      	ldr	r0, [r3, #0]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	6819      	ldr	r1, [r3, #0]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	461a      	mov	r2, r3
 8004468:	f7ff fa7e 	bl	8003968 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	4a8e      	ldr	r2, [pc, #568]	; (80046ac <HAL_ADC_ConfigChannel+0x624>)
 8004472:	4293      	cmp	r3, r2
 8004474:	f040 8130 	bne.w	80046d8 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004484:	2b00      	cmp	r3, #0
 8004486:	d10b      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0x418>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	0e9b      	lsrs	r3, r3, #26
 800448e:	3301      	adds	r3, #1
 8004490:	f003 031f 	and.w	r3, r3, #31
 8004494:	2b09      	cmp	r3, #9
 8004496:	bf94      	ite	ls
 8004498:	2301      	movls	r3, #1
 800449a:	2300      	movhi	r3, #0
 800449c:	b2db      	uxtb	r3, r3
 800449e:	e019      	b.n	80044d4 <HAL_ADC_ConfigChannel+0x44c>
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044a8:	fa93 f3a3 	rbit	r3, r3
 80044ac:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80044ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044b0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80044b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d101      	bne.n	80044bc <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 80044b8:	2320      	movs	r3, #32
 80044ba:	e003      	b.n	80044c4 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 80044bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044be:	fab3 f383 	clz	r3, r3
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	3301      	adds	r3, #1
 80044c6:	f003 031f 	and.w	r3, r3, #31
 80044ca:	2b09      	cmp	r3, #9
 80044cc:	bf94      	ite	ls
 80044ce:	2301      	movls	r3, #1
 80044d0:	2300      	movhi	r3, #0
 80044d2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d079      	beq.n	80045cc <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d107      	bne.n	80044f4 <HAL_ADC_ConfigChannel+0x46c>
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	0e9b      	lsrs	r3, r3, #26
 80044ea:	3301      	adds	r3, #1
 80044ec:	069b      	lsls	r3, r3, #26
 80044ee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80044f2:	e015      	b.n	8004520 <HAL_ADC_ConfigChannel+0x498>
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044fc:	fa93 f3a3 	rbit	r3, r3
 8004500:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004502:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004504:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004506:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800450c:	2320      	movs	r3, #32
 800450e:	e003      	b.n	8004518 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004510:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004512:	fab3 f383 	clz	r3, r3
 8004516:	b2db      	uxtb	r3, r3
 8004518:	3301      	adds	r3, #1
 800451a:	069b      	lsls	r3, r3, #26
 800451c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004528:	2b00      	cmp	r3, #0
 800452a:	d109      	bne.n	8004540 <HAL_ADC_ConfigChannel+0x4b8>
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	0e9b      	lsrs	r3, r3, #26
 8004532:	3301      	adds	r3, #1
 8004534:	f003 031f 	and.w	r3, r3, #31
 8004538:	2101      	movs	r1, #1
 800453a:	fa01 f303 	lsl.w	r3, r1, r3
 800453e:	e017      	b.n	8004570 <HAL_ADC_ConfigChannel+0x4e8>
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004546:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004548:	fa93 f3a3 	rbit	r3, r3
 800454c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800454e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004550:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004552:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004554:	2b00      	cmp	r3, #0
 8004556:	d101      	bne.n	800455c <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8004558:	2320      	movs	r3, #32
 800455a:	e003      	b.n	8004564 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 800455c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800455e:	fab3 f383 	clz	r3, r3
 8004562:	b2db      	uxtb	r3, r3
 8004564:	3301      	adds	r3, #1
 8004566:	f003 031f 	and.w	r3, r3, #31
 800456a:	2101      	movs	r1, #1
 800456c:	fa01 f303 	lsl.w	r3, r1, r3
 8004570:	ea42 0103 	orr.w	r1, r2, r3
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10a      	bne.n	8004596 <HAL_ADC_ConfigChannel+0x50e>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	0e9b      	lsrs	r3, r3, #26
 8004586:	3301      	adds	r3, #1
 8004588:	f003 021f 	and.w	r2, r3, #31
 800458c:	4613      	mov	r3, r2
 800458e:	005b      	lsls	r3, r3, #1
 8004590:	4413      	add	r3, r2
 8004592:	051b      	lsls	r3, r3, #20
 8004594:	e018      	b.n	80045c8 <HAL_ADC_ConfigChannel+0x540>
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800459c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800459e:	fa93 f3a3 	rbit	r3, r3
 80045a2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80045a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80045a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80045ae:	2320      	movs	r3, #32
 80045b0:	e003      	b.n	80045ba <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80045b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045b4:	fab3 f383 	clz	r3, r3
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	3301      	adds	r3, #1
 80045bc:	f003 021f 	and.w	r2, r3, #31
 80045c0:	4613      	mov	r3, r2
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	4413      	add	r3, r2
 80045c6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045c8:	430b      	orrs	r3, r1
 80045ca:	e080      	b.n	80046ce <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d107      	bne.n	80045e8 <HAL_ADC_ConfigChannel+0x560>
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	0e9b      	lsrs	r3, r3, #26
 80045de:	3301      	adds	r3, #1
 80045e0:	069b      	lsls	r3, r3, #26
 80045e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045e6:	e015      	b.n	8004614 <HAL_ADC_ConfigChannel+0x58c>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045f0:	fa93 f3a3 	rbit	r3, r3
 80045f4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80045f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80045fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8004600:	2320      	movs	r3, #32
 8004602:	e003      	b.n	800460c <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8004604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004606:	fab3 f383 	clz	r3, r3
 800460a:	b2db      	uxtb	r3, r3
 800460c:	3301      	adds	r3, #1
 800460e:	069b      	lsls	r3, r3, #26
 8004610:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800461c:	2b00      	cmp	r3, #0
 800461e:	d109      	bne.n	8004634 <HAL_ADC_ConfigChannel+0x5ac>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	0e9b      	lsrs	r3, r3, #26
 8004626:	3301      	adds	r3, #1
 8004628:	f003 031f 	and.w	r3, r3, #31
 800462c:	2101      	movs	r1, #1
 800462e:	fa01 f303 	lsl.w	r3, r1, r3
 8004632:	e017      	b.n	8004664 <HAL_ADC_ConfigChannel+0x5dc>
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800463a:	6a3b      	ldr	r3, [r7, #32]
 800463c:	fa93 f3a3 	rbit	r3, r3
 8004640:	61fb      	str	r3, [r7, #28]
  return result;
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004648:	2b00      	cmp	r3, #0
 800464a:	d101      	bne.n	8004650 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 800464c:	2320      	movs	r3, #32
 800464e:	e003      	b.n	8004658 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8004650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004652:	fab3 f383 	clz	r3, r3
 8004656:	b2db      	uxtb	r3, r3
 8004658:	3301      	adds	r3, #1
 800465a:	f003 031f 	and.w	r3, r3, #31
 800465e:	2101      	movs	r1, #1
 8004660:	fa01 f303 	lsl.w	r3, r1, r3
 8004664:	ea42 0103 	orr.w	r1, r2, r3
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004670:	2b00      	cmp	r3, #0
 8004672:	d10d      	bne.n	8004690 <HAL_ADC_ConfigChannel+0x608>
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	0e9b      	lsrs	r3, r3, #26
 800467a:	3301      	adds	r3, #1
 800467c:	f003 021f 	and.w	r2, r3, #31
 8004680:	4613      	mov	r3, r2
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	4413      	add	r3, r2
 8004686:	3b1e      	subs	r3, #30
 8004688:	051b      	lsls	r3, r3, #20
 800468a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800468e:	e01d      	b.n	80046cc <HAL_ADC_ConfigChannel+0x644>
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	fa93 f3a3 	rbit	r3, r3
 800469c:	613b      	str	r3, [r7, #16]
  return result;
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d103      	bne.n	80046b0 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 80046a8:	2320      	movs	r3, #32
 80046aa:	e005      	b.n	80046b8 <HAL_ADC_ConfigChannel+0x630>
 80046ac:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80046b0:	69bb      	ldr	r3, [r7, #24]
 80046b2:	fab3 f383 	clz	r3, r3
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	3301      	adds	r3, #1
 80046ba:	f003 021f 	and.w	r2, r3, #31
 80046be:	4613      	mov	r3, r2
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	4413      	add	r3, r2
 80046c4:	3b1e      	subs	r3, #30
 80046c6:	051b      	lsls	r3, r3, #20
 80046c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046cc:	430b      	orrs	r3, r1
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	6892      	ldr	r2, [r2, #8]
 80046d2:	4619      	mov	r1, r3
 80046d4:	f7ff f91c 	bl	8003910 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	4b45      	ldr	r3, [pc, #276]	; (80047f4 <HAL_ADC_ConfigChannel+0x76c>)
 80046de:	4013      	ands	r3, r2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d07c      	beq.n	80047de <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80046e4:	4844      	ldr	r0, [pc, #272]	; (80047f8 <HAL_ADC_ConfigChannel+0x770>)
 80046e6:	f7ff f871 	bl	80037cc <LL_ADC_GetCommonPathInternalCh>
 80046ea:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046ee:	4843      	ldr	r0, [pc, #268]	; (80047fc <HAL_ADC_ConfigChannel+0x774>)
 80046f0:	f7ff f9d4 	bl	8003a9c <LL_ADC_IsEnabled>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d15e      	bne.n	80047b8 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a40      	ldr	r2, [pc, #256]	; (8004800 <HAL_ADC_ConfigChannel+0x778>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d127      	bne.n	8004754 <HAL_ADC_ConfigChannel+0x6cc>
 8004704:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004708:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d121      	bne.n	8004754 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a39      	ldr	r2, [pc, #228]	; (80047fc <HAL_ADC_ConfigChannel+0x774>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d161      	bne.n	80047de <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800471a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800471e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004722:	4619      	mov	r1, r3
 8004724:	4834      	ldr	r0, [pc, #208]	; (80047f8 <HAL_ADC_ConfigChannel+0x770>)
 8004726:	f7ff f83e 	bl	80037a6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800472a:	4b36      	ldr	r3, [pc, #216]	; (8004804 <HAL_ADC_ConfigChannel+0x77c>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	099b      	lsrs	r3, r3, #6
 8004730:	4a35      	ldr	r2, [pc, #212]	; (8004808 <HAL_ADC_ConfigChannel+0x780>)
 8004732:	fba2 2303 	umull	r2, r3, r2, r3
 8004736:	099b      	lsrs	r3, r3, #6
 8004738:	1c5a      	adds	r2, r3, #1
 800473a:	4613      	mov	r3, r2
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	4413      	add	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8004744:	e002      	b.n	800474c <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	3b01      	subs	r3, #1
 800474a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1f9      	bne.n	8004746 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004752:	e044      	b.n	80047de <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a2c      	ldr	r2, [pc, #176]	; (800480c <HAL_ADC_ConfigChannel+0x784>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d113      	bne.n	8004786 <HAL_ADC_ConfigChannel+0x6fe>
 800475e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004762:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10d      	bne.n	8004786 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a23      	ldr	r2, [pc, #140]	; (80047fc <HAL_ADC_ConfigChannel+0x774>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d134      	bne.n	80047de <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004774:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004778:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800477c:	4619      	mov	r1, r3
 800477e:	481e      	ldr	r0, [pc, #120]	; (80047f8 <HAL_ADC_ConfigChannel+0x770>)
 8004780:	f7ff f811 	bl	80037a6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004784:	e02b      	b.n	80047de <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a21      	ldr	r2, [pc, #132]	; (8004810 <HAL_ADC_ConfigChannel+0x788>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d126      	bne.n	80047de <HAL_ADC_ConfigChannel+0x756>
 8004790:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004794:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d120      	bne.n	80047de <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a16      	ldr	r2, [pc, #88]	; (80047fc <HAL_ADC_ConfigChannel+0x774>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d11b      	bne.n	80047de <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80047a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80047aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80047ae:	4619      	mov	r1, r3
 80047b0:	4811      	ldr	r0, [pc, #68]	; (80047f8 <HAL_ADC_ConfigChannel+0x770>)
 80047b2:	f7fe fff8 	bl	80037a6 <LL_ADC_SetCommonPathInternalCh>
 80047b6:	e012      	b.n	80047de <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047bc:	f043 0220 	orr.w	r2, r3, #32
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80047ca:	e008      	b.n	80047de <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d0:	f043 0220 	orr.w	r2, r3, #32
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 80047e6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	37d8      	adds	r7, #216	; 0xd8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	80080000 	.word	0x80080000
 80047f8:	50040300 	.word	0x50040300
 80047fc:	50040000 	.word	0x50040000
 8004800:	c7520000 	.word	0xc7520000
 8004804:	2000000c 	.word	0x2000000c
 8004808:	053e2d63 	.word	0x053e2d63
 800480c:	cb840000 	.word	0xcb840000
 8004810:	80000001 	.word	0x80000001

08004814 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB serie, parameter not available on devices: STM32WB10xx, STM32WB15xx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b088      	sub	sp, #32
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800481e:	2300      	movs	r3, #0
 8004820:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f7ff f984 	bl	8003b38 <LL_ADC_REG_IsConversionOngoing>
 8004830:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4618      	mov	r0, r3
 8004838:	f7ff f9a5 	bl	8003b86 <LL_ADC_INJ_IsConversionOngoing>
 800483c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d103      	bne.n	800484c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2b00      	cmp	r3, #0
 8004848:	f000 8098 	beq.w	800497c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d02a      	beq.n	80048b0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	7e5b      	ldrb	r3, [r3, #25]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d126      	bne.n	80048b0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	7e1b      	ldrb	r3, [r3, #24]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d122      	bne.n	80048b0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800486a:	2301      	movs	r3, #1
 800486c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800486e:	e014      	b.n	800489a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	4a45      	ldr	r2, [pc, #276]	; (8004988 <ADC_ConversionStop+0x174>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d90d      	bls.n	8004894 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800487c:	f043 0210 	orr.w	r2, r3, #16
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004888:	f043 0201 	orr.w	r2, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e074      	b.n	800497e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	3301      	adds	r3, #1
 8004898:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a4:	2b40      	cmp	r3, #64	; 0x40
 80048a6:	d1e3      	bne.n	8004870 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2240      	movs	r2, #64	; 0x40
 80048ae:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d014      	beq.n	80048e0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7ff f93c 	bl	8003b38 <LL_ADC_REG_IsConversionOngoing>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00c      	beq.n	80048e0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7ff f8f9 	bl	8003ac2 <LL_ADC_IsDisableOngoing>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d104      	bne.n	80048e0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4618      	mov	r0, r3
 80048dc:	f7ff f918 	bl	8003b10 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d014      	beq.n	8004910 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7ff f94b 	bl	8003b86 <LL_ADC_INJ_IsConversionOngoing>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00c      	beq.n	8004910 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7ff f8e1 	bl	8003ac2 <LL_ADC_IsDisableOngoing>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d104      	bne.n	8004910 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7ff f927 	bl	8003b5e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	2b02      	cmp	r3, #2
 8004914:	d005      	beq.n	8004922 <ADC_ConversionStop+0x10e>
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	2b03      	cmp	r3, #3
 800491a:	d105      	bne.n	8004928 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800491c:	230c      	movs	r3, #12
 800491e:	617b      	str	r3, [r7, #20]
        break;
 8004920:	e005      	b.n	800492e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004922:	2308      	movs	r3, #8
 8004924:	617b      	str	r3, [r7, #20]
        break;
 8004926:	e002      	b.n	800492e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004928:	2304      	movs	r3, #4
 800492a:	617b      	str	r3, [r7, #20]
        break;
 800492c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800492e:	f7fe ff03 	bl	8003738 <HAL_GetTick>
 8004932:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004934:	e01b      	b.n	800496e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004936:	f7fe feff 	bl	8003738 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	2b05      	cmp	r3, #5
 8004942:	d914      	bls.n	800496e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	4013      	ands	r3, r2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00d      	beq.n	800496e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004956:	f043 0210 	orr.w	r2, r3, #16
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004962:	f043 0201 	orr.w	r2, r3, #1
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e007      	b.n	800497e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689a      	ldr	r2, [r3, #8]
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	4013      	ands	r3, r2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d1dc      	bne.n	8004936 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3720      	adds	r7, #32
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	a33fffff 	.word	0xa33fffff

0800498c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004994:	2300      	movs	r3, #0
 8004996:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4618      	mov	r0, r3
 800499e:	f7ff f87d 	bl	8003a9c <LL_ADC_IsEnabled>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d15e      	bne.n	8004a66 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689a      	ldr	r2, [r3, #8]
 80049ae:	4b30      	ldr	r3, [pc, #192]	; (8004a70 <ADC_Enable+0xe4>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00d      	beq.n	80049d2 <ADC_Enable+0x46>
#endif
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ba:	f043 0210 	orr.w	r2, r3, #16
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c6:	f043 0201 	orr.w	r2, r3, #1
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e04a      	b.n	8004a68 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7ff f838 	bl	8003a4c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80049dc:	4825      	ldr	r0, [pc, #148]	; (8004a74 <ADC_Enable+0xe8>)
 80049de:	f7fe fef5 	bl	80037cc <LL_ADC_GetCommonPathInternalCh>
 80049e2:	4603      	mov	r3, r0
 80049e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00f      	beq.n	8004a0c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049ec:	4b22      	ldr	r3, [pc, #136]	; (8004a78 <ADC_Enable+0xec>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	099b      	lsrs	r3, r3, #6
 80049f2:	4a22      	ldr	r2, [pc, #136]	; (8004a7c <ADC_Enable+0xf0>)
 80049f4:	fba2 2303 	umull	r2, r3, r2, r3
 80049f8:	099b      	lsrs	r3, r3, #6
 80049fa:	3301      	adds	r3, #1
 80049fc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80049fe:	e002      	b.n	8004a06 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	3b01      	subs	r3, #1
 8004a04:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1f9      	bne.n	8004a00 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004a0c:	f7fe fe94 	bl	8003738 <HAL_GetTick>
 8004a10:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a12:	e021      	b.n	8004a58 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7ff f83f 	bl	8003a9c <LL_ADC_IsEnabled>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d104      	bne.n	8004a2e <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f7ff f80f 	bl	8003a4c <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004a2e:	f7fe fe83 	bl	8003738 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d90d      	bls.n	8004a58 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a40:	f043 0210 	orr.w	r2, r3, #16
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a4c:	f043 0201 	orr.w	r2, r3, #1
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	659a      	str	r2, [r3, #88]	; 0x58
          
          return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e007      	b.n	8004a68 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d1d6      	bne.n	8004a14 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	8000003f 	.word	0x8000003f
 8004a74:	50040300 	.word	0x50040300
 8004a78:	2000000c 	.word	0x2000000c
 8004a7c:	053e2d63 	.word	0x053e2d63

08004a80 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7ff f818 	bl	8003ac2 <LL_ADC_IsDisableOngoing>
 8004a92:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7fe ffff 	bl	8003a9c <LL_ADC_IsEnabled>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d047      	beq.n	8004b34 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d144      	bne.n	8004b34 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 030d 	and.w	r3, r3, #13
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d10c      	bne.n	8004ad2 <ADC_Disable+0x52>
#endif
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7fe ffd9 	bl	8003a74 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	2203      	movs	r2, #3
 8004ac8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004aca:	f7fe fe35 	bl	8003738 <HAL_GetTick>
 8004ace:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ad0:	e029      	b.n	8004b26 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad6:	f043 0210 	orr.w	r2, r3, #16
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ae2:	f043 0201 	orr.w	r2, r3, #1
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e023      	b.n	8004b36 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004aee:	f7fe fe23 	bl	8003738 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d914      	bls.n	8004b26 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00d      	beq.n	8004b26 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b0e:	f043 0210 	orr.w	r2, r3, #16
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b1a:	f043 0201 	orr.w	r2, r3, #1
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e007      	b.n	8004b36 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1dc      	bne.n	8004aee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
	...

08004b40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f003 0307 	and.w	r3, r3, #7
 8004b4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b50:	4b0c      	ldr	r3, [pc, #48]	; (8004b84 <__NVIC_SetPriorityGrouping+0x44>)
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b56:	68ba      	ldr	r2, [r7, #8]
 8004b58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b72:	4a04      	ldr	r2, [pc, #16]	; (8004b84 <__NVIC_SetPriorityGrouping+0x44>)
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	60d3      	str	r3, [r2, #12]
}
 8004b78:	bf00      	nop
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr
 8004b84:	e000ed00 	.word	0xe000ed00

08004b88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b8c:	4b04      	ldr	r3, [pc, #16]	; (8004ba0 <__NVIC_GetPriorityGrouping+0x18>)
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	0a1b      	lsrs	r3, r3, #8
 8004b92:	f003 0307 	and.w	r3, r3, #7
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr
 8004ba0:	e000ed00 	.word	0xe000ed00

08004ba4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	4603      	mov	r3, r0
 8004bac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	db0b      	blt.n	8004bce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	f003 021f 	and.w	r2, r3, #31
 8004bbc:	4907      	ldr	r1, [pc, #28]	; (8004bdc <__NVIC_EnableIRQ+0x38>)
 8004bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc2:	095b      	lsrs	r3, r3, #5
 8004bc4:	2001      	movs	r0, #1
 8004bc6:	fa00 f202 	lsl.w	r2, r0, r2
 8004bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	e000e100 	.word	0xe000e100

08004be0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	4603      	mov	r3, r0
 8004be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	db12      	blt.n	8004c18 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	f003 021f 	and.w	r2, r3, #31
 8004bf8:	490a      	ldr	r1, [pc, #40]	; (8004c24 <__NVIC_DisableIRQ+0x44>)
 8004bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bfe:	095b      	lsrs	r3, r3, #5
 8004c00:	2001      	movs	r0, #1
 8004c02:	fa00 f202 	lsl.w	r2, r0, r2
 8004c06:	3320      	adds	r3, #32
 8004c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004c0c:	f3bf 8f4f 	dsb	sy
}
 8004c10:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004c12:	f3bf 8f6f 	isb	sy
}
 8004c16:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr
 8004c24:	e000e100 	.word	0xe000e100

08004c28 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	4603      	mov	r3, r0
 8004c30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	db0c      	blt.n	8004c54 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	f003 021f 	and.w	r2, r3, #31
 8004c40:	4907      	ldr	r1, [pc, #28]	; (8004c60 <__NVIC_SetPendingIRQ+0x38>)
 8004c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c46:	095b      	lsrs	r3, r3, #5
 8004c48:	2001      	movs	r0, #1
 8004c4a:	fa00 f202 	lsl.w	r2, r0, r2
 8004c4e:	3340      	adds	r3, #64	; 0x40
 8004c50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr
 8004c60:	e000e100 	.word	0xe000e100

08004c64 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	db0c      	blt.n	8004c90 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c76:	79fb      	ldrb	r3, [r7, #7]
 8004c78:	f003 021f 	and.w	r2, r3, #31
 8004c7c:	4907      	ldr	r1, [pc, #28]	; (8004c9c <__NVIC_ClearPendingIRQ+0x38>)
 8004c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c82:	095b      	lsrs	r3, r3, #5
 8004c84:	2001      	movs	r0, #1
 8004c86:	fa00 f202 	lsl.w	r2, r0, r2
 8004c8a:	3360      	adds	r3, #96	; 0x60
 8004c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr
 8004c9c:	e000e100 	.word	0xe000e100

08004ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	6039      	str	r1, [r7, #0]
 8004caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	db0a      	blt.n	8004cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	b2da      	uxtb	r2, r3
 8004cb8:	490c      	ldr	r1, [pc, #48]	; (8004cec <__NVIC_SetPriority+0x4c>)
 8004cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cbe:	0112      	lsls	r2, r2, #4
 8004cc0:	b2d2      	uxtb	r2, r2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004cc8:	e00a      	b.n	8004ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	b2da      	uxtb	r2, r3
 8004cce:	4908      	ldr	r1, [pc, #32]	; (8004cf0 <__NVIC_SetPriority+0x50>)
 8004cd0:	79fb      	ldrb	r3, [r7, #7]
 8004cd2:	f003 030f 	and.w	r3, r3, #15
 8004cd6:	3b04      	subs	r3, #4
 8004cd8:	0112      	lsls	r2, r2, #4
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	440b      	add	r3, r1
 8004cde:	761a      	strb	r2, [r3, #24]
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr
 8004cec:	e000e100 	.word	0xe000e100
 8004cf0:	e000ed00 	.word	0xe000ed00

08004cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b089      	sub	sp, #36	; 0x24
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f003 0307 	and.w	r3, r3, #7
 8004d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	f1c3 0307 	rsb	r3, r3, #7
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	bf28      	it	cs
 8004d12:	2304      	movcs	r3, #4
 8004d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	3304      	adds	r3, #4
 8004d1a:	2b06      	cmp	r3, #6
 8004d1c:	d902      	bls.n	8004d24 <NVIC_EncodePriority+0x30>
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	3b03      	subs	r3, #3
 8004d22:	e000      	b.n	8004d26 <NVIC_EncodePriority+0x32>
 8004d24:	2300      	movs	r3, #0
 8004d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d28:	f04f 32ff 	mov.w	r2, #4294967295
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d32:	43da      	mvns	r2, r3
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	401a      	ands	r2, r3
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	fa01 f303 	lsl.w	r3, r1, r3
 8004d46:	43d9      	mvns	r1, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d4c:	4313      	orrs	r3, r2
         );
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3724      	adds	r7, #36	; 0x24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
	...

08004d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b082      	sub	sp, #8
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3b01      	subs	r3, #1
 8004d68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d6c:	d301      	bcc.n	8004d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e00f      	b.n	8004d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d72:	4a0a      	ldr	r2, [pc, #40]	; (8004d9c <SysTick_Config+0x40>)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	3b01      	subs	r3, #1
 8004d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d7a:	210f      	movs	r1, #15
 8004d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d80:	f7ff ff8e 	bl	8004ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d84:	4b05      	ldr	r3, [pc, #20]	; (8004d9c <SysTick_Config+0x40>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d8a:	4b04      	ldr	r3, [pc, #16]	; (8004d9c <SysTick_Config+0x40>)
 8004d8c:	2207      	movs	r2, #7
 8004d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d90:	2300      	movs	r3, #0
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	e000e010 	.word	0xe000e010

08004da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f7ff fec9 	bl	8004b40 <__NVIC_SetPriorityGrouping>
}
 8004dae:	bf00      	nop
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b086      	sub	sp, #24
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	60b9      	str	r1, [r7, #8]
 8004dc0:	607a      	str	r2, [r7, #4]
 8004dc2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004dc4:	f7ff fee0 	bl	8004b88 <__NVIC_GetPriorityGrouping>
 8004dc8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	68b9      	ldr	r1, [r7, #8]
 8004dce:	6978      	ldr	r0, [r7, #20]
 8004dd0:	f7ff ff90 	bl	8004cf4 <NVIC_EncodePriority>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dda:	4611      	mov	r1, r2
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f7ff ff5f 	bl	8004ca0 <__NVIC_SetPriority>
}
 8004de2:	bf00      	nop
 8004de4:	3718      	adds	r7, #24
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b082      	sub	sp, #8
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	4603      	mov	r3, r0
 8004df2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7ff fed3 	bl	8004ba4 <__NVIC_EnableIRQ>
}
 8004dfe:	bf00      	nop
 8004e00:	3708      	adds	r7, #8
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b082      	sub	sp, #8
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7ff fee3 	bl	8004be0 <__NVIC_DisableIRQ>
}
 8004e1a:	bf00      	nop
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b082      	sub	sp, #8
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f7ff ff96 	bl	8004d5c <SysTick_Config>
 8004e30:	4603      	mov	r3, r0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b082      	sub	sp, #8
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	4603      	mov	r3, r0
 8004e42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8004e44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff feed 	bl	8004c28 <__NVIC_SetPendingIRQ>
}
 8004e4e:	bf00      	nop
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b082      	sub	sp, #8
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8004e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff fefd 	bl	8004c64 <__NVIC_ClearPendingIRQ>
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
	...

08004e74 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b087      	sub	sp, #28
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e82:	e14c      	b.n	800511e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	2101      	movs	r1, #1
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e90:	4013      	ands	r3, r2
 8004e92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	f000 813e 	beq.w	8005118 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f003 0303 	and.w	r3, r3, #3
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d005      	beq.n	8004eb4 <HAL_GPIO_Init+0x40>
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f003 0303 	and.w	r3, r3, #3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d130      	bne.n	8004f16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec4:	43db      	mvns	r3, r3
 8004ec6:	693a      	ldr	r2, [r7, #16]
 8004ec8:	4013      	ands	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	68da      	ldr	r2, [r3, #12]
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	005b      	lsls	r3, r3, #1
 8004ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004eea:	2201      	movs	r2, #1
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef2:	43db      	mvns	r3, r3
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	091b      	lsrs	r3, r3, #4
 8004f00:	f003 0201 	and.w	r2, r3, #1
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	693a      	ldr	r2, [r7, #16]
 8004f14:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d017      	beq.n	8004f52 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	005b      	lsls	r3, r3, #1
 8004f2c:	2203      	movs	r2, #3
 8004f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f32:	43db      	mvns	r3, r3
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4013      	ands	r3, r2
 8004f38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	005b      	lsls	r3, r3, #1
 8004f42:	fa02 f303 	lsl.w	r3, r2, r3
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f003 0303 	and.w	r3, r3, #3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d123      	bne.n	8004fa6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	08da      	lsrs	r2, r3, #3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	3208      	adds	r2, #8
 8004f66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	f003 0307 	and.w	r3, r3, #7
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	220f      	movs	r2, #15
 8004f76:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7a:	43db      	mvns	r3, r3
 8004f7c:	693a      	ldr	r2, [r7, #16]
 8004f7e:	4013      	ands	r3, r2
 8004f80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	691a      	ldr	r2, [r3, #16]
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f003 0307 	and.w	r3, r3, #7
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	08da      	lsrs	r2, r3, #3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	3208      	adds	r2, #8
 8004fa0:	6939      	ldr	r1, [r7, #16]
 8004fa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	2203      	movs	r2, #3
 8004fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb6:	43db      	mvns	r3, r3
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f003 0203 	and.w	r2, r3, #3
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	fa02 f303 	lsl.w	r3, r2, r3
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 8098 	beq.w	8005118 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004fe8:	4a54      	ldr	r2, [pc, #336]	; (800513c <HAL_GPIO_Init+0x2c8>)
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	089b      	lsrs	r3, r3, #2
 8004fee:	3302      	adds	r3, #2
 8004ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f003 0303 	and.w	r3, r3, #3
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	220f      	movs	r2, #15
 8005000:	fa02 f303 	lsl.w	r3, r2, r3
 8005004:	43db      	mvns	r3, r3
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	4013      	ands	r3, r2
 800500a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005012:	d019      	beq.n	8005048 <HAL_GPIO_Init+0x1d4>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a4a      	ldr	r2, [pc, #296]	; (8005140 <HAL_GPIO_Init+0x2cc>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d013      	beq.n	8005044 <HAL_GPIO_Init+0x1d0>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a49      	ldr	r2, [pc, #292]	; (8005144 <HAL_GPIO_Init+0x2d0>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d00d      	beq.n	8005040 <HAL_GPIO_Init+0x1cc>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a48      	ldr	r2, [pc, #288]	; (8005148 <HAL_GPIO_Init+0x2d4>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d007      	beq.n	800503c <HAL_GPIO_Init+0x1c8>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a47      	ldr	r2, [pc, #284]	; (800514c <HAL_GPIO_Init+0x2d8>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d101      	bne.n	8005038 <HAL_GPIO_Init+0x1c4>
 8005034:	2304      	movs	r3, #4
 8005036:	e008      	b.n	800504a <HAL_GPIO_Init+0x1d6>
 8005038:	2307      	movs	r3, #7
 800503a:	e006      	b.n	800504a <HAL_GPIO_Init+0x1d6>
 800503c:	2303      	movs	r3, #3
 800503e:	e004      	b.n	800504a <HAL_GPIO_Init+0x1d6>
 8005040:	2302      	movs	r3, #2
 8005042:	e002      	b.n	800504a <HAL_GPIO_Init+0x1d6>
 8005044:	2301      	movs	r3, #1
 8005046:	e000      	b.n	800504a <HAL_GPIO_Init+0x1d6>
 8005048:	2300      	movs	r3, #0
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	f002 0203 	and.w	r2, r2, #3
 8005050:	0092      	lsls	r2, r2, #2
 8005052:	4093      	lsls	r3, r2
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	4313      	orrs	r3, r2
 8005058:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800505a:	4938      	ldr	r1, [pc, #224]	; (800513c <HAL_GPIO_Init+0x2c8>)
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	089b      	lsrs	r3, r3, #2
 8005060:	3302      	adds	r3, #2
 8005062:	693a      	ldr	r2, [r7, #16]
 8005064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005068:	4b39      	ldr	r3, [pc, #228]	; (8005150 <HAL_GPIO_Init+0x2dc>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	43db      	mvns	r3, r3
 8005072:	693a      	ldr	r2, [r7, #16]
 8005074:	4013      	ands	r3, r2
 8005076:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	4313      	orrs	r3, r2
 800508a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800508c:	4a30      	ldr	r2, [pc, #192]	; (8005150 <HAL_GPIO_Init+0x2dc>)
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005092:	4b2f      	ldr	r3, [pc, #188]	; (8005150 <HAL_GPIO_Init+0x2dc>)
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	43db      	mvns	r3, r3
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	4013      	ands	r3, r2
 80050a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80050b6:	4a26      	ldr	r2, [pc, #152]	; (8005150 <HAL_GPIO_Init+0x2dc>)
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80050bc:	4b24      	ldr	r3, [pc, #144]	; (8005150 <HAL_GPIO_Init+0x2dc>)
 80050be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	43db      	mvns	r3, r3
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	4013      	ands	r3, r2
 80050cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	4313      	orrs	r3, r2
 80050e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050e2:	4a1b      	ldr	r2, [pc, #108]	; (8005150 <HAL_GPIO_Init+0x2dc>)
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 80050ea:	4b19      	ldr	r3, [pc, #100]	; (8005150 <HAL_GPIO_Init+0x2dc>)
 80050ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	43db      	mvns	r3, r3
 80050f6:	693a      	ldr	r2, [r7, #16]
 80050f8:	4013      	ands	r3, r2
 80050fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d003      	beq.n	8005110 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	4313      	orrs	r3, r2
 800510e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005110:	4a0f      	ldr	r2, [pc, #60]	; (8005150 <HAL_GPIO_Init+0x2dc>)
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	3301      	adds	r3, #1
 800511c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	fa22 f303 	lsr.w	r3, r2, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	f47f aeab 	bne.w	8004e84 <HAL_GPIO_Init+0x10>
  }
}
 800512e:	bf00      	nop
 8005130:	bf00      	nop
 8005132:	371c      	adds	r7, #28
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr
 800513c:	40010000 	.word	0x40010000
 8005140:	48000400 	.word	0x48000400
 8005144:	48000800 	.word	0x48000800
 8005148:	48000c00 	.word	0x48000c00
 800514c:	48001000 	.word	0x48001000
 8005150:	58000800 	.word	0x58000800

08005154 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	460b      	mov	r3, r1
 800515e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	691a      	ldr	r2, [r3, #16]
 8005164:	887b      	ldrh	r3, [r7, #2]
 8005166:	4013      	ands	r3, r2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d002      	beq.n	8005172 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
 8005170:	e001      	b.n	8005176 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005172:	2300      	movs	r3, #0
 8005174:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005176:	7bfb      	ldrb	r3, [r7, #15]
}
 8005178:	4618      	mov	r0, r3
 800517a:	3714      	adds	r7, #20
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	460b      	mov	r3, r1
 800518e:	807b      	strh	r3, [r7, #2]
 8005190:	4613      	mov	r3, r2
 8005192:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005194:	787b      	ldrb	r3, [r7, #1]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d003      	beq.n	80051a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800519a:	887a      	ldrh	r2, [r7, #2]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80051a0:	e002      	b.n	80051a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80051a2:	887a      	ldrh	r2, [r7, #2]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	460b      	mov	r3, r1
 80051be:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80051c6:	887a      	ldrh	r2, [r7, #2]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	4013      	ands	r3, r2
 80051cc:	041a      	lsls	r2, r3, #16
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	43d9      	mvns	r1, r3
 80051d2:	887b      	ldrh	r3, [r7, #2]
 80051d4:	400b      	ands	r3, r1
 80051d6:	431a      	orrs	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	619a      	str	r2, [r3, #24]
}
 80051dc:	bf00      	nop
 80051de:	3714      	adds	r7, #20
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 80051ee:	4b0a      	ldr	r3, [pc, #40]	; (8005218 <HAL_HSEM_IRQHandler+0x30>)
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80051f4:	4b08      	ldr	r3, [pc, #32]	; (8005218 <HAL_HSEM_IRQHandler+0x30>)
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	43db      	mvns	r3, r3
 80051fc:	4906      	ldr	r1, [pc, #24]	; (8005218 <HAL_HSEM_IRQHandler+0x30>)
 80051fe:	4013      	ands	r3, r2
 8005200:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8005202:	4a05      	ldr	r2, [pc, #20]	; (8005218 <HAL_HSEM_IRQHandler+0x30>)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 f807 	bl	800521c <HAL_HSEM_FreeCallback>
}
 800520e:	bf00      	nop
 8005210:	3708      	adds	r7, #8
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	58001500 	.word	0x58001500

0800521c <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e081      	b.n	8005346 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f7fd ff88 	bl	800316c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2224      	movs	r2, #36	; 0x24
 8005260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f022 0201 	bic.w	r2, r2, #1
 8005272:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005280:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005290:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d107      	bne.n	80052aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689a      	ldr	r2, [r3, #8]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80052a6:	609a      	str	r2, [r3, #8]
 80052a8:	e006      	b.n	80052b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	689a      	ldr	r2, [r3, #8]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80052b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d104      	bne.n	80052ca <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	6812      	ldr	r2, [r2, #0]
 80052d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68da      	ldr	r2, [r3, #12]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	691a      	ldr	r2, [r3, #16]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	430a      	orrs	r2, r1
 8005306:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	69d9      	ldr	r1, [r3, #28]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a1a      	ldr	r2, [r3, #32]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0201 	orr.w	r2, r2, #1
 8005326:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2220      	movs	r2, #32
 8005332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
	...

08005350 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b088      	sub	sp, #32
 8005354:	af02      	add	r7, sp, #8
 8005356:	60f8      	str	r0, [r7, #12]
 8005358:	4608      	mov	r0, r1
 800535a:	4611      	mov	r1, r2
 800535c:	461a      	mov	r2, r3
 800535e:	4603      	mov	r3, r0
 8005360:	817b      	strh	r3, [r7, #10]
 8005362:	460b      	mov	r3, r1
 8005364:	813b      	strh	r3, [r7, #8]
 8005366:	4613      	mov	r3, r2
 8005368:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b20      	cmp	r3, #32
 8005374:	f040 80f9 	bne.w	800556a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d002      	beq.n	8005384 <HAL_I2C_Mem_Write+0x34>
 800537e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005380:	2b00      	cmp	r3, #0
 8005382:	d105      	bne.n	8005390 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f44f 7200 	mov.w	r2, #512	; 0x200
 800538a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e0ed      	b.n	800556c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005396:	2b01      	cmp	r3, #1
 8005398:	d101      	bne.n	800539e <HAL_I2C_Mem_Write+0x4e>
 800539a:	2302      	movs	r3, #2
 800539c:	e0e6      	b.n	800556c <HAL_I2C_Mem_Write+0x21c>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80053a6:	f7fe f9c7 	bl	8003738 <HAL_GetTick>
 80053aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	9300      	str	r3, [sp, #0]
 80053b0:	2319      	movs	r3, #25
 80053b2:	2201      	movs	r2, #1
 80053b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	f000 f955 	bl	8005668 <I2C_WaitOnFlagUntilTimeout>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e0d1      	b.n	800556c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2221      	movs	r2, #33	; 0x21
 80053cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2240      	movs	r2, #64	; 0x40
 80053d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6a3a      	ldr	r2, [r7, #32]
 80053e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80053e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2200      	movs	r2, #0
 80053ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80053f0:	88f8      	ldrh	r0, [r7, #6]
 80053f2:	893a      	ldrh	r2, [r7, #8]
 80053f4:	8979      	ldrh	r1, [r7, #10]
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	9301      	str	r3, [sp, #4]
 80053fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053fc:	9300      	str	r3, [sp, #0]
 80053fe:	4603      	mov	r3, r0
 8005400:	68f8      	ldr	r0, [r7, #12]
 8005402:	f000 f8b9 	bl	8005578 <I2C_RequestMemoryWrite>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d005      	beq.n	8005418 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e0a9      	b.n	800556c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800541c:	b29b      	uxth	r3, r3
 800541e:	2bff      	cmp	r3, #255	; 0xff
 8005420:	d90e      	bls.n	8005440 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	22ff      	movs	r2, #255	; 0xff
 8005426:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800542c:	b2da      	uxtb	r2, r3
 800542e:	8979      	ldrh	r1, [r7, #10]
 8005430:	2300      	movs	r3, #0
 8005432:	9300      	str	r3, [sp, #0]
 8005434:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f000 fa81 	bl	8005940 <I2C_TransferConfig>
 800543e:	e00f      	b.n	8005460 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005444:	b29a      	uxth	r2, r3
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800544e:	b2da      	uxtb	r2, r3
 8005450:	8979      	ldrh	r1, [r7, #10]
 8005452:	2300      	movs	r3, #0
 8005454:	9300      	str	r3, [sp, #0]
 8005456:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800545a:	68f8      	ldr	r0, [r7, #12]
 800545c:	f000 fa70 	bl	8005940 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005464:	68f8      	ldr	r0, [r7, #12]
 8005466:	f000 f93f 	bl	80056e8 <I2C_WaitOnTXISFlagUntilTimeout>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d001      	beq.n	8005474 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e07b      	b.n	800556c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	781a      	ldrb	r2, [r3, #0]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005484:	1c5a      	adds	r2, r3, #1
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800548e:	b29b      	uxth	r3, r3
 8005490:	3b01      	subs	r3, #1
 8005492:	b29a      	uxth	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800549c:	3b01      	subs	r3, #1
 800549e:	b29a      	uxth	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d034      	beq.n	8005518 <HAL_I2C_Mem_Write+0x1c8>
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d130      	bne.n	8005518 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054bc:	2200      	movs	r2, #0
 80054be:	2180      	movs	r1, #128	; 0x80
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f000 f8d1 	bl	8005668 <I2C_WaitOnFlagUntilTimeout>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d001      	beq.n	80054d0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e04d      	b.n	800556c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2bff      	cmp	r3, #255	; 0xff
 80054d8:	d90e      	bls.n	80054f8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	22ff      	movs	r2, #255	; 0xff
 80054de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054e4:	b2da      	uxtb	r2, r3
 80054e6:	8979      	ldrh	r1, [r7, #10]
 80054e8:	2300      	movs	r3, #0
 80054ea:	9300      	str	r3, [sp, #0]
 80054ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 fa25 	bl	8005940 <I2C_TransferConfig>
 80054f6:	e00f      	b.n	8005518 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005506:	b2da      	uxtb	r2, r3
 8005508:	8979      	ldrh	r1, [r7, #10]
 800550a:	2300      	movs	r3, #0
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005512:	68f8      	ldr	r0, [r7, #12]
 8005514:	f000 fa14 	bl	8005940 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800551c:	b29b      	uxth	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d19e      	bne.n	8005460 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f000 f91e 	bl	8005768 <I2C_WaitOnSTOPFlagUntilTimeout>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e01a      	b.n	800556c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2220      	movs	r2, #32
 800553c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	6859      	ldr	r1, [r3, #4]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	4b0a      	ldr	r3, [pc, #40]	; (8005574 <HAL_I2C_Mem_Write+0x224>)
 800554a:	400b      	ands	r3, r1
 800554c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2220      	movs	r2, #32
 8005552:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005566:	2300      	movs	r3, #0
 8005568:	e000      	b.n	800556c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800556a:	2302      	movs	r3, #2
  }
}
 800556c:	4618      	mov	r0, r3
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	fe00e800 	.word	0xfe00e800

08005578 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b086      	sub	sp, #24
 800557c:	af02      	add	r7, sp, #8
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	4608      	mov	r0, r1
 8005582:	4611      	mov	r1, r2
 8005584:	461a      	mov	r2, r3
 8005586:	4603      	mov	r3, r0
 8005588:	817b      	strh	r3, [r7, #10]
 800558a:	460b      	mov	r3, r1
 800558c:	813b      	strh	r3, [r7, #8]
 800558e:	4613      	mov	r3, r2
 8005590:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005592:	88fb      	ldrh	r3, [r7, #6]
 8005594:	b2da      	uxtb	r2, r3
 8005596:	8979      	ldrh	r1, [r7, #10]
 8005598:	4b20      	ldr	r3, [pc, #128]	; (800561c <I2C_RequestMemoryWrite+0xa4>)
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f000 f9cd 	bl	8005940 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055a6:	69fa      	ldr	r2, [r7, #28]
 80055a8:	69b9      	ldr	r1, [r7, #24]
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f000 f89c 	bl	80056e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e02c      	b.n	8005614 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80055ba:	88fb      	ldrh	r3, [r7, #6]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d105      	bne.n	80055cc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80055c0:	893b      	ldrh	r3, [r7, #8]
 80055c2:	b2da      	uxtb	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	629a      	str	r2, [r3, #40]	; 0x28
 80055ca:	e015      	b.n	80055f8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80055cc:	893b      	ldrh	r3, [r7, #8]
 80055ce:	0a1b      	lsrs	r3, r3, #8
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	b2da      	uxtb	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055da:	69fa      	ldr	r2, [r7, #28]
 80055dc:	69b9      	ldr	r1, [r7, #24]
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 f882 	bl	80056e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e012      	b.n	8005614 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80055ee:	893b      	ldrh	r3, [r7, #8]
 80055f0:	b2da      	uxtb	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	2200      	movs	r2, #0
 8005600:	2180      	movs	r1, #128	; 0x80
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f000 f830 	bl	8005668 <I2C_WaitOnFlagUntilTimeout>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d001      	beq.n	8005612 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e000      	b.n	8005614 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	80002000 	.word	0x80002000

08005620 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	f003 0302 	and.w	r3, r3, #2
 8005632:	2b02      	cmp	r3, #2
 8005634:	d103      	bne.n	800563e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2200      	movs	r2, #0
 800563c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	f003 0301 	and.w	r3, r3, #1
 8005648:	2b01      	cmp	r3, #1
 800564a:	d007      	beq.n	800565c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	699a      	ldr	r2, [r3, #24]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0201 	orr.w	r2, r2, #1
 800565a:	619a      	str	r2, [r3, #24]
  }
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	603b      	str	r3, [r7, #0]
 8005674:	4613      	mov	r3, r2
 8005676:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005678:	e022      	b.n	80056c0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005680:	d01e      	beq.n	80056c0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005682:	f7fe f859 	bl	8003738 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d302      	bcc.n	8005698 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d113      	bne.n	80056c0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800569c:	f043 0220 	orr.w	r2, r3, #32
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2220      	movs	r2, #32
 80056a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e00f      	b.n	80056e0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699a      	ldr	r2, [r3, #24]
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	4013      	ands	r3, r2
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	bf0c      	ite	eq
 80056d0:	2301      	moveq	r3, #1
 80056d2:	2300      	movne	r3, #0
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	461a      	mov	r2, r3
 80056d8:	79fb      	ldrb	r3, [r7, #7]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d0cd      	beq.n	800567a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80056f4:	e02c      	b.n	8005750 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	68b9      	ldr	r1, [r7, #8]
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f000 f870 	bl	80057e0 <I2C_IsErrorOccurred>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e02a      	b.n	8005760 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005710:	d01e      	beq.n	8005750 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005712:	f7fe f811 	bl	8003738 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	429a      	cmp	r2, r3
 8005720:	d302      	bcc.n	8005728 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d113      	bne.n	8005750 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800572c:	f043 0220 	orr.w	r2, r3, #32
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2220      	movs	r2, #32
 8005738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e007      	b.n	8005760 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b02      	cmp	r3, #2
 800575c:	d1cb      	bne.n	80056f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3710      	adds	r7, #16
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005774:	e028      	b.n	80057c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	68b9      	ldr	r1, [r7, #8]
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 f830 	bl	80057e0 <I2C_IsErrorOccurred>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d001      	beq.n	800578a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e026      	b.n	80057d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800578a:	f7fd ffd5 	bl	8003738 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	68ba      	ldr	r2, [r7, #8]
 8005796:	429a      	cmp	r2, r3
 8005798:	d302      	bcc.n	80057a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d113      	bne.n	80057c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057a4:	f043 0220 	orr.w	r2, r3, #32
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2220      	movs	r2, #32
 80057b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e007      	b.n	80057d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	699b      	ldr	r3, [r3, #24]
 80057ce:	f003 0320 	and.w	r3, r3, #32
 80057d2:	2b20      	cmp	r3, #32
 80057d4:	d1cf      	bne.n	8005776 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3710      	adds	r7, #16
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b088      	sub	sp, #32
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057ec:	2300      	movs	r3, #0
 80057ee:	77fb      	strb	r3, [r7, #31]
  uint32_t itflag   = hi2c->Instance->ISR;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	617b      	str	r3, [r7, #20]
  uint32_t error_code = 0;
 80057f8:	2300      	movs	r3, #0
 80057fa:	61bb      	str	r3, [r7, #24]

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	f003 0310 	and.w	r3, r3, #16
 8005802:	2b00      	cmp	r3, #0
 8005804:	d040      	beq.n	8005888 <I2C_IsErrorOccurred+0xa8>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005810:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005814:	d01d      	beq.n	8005852 <I2C_IsErrorOccurred+0x72>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685a      	ldr	r2, [r3, #4]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005824:	605a      	str	r2, [r3, #4]
    }

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005826:	e014      	b.n	8005852 <I2C_IsErrorOccurred+0x72>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582e:	d010      	beq.n	8005852 <I2C_IsErrorOccurred+0x72>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005830:	f7fd ff82 	bl	8003738 <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	429a      	cmp	r2, r3
 800583e:	d302      	bcc.n	8005846 <I2C_IsErrorOccurred+0x66>
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d105      	bne.n	8005852 <I2C_IsErrorOccurred+0x72>
        {
          error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	f043 0320 	orr.w	r3, r3, #32
 800584c:	61bb      	str	r3, [r7, #24]

          status = HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	77fb      	strb	r3, [r7, #31]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	f003 0320 	and.w	r3, r3, #32
 800585c:	2b20      	cmp	r3, #32
 800585e:	d002      	beq.n	8005866 <I2C_IsErrorOccurred+0x86>
 8005860:	7ffb      	ldrb	r3, [r7, #31]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d0e0      	beq.n	8005828 <I2C_IsErrorOccurred+0x48>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005866:	7ffb      	ldrb	r3, [r7, #31]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d103      	bne.n	8005874 <I2C_IsErrorOccurred+0x94>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2220      	movs	r2, #32
 8005872:	61da      	str	r2, [r3, #28]
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2210      	movs	r2, #16
 800587a:	61da      	str	r2, [r3, #28]

    error_code |= HAL_I2C_ERROR_AF;
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	f043 0304 	orr.w	r3, r3, #4
 8005882:	61bb      	str	r3, [r7, #24]

    status = HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	77fb      	strb	r3, [r7, #31]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	617b      	str	r3, [r7, #20]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <I2C_IsErrorOccurred+0xd0>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	f043 0301 	orr.w	r3, r3, #1
 80058a0:	61bb      	str	r3, [r7, #24]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058aa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00a      	beq.n	80058d0 <I2C_IsErrorOccurred+0xf0>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	f043 0308 	orr.w	r3, r3, #8
 80058c0:	61bb      	str	r3, [r7, #24]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80058ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	77fb      	strb	r3, [r7, #31]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00a      	beq.n	80058f0 <I2C_IsErrorOccurred+0x110>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	f043 0302 	orr.w	r3, r3, #2
 80058e0:	61bb      	str	r3, [r7, #24]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	77fb      	strb	r3, [r7, #31]
  }

  if (status != HAL_OK)
 80058f0:	7ffb      	ldrb	r3, [r7, #31]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d01c      	beq.n	8005930 <I2C_IsErrorOccurred+0x150>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f7ff fe92 	bl	8005620 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	6859      	ldr	r1, [r3, #4]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	4b0d      	ldr	r3, [pc, #52]	; (800593c <I2C_IsErrorOccurred+0x15c>)
 8005908:	400b      	ands	r3, r1
 800590a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	431a      	orrs	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2220      	movs	r2, #32
 800591c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005930:	7ffb      	ldrb	r3, [r7, #31]
}
 8005932:	4618      	mov	r0, r3
 8005934:	3720      	adds	r7, #32
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	fe00e800 	.word	0xfe00e800

08005940 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005940:	b480      	push	{r7}
 8005942:	b087      	sub	sp, #28
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	607b      	str	r3, [r7, #4]
 800594a:	460b      	mov	r3, r1
 800594c:	817b      	strh	r3, [r7, #10]
 800594e:	4613      	mov	r3, r2
 8005950:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005952:	897b      	ldrh	r3, [r7, #10]
 8005954:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005958:	7a7b      	ldrb	r3, [r7, #9]
 800595a:	041b      	lsls	r3, r3, #16
 800595c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005960:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005966:	6a3b      	ldr	r3, [r7, #32]
 8005968:	4313      	orrs	r3, r2
 800596a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800596e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	685a      	ldr	r2, [r3, #4]
 8005976:	6a3b      	ldr	r3, [r7, #32]
 8005978:	0d5b      	lsrs	r3, r3, #21
 800597a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800597e:	4b08      	ldr	r3, [pc, #32]	; (80059a0 <I2C_TransferConfig+0x60>)
 8005980:	430b      	orrs	r3, r1
 8005982:	43db      	mvns	r3, r3
 8005984:	ea02 0103 	and.w	r1, r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	697a      	ldr	r2, [r7, #20]
 800598e:	430a      	orrs	r2, r1
 8005990:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005992:	bf00      	nop
 8005994:	371c      	adds	r7, #28
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop
 80059a0:	03ff63ff 	.word	0x03ff63ff

080059a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2b20      	cmp	r3, #32
 80059b8:	d138      	bne.n	8005a2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d101      	bne.n	80059c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80059c4:	2302      	movs	r3, #2
 80059c6:	e032      	b.n	8005a2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2224      	movs	r2, #36	; 0x24
 80059d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f022 0201 	bic.w	r2, r2, #1
 80059e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6819      	ldr	r1, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	683a      	ldr	r2, [r7, #0]
 8005a04:	430a      	orrs	r2, r1
 8005a06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f042 0201 	orr.w	r2, r2, #1
 8005a16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2220      	movs	r2, #32
 8005a1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	e000      	b.n	8005a2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005a2c:	2302      	movs	r3, #2
  }
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	370c      	adds	r7, #12
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b085      	sub	sp, #20
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
 8005a42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	d139      	bne.n	8005ac4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d101      	bne.n	8005a5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005a5a:	2302      	movs	r3, #2
 8005a5c:	e033      	b.n	8005ac6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2201      	movs	r2, #1
 8005a62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2224      	movs	r2, #36	; 0x24
 8005a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f022 0201 	bic.w	r2, r2, #1
 8005a7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005a8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	021b      	lsls	r3, r3, #8
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f042 0201 	orr.w	r2, r2, #1
 8005aae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	e000      	b.n	8005ac6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005ac4:	2302      	movs	r3, #2
  }
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
	...

08005ad4 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8005adc:	2300      	movs	r3, #0
 8005ade:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d01e      	beq.n	8005b24 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8005ae6:	4b13      	ldr	r3, [pc, #76]	; (8005b34 <HAL_IPCC_Init+0x60>)
 8005ae8:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d102      	bne.n	8005afc <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7fd fb80 	bl	80031fc <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8005afc:	68b8      	ldr	r0, [r7, #8]
 8005afe:	f000 f85b 	bl	8005bb8 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 f82c 	bl	8005b6c <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8005b22:	e001      	b.n	8005b28 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8005b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	58000c00 	.word	0x58000c00

08005b38 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b085      	sub	sp, #20
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	4613      	mov	r3, r2
 8005b44:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8005b46:	bf00      	nop
 8005b48:	3714      	adds	r7, #20
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr

08005b52 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005b52:	b480      	push	{r7}
 8005b54:	b085      	sub	sp, #20
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	60f8      	str	r0, [r7, #12]
 8005b5a:	60b9      	str	r1, [r7, #8]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8005b60:	bf00      	nop
 8005b62:	3714      	adds	r7, #20
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005b74:	2300      	movs	r3, #0
 8005b76:	60fb      	str	r3, [r7, #12]
 8005b78:	e00f      	b.n	8005b9a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	4a0b      	ldr	r2, [pc, #44]	; (8005bb0 <IPCC_SetDefaultCallbacks+0x44>)
 8005b84:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	3306      	adds	r3, #6
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	4413      	add	r3, r2
 8005b90:	4a08      	ldr	r2, [pc, #32]	; (8005bb4 <IPCC_SetDefaultCallbacks+0x48>)
 8005b92:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	3301      	adds	r3, #1
 8005b98:	60fb      	str	r3, [r7, #12]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2b05      	cmp	r3, #5
 8005b9e:	d9ec      	bls.n	8005b7a <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8005ba0:	bf00      	nop
 8005ba2:	bf00      	nop
 8005ba4:	3714      	adds	r7, #20
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop
 8005bb0:	08005b39 	.word	0x08005b39
 8005bb4:	08005b53 	.word	0x08005b53

08005bb8 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8005bcc:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	223f      	movs	r2, #63	; 0x3f
 8005bd2:	609a      	str	r2, [r3, #8]
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005be0:	b480      	push	{r7}
 8005be2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005be4:	4b05      	ldr	r3, [pc, #20]	; (8005bfc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a04      	ldr	r2, [pc, #16]	; (8005bfc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bee:	6013      	str	r3, [r2, #0]
}
 8005bf0:	bf00      	nop
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	58000400 	.word	0x58000400

08005c00 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005c00:	b480      	push	{r7}
 8005c02:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005c04:	4b04      	ldr	r3, [pc, #16]	; (8005c18 <HAL_PWREx_GetVoltageRange+0x18>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	58000400 	.word	0x58000400

08005c1c <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005c20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c2e:	d101      	bne.n	8005c34 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005c30:	2301      	movs	r3, #1
 8005c32:	e000      	b.n	8005c36 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <LL_RCC_HSE_Enable>:
{
 8005c40:	b480      	push	{r7}
 8005c42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005c44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c52:	6013      	str	r3, [r2, #0]
}
 8005c54:	bf00      	nop
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <LL_RCC_HSE_Disable>:
{
 8005c5e:	b480      	push	{r7}
 8005c60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005c62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c70:	6013      	str	r3, [r2, #0]
}
 8005c72:	bf00      	nop
 8005c74:	46bd      	mov	sp, r7
 8005c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7a:	4770      	bx	lr

08005c7c <LL_RCC_HSE_IsReady>:
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005c8e:	d101      	bne.n	8005c94 <LL_RCC_HSE_IsReady+0x18>
 8005c90:	2301      	movs	r3, #1
 8005c92:	e000      	b.n	8005c96 <LL_RCC_HSE_IsReady+0x1a>
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <LL_RCC_HSI_Enable>:
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005ca4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cb2:	6013      	str	r3, [r2, #0]
}
 8005cb4:	bf00      	nop
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <LL_RCC_HSI_Disable>:
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005cc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ccc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cd0:	6013      	str	r3, [r2, #0]
}
 8005cd2:	bf00      	nop
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <LL_RCC_HSI_IsReady>:
{
 8005cdc:	b480      	push	{r7}
 8005cde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005ce0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cee:	d101      	bne.n	8005cf4 <LL_RCC_HSI_IsReady+0x18>
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e000      	b.n	8005cf6 <LL_RCC_HSI_IsReady+0x1a>
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005d08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	061b      	lsls	r3, r3, #24
 8005d16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	604b      	str	r3, [r1, #4]
}
 8005d1e:	bf00      	nop
 8005d20:	370c      	adds	r7, #12
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr

08005d2a <LL_RCC_HSI48_Enable>:
{
 8005d2a:	b480      	push	{r7}
 8005d2c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005d2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d3a:	f043 0301 	orr.w	r3, r3, #1
 8005d3e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005d42:	bf00      	nop
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <LL_RCC_HSI48_Disable>:
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d5c:	f023 0301 	bic.w	r3, r3, #1
 8005d60:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005d64:	bf00      	nop
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <LL_RCC_HSI48_IsReady>:
{
 8005d6e:	b480      	push	{r7}
 8005d70:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d7a:	f003 0302 	and.w	r3, r3, #2
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d101      	bne.n	8005d86 <LL_RCC_HSI48_IsReady+0x18>
 8005d82:	2301      	movs	r3, #1
 8005d84:	e000      	b.n	8005d88 <LL_RCC_HSI48_IsReady+0x1a>
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr

08005d92 <LL_RCC_LSE_Enable>:
{
 8005d92:	b480      	push	{r7}
 8005d94:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005d96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d9e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005da2:	f043 0301 	orr.w	r3, r3, #1
 8005da6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005daa:	bf00      	nop
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <LL_RCC_LSE_Disable>:
{
 8005db4:	b480      	push	{r7}
 8005db6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005db8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dc0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dc4:	f023 0301 	bic.w	r3, r3, #1
 8005dc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005dcc:	bf00      	nop
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr

08005dd6 <LL_RCC_LSE_EnableBypass>:
{
 8005dd6:	b480      	push	{r7}
 8005dd8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005dda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005de2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005de6:	f043 0304 	orr.w	r3, r3, #4
 8005dea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005dee:	bf00      	nop
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <LL_RCC_LSE_DisableBypass>:
{
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005dfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e08:	f023 0304 	bic.w	r3, r3, #4
 8005e0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005e10:	bf00      	nop
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <LL_RCC_LSE_IsReady>:
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005e1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e26:	f003 0302 	and.w	r3, r3, #2
 8005e2a:	2b02      	cmp	r3, #2
 8005e2c:	d101      	bne.n	8005e32 <LL_RCC_LSE_IsReady+0x18>
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e000      	b.n	8005e34 <LL_RCC_LSE_IsReady+0x1a>
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr

08005e3e <LL_RCC_LSI1_Enable>:
{
 8005e3e:	b480      	push	{r7}
 8005e40:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005e42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e4e:	f043 0301 	orr.w	r3, r3, #1
 8005e52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005e56:	bf00      	nop
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <LL_RCC_LSI1_Disable>:
{
 8005e60:	b480      	push	{r7}
 8005e62:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e70:	f023 0301 	bic.w	r3, r3, #1
 8005e74:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005e78:	bf00      	nop
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <LL_RCC_LSI1_IsReady>:
{
 8005e82:	b480      	push	{r7}
 8005e84:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005e86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e8e:	f003 0302 	and.w	r3, r3, #2
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d101      	bne.n	8005e9a <LL_RCC_LSI1_IsReady+0x18>
 8005e96:	2301      	movs	r3, #1
 8005e98:	e000      	b.n	8005e9c <LL_RCC_LSI1_IsReady+0x1a>
 8005e9a:	2300      	movs	r3, #0
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr

08005ea6 <LL_RCC_LSI2_Enable>:
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005eaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005eb2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005eb6:	f043 0304 	orr.w	r3, r3, #4
 8005eba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005ebe:	bf00      	nop
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <LL_RCC_LSI2_Disable>:
{
 8005ec8:	b480      	push	{r7}
 8005eca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005ecc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ed4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ed8:	f023 0304 	bic.w	r3, r3, #4
 8005edc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005ee0:	bf00      	nop
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <LL_RCC_LSI2_IsReady>:
{
 8005eea:	b480      	push	{r7}
 8005eec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005eee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ef6:	f003 0308 	and.w	r3, r3, #8
 8005efa:	2b08      	cmp	r3, #8
 8005efc:	d101      	bne.n	8005f02 <LL_RCC_LSI2_IsReady+0x18>
 8005efe:	2301      	movs	r3, #1
 8005f00:	e000      	b.n	8005f04 <LL_RCC_LSI2_IsReady+0x1a>
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr

08005f0e <LL_RCC_LSI2_SetTrimming>:
{
 8005f0e:	b480      	push	{r7}
 8005f10:	b083      	sub	sp, #12
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005f16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f1e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	021b      	lsls	r3, r3, #8
 8005f26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <LL_RCC_MSI_Enable>:
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005f40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f4a:	f043 0301 	orr.w	r3, r3, #1
 8005f4e:	6013      	str	r3, [r2, #0]
}
 8005f50:	bf00      	nop
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr

08005f5a <LL_RCC_MSI_Disable>:
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005f5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f68:	f023 0301 	bic.w	r3, r3, #1
 8005f6c:	6013      	str	r3, [r2, #0]
}
 8005f6e:	bf00      	nop
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <LL_RCC_MSI_IsReady>:
{
 8005f78:	b480      	push	{r7}
 8005f7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005f7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d101      	bne.n	8005f8e <LL_RCC_MSI_IsReady+0x16>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e000      	b.n	8005f90 <LL_RCC_MSI_IsReady+0x18>
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr

08005f9a <LL_RCC_MSI_SetRange>:
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b083      	sub	sp, #12
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005fa2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	600b      	str	r3, [r1, #0]
}
 8005fb6:	bf00      	nop
 8005fb8:	370c      	adds	r7, #12
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr

08005fc2 <LL_RCC_MSI_GetRange>:
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b083      	sub	sp, #12
 8005fc6:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005fd2:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2bb0      	cmp	r3, #176	; 0xb0
 8005fd8:	d901      	bls.n	8005fde <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8005fda:	23b0      	movs	r3, #176	; 0xb0
 8005fdc:	607b      	str	r3, [r7, #4]
  return msiRange;
 8005fde:	687b      	ldr	r3, [r7, #4]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <LL_RCC_MSI_SetCalibTrimming>:
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005ff4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	021b      	lsls	r3, r3, #8
 8006002:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006006:	4313      	orrs	r3, r2
 8006008:	604b      	str	r3, [r1, #4]
}
 800600a:	bf00      	nop
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr

08006016 <LL_RCC_SetSysClkSource>:
{
 8006016:	b480      	push	{r7}
 8006018:	b083      	sub	sp, #12
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800601e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f023 0203 	bic.w	r2, r3, #3
 8006028:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4313      	orrs	r3, r2
 8006030:	608b      	str	r3, [r1, #8]
}
 8006032:	bf00      	nop
 8006034:	370c      	adds	r7, #12
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr

0800603e <LL_RCC_GetSysClkSource>:
{
 800603e:	b480      	push	{r7}
 8006040:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006042:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f003 030c 	and.w	r3, r3, #12
}
 800604c:	4618      	mov	r0, r3
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr

08006056 <LL_RCC_SetAHBPrescaler>:
{
 8006056:	b480      	push	{r7}
 8006058:	b083      	sub	sp, #12
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800605e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006068:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4313      	orrs	r3, r2
 8006070:	608b      	str	r3, [r1, #8]
}
 8006072:	bf00      	nop
 8006074:	370c      	adds	r7, #12
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr

0800607e <LL_C2_RCC_SetAHBPrescaler>:
{
 800607e:	b480      	push	{r7}
 8006080:	b083      	sub	sp, #12
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8006086:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800608a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800608e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006092:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4313      	orrs	r3, r2
 800609a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800609e:	bf00      	nop
 80060a0:	370c      	adds	r7, #12
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr

080060aa <LL_RCC_SetAHB4Prescaler>:
{
 80060aa:	b480      	push	{r7}
 80060ac:	b083      	sub	sp, #12
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80060b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80060ba:	f023 020f 	bic.w	r2, r3, #15
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	091b      	lsrs	r3, r3, #4
 80060c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060c6:	4313      	orrs	r3, r2
 80060c8:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <LL_RCC_SetAPB1Prescaler>:
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80060e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80060ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	608b      	str	r3, [r1, #8]
}
 80060f4:	bf00      	nop
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <LL_RCC_SetAPB2Prescaler>:
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006108:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006112:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4313      	orrs	r3, r2
 800611a:	608b      	str	r3, [r1, #8]
}
 800611c:	bf00      	nop
 800611e:	370c      	adds	r7, #12
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <LL_RCC_GetAHBPrescaler>:
{
 8006128:	b480      	push	{r7}
 800612a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800612c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006136:	4618      	mov	r0, r3
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <LL_RCC_GetAHB4Prescaler>:
{
 8006140:	b480      	push	{r7}
 8006142:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006144:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006148:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800614c:	011b      	lsls	r3, r3, #4
 800614e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006152:	4618      	mov	r0, r3
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <LL_RCC_GetAPB1Prescaler>:
{
 800615c:	b480      	push	{r7}
 800615e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006160:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800616a:	4618      	mov	r0, r3
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <LL_RCC_GetAPB2Prescaler>:
{
 8006174:	b480      	push	{r7}
 8006176:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006178:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006182:	4618      	mov	r0, r3
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <LL_RCC_PLL_Enable>:
{
 800618c:	b480      	push	{r7}
 800618e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800619a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800619e:	6013      	str	r3, [r2, #0]
}
 80061a0:	bf00      	nop
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr

080061aa <LL_RCC_PLL_Disable>:
{
 80061aa:	b480      	push	{r7}
 80061ac:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80061ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80061b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80061bc:	6013      	str	r3, [r2, #0]
}
 80061be:	bf00      	nop
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <LL_RCC_PLL_IsReady>:
{
 80061c8:	b480      	push	{r7}
 80061ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80061cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80061da:	d101      	bne.n	80061e0 <LL_RCC_PLL_IsReady+0x18>
 80061dc:	2301      	movs	r3, #1
 80061de:	e000      	b.n	80061e2 <LL_RCC_PLL_IsReady+0x1a>
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <LL_RCC_PLL_GetN>:
{
 80061ec:	b480      	push	{r7}
 80061ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80061f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	0a1b      	lsrs	r3, r3, #8
 80061f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr

08006206 <LL_RCC_PLL_GetR>:
{
 8006206:	b480      	push	{r7}
 8006208:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800620a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8006214:	4618      	mov	r0, r3
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr

0800621e <LL_RCC_PLL_GetDivider>:
{
 800621e:	b480      	push	{r7}
 8006220:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006222:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800622c:	4618      	mov	r0, r3
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr

08006236 <LL_RCC_PLL_GetMainSource>:
{
 8006236:	b480      	push	{r7}
 8006238:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800623a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	f003 0303 	and.w	r3, r3, #3
}
 8006244:	4618      	mov	r0, r3
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr

0800624e <LL_RCC_IsActiveFlag_HPRE>:
{
 800624e:	b480      	push	{r7}
 8006250:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006252:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800625c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006260:	d101      	bne.n	8006266 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006262:	2301      	movs	r3, #1
 8006264:	e000      	b.n	8006268 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr

08006272 <LL_RCC_IsActiveFlag_C2HPRE>:
{
 8006272:	b480      	push	{r7}
 8006274:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006276:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800627a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800627e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006282:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006286:	d101      	bne.n	800628c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8006288:	2301      	movs	r3, #1
 800628a:	e000      	b.n	800628e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 8006298:	b480      	push	{r7}
 800629a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800629c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062a0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80062a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062ac:	d101      	bne.n	80062b2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80062ae:	2301      	movs	r3, #1
 80062b0:	e000      	b.n	80062b4 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr

080062be <LL_RCC_IsActiveFlag_PPRE1>:
{
 80062be:	b480      	push	{r7}
 80062c0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80062c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80062d0:	d101      	bne.n	80062d6 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e000      	b.n	80062d8 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr

080062e2 <LL_RCC_IsActiveFlag_PPRE2>:
{
 80062e2:	b480      	push	{r7}
 80062e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80062e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062f0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80062f4:	d101      	bne.n	80062fa <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80062f6:	2301      	movs	r3, #1
 80062f8:	e000      	b.n	80062fc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
	...

08006308 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006308:	b590      	push	{r4, r7, lr}
 800630a:	b08d      	sub	sp, #52	; 0x34
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d101      	bne.n	800631a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e37f      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0320 	and.w	r3, r3, #32
 8006322:	2b00      	cmp	r3, #0
 8006324:	f000 8092 	beq.w	800644c <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006328:	f7ff fe89 	bl	800603e <LL_RCC_GetSysClkSource>
 800632c:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800632e:	f7ff ff82 	bl	8006236 <LL_RCC_PLL_GetMainSource>
 8006332:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006336:	2b00      	cmp	r3, #0
 8006338:	d005      	beq.n	8006346 <HAL_RCC_OscConfig+0x3e>
 800633a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800633c:	2b0c      	cmp	r3, #12
 800633e:	d14c      	bne.n	80063da <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8006340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006342:	2b01      	cmp	r3, #1
 8006344:	d149      	bne.n	80063da <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006346:	f7ff fe17 	bl	8005f78 <LL_RCC_MSI_IsReady>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d005      	beq.n	800635c <HAL_RCC_OscConfig+0x54>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	69db      	ldr	r3, [r3, #28]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d101      	bne.n	800635c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e35e      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8006360:	f7ff fe2f 	bl	8005fc2 <LL_RCC_MSI_GetRange>
 8006364:	4603      	mov	r3, r0
 8006366:	429c      	cmp	r4, r3
 8006368:	d914      	bls.n	8006394 <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636e:	4618      	mov	r0, r3
 8006370:	f000 fd44 	bl	8006dfc <RCC_SetFlashLatencyFromMSIRange>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d001      	beq.n	800637e <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e34d      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006382:	4618      	mov	r0, r3
 8006384:	f7ff fe09 	bl	8005f9a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	4618      	mov	r0, r3
 800638e:	f7ff fe2d 	bl	8005fec <LL_RCC_MSI_SetCalibTrimming>
 8006392:	e013      	b.n	80063bc <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006398:	4618      	mov	r0, r3
 800639a:	f7ff fdfe 	bl	8005f9a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a1b      	ldr	r3, [r3, #32]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f7ff fe22 	bl	8005fec <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ac:	4618      	mov	r0, r3
 80063ae:	f000 fd25 	bl	8006dfc <RCC_SetFlashLatencyFromMSIRange>
 80063b2:	4603      	mov	r3, r0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d001      	beq.n	80063bc <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e32e      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80063bc:	f000 fcde 	bl	8006d7c <HAL_RCC_GetHCLKFreq>
 80063c0:	4603      	mov	r3, r0
 80063c2:	4aa5      	ldr	r2, [pc, #660]	; (8006658 <HAL_RCC_OscConfig+0x350>)
 80063c4:	6013      	str	r3, [r2, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80063c6:	4ba5      	ldr	r3, [pc, #660]	; (800665c <HAL_RCC_OscConfig+0x354>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7fd f966 	bl	800369c <HAL_InitTick>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d039      	beq.n	800644a <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e31f      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d01e      	beq.n	8006420 <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80063e2:	f7ff fdab 	bl	8005f3c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80063e6:	f7fd f9a7 	bl	8003738 <HAL_GetTick>
 80063ea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80063ec:	e008      	b.n	8006400 <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80063ee:	f7fd f9a3 	bl	8003738 <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d901      	bls.n	8006400 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e30c      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006400:	f7ff fdba 	bl	8005f78 <LL_RCC_MSI_IsReady>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d0f1      	beq.n	80063ee <HAL_RCC_OscConfig+0xe6>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640e:	4618      	mov	r0, r3
 8006410:	f7ff fdc3 	bl	8005f9a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6a1b      	ldr	r3, [r3, #32]
 8006418:	4618      	mov	r0, r3
 800641a:	f7ff fde7 	bl	8005fec <LL_RCC_MSI_SetCalibTrimming>
 800641e:	e015      	b.n	800644c <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006420:	f7ff fd9b 	bl	8005f5a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006424:	f7fd f988 	bl	8003738 <HAL_GetTick>
 8006428:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800642a:	e008      	b.n	800643e <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800642c:	f7fd f984 	bl	8003738 <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	2b02      	cmp	r3, #2
 8006438:	d901      	bls.n	800643e <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e2ed      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_MSI_IsReady() != 0U)
 800643e:	f7ff fd9b 	bl	8005f78 <LL_RCC_MSI_IsReady>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1f1      	bne.n	800642c <HAL_RCC_OscConfig+0x124>
 8006448:	e000      	b.n	800644c <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800644a:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 0301 	and.w	r3, r3, #1
 8006454:	2b00      	cmp	r3, #0
 8006456:	d04e      	beq.n	80064f6 <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006458:	f7ff fdf1 	bl	800603e <LL_RCC_GetSysClkSource>
 800645c:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800645e:	f7ff feea 	bl	8006236 <LL_RCC_PLL_GetMainSource>
 8006462:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006464:	6a3b      	ldr	r3, [r7, #32]
 8006466:	2b08      	cmp	r3, #8
 8006468:	d005      	beq.n	8006476 <HAL_RCC_OscConfig+0x16e>
 800646a:	6a3b      	ldr	r3, [r7, #32]
 800646c:	2b0c      	cmp	r3, #12
 800646e:	d10d      	bne.n	800648c <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	2b03      	cmp	r3, #3
 8006474:	d10a      	bne.n	800648c <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006476:	f7ff fc01 	bl	8005c7c <LL_RCC_HSE_IsReady>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d039      	beq.n	80064f4 <HAL_RCC_OscConfig+0x1ec>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d135      	bne.n	80064f4 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e2c6      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006494:	d102      	bne.n	800649c <HAL_RCC_OscConfig+0x194>
 8006496:	f7ff fbd3 	bl	8005c40 <LL_RCC_HSE_Enable>
 800649a:	e001      	b.n	80064a0 <HAL_RCC_OscConfig+0x198>
 800649c:	f7ff fbdf 	bl	8005c5e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d012      	beq.n	80064ce <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064a8:	f7fd f946 	bl	8003738 <HAL_GetTick>
 80064ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80064ae:	e008      	b.n	80064c2 <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064b0:	f7fd f942 	bl	8003738 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b64      	cmp	r3, #100	; 0x64
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e2ab      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSE_IsReady() == 0U)
 80064c2:	f7ff fbdb 	bl	8005c7c <LL_RCC_HSE_IsReady>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d0f1      	beq.n	80064b0 <HAL_RCC_OscConfig+0x1a8>
 80064cc:	e013      	b.n	80064f6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064ce:	f7fd f933 	bl	8003738 <HAL_GetTick>
 80064d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80064d4:	e008      	b.n	80064e8 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064d6:	f7fd f92f 	bl	8003738 <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	2b64      	cmp	r3, #100	; 0x64
 80064e2:	d901      	bls.n	80064e8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80064e4:	2303      	movs	r3, #3
 80064e6:	e298      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSE_IsReady() != 0U)
 80064e8:	f7ff fbc8 	bl	8005c7c <LL_RCC_HSE_IsReady>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1f1      	bne.n	80064d6 <HAL_RCC_OscConfig+0x1ce>
 80064f2:	e000      	b.n	80064f6 <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064f4:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0302 	and.w	r3, r3, #2
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d051      	beq.n	80065a6 <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006502:	f7ff fd9c 	bl	800603e <LL_RCC_GetSysClkSource>
 8006506:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006508:	f7ff fe95 	bl	8006236 <LL_RCC_PLL_GetMainSource>
 800650c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	2b04      	cmp	r3, #4
 8006512:	d005      	beq.n	8006520 <HAL_RCC_OscConfig+0x218>
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	2b0c      	cmp	r3, #12
 8006518:	d113      	bne.n	8006542 <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	2b02      	cmp	r3, #2
 800651e:	d110      	bne.n	8006542 <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006520:	f7ff fbdc 	bl	8005cdc <LL_RCC_HSI_IsReady>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d005      	beq.n	8006536 <HAL_RCC_OscConfig+0x22e>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e271      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	4618      	mov	r0, r3
 800653c:	f7ff fbe0 	bl	8005d00 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006540:	e031      	b.n	80065a6 <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d019      	beq.n	800657e <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800654a:	f7ff fba9 	bl	8005ca0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800654e:	f7fd f8f3 	bl	8003738 <HAL_GetTick>
 8006552:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006554:	e008      	b.n	8006568 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006556:	f7fd f8ef 	bl	8003738 <HAL_GetTick>
 800655a:	4602      	mov	r2, r0
 800655c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	2b02      	cmp	r3, #2
 8006562:	d901      	bls.n	8006568 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	e258      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006568:	f7ff fbb8 	bl	8005cdc <LL_RCC_HSI_IsReady>
 800656c:	4603      	mov	r3, r0
 800656e:	2b00      	cmp	r3, #0
 8006570:	d0f1      	beq.n	8006556 <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	4618      	mov	r0, r3
 8006578:	f7ff fbc2 	bl	8005d00 <LL_RCC_HSI_SetCalibTrimming>
 800657c:	e013      	b.n	80065a6 <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800657e:	f7ff fb9e 	bl	8005cbe <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006582:	f7fd f8d9 	bl	8003738 <HAL_GetTick>
 8006586:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006588:	e008      	b.n	800659c <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800658a:	f7fd f8d5 	bl	8003738 <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	2b02      	cmp	r3, #2
 8006596:	d901      	bls.n	800659c <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e23e      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSI_IsReady() != 0U)
 800659c:	f7ff fb9e 	bl	8005cdc <LL_RCC_HSI_IsReady>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1f1      	bne.n	800658a <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d106      	bne.n	80065c0 <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f000 80a4 	beq.w	8006708 <HAL_RCC_OscConfig+0x400>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d077      	beq.n	80066b8 <HAL_RCC_OscConfig+0x3b0>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0310 	and.w	r3, r3, #16
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d04b      	beq.n	800666c <HAL_RCC_OscConfig+0x364>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80065d4:	f7ff fc55 	bl	8005e82 <LL_RCC_LSI1_IsReady>
 80065d8:	4603      	mov	r3, r0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d113      	bne.n	8006606 <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80065de:	f7ff fc2e 	bl	8005e3e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80065e2:	f7fd f8a9 	bl	8003738 <HAL_GetTick>
 80065e6:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80065e8:	e008      	b.n	80065fc <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80065ea:	f7fd f8a5 	bl	8003738 <HAL_GetTick>
 80065ee:	4602      	mov	r2, r0
 80065f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d901      	bls.n	80065fc <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 80065f8:	2303      	movs	r3, #3
 80065fa:	e20e      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80065fc:	f7ff fc41 	bl	8005e82 <LL_RCC_LSI1_IsReady>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d0f1      	beq.n	80065ea <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8006606:	f7ff fc4e 	bl	8005ea6 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800660a:	f7fd f895 	bl	8003738 <HAL_GetTick>
 800660e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006610:	e008      	b.n	8006624 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006612:	f7fd f891 	bl	8003738 <HAL_GetTick>
 8006616:	4602      	mov	r2, r0
 8006618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661a:	1ad3      	subs	r3, r2, r3
 800661c:	2b03      	cmp	r3, #3
 800661e:	d901      	bls.n	8006624 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8006620:	2303      	movs	r3, #3
 8006622:	e1fa      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006624:	f7ff fc61 	bl	8005eea <LL_RCC_LSI2_IsReady>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d0f1      	beq.n	8006612 <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	699b      	ldr	r3, [r3, #24]
 8006632:	4618      	mov	r0, r3
 8006634:	f7ff fc6b 	bl	8005f0e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8006638:	f7ff fc12 	bl	8005e60 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800663c:	f7fd f87c 	bl	8003738 <HAL_GetTick>
 8006640:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006642:	e00d      	b.n	8006660 <HAL_RCC_OscConfig+0x358>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006644:	f7fd f878 	bl	8003738 <HAL_GetTick>
 8006648:	4602      	mov	r2, r0
 800664a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	2b02      	cmp	r3, #2
 8006650:	d906      	bls.n	8006660 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e1e1      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
 8006656:	bf00      	nop
 8006658:	2000000c 	.word	0x2000000c
 800665c:	20000010 	.word	0x20000010
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006660:	f7ff fc0f 	bl	8005e82 <LL_RCC_LSI1_IsReady>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d1ec      	bne.n	8006644 <HAL_RCC_OscConfig+0x33c>
 800666a:	e04d      	b.n	8006708 <HAL_RCC_OscConfig+0x400>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800666c:	f7ff fbe7 	bl	8005e3e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006670:	f7fd f862 	bl	8003738 <HAL_GetTick>
 8006674:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8006676:	e008      	b.n	800668a <HAL_RCC_OscConfig+0x382>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006678:	f7fd f85e 	bl	8003738 <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b02      	cmp	r3, #2
 8006684:	d901      	bls.n	800668a <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e1c7      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800668a:	f7ff fbfa 	bl	8005e82 <LL_RCC_LSI1_IsReady>
 800668e:	4603      	mov	r3, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d0f1      	beq.n	8006678 <HAL_RCC_OscConfig+0x370>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8006694:	f7ff fc18 	bl	8005ec8 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006698:	e008      	b.n	80066ac <HAL_RCC_OscConfig+0x3a4>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800669a:	f7fd f84d 	bl	8003738 <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	2b03      	cmp	r3, #3
 80066a6:	d901      	bls.n	80066ac <HAL_RCC_OscConfig+0x3a4>
          {
            return HAL_TIMEOUT;
 80066a8:	2303      	movs	r3, #3
 80066aa:	e1b6      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80066ac:	f7ff fc1d 	bl	8005eea <LL_RCC_LSI2_IsReady>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1f1      	bne.n	800669a <HAL_RCC_OscConfig+0x392>
 80066b6:	e027      	b.n	8006708 <HAL_RCC_OscConfig+0x400>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80066b8:	f7ff fc06 	bl	8005ec8 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066bc:	f7fd f83c 	bl	8003738 <HAL_GetTick>
 80066c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80066c2:	e008      	b.n	80066d6 <HAL_RCC_OscConfig+0x3ce>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80066c4:	f7fd f838 	bl	8003738 <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b03      	cmp	r3, #3
 80066d0:	d901      	bls.n	80066d6 <HAL_RCC_OscConfig+0x3ce>
        {
          return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e1a1      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80066d6:	f7ff fc08 	bl	8005eea <LL_RCC_LSI2_IsReady>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1f1      	bne.n	80066c4 <HAL_RCC_OscConfig+0x3bc>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80066e0:	f7ff fbbe 	bl	8005e60 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066e4:	f7fd f828 	bl	8003738 <HAL_GetTick>
 80066e8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80066ea:	e008      	b.n	80066fe <HAL_RCC_OscConfig+0x3f6>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80066ec:	f7fd f824 	bl	8003738 <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d901      	bls.n	80066fe <HAL_RCC_OscConfig+0x3f6>
        {
          return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e18d      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80066fe:	f7ff fbc0 	bl	8005e82 <LL_RCC_LSI1_IsReady>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1f1      	bne.n	80066ec <HAL_RCC_OscConfig+0x3e4>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0304 	and.w	r3, r3, #4
 8006710:	2b00      	cmp	r3, #0
 8006712:	d05b      	beq.n	80067cc <HAL_RCC_OscConfig+0x4c4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006714:	4ba7      	ldr	r3, [pc, #668]	; (80069b4 <HAL_RCC_OscConfig+0x6ac>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800671c:	2b00      	cmp	r3, #0
 800671e:	d114      	bne.n	800674a <HAL_RCC_OscConfig+0x442>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006720:	f7ff fa5e 	bl	8005be0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006724:	f7fd f808 	bl	8003738 <HAL_GetTick>
 8006728:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800672a:	e008      	b.n	800673e <HAL_RCC_OscConfig+0x436>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800672c:	f7fd f804 	bl	8003738 <HAL_GetTick>
 8006730:	4602      	mov	r2, r0
 8006732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	2b02      	cmp	r3, #2
 8006738:	d901      	bls.n	800673e <HAL_RCC_OscConfig+0x436>
        {
          return HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	e16d      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800673e:	4b9d      	ldr	r3, [pc, #628]	; (80069b4 <HAL_RCC_OscConfig+0x6ac>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006746:	2b00      	cmp	r3, #0
 8006748:	d0f0      	beq.n	800672c <HAL_RCC_OscConfig+0x424>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d102      	bne.n	8006758 <HAL_RCC_OscConfig+0x450>
 8006752:	f7ff fb1e 	bl	8005d92 <LL_RCC_LSE_Enable>
 8006756:	e00c      	b.n	8006772 <HAL_RCC_OscConfig+0x46a>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	2b05      	cmp	r3, #5
 800675e:	d104      	bne.n	800676a <HAL_RCC_OscConfig+0x462>
 8006760:	f7ff fb39 	bl	8005dd6 <LL_RCC_LSE_EnableBypass>
 8006764:	f7ff fb15 	bl	8005d92 <LL_RCC_LSE_Enable>
 8006768:	e003      	b.n	8006772 <HAL_RCC_OscConfig+0x46a>
 800676a:	f7ff fb23 	bl	8005db4 <LL_RCC_LSE_Disable>
 800676e:	f7ff fb43 	bl	8005df8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d014      	beq.n	80067a4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800677a:	f7fc ffdd 	bl	8003738 <HAL_GetTick>
 800677e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006780:	e00a      	b.n	8006798 <HAL_RCC_OscConfig+0x490>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006782:	f7fc ffd9 	bl	8003738 <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006790:	4293      	cmp	r3, r2
 8006792:	d901      	bls.n	8006798 <HAL_RCC_OscConfig+0x490>
        {
          return HAL_TIMEOUT;
 8006794:	2303      	movs	r3, #3
 8006796:	e140      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006798:	f7ff fb3f 	bl	8005e1a <LL_RCC_LSE_IsReady>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d0ef      	beq.n	8006782 <HAL_RCC_OscConfig+0x47a>
 80067a2:	e013      	b.n	80067cc <HAL_RCC_OscConfig+0x4c4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067a4:	f7fc ffc8 	bl	8003738 <HAL_GetTick>
 80067a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80067aa:	e00a      	b.n	80067c2 <HAL_RCC_OscConfig+0x4ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ac:	f7fc ffc4 	bl	8003738 <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d901      	bls.n	80067c2 <HAL_RCC_OscConfig+0x4ba>
        {
          return HAL_TIMEOUT;
 80067be:	2303      	movs	r3, #3
 80067c0:	e12b      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSE_IsReady() != 0U)
 80067c2:	f7ff fb2a 	bl	8005e1a <LL_RCC_LSE_IsReady>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1ef      	bne.n	80067ac <HAL_RCC_OscConfig+0x4a4>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d02c      	beq.n	8006832 <HAL_RCC_OscConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d014      	beq.n	800680a <HAL_RCC_OscConfig+0x502>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80067e0:	f7ff faa3 	bl	8005d2a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067e4:	f7fc ffa8 	bl	8003738 <HAL_GetTick>
 80067e8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80067ea:	e008      	b.n	80067fe <HAL_RCC_OscConfig+0x4f6>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80067ec:	f7fc ffa4 	bl	8003738 <HAL_GetTick>
 80067f0:	4602      	mov	r2, r0
 80067f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	2b02      	cmp	r3, #2
 80067f8:	d901      	bls.n	80067fe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_TIMEOUT;
 80067fa:	2303      	movs	r3, #3
 80067fc:	e10d      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80067fe:	f7ff fab6 	bl	8005d6e <LL_RCC_HSI48_IsReady>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d0f1      	beq.n	80067ec <HAL_RCC_OscConfig+0x4e4>
 8006808:	e013      	b.n	8006832 <HAL_RCC_OscConfig+0x52a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800680a:	f7ff fa9f 	bl	8005d4c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800680e:	f7fc ff93 	bl	8003738 <HAL_GetTick>
 8006812:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006814:	e008      	b.n	8006828 <HAL_RCC_OscConfig+0x520>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006816:	f7fc ff8f 	bl	8003738 <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	2b02      	cmp	r3, #2
 8006822:	d901      	bls.n	8006828 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e0f8      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006828:	f7ff faa1 	bl	8005d6e <LL_RCC_HSI48_IsReady>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1f1      	bne.n	8006816 <HAL_RCC_OscConfig+0x50e>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006836:	2b00      	cmp	r3, #0
 8006838:	f000 80ee 	beq.w	8006a18 <HAL_RCC_OscConfig+0x710>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800683c:	f7ff fbff 	bl	800603e <LL_RCC_GetSysClkSource>
 8006840:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8006842:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800684e:	2b02      	cmp	r3, #2
 8006850:	f040 80b4 	bne.w	80069bc <HAL_RCC_OscConfig+0x6b4>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f003 0203 	and.w	r2, r3, #3
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685e:	429a      	cmp	r2, r3
 8006860:	d123      	bne.n	80068aa <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800686c:	429a      	cmp	r2, r3
 800686e:	d11c      	bne.n	80068aa <HAL_RCC_OscConfig+0x5a2>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	0a1b      	lsrs	r3, r3, #8
 8006874:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800687c:	429a      	cmp	r2, r3
 800687e:	d114      	bne.n	80068aa <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800688a:	429a      	cmp	r2, r3
 800688c:	d10d      	bne.n	80068aa <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006898:	429a      	cmp	r2, r3
 800689a:	d106      	bne.n	80068aa <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d05d      	beq.n	8006966 <HAL_RCC_OscConfig+0x65e>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	2b0c      	cmp	r3, #12
 80068ae:	d058      	beq.n	8006962 <HAL_RCC_OscConfig+0x65a>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80068b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <HAL_RCC_OscConfig+0x5ba>

          {
            return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e0ab      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80068c2:	f7ff fc72 	bl	80061aa <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80068c6:	f7fc ff37 	bl	8003738 <HAL_GetTick>
 80068ca:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068cc:	e008      	b.n	80068e0 <HAL_RCC_OscConfig+0x5d8>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068ce:	f7fc ff33 	bl	8003738 <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d901      	bls.n	80068e0 <HAL_RCC_OscConfig+0x5d8>
              {
                return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e09c      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1ef      	bne.n	80068ce <HAL_RCC_OscConfig+0x5c6>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068f2:	68da      	ldr	r2, [r3, #12]
 80068f4:	4b30      	ldr	r3, [pc, #192]	; (80069b8 <HAL_RCC_OscConfig+0x6b0>)
 80068f6:	4013      	ands	r3, r2
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006900:	4311      	orrs	r1, r2
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006906:	0212      	lsls	r2, r2, #8
 8006908:	4311      	orrs	r1, r2
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800690e:	4311      	orrs	r1, r2
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006914:	4311      	orrs	r1, r2
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800691a:	430a      	orrs	r2, r1
 800691c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006920:	4313      	orrs	r3, r2
 8006922:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006924:	f7ff fc32 	bl	800618c <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006928:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006932:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006936:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006938:	f7fc fefe 	bl	8003738 <HAL_GetTick>
 800693c:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800693e:	e008      	b.n	8006952 <HAL_RCC_OscConfig+0x64a>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006940:	f7fc fefa 	bl	8003738 <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	2b02      	cmp	r3, #2
 800694c:	d901      	bls.n	8006952 <HAL_RCC_OscConfig+0x64a>
              {
                return HAL_TIMEOUT;
 800694e:	2303      	movs	r3, #3
 8006950:	e063      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006952:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d0ef      	beq.n	8006940 <HAL_RCC_OscConfig+0x638>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006960:	e05a      	b.n	8006a18 <HAL_RCC_OscConfig+0x710>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e059      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006966:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006970:	2b00      	cmp	r3, #0
 8006972:	d151      	bne.n	8006a18 <HAL_RCC_OscConfig+0x710>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006974:	f7ff fc0a 	bl	800618c <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006978:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006982:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006986:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006988:	f7fc fed6 	bl	8003738 <HAL_GetTick>
 800698c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800698e:	e008      	b.n	80069a2 <HAL_RCC_OscConfig+0x69a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006990:	f7fc fed2 	bl	8003738 <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	2b02      	cmp	r3, #2
 800699c:	d901      	bls.n	80069a2 <HAL_RCC_OscConfig+0x69a>
            {
              return HAL_TIMEOUT;
 800699e:	2303      	movs	r3, #3
 80069a0:	e03b      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d0ef      	beq.n	8006990 <HAL_RCC_OscConfig+0x688>
 80069b0:	e032      	b.n	8006a18 <HAL_RCC_OscConfig+0x710>
 80069b2:	bf00      	nop
 80069b4:	58000400 	.word	0x58000400
 80069b8:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	2b0c      	cmp	r3, #12
 80069c0:	d028      	beq.n	8006a14 <HAL_RCC_OscConfig+0x70c>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069c2:	f7ff fbf2 	bl	80061aa <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80069c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80069d0:	f023 0303 	bic.w	r3, r3, #3
 80069d4:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 80069d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80069e0:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80069e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069e8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ea:	f7fc fea5 	bl	8003738 <HAL_GetTick>
 80069ee:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069f0:	e008      	b.n	8006a04 <HAL_RCC_OscConfig+0x6fc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069f2:	f7fc fea1 	bl	8003738 <HAL_GetTick>
 80069f6:	4602      	mov	r2, r0
 80069f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	2b02      	cmp	r3, #2
 80069fe:	d901      	bls.n	8006a04 <HAL_RCC_OscConfig+0x6fc>
          {
            return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e00a      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1ef      	bne.n	80069f2 <HAL_RCC_OscConfig+0x6ea>
 8006a12:	e001      	b.n	8006a18 <HAL_RCC_OscConfig+0x710>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e000      	b.n	8006a1a <HAL_RCC_OscConfig+0x712>
      }
    }
  }
  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3734      	adds	r7, #52	; 0x34
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd90      	pop	{r4, r7, pc}
 8006a22:	bf00      	nop

08006a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d101      	bne.n	8006a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e12d      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a38:	4b98      	ldr	r3, [pc, #608]	; (8006c9c <HAL_RCC_ClockConfig+0x278>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0307 	and.w	r3, r3, #7
 8006a40:	683a      	ldr	r2, [r7, #0]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d91b      	bls.n	8006a7e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a46:	4b95      	ldr	r3, [pc, #596]	; (8006c9c <HAL_RCC_ClockConfig+0x278>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f023 0207 	bic.w	r2, r3, #7
 8006a4e:	4993      	ldr	r1, [pc, #588]	; (8006c9c <HAL_RCC_ClockConfig+0x278>)
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a56:	f7fc fe6f 	bl	8003738 <HAL_GetTick>
 8006a5a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a5c:	e008      	b.n	8006a70 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006a5e:	f7fc fe6b 	bl	8003738 <HAL_GetTick>
 8006a62:	4602      	mov	r2, r0
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	1ad3      	subs	r3, r2, r3
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d901      	bls.n	8006a70 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006a6c:	2303      	movs	r3, #3
 8006a6e:	e111      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a70:	4b8a      	ldr	r3, [pc, #552]	; (8006c9c <HAL_RCC_ClockConfig+0x278>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0307 	and.w	r3, r3, #7
 8006a78:	683a      	ldr	r2, [r7, #0]
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d1ef      	bne.n	8006a5e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0302 	and.w	r3, r3, #2
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d016      	beq.n	8006ab8 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff fae1 	bl	8006056 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a94:	f7fc fe50 	bl	8003738 <HAL_GetTick>
 8006a98:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006a9a:	e008      	b.n	8006aae <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a9c:	f7fc fe4c 	bl	8003738 <HAL_GetTick>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	d901      	bls.n	8006aae <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	e0f2      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006aae:	f7ff fbce 	bl	800624e <LL_RCC_IsActiveFlag_HPRE>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d0f1      	beq.n	8006a9c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 0320 	and.w	r3, r3, #32
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d016      	beq.n	8006af2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	695b      	ldr	r3, [r3, #20]
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7ff fad8 	bl	800607e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006ace:	f7fc fe33 	bl	8003738 <HAL_GetTick>
 8006ad2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006ad4:	e008      	b.n	8006ae8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006ad6:	f7fc fe2f 	bl	8003738 <HAL_GetTick>
 8006ada:	4602      	mov	r2, r0
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	d901      	bls.n	8006ae8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	e0d5      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006ae8:	f7ff fbc3 	bl	8006272 <LL_RCC_IsActiveFlag_C2HPRE>
 8006aec:	4603      	mov	r3, r0
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d0f1      	beq.n	8006ad6 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d016      	beq.n	8006b2c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7ff fad1 	bl	80060aa <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b08:	f7fc fe16 	bl	8003738 <HAL_GetTick>
 8006b0c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006b0e:	e008      	b.n	8006b22 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b10:	f7fc fe12 	bl	8003738 <HAL_GetTick>
 8006b14:	4602      	mov	r2, r0
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	1ad3      	subs	r3, r2, r3
 8006b1a:	2b02      	cmp	r3, #2
 8006b1c:	d901      	bls.n	8006b22 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e0b8      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006b22:	f7ff fbb9 	bl	8006298 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d0f1      	beq.n	8006b10 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d016      	beq.n	8006b66 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7ff facb 	bl	80060d8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b42:	f7fc fdf9 	bl	8003738 <HAL_GetTick>
 8006b46:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006b48:	e008      	b.n	8006b5c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b4a:	f7fc fdf5 	bl	8003738 <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	2b02      	cmp	r3, #2
 8006b56:	d901      	bls.n	8006b5c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	e09b      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006b5c:	f7ff fbaf 	bl	80062be <LL_RCC_IsActiveFlag_PPRE1>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d0f1      	beq.n	8006b4a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 0308 	and.w	r3, r3, #8
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d017      	beq.n	8006ba2 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	00db      	lsls	r3, r3, #3
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7ff fac1 	bl	8006100 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006b7e:	f7fc fddb 	bl	8003738 <HAL_GetTick>
 8006b82:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006b84:	e008      	b.n	8006b98 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006b86:	f7fc fdd7 	bl	8003738 <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d901      	bls.n	8006b98 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8006b94:	2303      	movs	r3, #3
 8006b96:	e07d      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006b98:	f7ff fba3 	bl	80062e2 <LL_RCC_IsActiveFlag_PPRE2>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d0f1      	beq.n	8006b86 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f003 0301 	and.w	r3, r3, #1
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d043      	beq.n	8006c36 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d106      	bne.n	8006bc4 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006bb6:	f7ff f861 	bl	8005c7c <LL_RCC_HSE_IsReady>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d11e      	bne.n	8006bfe <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e067      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	2b03      	cmp	r3, #3
 8006bca:	d106      	bne.n	8006bda <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006bcc:	f7ff fafc 	bl	80061c8 <LL_RCC_PLL_IsReady>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d113      	bne.n	8006bfe <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e05c      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d106      	bne.n	8006bf0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006be2:	f7ff f9c9 	bl	8005f78 <LL_RCC_MSI_IsReady>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d108      	bne.n	8006bfe <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e051      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006bf0:	f7ff f874 	bl	8005cdc <LL_RCC_HSI_IsReady>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d101      	bne.n	8006bfe <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e04a      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7ff fa07 	bl	8006016 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c08:	f7fc fd96 	bl	8003738 <HAL_GetTick>
 8006c0c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c0e:	e00a      	b.n	8006c26 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c10:	f7fc fd92 	bl	8003738 <HAL_GetTick>
 8006c14:	4602      	mov	r2, r0
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d901      	bls.n	8006c26 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e036      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c26:	f7ff fa0a 	bl	800603e <LL_RCC_GetSysClkSource>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d1ec      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c36:	4b19      	ldr	r3, [pc, #100]	; (8006c9c <HAL_RCC_ClockConfig+0x278>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0307 	and.w	r3, r3, #7
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d21b      	bcs.n	8006c7c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c44:	4b15      	ldr	r3, [pc, #84]	; (8006c9c <HAL_RCC_ClockConfig+0x278>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f023 0207 	bic.w	r2, r3, #7
 8006c4c:	4913      	ldr	r1, [pc, #76]	; (8006c9c <HAL_RCC_ClockConfig+0x278>)
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c54:	f7fc fd70 	bl	8003738 <HAL_GetTick>
 8006c58:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c5a:	e008      	b.n	8006c6e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006c5c:	f7fc fd6c 	bl	8003738 <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	d901      	bls.n	8006c6e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	e012      	b.n	8006c94 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c6e:	4b0b      	ldr	r3, [pc, #44]	; (8006c9c <HAL_RCC_ClockConfig+0x278>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0307 	and.w	r3, r3, #7
 8006c76:	683a      	ldr	r2, [r7, #0]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d1ef      	bne.n	8006c5c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006c7c:	f000 f87e 	bl	8006d7c <HAL_RCC_GetHCLKFreq>
 8006c80:	4603      	mov	r3, r0
 8006c82:	4a07      	ldr	r2, [pc, #28]	; (8006ca0 <HAL_RCC_ClockConfig+0x27c>)
 8006c84:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8006c86:	f7fc fd63 	bl	8003750 <HAL_GetTickPrio>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7fc fd05 	bl	800369c <HAL_InitTick>
 8006c92:	4603      	mov	r3, r0
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3710      	adds	r7, #16
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}
 8006c9c:	58004000 	.word	0x58004000
 8006ca0:	2000000c 	.word	0x2000000c

08006ca4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ca4:	b590      	push	{r4, r7, lr}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006caa:	f7ff f9c8 	bl	800603e <LL_RCC_GetSysClkSource>
 8006cae:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d10a      	bne.n	8006ccc <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006cb6:	f7ff f984 	bl	8005fc2 <LL_RCC_MSI_GetRange>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	091b      	lsrs	r3, r3, #4
 8006cbe:	f003 030f 	and.w	r3, r3, #15
 8006cc2:	4a2b      	ldr	r2, [pc, #172]	; (8006d70 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cc8:	60fb      	str	r3, [r7, #12]
 8006cca:	e04b      	b.n	8006d64 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2b04      	cmp	r3, #4
 8006cd0:	d102      	bne.n	8006cd8 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006cd2:	4b28      	ldr	r3, [pc, #160]	; (8006d74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006cd4:	60fb      	str	r3, [r7, #12]
 8006cd6:	e045      	b.n	8006d64 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b08      	cmp	r3, #8
 8006cdc:	d10a      	bne.n	8006cf4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006cde:	f7fe ff9d 	bl	8005c1c <LL_RCC_HSE_IsEnabledDiv2>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d102      	bne.n	8006cee <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006ce8:	4b22      	ldr	r3, [pc, #136]	; (8006d74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006cea:	60fb      	str	r3, [r7, #12]
 8006cec:	e03a      	b.n	8006d64 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006cee:	4b22      	ldr	r3, [pc, #136]	; (8006d78 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006cf0:	60fb      	str	r3, [r7, #12]
 8006cf2:	e037      	b.n	8006d64 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006cf4:	f7ff fa9f 	bl	8006236 <LL_RCC_PLL_GetMainSource>
 8006cf8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	2b02      	cmp	r3, #2
 8006cfe:	d003      	beq.n	8006d08 <HAL_RCC_GetSysClockFreq+0x64>
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	2b03      	cmp	r3, #3
 8006d04:	d003      	beq.n	8006d0e <HAL_RCC_GetSysClockFreq+0x6a>
 8006d06:	e00d      	b.n	8006d24 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006d08:	4b1a      	ldr	r3, [pc, #104]	; (8006d74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006d0a:	60bb      	str	r3, [r7, #8]
        break;
 8006d0c:	e015      	b.n	8006d3a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006d0e:	f7fe ff85 	bl	8005c1c <LL_RCC_HSE_IsEnabledDiv2>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d102      	bne.n	8006d1e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006d18:	4b16      	ldr	r3, [pc, #88]	; (8006d74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006d1a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006d1c:	e00d      	b.n	8006d3a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8006d1e:	4b16      	ldr	r3, [pc, #88]	; (8006d78 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006d20:	60bb      	str	r3, [r7, #8]
        break;
 8006d22:	e00a      	b.n	8006d3a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006d24:	f7ff f94d 	bl	8005fc2 <LL_RCC_MSI_GetRange>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	091b      	lsrs	r3, r3, #4
 8006d2c:	f003 030f 	and.w	r3, r3, #15
 8006d30:	4a0f      	ldr	r2, [pc, #60]	; (8006d70 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d36:	60bb      	str	r3, [r7, #8]
        break;
 8006d38:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8006d3a:	f7ff fa57 	bl	80061ec <LL_RCC_PLL_GetN>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	fb03 f402 	mul.w	r4, r3, r2
 8006d46:	f7ff fa6a 	bl	800621e <LL_RCC_PLL_GetDivider>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	091b      	lsrs	r3, r3, #4
 8006d4e:	3301      	adds	r3, #1
 8006d50:	fbb4 f4f3 	udiv	r4, r4, r3
 8006d54:	f7ff fa57 	bl	8006206 <LL_RCC_PLL_GetR>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	0f5b      	lsrs	r3, r3, #29
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	fbb4 f3f3 	udiv	r3, r4, r3
 8006d62:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8006d64:	68fb      	ldr	r3, [r7, #12]
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd90      	pop	{r4, r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	0800f4e0 	.word	0x0800f4e0
 8006d74:	00f42400 	.word	0x00f42400
 8006d78:	01e84800 	.word	0x01e84800

08006d7c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d7c:	b598      	push	{r3, r4, r7, lr}
 8006d7e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006d80:	f7ff ff90 	bl	8006ca4 <HAL_RCC_GetSysClockFreq>
 8006d84:	4604      	mov	r4, r0
 8006d86:	f7ff f9cf 	bl	8006128 <LL_RCC_GetAHBPrescaler>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	091b      	lsrs	r3, r3, #4
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	4a03      	ldr	r2, [pc, #12]	; (8006da0 <HAL_RCC_GetHCLKFreq+0x24>)
 8006d94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d98:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	bd98      	pop	{r3, r4, r7, pc}
 8006da0:	0800f480 	.word	0x0800f480

08006da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006da4:	b598      	push	{r3, r4, r7, lr}
 8006da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006da8:	f7ff ffe8 	bl	8006d7c <HAL_RCC_GetHCLKFreq>
 8006dac:	4604      	mov	r4, r0
 8006dae:	f7ff f9d5 	bl	800615c <LL_RCC_GetAPB1Prescaler>
 8006db2:	4603      	mov	r3, r0
 8006db4:	0a1b      	lsrs	r3, r3, #8
 8006db6:	f003 0307 	and.w	r3, r3, #7
 8006dba:	4a04      	ldr	r2, [pc, #16]	; (8006dcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8006dbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dc0:	f003 031f 	and.w	r3, r3, #31
 8006dc4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	bd98      	pop	{r3, r4, r7, pc}
 8006dcc:	0800f4c0 	.word	0x0800f4c0

08006dd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006dd0:	b598      	push	{r3, r4, r7, lr}
 8006dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006dd4:	f7ff ffd2 	bl	8006d7c <HAL_RCC_GetHCLKFreq>
 8006dd8:	4604      	mov	r4, r0
 8006dda:	f7ff f9cb 	bl	8006174 <LL_RCC_GetAPB2Prescaler>
 8006dde:	4603      	mov	r3, r0
 8006de0:	0adb      	lsrs	r3, r3, #11
 8006de2:	f003 0307 	and.w	r3, r3, #7
 8006de6:	4a04      	ldr	r2, [pc, #16]	; (8006df8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006de8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dec:	f003 031f 	and.w	r3, r3, #31
 8006df0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	bd98      	pop	{r3, r4, r7, pc}
 8006df8:	0800f4c0 	.word	0x0800f4c0

08006dfc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006dfc:	b590      	push	{r4, r7, lr}
 8006dfe:	b085      	sub	sp, #20
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2bb0      	cmp	r3, #176	; 0xb0
 8006e08:	d903      	bls.n	8006e12 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8006e0a:	4b15      	ldr	r3, [pc, #84]	; (8006e60 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0e:	60fb      	str	r3, [r7, #12]
 8006e10:	e007      	b.n	8006e22 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	091b      	lsrs	r3, r3, #4
 8006e16:	f003 030f 	and.w	r3, r3, #15
 8006e1a:	4a11      	ldr	r2, [pc, #68]	; (8006e60 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e20:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8006e22:	f7ff f98d 	bl	8006140 <LL_RCC_GetAHB4Prescaler>
 8006e26:	4603      	mov	r3, r0
 8006e28:	091b      	lsrs	r3, r3, #4
 8006e2a:	f003 030f 	and.w	r3, r3, #15
 8006e2e:	4a0d      	ldr	r2, [pc, #52]	; (8006e64 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8006e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e3a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	4a0a      	ldr	r2, [pc, #40]	; (8006e68 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8006e40:	fba2 2303 	umull	r2, r3, r2, r3
 8006e44:	0c9c      	lsrs	r4, r3, #18
 8006e46:	f7fe fedb 	bl	8005c00 <HAL_PWREx_GetVoltageRange>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	4620      	mov	r0, r4
 8006e50:	f000 f80c 	bl	8006e6c <RCC_SetFlashLatency>
 8006e54:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3714      	adds	r7, #20
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd90      	pop	{r4, r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	0800f4e0 	.word	0x0800f4e0
 8006e64:	0800f480 	.word	0x0800f480
 8006e68:	431bde83 	.word	0x431bde83

08006e6c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006e6c:	b590      	push	{r4, r7, lr}
 8006e6e:	b093      	sub	sp, #76	; 0x4c
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006e76:	4b37      	ldr	r3, [pc, #220]	; (8006f54 <RCC_SetFlashLatency+0xe8>)
 8006e78:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8006e7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006e7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8006e82:	4a35      	ldr	r2, [pc, #212]	; (8006f58 <RCC_SetFlashLatency+0xec>)
 8006e84:	f107 031c 	add.w	r3, r7, #28
 8006e88:	ca07      	ldmia	r2, {r0, r1, r2}
 8006e8a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006e8e:	4b33      	ldr	r3, [pc, #204]	; (8006f5c <RCC_SetFlashLatency+0xf0>)
 8006e90:	f107 040c 	add.w	r4, r7, #12
 8006e94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006e96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ea4:	d11a      	bne.n	8006edc <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	643b      	str	r3, [r7, #64]	; 0x40
 8006eaa:	e013      	b.n	8006ed4 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	3348      	adds	r3, #72	; 0x48
 8006eb2:	443b      	add	r3, r7
 8006eb4:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d807      	bhi.n	8006ece <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006ebe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	3348      	adds	r3, #72	; 0x48
 8006ec4:	443b      	add	r3, r7
 8006ec6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006eca:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006ecc:	e020      	b.n	8006f10 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	643b      	str	r3, [r7, #64]	; 0x40
 8006ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ed6:	2b03      	cmp	r3, #3
 8006ed8:	d9e8      	bls.n	8006eac <RCC_SetFlashLatency+0x40>
 8006eda:	e019      	b.n	8006f10 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006edc:	2300      	movs	r3, #0
 8006ede:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ee0:	e013      	b.n	8006f0a <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	3348      	adds	r3, #72	; 0x48
 8006ee8:	443b      	add	r3, r7
 8006eea:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d807      	bhi.n	8006f04 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006ef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	3348      	adds	r3, #72	; 0x48
 8006efa:	443b      	add	r3, r7
 8006efc:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006f00:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006f02:	e005      	b.n	8006f10 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006f04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f06:	3301      	adds	r3, #1
 8006f08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	d9e8      	bls.n	8006ee2 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8006f10:	4b13      	ldr	r3, [pc, #76]	; (8006f60 <RCC_SetFlashLatency+0xf4>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f023 0207 	bic.w	r2, r3, #7
 8006f18:	4911      	ldr	r1, [pc, #68]	; (8006f60 <RCC_SetFlashLatency+0xf4>)
 8006f1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006f20:	f7fc fc0a 	bl	8003738 <HAL_GetTick>
 8006f24:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006f26:	e008      	b.n	8006f3a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006f28:	f7fc fc06 	bl	8003738 <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d901      	bls.n	8006f3a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e007      	b.n	8006f4a <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006f3a:	4b09      	ldr	r3, [pc, #36]	; (8006f60 <RCC_SetFlashLatency+0xf4>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0307 	and.w	r3, r3, #7
 8006f42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d1ef      	bne.n	8006f28 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	374c      	adds	r7, #76	; 0x4c
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd90      	pop	{r4, r7, pc}
 8006f52:	bf00      	nop
 8006f54:	0800ea14 	.word	0x0800ea14
 8006f58:	0800ea24 	.word	0x0800ea24
 8006f5c:	0800ea30 	.word	0x0800ea30
 8006f60:	58004000 	.word	0x58004000

08006f64 <LL_RCC_LSE_IsEnabled>:
{
 8006f64:	b480      	push	{r7}
 8006f66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006f68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f70:	f003 0301 	and.w	r3, r3, #1
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d101      	bne.n	8006f7c <LL_RCC_LSE_IsEnabled+0x18>
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e000      	b.n	8006f7e <LL_RCC_LSE_IsEnabled+0x1a>
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <LL_RCC_LSE_IsReady>:
{
 8006f88:	b480      	push	{r7}
 8006f8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006f8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f94:	f003 0302 	and.w	r3, r3, #2
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d101      	bne.n	8006fa0 <LL_RCC_LSE_IsReady+0x18>
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e000      	b.n	8006fa2 <LL_RCC_LSE_IsReady+0x1a>
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <LL_RCC_SetRFWKPClockSource>:
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fbc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006fc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <LL_RCC_SetSMPSClockSource>:
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe6:	f023 0203 	bic.w	r2, r3, #3
 8006fea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006ff4:	bf00      	nop
 8006ff6:	370c      	adds	r7, #12
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <LL_RCC_SetSMPSPrescaler>:
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8007008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800700c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007012:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4313      	orrs	r3, r2
 800701a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800701c:	bf00      	nop
 800701e:	370c      	adds	r7, #12
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <LL_RCC_SetUSARTClockSource>:
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8007030:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007038:	f023 0203 	bic.w	r2, r3, #3
 800703c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4313      	orrs	r3, r2
 8007044:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007048:	bf00      	nop
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <LL_RCC_SetLPUARTClockSource>:
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800705c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007064:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007068:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4313      	orrs	r3, r2
 8007070:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007074:	bf00      	nop
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <LL_RCC_SetI2CClockSource>:
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8007088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800708c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	091b      	lsrs	r3, r3, #4
 8007094:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8007098:	43db      	mvns	r3, r3
 800709a:	401a      	ands	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	011b      	lsls	r3, r3, #4
 80070a0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80070a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80070a8:	4313      	orrs	r3, r2
 80070aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80070ae:	bf00      	nop
 80070b0:	370c      	adds	r7, #12
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr

080070ba <LL_RCC_SetLPTIMClockSource>:
{
 80070ba:	b480      	push	{r7}
 80070bc:	b083      	sub	sp, #12
 80070be:	af00      	add	r7, sp, #0
 80070c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80070c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	0c1b      	lsrs	r3, r3, #16
 80070ce:	041b      	lsls	r3, r3, #16
 80070d0:	43db      	mvns	r3, r3
 80070d2:	401a      	ands	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	041b      	lsls	r3, r3, #16
 80070d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80070dc:	4313      	orrs	r3, r2
 80070de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80070e2:	bf00      	nop
 80070e4:	370c      	adds	r7, #12
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr

080070ee <LL_RCC_SetSAIClockSource>:
{
 80070ee:	b480      	push	{r7}
 80070f0:	b083      	sub	sp, #12
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80070f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070fe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007102:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4313      	orrs	r3, r2
 800710a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800710e:	bf00      	nop
 8007110:	370c      	adds	r7, #12
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr

0800711a <LL_RCC_SetRNGClockSource>:
{
 800711a:	b480      	push	{r7}
 800711c:	b083      	sub	sp, #12
 800711e:	af00      	add	r7, sp, #0
 8007120:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8007122:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800712a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800712e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4313      	orrs	r3, r2
 8007136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800713a:	bf00      	nop
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <LL_RCC_SetCLK48ClockSource>:
{
 8007146:	b480      	push	{r7}
 8007148:	b083      	sub	sp, #12
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800714e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007156:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800715a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4313      	orrs	r3, r2
 8007162:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007166:	bf00      	nop
 8007168:	370c      	adds	r7, #12
 800716a:	46bd      	mov	sp, r7
 800716c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007170:	4770      	bx	lr

08007172 <LL_RCC_SetUSBClockSource>:
{
 8007172:	b580      	push	{r7, lr}
 8007174:	b082      	sub	sp, #8
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f7ff ffe3 	bl	8007146 <LL_RCC_SetCLK48ClockSource>
}
 8007180:	bf00      	nop
 8007182:	3708      	adds	r7, #8
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <LL_RCC_SetADCClockSource>:
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8007190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007198:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800719c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80071a8:	bf00      	nop
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <LL_RCC_SetRTCClockSource>:
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80071bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80071c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80071d4:	bf00      	nop
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr

080071e0 <LL_RCC_GetRTCClockSource>:
{
 80071e0:	b480      	push	{r7}
 80071e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80071e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr

080071fa <LL_RCC_ForceBackupDomainReset>:
{
 80071fa:	b480      	push	{r7}
 80071fc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80071fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007206:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800720a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800720e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007212:	bf00      	nop
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <LL_RCC_ReleaseBackupDomainReset>:
{
 800721c:	b480      	push	{r7}
 800721e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007220:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007228:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800722c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007230:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007234:	bf00      	nop
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <LL_RCC_PLLSAI1_Enable>:
{
 800723e:	b480      	push	{r7}
 8007240:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007242:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800724c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007250:	6013      	str	r3, [r2, #0]
}
 8007252:	bf00      	nop
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <LL_RCC_PLLSAI1_Disable>:
{
 800725c:	b480      	push	{r7}
 800725e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007260:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800726a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800726e:	6013      	str	r3, [r2, #0]
}
 8007270:	bf00      	nop
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr

0800727a <LL_RCC_PLLSAI1_IsReady>:
{
 800727a:	b480      	push	{r7}
 800727c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800727e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007288:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800728c:	d101      	bne.n	8007292 <LL_RCC_PLLSAI1_IsReady+0x18>
 800728e:	2301      	movs	r3, #1
 8007290:	e000      	b.n	8007294 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800729e:	b580      	push	{r7, lr}
 80072a0:	b088      	sub	sp, #32
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80072a6:	2300      	movs	r3, #0
 80072a8:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80072aa:	2300      	movs	r3, #0
 80072ac:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d034      	beq.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072be:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80072c2:	d021      	beq.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80072c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80072c8:	d81b      	bhi.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80072ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80072ce:	d01d      	beq.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80072d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80072d4:	d815      	bhi.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00b      	beq.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 80072da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072de:	d110      	bne.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80072e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80072ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ee:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80072f0:	e00d      	b.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x70>

#if defined(SAI1)
      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	3304      	adds	r3, #4
 80072f6:	4618      	mov	r0, r3
 80072f8:	f000 f947 	bl	800758a <RCCEx_PLLSAI1_ConfigNP>
 80072fc:	4603      	mov	r3, r0
 80072fe:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007300:	e005      	b.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	77fb      	strb	r3, [r7, #31]
        break;
 8007306:	e002      	b.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007308:	bf00      	nop
 800730a:	e000      	b.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800730c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800730e:	7ffb      	ldrb	r3, [r7, #31]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d105      	bne.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007318:	4618      	mov	r0, r3
 800731a:	f7ff fee8 	bl	80070ee <LL_RCC_SetSAIClockSource>
 800731e:	e001      	b.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007320:	7ffb      	ldrb	r3, [r7, #31]
 8007322:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800732c:	2b00      	cmp	r3, #0
 800732e:	d046      	beq.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8007330:	f7ff ff56 	bl	80071e0 <LL_RCC_GetRTCClockSource>
 8007334:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800733a:	69ba      	ldr	r2, [r7, #24]
 800733c:	429a      	cmp	r2, r3
 800733e:	d03c      	beq.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007340:	f7fe fc4e 	bl	8005be0 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007344:	69bb      	ldr	r3, [r7, #24]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d105      	bne.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800734e:	4618      	mov	r0, r3
 8007350:	f7ff ff30 	bl	80071b4 <LL_RCC_SetRTCClockSource>
 8007354:	e02e      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8007356:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800735a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800735e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007360:	f7ff ff4b 	bl	80071fa <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8007364:	f7ff ff5a 	bl	800721c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007372:	4313      	orrs	r3, r2
 8007374:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8007376:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007380:	f7ff fdf0 	bl	8006f64 <LL_RCC_LSE_IsEnabled>
 8007384:	4603      	mov	r3, r0
 8007386:	2b01      	cmp	r3, #1
 8007388:	d114      	bne.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800738a:	f7fc f9d5 	bl	8003738 <HAL_GetTick>
 800738e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8007390:	e00b      	b.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007392:	f7fc f9d1 	bl	8003738 <HAL_GetTick>
 8007396:	4602      	mov	r2, r0
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	1ad3      	subs	r3, r2, r3
 800739c:	f241 3288 	movw	r2, #5000	; 0x1388
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d902      	bls.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80073a4:	2303      	movs	r3, #3
 80073a6:	77fb      	strb	r3, [r7, #31]
              break;
 80073a8:	e004      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80073aa:	f7ff fded 	bl	8006f88 <LL_RCC_LSE_IsReady>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d1ee      	bne.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80073b4:	7ffb      	ldrb	r3, [r7, #31]
 80073b6:	77bb      	strb	r3, [r7, #30]
 80073b8:	e001      	b.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073ba:	7ffb      	ldrb	r3, [r7, #31]
 80073bc:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 0301 	and.w	r3, r3, #1
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d004      	beq.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	699b      	ldr	r3, [r3, #24]
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7ff fe2a 	bl	8007028 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 0302 	and.w	r3, r3, #2
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d004      	beq.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	69db      	ldr	r3, [r3, #28]
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7ff fe35 	bl	8007054 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 0310 	and.w	r3, r3, #16
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d004      	beq.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7ff fe5d 	bl	80070ba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f003 0320 	and.w	r3, r3, #32
 8007408:	2b00      	cmp	r3, #0
 800740a:	d004      	beq.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007410:	4618      	mov	r0, r3
 8007412:	f7ff fe52 	bl	80070ba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 0304 	and.w	r3, r3, #4
 800741e:	2b00      	cmp	r3, #0
 8007420:	d004      	beq.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6a1b      	ldr	r3, [r3, #32]
 8007426:	4618      	mov	r0, r3
 8007428:	f7ff fe2a 	bl	8007080 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f003 0308 	and.w	r3, r3, #8
 8007434:	2b00      	cmp	r3, #0
 8007436:	d004      	beq.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743c:	4618      	mov	r0, r3
 800743e:	f7ff fe1f 	bl	8007080 <LL_RCC_SetI2CClockSource>
  }
#endif

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800744a:	2b00      	cmp	r3, #0
 800744c:	d022      	beq.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007452:	4618      	mov	r0, r3
 8007454:	f7ff fe8d 	bl	8007172 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800745c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007460:	d107      	bne.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8007462:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800746c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007470:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007476:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800747a:	d10b      	bne.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	3304      	adds	r3, #4
 8007480:	4618      	mov	r0, r3
 8007482:	f000 f8dd 	bl	8007640 <RCCEx_PLLSAI1_ConfigNQ>
 8007486:	4603      	mov	r3, r0
 8007488:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 800748a:	7ffb      	ldrb	r3, [r7, #31]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* set overall return value */
      status = ret;
 8007490:	7ffb      	ldrb	r3, [r7, #31]
 8007492:	77bb      	strb	r3, [r7, #30]
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800749c:	2b00      	cmp	r3, #0
 800749e:	d02b      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074a8:	d008      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074b2:	d003      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d105      	bne.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7ff fe2a 	bl	800711a <LL_RCC_SetRNGClockSource>
 80074c6:	e00a      	b.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x240>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074d0:	60fb      	str	r3, [r7, #12]
 80074d2:	2000      	movs	r0, #0
 80074d4:	f7ff fe21 	bl	800711a <LL_RCC_SetRNGClockSource>
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f7ff fe34 	bl	8007146 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80074e6:	d107      	bne.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80074e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80074f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80074f6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007500:	2b00      	cmp	r3, #0
 8007502:	d022      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007508:	4618      	mov	r0, r3
 800750a:	f7ff fe3d 	bl	8007188 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007512:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007516:	d107      	bne.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007518:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007526:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800752c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007530:	d10b      	bne.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	3304      	adds	r3, #4
 8007536:	4618      	mov	r0, r3
 8007538:	f000 f8dd 	bl	80076f6 <RCCEx_PLLSAI1_ConfigNR>
 800753c:	4603      	mov	r3, r0
 800753e:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 8007540:	7ffb      	ldrb	r3, [r7, #31]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d001      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* set overall return value */
      status = ret;
 8007546:	7ffb      	ldrb	r3, [r7, #31]
 8007548:	77bb      	strb	r3, [r7, #30]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d004      	beq.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800755a:	4618      	mov	r0, r3
 800755c:	f7ff fd26 	bl	8006fac <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007568:	2b00      	cmp	r3, #0
 800756a:	d009      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007570:	4618      	mov	r0, r3
 8007572:	f7ff fd45 	bl	8007000 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800757a:	4618      	mov	r0, r3
 800757c:	f7ff fd2c 	bl	8006fd8 <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 8007580:	7fbb      	ldrb	r3, [r7, #30]
}
 8007582:	4618      	mov	r0, r3
 8007584:	3720      	adds	r7, #32
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}

0800758a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800758a:	b580      	push	{r7, lr}
 800758c:	b084      	sub	sp, #16
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007592:	2300      	movs	r3, #0
 8007594:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007596:	f7ff fe61 	bl	800725c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800759a:	f7fc f8cd 	bl	8003738 <HAL_GetTick>
 800759e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80075a0:	e009      	b.n	80075b6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80075a2:	f7fc f8c9 	bl	8003738 <HAL_GetTick>
 80075a6:	4602      	mov	r2, r0
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d902      	bls.n	80075b6 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80075b0:	2303      	movs	r3, #3
 80075b2:	73fb      	strb	r3, [r7, #15]
      break;
 80075b4:	e004      	b.n	80075c0 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80075b6:	f7ff fe60 	bl	800727a <LL_RCC_PLLSAI1_IsReady>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d1f0      	bne.n	80075a2 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80075c0:	7bfb      	ldrb	r3, [r7, #15]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d137      	bne.n	8007636 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80075c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80075ca:	691b      	ldr	r3, [r3, #16]
 80075cc:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	021b      	lsls	r3, r3, #8
 80075d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80075da:	4313      	orrs	r3, r2
 80075dc:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80075de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80075f0:	4313      	orrs	r3, r2
 80075f2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80075f4:	f7ff fe23 	bl	800723e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075f8:	f7fc f89e 	bl	8003738 <HAL_GetTick>
 80075fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80075fe:	e009      	b.n	8007614 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007600:	f7fc f89a 	bl	8003738 <HAL_GetTick>
 8007604:	4602      	mov	r2, r0
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	2b02      	cmp	r3, #2
 800760c:	d902      	bls.n	8007614 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	73fb      	strb	r3, [r7, #15]
        break;
 8007612:	e004      	b.n	800761e <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007614:	f7ff fe31 	bl	800727a <LL_RCC_PLLSAI1_IsReady>
 8007618:	4603      	mov	r3, r0
 800761a:	2b01      	cmp	r3, #1
 800761c:	d1f0      	bne.n	8007600 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800761e:	7bfb      	ldrb	r3, [r7, #15]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d108      	bne.n	8007636 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007624:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007628:	691a      	ldr	r2, [r3, #16]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	691b      	ldr	r3, [r3, #16]
 800762e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007632:	4313      	orrs	r3, r2
 8007634:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007636:	7bfb      	ldrb	r3, [r7, #15]
}
 8007638:	4618      	mov	r0, r3
 800763a:	3710      	adds	r7, #16
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007648:	2300      	movs	r3, #0
 800764a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800764c:	f7ff fe06 	bl	800725c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007650:	f7fc f872 	bl	8003738 <HAL_GetTick>
 8007654:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007656:	e009      	b.n	800766c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007658:	f7fc f86e 	bl	8003738 <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	2b02      	cmp	r3, #2
 8007664:	d902      	bls.n	800766c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8007666:	2303      	movs	r3, #3
 8007668:	73fb      	strb	r3, [r7, #15]
      break;
 800766a:	e004      	b.n	8007676 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800766c:	f7ff fe05 	bl	800727a <LL_RCC_PLLSAI1_IsReady>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d1f0      	bne.n	8007658 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8007676:	7bfb      	ldrb	r3, [r7, #15]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d137      	bne.n	80076ec <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800767c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007680:	691b      	ldr	r3, [r3, #16]
 8007682:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	021b      	lsls	r3, r3, #8
 800768c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007690:	4313      	orrs	r3, r2
 8007692:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8007694:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007698:	691b      	ldr	r3, [r3, #16]
 800769a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80076a6:	4313      	orrs	r3, r2
 80076a8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80076aa:	f7ff fdc8 	bl	800723e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076ae:	f7fc f843 	bl	8003738 <HAL_GetTick>
 80076b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80076b4:	e009      	b.n	80076ca <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80076b6:	f7fc f83f 	bl	8003738 <HAL_GetTick>
 80076ba:	4602      	mov	r2, r0
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	1ad3      	subs	r3, r2, r3
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	d902      	bls.n	80076ca <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80076c4:	2303      	movs	r3, #3
 80076c6:	73fb      	strb	r3, [r7, #15]
        break;
 80076c8:	e004      	b.n	80076d4 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80076ca:	f7ff fdd6 	bl	800727a <LL_RCC_PLLSAI1_IsReady>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d1f0      	bne.n	80076b6 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80076d4:	7bfb      	ldrb	r3, [r7, #15]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d108      	bne.n	80076ec <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80076da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80076de:	691a      	ldr	r2, [r3, #16]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80076e8:	4313      	orrs	r3, r2
 80076ea:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80076ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}

080076f6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80076f6:	b580      	push	{r7, lr}
 80076f8:	b084      	sub	sp, #16
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076fe:	2300      	movs	r3, #0
 8007700:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007702:	f7ff fdab 	bl	800725c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007706:	f7fc f817 	bl	8003738 <HAL_GetTick>
 800770a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800770c:	e009      	b.n	8007722 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800770e:	f7fc f813 	bl	8003738 <HAL_GetTick>
 8007712:	4602      	mov	r2, r0
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	2b02      	cmp	r3, #2
 800771a:	d902      	bls.n	8007722 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800771c:	2303      	movs	r3, #3
 800771e:	73fb      	strb	r3, [r7, #15]
      break;
 8007720:	e004      	b.n	800772c <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007722:	f7ff fdaa 	bl	800727a <LL_RCC_PLLSAI1_IsReady>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1f0      	bne.n	800770e <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800772c:	7bfb      	ldrb	r3, [r7, #15]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d137      	bne.n	80077a2 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007732:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007736:	691b      	ldr	r3, [r3, #16]
 8007738:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	021b      	lsls	r3, r3, #8
 8007742:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007746:	4313      	orrs	r3, r2
 8007748:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800774a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800775c:	4313      	orrs	r3, r2
 800775e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007760:	f7ff fd6d 	bl	800723e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007764:	f7fb ffe8 	bl	8003738 <HAL_GetTick>
 8007768:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800776a:	e009      	b.n	8007780 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800776c:	f7fb ffe4 	bl	8003738 <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	2b02      	cmp	r3, #2
 8007778:	d902      	bls.n	8007780 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	73fb      	strb	r3, [r7, #15]
        break;
 800777e:	e004      	b.n	800778a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007780:	f7ff fd7b 	bl	800727a <LL_RCC_PLLSAI1_IsReady>
 8007784:	4603      	mov	r3, r0
 8007786:	2b01      	cmp	r3, #1
 8007788:	d1f0      	bne.n	800776c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800778a:	7bfb      	ldrb	r3, [r7, #15]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d108      	bne.n	80077a2 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007790:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007794:	691a      	ldr	r2, [r3, #16]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800779e:	4313      	orrs	r3, r2
 80077a0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3710      	adds	r7, #16
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d101      	bne.n	80077be <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e090      	b.n	80078e0 <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d106      	bne.n	80077d8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f7fb fd36 	bl	8003244 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2202      	movs	r2, #2
 80077dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	22ca      	movs	r2, #202	; 0xca
 80077e6:	625a      	str	r2, [r3, #36]	; 0x24
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2253      	movs	r2, #83	; 0x53
 80077ee:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f000 f89f 	bl	8007934 <RTC_EnterInitMode>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d009      	beq.n	8007810 <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	22ff      	movs	r2, #255	; 0xff
 8007802:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2204      	movs	r2, #4
 8007808:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	e067      	b.n	80078e0 <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	6812      	ldr	r2, [r2, #0]
 800781a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800781e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007822:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	6899      	ldr	r1, [r3, #8]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	685a      	ldr	r2, [r3, #4]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	691b      	ldr	r3, [r3, #16]
 8007832:	431a      	orrs	r2, r3
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	699b      	ldr	r3, [r3, #24]
 8007838:	431a      	orrs	r2, r3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	430a      	orrs	r2, r1
 8007840:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	68d2      	ldr	r2, [r2, #12]
 800784a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	6919      	ldr	r1, [r3, #16]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	041a      	lsls	r2, r3, #16
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	430a      	orrs	r2, r1
 800785e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	68da      	ldr	r2, [r3, #12]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800786e:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f022 0203 	bic.w	r2, r2, #3
 800787e:	64da      	str	r2, [r3, #76]	; 0x4c
#else
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	69da      	ldr	r2, [r3, #28]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	431a      	orrs	r2, r3
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	430a      	orrs	r2, r1
 8007896:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f003 0320 	and.w	r3, r3, #32
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d113      	bne.n	80078ce <HAL_RTC_Init+0x122>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 f81e 	bl	80078e8 <HAL_RTC_WaitForSynchro>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d00d      	beq.n	80078ce <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	22ff      	movs	r2, #255	; 0xff
 80078b8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2204      	movs	r2, #4
 80078be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e008      	b.n	80078e0 <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	22ff      	movs	r2, #255	; 0xff
 80078d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 80078de:	2300      	movs	r3, #0
  }
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	68da      	ldr	r2, [r3, #12]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80078fe:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007900:	f7fb ff1a 	bl	8003738 <HAL_GetTick>
 8007904:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007906:	e009      	b.n	800791c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007908:	f7fb ff16 	bl	8003738 <HAL_GetTick>
 800790c:	4602      	mov	r2, r0
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	1ad3      	subs	r3, r2, r3
 8007912:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007916:	d901      	bls.n	800791c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8007918:	2303      	movs	r3, #3
 800791a:	e007      	b.n	800792c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	f003 0320 	and.w	r3, r3, #32
 8007926:	2b00      	cmp	r3, #0
 8007928:	d0ee      	beq.n	8007908 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007946:	2b00      	cmp	r3, #0
 8007948:	d119      	bne.n	800797e <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f04f 32ff 	mov.w	r2, #4294967295
 8007952:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007954:	f7fb fef0 	bl	8003738 <HAL_GetTick>
 8007958:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800795a:	e009      	b.n	8007970 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800795c:	f7fb feec 	bl	8003738 <HAL_GetTick>
 8007960:	4602      	mov	r2, r0
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	1ad3      	subs	r3, r2, r3
 8007966:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800796a:	d901      	bls.n	8007970 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800796c:	2303      	movs	r3, #3
 800796e:	e007      	b.n	8007980 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800797a:	2b00      	cmp	r3, #0
 800797c:	d0ee      	beq.n	800795c <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3710      	adds	r7, #16
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f893 3020 	ldrb.w	r3, [r3, #32]
 800799a:	2b01      	cmp	r3, #1
 800799c:	d101      	bne.n	80079a2 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800799e:	2302      	movs	r3, #2
 80079a0:	e0a8      	b.n	8007af4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2202      	movs	r2, #2
 80079ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	22ca      	movs	r2, #202	; 0xca
 80079b8:	625a      	str	r2, [r3, #36]	; 0x24
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2253      	movs	r2, #83	; 0x53
 80079c0:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d020      	beq.n	8007a12 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 80079d0:	f7fb feb2 	bl	8003738 <HAL_GetTick>
 80079d4:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80079d6:	e015      	b.n	8007a04 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80079d8:	f7fb feae 	bl	8003738 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80079e6:	d90d      	bls.n	8007a04 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	22ff      	movs	r2, #255	; 0xff
 80079ee:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2203      	movs	r2, #3
 80079f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007a00:	2303      	movs	r3, #3
 8007a02:	e077      	b.n	8007af4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	f003 0304 	and.w	r3, r3, #4
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d1e2      	bne.n	80079d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	689a      	ldr	r2, [r3, #8]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a20:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	b2da      	uxtb	r2, r3
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8007a32:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007a34:	f7fb fe80 	bl	8003738 <HAL_GetTick>
 8007a38:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007a3a:	e015      	b.n	8007a68 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007a3c:	f7fb fe7c 	bl	8003738 <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a4a:	d90d      	bls.n	8007a68 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	22ff      	movs	r2, #255	; 0xff
 8007a52:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2203      	movs	r2, #3
 8007a58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	e045      	b.n	8007af4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	f003 0304 	and.w	r3, r3, #4
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d0e2      	beq.n	8007a3c <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	68ba      	ldr	r2, [r7, #8]
 8007a7c:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	689a      	ldr	r2, [r3, #8]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f022 0207 	bic.w	r2, r2, #7
 8007a8c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	6899      	ldr	r1, [r3, #8]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8007a9e:	4b17      	ldr	r3, [pc, #92]	; (8007afc <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8007aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007aa4:	4a15      	ldr	r2, [pc, #84]	; (8007afc <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8007aa6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007aaa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8007aae:	4b13      	ldr	r3, [pc, #76]	; (8007afc <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a12      	ldr	r2, [pc, #72]	; (8007afc <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8007ab4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007ab8:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	689a      	ldr	r2, [r3, #8]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ac8:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	689a      	ldr	r2, [r3, #8]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007ad8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	22ff      	movs	r2, #255	; 0xff
 8007ae0:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007af2:	2300      	movs	r3, #0
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3718      	adds	r7, #24
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	58000800 	.word	0x58000800

08007b00 <LL_RCC_GetUSARTClockSource>:
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007b08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b0c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4013      	ands	r3, r2
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	370c      	adds	r7, #12
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr

08007b20 <LL_RCC_GetLPUARTClockSource>:
{
 8007b20:	b480      	push	{r7}
 8007b22:	b083      	sub	sp, #12
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007b28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b2c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	4013      	ands	r3, r2
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d101      	bne.n	8007b52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e042      	b.n	8007bd8 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d106      	bne.n	8007b6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f7fb fba1 	bl	80032ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2224      	movs	r2, #36	; 0x24
 8007b6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f022 0201 	bic.w	r2, r2, #1
 8007b80:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 f8c2 	bl	8007d0c <UART_SetConfig>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d101      	bne.n	8007b92 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e022      	b.n	8007bd8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d002      	beq.n	8007ba0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f000 fade 	bl	800815c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	685a      	ldr	r2, [r3, #4]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	689a      	ldr	r2, [r3, #8]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007bbe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f042 0201 	orr.w	r2, r2, #1
 8007bce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 fb65 	bl	80082a0 <UART_CheckIdleState>
 8007bd6:	4603      	mov	r3, r0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3708      	adds	r7, #8
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b08a      	sub	sp, #40	; 0x28
 8007be4:	af02      	add	r7, sp, #8
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	603b      	str	r3, [r7, #0]
 8007bec:	4613      	mov	r3, r2
 8007bee:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bf6:	2b20      	cmp	r3, #32
 8007bf8:	f040 8083 	bne.w	8007d02 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d002      	beq.n	8007c08 <HAL_UART_Transmit+0x28>
 8007c02:	88fb      	ldrh	r3, [r7, #6]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d101      	bne.n	8007c0c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	e07b      	b.n	8007d04 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d101      	bne.n	8007c1a <HAL_UART_Transmit+0x3a>
 8007c16:	2302      	movs	r3, #2
 8007c18:	e074      	b.n	8007d04 <HAL_UART_Transmit+0x124>
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2221      	movs	r2, #33	; 0x21
 8007c2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c32:	f7fb fd81 	bl	8003738 <HAL_GetTick>
 8007c36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	88fa      	ldrh	r2, [r7, #6]
 8007c3c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	88fa      	ldrh	r2, [r7, #6]
 8007c44:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c50:	d108      	bne.n	8007c64 <HAL_UART_Transmit+0x84>
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	691b      	ldr	r3, [r3, #16]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d104      	bne.n	8007c64 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	61bb      	str	r3, [r7, #24]
 8007c62:	e003      	b.n	8007c6c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007c74:	e02c      	b.n	8007cd0 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	9300      	str	r3, [sp, #0]
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	2180      	movs	r1, #128	; 0x80
 8007c80:	68f8      	ldr	r0, [r7, #12]
 8007c82:	f000 fb58 	bl	8008336 <UART_WaitOnFlagUntilTimeout>
 8007c86:	4603      	mov	r3, r0
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d001      	beq.n	8007c90 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007c8c:	2303      	movs	r3, #3
 8007c8e:	e039      	b.n	8007d04 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007c90:	69fb      	ldr	r3, [r7, #28]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d10b      	bne.n	8007cae <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	881b      	ldrh	r3, [r3, #0]
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ca4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	3302      	adds	r3, #2
 8007caa:	61bb      	str	r3, [r7, #24]
 8007cac:	e007      	b.n	8007cbe <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	781a      	ldrb	r2, [r3, #0]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007cb8:	69fb      	ldr	r3, [r7, #28]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	b29a      	uxth	r2, r3
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1cc      	bne.n	8007c76 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	9300      	str	r3, [sp, #0]
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	2140      	movs	r1, #64	; 0x40
 8007ce6:	68f8      	ldr	r0, [r7, #12]
 8007ce8:	f000 fb25 	bl	8008336 <UART_WaitOnFlagUntilTimeout>
 8007cec:	4603      	mov	r3, r0
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d001      	beq.n	8007cf6 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007cf2:	2303      	movs	r3, #3
 8007cf4:	e006      	b.n	8007d04 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2220      	movs	r2, #32
 8007cfa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	e000      	b.n	8007d04 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007d02:	2302      	movs	r3, #2
  }
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3720      	adds	r7, #32
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d10:	b08c      	sub	sp, #48	; 0x30
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d16:	2300      	movs	r3, #0
 8007d18:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	689a      	ldr	r2, [r3, #8]
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	431a      	orrs	r2, r3
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	695b      	ldr	r3, [r3, #20]
 8007d2a:	431a      	orrs	r2, r3
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	69db      	ldr	r3, [r3, #28]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	4baf      	ldr	r3, [pc, #700]	; (8007ff8 <UART_SetConfig+0x2ec>)
 8007d3c:	4013      	ands	r3, r2
 8007d3e:	697a      	ldr	r2, [r7, #20]
 8007d40:	6812      	ldr	r2, [r2, #0]
 8007d42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d44:	430b      	orrs	r3, r1
 8007d46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	68da      	ldr	r2, [r3, #12]
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	699b      	ldr	r3, [r3, #24]
 8007d62:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4aa4      	ldr	r2, [pc, #656]	; (8007ffc <UART_SetConfig+0x2f0>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d004      	beq.n	8007d78 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	6a1b      	ldr	r3, [r3, #32]
 8007d72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d74:	4313      	orrs	r3, r2
 8007d76:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007d82:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007d86:	697a      	ldr	r2, [r7, #20]
 8007d88:	6812      	ldr	r2, [r2, #0]
 8007d8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d8c:	430b      	orrs	r3, r1
 8007d8e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d96:	f023 010f 	bic.w	r1, r3, #15
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	430a      	orrs	r2, r1
 8007da4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a95      	ldr	r2, [pc, #596]	; (8008000 <UART_SetConfig+0x2f4>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d125      	bne.n	8007dfc <UART_SetConfig+0xf0>
 8007db0:	2003      	movs	r0, #3
 8007db2:	f7ff fea5 	bl	8007b00 <LL_RCC_GetUSARTClockSource>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b03      	cmp	r3, #3
 8007dba:	d81b      	bhi.n	8007df4 <UART_SetConfig+0xe8>
 8007dbc:	a201      	add	r2, pc, #4	; (adr r2, 8007dc4 <UART_SetConfig+0xb8>)
 8007dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc2:	bf00      	nop
 8007dc4:	08007dd5 	.word	0x08007dd5
 8007dc8:	08007de5 	.word	0x08007de5
 8007dcc:	08007ddd 	.word	0x08007ddd
 8007dd0:	08007ded 	.word	0x08007ded
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dda:	e042      	b.n	8007e62 <UART_SetConfig+0x156>
 8007ddc:	2302      	movs	r3, #2
 8007dde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007de2:	e03e      	b.n	8007e62 <UART_SetConfig+0x156>
 8007de4:	2304      	movs	r3, #4
 8007de6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dea:	e03a      	b.n	8007e62 <UART_SetConfig+0x156>
 8007dec:	2308      	movs	r3, #8
 8007dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007df2:	e036      	b.n	8007e62 <UART_SetConfig+0x156>
 8007df4:	2310      	movs	r3, #16
 8007df6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dfa:	e032      	b.n	8007e62 <UART_SetConfig+0x156>
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a7e      	ldr	r2, [pc, #504]	; (8007ffc <UART_SetConfig+0x2f0>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d12a      	bne.n	8007e5c <UART_SetConfig+0x150>
 8007e06:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007e0a:	f7ff fe89 	bl	8007b20 <LL_RCC_GetLPUARTClockSource>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007e14:	d01a      	beq.n	8007e4c <UART_SetConfig+0x140>
 8007e16:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007e1a:	d81b      	bhi.n	8007e54 <UART_SetConfig+0x148>
 8007e1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e20:	d00c      	beq.n	8007e3c <UART_SetConfig+0x130>
 8007e22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e26:	d815      	bhi.n	8007e54 <UART_SetConfig+0x148>
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d003      	beq.n	8007e34 <UART_SetConfig+0x128>
 8007e2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e30:	d008      	beq.n	8007e44 <UART_SetConfig+0x138>
 8007e32:	e00f      	b.n	8007e54 <UART_SetConfig+0x148>
 8007e34:	2300      	movs	r3, #0
 8007e36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e3a:	e012      	b.n	8007e62 <UART_SetConfig+0x156>
 8007e3c:	2302      	movs	r3, #2
 8007e3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e42:	e00e      	b.n	8007e62 <UART_SetConfig+0x156>
 8007e44:	2304      	movs	r3, #4
 8007e46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e4a:	e00a      	b.n	8007e62 <UART_SetConfig+0x156>
 8007e4c:	2308      	movs	r3, #8
 8007e4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e52:	e006      	b.n	8007e62 <UART_SetConfig+0x156>
 8007e54:	2310      	movs	r3, #16
 8007e56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e5a:	e002      	b.n	8007e62 <UART_SetConfig+0x156>
 8007e5c:	2310      	movs	r3, #16
 8007e5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a65      	ldr	r2, [pc, #404]	; (8007ffc <UART_SetConfig+0x2f0>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	f040 8097 	bne.w	8007f9c <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007e72:	2b08      	cmp	r3, #8
 8007e74:	d823      	bhi.n	8007ebe <UART_SetConfig+0x1b2>
 8007e76:	a201      	add	r2, pc, #4	; (adr r2, 8007e7c <UART_SetConfig+0x170>)
 8007e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e7c:	08007ea1 	.word	0x08007ea1
 8007e80:	08007ebf 	.word	0x08007ebf
 8007e84:	08007ea9 	.word	0x08007ea9
 8007e88:	08007ebf 	.word	0x08007ebf
 8007e8c:	08007eaf 	.word	0x08007eaf
 8007e90:	08007ebf 	.word	0x08007ebf
 8007e94:	08007ebf 	.word	0x08007ebf
 8007e98:	08007ebf 	.word	0x08007ebf
 8007e9c:	08007eb7 	.word	0x08007eb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ea0:	f7fe ff80 	bl	8006da4 <HAL_RCC_GetPCLK1Freq>
 8007ea4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007ea6:	e010      	b.n	8007eca <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ea8:	4b56      	ldr	r3, [pc, #344]	; (8008004 <UART_SetConfig+0x2f8>)
 8007eaa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007eac:	e00d      	b.n	8007eca <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eae:	f7fe fef9 	bl	8006ca4 <HAL_RCC_GetSysClockFreq>
 8007eb2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007eb4:	e009      	b.n	8007eca <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007eb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007eba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007ebc:	e005      	b.n	8007eca <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007ec8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	f000 812b 	beq.w	8008128 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed6:	4a4c      	ldr	r2, [pc, #304]	; (8008008 <UART_SetConfig+0x2fc>)
 8007ed8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007edc:	461a      	mov	r2, r3
 8007ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ee4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	685a      	ldr	r2, [r3, #4]
 8007eea:	4613      	mov	r3, r2
 8007eec:	005b      	lsls	r3, r3, #1
 8007eee:	4413      	add	r3, r2
 8007ef0:	69ba      	ldr	r2, [r7, #24]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d305      	bcc.n	8007f02 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007efc:	69ba      	ldr	r2, [r7, #24]
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d903      	bls.n	8007f0a <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007f08:	e10e      	b.n	8008128 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	60bb      	str	r3, [r7, #8]
 8007f10:	60fa      	str	r2, [r7, #12]
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f16:	4a3c      	ldr	r2, [pc, #240]	; (8008008 <UART_SetConfig+0x2fc>)
 8007f18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	2200      	movs	r2, #0
 8007f20:	603b      	str	r3, [r7, #0]
 8007f22:	607a      	str	r2, [r7, #4]
 8007f24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f28:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f2c:	f7f8 fe64 	bl	8000bf8 <__aeabi_uldivmod>
 8007f30:	4602      	mov	r2, r0
 8007f32:	460b      	mov	r3, r1
 8007f34:	4610      	mov	r0, r2
 8007f36:	4619      	mov	r1, r3
 8007f38:	f04f 0200 	mov.w	r2, #0
 8007f3c:	f04f 0300 	mov.w	r3, #0
 8007f40:	020b      	lsls	r3, r1, #8
 8007f42:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f46:	0202      	lsls	r2, r0, #8
 8007f48:	6979      	ldr	r1, [r7, #20]
 8007f4a:	6849      	ldr	r1, [r1, #4]
 8007f4c:	0849      	lsrs	r1, r1, #1
 8007f4e:	2000      	movs	r0, #0
 8007f50:	460c      	mov	r4, r1
 8007f52:	4605      	mov	r5, r0
 8007f54:	eb12 0804 	adds.w	r8, r2, r4
 8007f58:	eb43 0905 	adc.w	r9, r3, r5
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	469a      	mov	sl, r3
 8007f64:	4693      	mov	fp, r2
 8007f66:	4652      	mov	r2, sl
 8007f68:	465b      	mov	r3, fp
 8007f6a:	4640      	mov	r0, r8
 8007f6c:	4649      	mov	r1, r9
 8007f6e:	f7f8 fe43 	bl	8000bf8 <__aeabi_uldivmod>
 8007f72:	4602      	mov	r2, r0
 8007f74:	460b      	mov	r3, r1
 8007f76:	4613      	mov	r3, r2
 8007f78:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f7a:	6a3b      	ldr	r3, [r7, #32]
 8007f7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f80:	d308      	bcc.n	8007f94 <UART_SetConfig+0x288>
 8007f82:	6a3b      	ldr	r3, [r7, #32]
 8007f84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f88:	d204      	bcs.n	8007f94 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	6a3a      	ldr	r2, [r7, #32]
 8007f90:	60da      	str	r2, [r3, #12]
 8007f92:	e0c9      	b.n	8008128 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007f9a:	e0c5      	b.n	8008128 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	69db      	ldr	r3, [r3, #28]
 8007fa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fa4:	d16e      	bne.n	8008084 <UART_SetConfig+0x378>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8007fa6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007faa:	3b01      	subs	r3, #1
 8007fac:	2b07      	cmp	r3, #7
 8007fae:	d82d      	bhi.n	800800c <UART_SetConfig+0x300>
 8007fb0:	a201      	add	r2, pc, #4	; (adr r2, 8007fb8 <UART_SetConfig+0x2ac>)
 8007fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb6:	bf00      	nop
 8007fb8:	08007fd9 	.word	0x08007fd9
 8007fbc:	08007fe1 	.word	0x08007fe1
 8007fc0:	0800800d 	.word	0x0800800d
 8007fc4:	08007fe7 	.word	0x08007fe7
 8007fc8:	0800800d 	.word	0x0800800d
 8007fcc:	0800800d 	.word	0x0800800d
 8007fd0:	0800800d 	.word	0x0800800d
 8007fd4:	08007fef 	.word	0x08007fef
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fd8:	f7fe fefa 	bl	8006dd0 <HAL_RCC_GetPCLK2Freq>
 8007fdc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007fde:	e01b      	b.n	8008018 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fe0:	4b08      	ldr	r3, [pc, #32]	; (8008004 <UART_SetConfig+0x2f8>)
 8007fe2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007fe4:	e018      	b.n	8008018 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fe6:	f7fe fe5d 	bl	8006ca4 <HAL_RCC_GetSysClockFreq>
 8007fea:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007fec:	e014      	b.n	8008018 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007ff2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007ff4:	e010      	b.n	8008018 <UART_SetConfig+0x30c>
 8007ff6:	bf00      	nop
 8007ff8:	cfff69f3 	.word	0xcfff69f3
 8007ffc:	40008000 	.word	0x40008000
 8008000:	40013800 	.word	0x40013800
 8008004:	00f42400 	.word	0x00f42400
 8008008:	0800f520 	.word	0x0800f520
      default:
        pclk = 0U;
 800800c:	2300      	movs	r3, #0
 800800e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008016:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801a:	2b00      	cmp	r3, #0
 800801c:	f000 8084 	beq.w	8008128 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008024:	4a4b      	ldr	r2, [pc, #300]	; (8008154 <UART_SetConfig+0x448>)
 8008026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800802a:	461a      	mov	r2, r3
 800802c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008032:	005a      	lsls	r2, r3, #1
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	085b      	lsrs	r3, r3, #1
 800803a:	441a      	add	r2, r3
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	fbb2 f3f3 	udiv	r3, r2, r3
 8008044:	b29b      	uxth	r3, r3
 8008046:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008048:	6a3b      	ldr	r3, [r7, #32]
 800804a:	2b0f      	cmp	r3, #15
 800804c:	d916      	bls.n	800807c <UART_SetConfig+0x370>
 800804e:	6a3b      	ldr	r3, [r7, #32]
 8008050:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008054:	d212      	bcs.n	800807c <UART_SetConfig+0x370>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008056:	6a3b      	ldr	r3, [r7, #32]
 8008058:	b29b      	uxth	r3, r3
 800805a:	f023 030f 	bic.w	r3, r3, #15
 800805e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008060:	6a3b      	ldr	r3, [r7, #32]
 8008062:	085b      	lsrs	r3, r3, #1
 8008064:	b29b      	uxth	r3, r3
 8008066:	f003 0307 	and.w	r3, r3, #7
 800806a:	b29a      	uxth	r2, r3
 800806c:	8bfb      	ldrh	r3, [r7, #30]
 800806e:	4313      	orrs	r3, r2
 8008070:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	8bfa      	ldrh	r2, [r7, #30]
 8008078:	60da      	str	r2, [r3, #12]
 800807a:	e055      	b.n	8008128 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008082:	e051      	b.n	8008128 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008084:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008088:	3b01      	subs	r3, #1
 800808a:	2b07      	cmp	r3, #7
 800808c:	d821      	bhi.n	80080d2 <UART_SetConfig+0x3c6>
 800808e:	a201      	add	r2, pc, #4	; (adr r2, 8008094 <UART_SetConfig+0x388>)
 8008090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008094:	080080b5 	.word	0x080080b5
 8008098:	080080bd 	.word	0x080080bd
 800809c:	080080d3 	.word	0x080080d3
 80080a0:	080080c3 	.word	0x080080c3
 80080a4:	080080d3 	.word	0x080080d3
 80080a8:	080080d3 	.word	0x080080d3
 80080ac:	080080d3 	.word	0x080080d3
 80080b0:	080080cb 	.word	0x080080cb
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080b4:	f7fe fe8c 	bl	8006dd0 <HAL_RCC_GetPCLK2Freq>
 80080b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80080ba:	e010      	b.n	80080de <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080bc:	4b26      	ldr	r3, [pc, #152]	; (8008158 <UART_SetConfig+0x44c>)
 80080be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80080c0:	e00d      	b.n	80080de <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080c2:	f7fe fdef 	bl	8006ca4 <HAL_RCC_GetSysClockFreq>
 80080c6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80080c8:	e009      	b.n	80080de <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80080d0:	e005      	b.n	80080de <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80080d2:	2300      	movs	r3, #0
 80080d4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80080dc:	bf00      	nop
    }

    if (pclk != 0U)
 80080de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d021      	beq.n	8008128 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e8:	4a1a      	ldr	r2, [pc, #104]	; (8008154 <UART_SetConfig+0x448>)
 80080ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080ee:	461a      	mov	r2, r3
 80080f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	085b      	lsrs	r3, r3, #1
 80080fc:	441a      	add	r2, r3
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	fbb2 f3f3 	udiv	r3, r2, r3
 8008106:	b29b      	uxth	r3, r3
 8008108:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800810a:	6a3b      	ldr	r3, [r7, #32]
 800810c:	2b0f      	cmp	r3, #15
 800810e:	d908      	bls.n	8008122 <UART_SetConfig+0x416>
 8008110:	6a3b      	ldr	r3, [r7, #32]
 8008112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008116:	d204      	bcs.n	8008122 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = usartdiv;
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	6a3a      	ldr	r2, [r7, #32]
 800811e:	60da      	str	r2, [r3, #12]
 8008120:	e002      	b.n	8008128 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8008122:	2301      	movs	r3, #1
 8008124:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	2201      	movs	r2, #1
 800812c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	2201      	movs	r2, #1
 8008134:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	2200      	movs	r2, #0
 800813c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	2200      	movs	r2, #0
 8008142:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008144:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008148:	4618      	mov	r0, r3
 800814a:	3730      	adds	r7, #48	; 0x30
 800814c:	46bd      	mov	sp, r7
 800814e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008152:	bf00      	nop
 8008154:	0800f520 	.word	0x0800f520
 8008158:	00f42400 	.word	0x00f42400

0800815c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008168:	f003 0301 	and.w	r3, r3, #1
 800816c:	2b00      	cmp	r3, #0
 800816e:	d00a      	beq.n	8008186 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	430a      	orrs	r2, r1
 8008184:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800818a:	f003 0302 	and.w	r3, r3, #2
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00a      	beq.n	80081a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	430a      	orrs	r2, r1
 80081a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ac:	f003 0304 	and.w	r3, r3, #4
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00a      	beq.n	80081ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	430a      	orrs	r2, r1
 80081c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ce:	f003 0308 	and.w	r3, r3, #8
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d00a      	beq.n	80081ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	430a      	orrs	r2, r1
 80081ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081f0:	f003 0310 	and.w	r3, r3, #16
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d00a      	beq.n	800820e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	689b      	ldr	r3, [r3, #8]
 80081fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	430a      	orrs	r2, r1
 800820c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008212:	f003 0320 	and.w	r3, r3, #32
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00a      	beq.n	8008230 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	430a      	orrs	r2, r1
 800822e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008238:	2b00      	cmp	r3, #0
 800823a:	d01a      	beq.n	8008272 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	430a      	orrs	r2, r1
 8008250:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008256:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800825a:	d10a      	bne.n	8008272 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	430a      	orrs	r2, r1
 8008270:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00a      	beq.n	8008294 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	430a      	orrs	r2, r1
 8008292:	605a      	str	r2, [r3, #4]
  }
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b086      	sub	sp, #24
 80082a4:	af02      	add	r7, sp, #8
 80082a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80082b0:	f7fb fa42 	bl	8003738 <HAL_GetTick>
 80082b4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f003 0308 	and.w	r3, r3, #8
 80082c0:	2b08      	cmp	r3, #8
 80082c2:	d10e      	bne.n	80082e2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f82f 	bl	8008336 <UART_WaitOnFlagUntilTimeout>
 80082d8:	4603      	mov	r3, r0
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d001      	beq.n	80082e2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e025      	b.n	800832e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f003 0304 	and.w	r3, r3, #4
 80082ec:	2b04      	cmp	r3, #4
 80082ee:	d10e      	bne.n	800830e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80082f4:	9300      	str	r3, [sp, #0]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 f819 	bl	8008336 <UART_WaitOnFlagUntilTimeout>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d001      	beq.n	800830e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800830a:	2303      	movs	r3, #3
 800830c:	e00f      	b.n	800832e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2220      	movs	r2, #32
 8008312:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2220      	movs	r2, #32
 800831a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2200      	movs	r2, #0
 8008328:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3710      	adds	r7, #16
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}

08008336 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b09c      	sub	sp, #112	; 0x70
 800833a:	af00      	add	r7, sp, #0
 800833c:	60f8      	str	r0, [r7, #12]
 800833e:	60b9      	str	r1, [r7, #8]
 8008340:	603b      	str	r3, [r7, #0]
 8008342:	4613      	mov	r3, r2
 8008344:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008346:	e0a9      	b.n	800849c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008348:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800834a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800834e:	f000 80a5 	beq.w	800849c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008352:	f7fb f9f1 	bl	8003738 <HAL_GetTick>
 8008356:	4602      	mov	r2, r0
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	1ad3      	subs	r3, r2, r3
 800835c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800835e:	429a      	cmp	r2, r3
 8008360:	d302      	bcc.n	8008368 <UART_WaitOnFlagUntilTimeout+0x32>
 8008362:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008364:	2b00      	cmp	r3, #0
 8008366:	d140      	bne.n	80083ea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008370:	e853 3f00 	ldrex	r3, [r3]
 8008374:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008378:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800837c:	667b      	str	r3, [r7, #100]	; 0x64
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	461a      	mov	r2, r3
 8008384:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008386:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008388:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800838c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800838e:	e841 2300 	strex	r3, r2, [r1]
 8008392:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008394:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1e6      	bne.n	8008368 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	3308      	adds	r3, #8
 80083a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083a4:	e853 3f00 	ldrex	r3, [r3]
 80083a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80083aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ac:	f023 0301 	bic.w	r3, r3, #1
 80083b0:	663b      	str	r3, [r7, #96]	; 0x60
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	3308      	adds	r3, #8
 80083b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80083ba:	64ba      	str	r2, [r7, #72]	; 0x48
 80083bc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80083c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083c2:	e841 2300 	strex	r3, r2, [r1]
 80083c6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80083c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1e5      	bne.n	800839a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2220      	movs	r2, #32
 80083d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2220      	movs	r2, #32
 80083da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e069      	b.n	80084be <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 0304 	and.w	r3, r3, #4
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d051      	beq.n	800849c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	69db      	ldr	r3, [r3, #28]
 80083fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008402:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008406:	d149      	bne.n	800849c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008410:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800841a:	e853 3f00 	ldrex	r3, [r3]
 800841e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008422:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008426:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	461a      	mov	r2, r3
 800842e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008430:	637b      	str	r3, [r7, #52]	; 0x34
 8008432:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008434:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008436:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008438:	e841 2300 	strex	r3, r2, [r1]
 800843c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800843e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1e6      	bne.n	8008412 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	3308      	adds	r3, #8
 800844a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	e853 3f00 	ldrex	r3, [r3]
 8008452:	613b      	str	r3, [r7, #16]
   return(result);
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	f023 0301 	bic.w	r3, r3, #1
 800845a:	66bb      	str	r3, [r7, #104]	; 0x68
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3308      	adds	r3, #8
 8008462:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008464:	623a      	str	r2, [r7, #32]
 8008466:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008468:	69f9      	ldr	r1, [r7, #28]
 800846a:	6a3a      	ldr	r2, [r7, #32]
 800846c:	e841 2300 	strex	r3, r2, [r1]
 8008470:	61bb      	str	r3, [r7, #24]
   return(result);
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1e5      	bne.n	8008444 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2220      	movs	r2, #32
 800847c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2220      	movs	r2, #32
 8008484:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2220      	movs	r2, #32
 800848c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2200      	movs	r2, #0
 8008494:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008498:	2303      	movs	r3, #3
 800849a:	e010      	b.n	80084be <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	69da      	ldr	r2, [r3, #28]
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	4013      	ands	r3, r2
 80084a6:	68ba      	ldr	r2, [r7, #8]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	bf0c      	ite	eq
 80084ac:	2301      	moveq	r3, #1
 80084ae:	2300      	movne	r3, #0
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	461a      	mov	r2, r3
 80084b4:	79fb      	ldrb	r3, [r7, #7]
 80084b6:	429a      	cmp	r2, r3
 80084b8:	f43f af46 	beq.w	8008348 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3770      	adds	r7, #112	; 0x70
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80084c6:	b480      	push	{r7}
 80084c8:	b085      	sub	sp, #20
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d101      	bne.n	80084dc <HAL_UARTEx_DisableFifoMode+0x16>
 80084d8:	2302      	movs	r3, #2
 80084da:	e027      	b.n	800852c <HAL_UARTEx_DisableFifoMode+0x66>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2224      	movs	r2, #36	; 0x24
 80084e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f022 0201 	bic.w	r2, r2, #1
 8008502:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800850a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	68fa      	ldr	r2, [r7, #12]
 8008518:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2220      	movs	r2, #32
 800851e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800852a:	2300      	movs	r3, #0
}
 800852c:	4618      	mov	r0, r3
 800852e:	3714      	adds	r7, #20
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008548:	2b01      	cmp	r3, #1
 800854a:	d101      	bne.n	8008550 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800854c:	2302      	movs	r3, #2
 800854e:	e02d      	b.n	80085ac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2201      	movs	r2, #1
 8008554:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2224      	movs	r2, #36	; 0x24
 800855c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f022 0201 	bic.w	r2, r2, #1
 8008576:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	683a      	ldr	r2, [r7, #0]
 8008588:	430a      	orrs	r2, r1
 800858a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f000 f84f 	bl	8008630 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68fa      	ldr	r2, [r7, #12]
 8008598:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2220      	movs	r2, #32
 800859e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80085aa:	2300      	movs	r3, #0
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3710      	adds	r7, #16
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d101      	bne.n	80085cc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80085c8:	2302      	movs	r3, #2
 80085ca:	e02d      	b.n	8008628 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2224      	movs	r2, #36	; 0x24
 80085d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f022 0201 	bic.w	r2, r2, #1
 80085f2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	430a      	orrs	r2, r1
 8008606:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 f811 	bl	8008630 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68fa      	ldr	r2, [r7, #12]
 8008614:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2220      	movs	r2, #32
 800861a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008626:	2300      	movs	r3, #0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008630:	b480      	push	{r7}
 8008632:	b085      	sub	sp, #20
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800863c:	2b00      	cmp	r3, #0
 800863e:	d108      	bne.n	8008652 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008650:	e031      	b.n	80086b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008652:	2308      	movs	r3, #8
 8008654:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008656:	2308      	movs	r3, #8
 8008658:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	0e5b      	lsrs	r3, r3, #25
 8008662:	b2db      	uxtb	r3, r3
 8008664:	f003 0307 	and.w	r3, r3, #7
 8008668:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	0f5b      	lsrs	r3, r3, #29
 8008672:	b2db      	uxtb	r3, r3
 8008674:	f003 0307 	and.w	r3, r3, #7
 8008678:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800867a:	7bbb      	ldrb	r3, [r7, #14]
 800867c:	7b3a      	ldrb	r2, [r7, #12]
 800867e:	4911      	ldr	r1, [pc, #68]	; (80086c4 <UARTEx_SetNbDataToProcess+0x94>)
 8008680:	5c8a      	ldrb	r2, [r1, r2]
 8008682:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008686:	7b3a      	ldrb	r2, [r7, #12]
 8008688:	490f      	ldr	r1, [pc, #60]	; (80086c8 <UARTEx_SetNbDataToProcess+0x98>)
 800868a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800868c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008690:	b29a      	uxth	r2, r3
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008698:	7bfb      	ldrb	r3, [r7, #15]
 800869a:	7b7a      	ldrb	r2, [r7, #13]
 800869c:	4909      	ldr	r1, [pc, #36]	; (80086c4 <UARTEx_SetNbDataToProcess+0x94>)
 800869e:	5c8a      	ldrb	r2, [r1, r2]
 80086a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80086a4:	7b7a      	ldrb	r2, [r7, #13]
 80086a6:	4908      	ldr	r1, [pc, #32]	; (80086c8 <UARTEx_SetNbDataToProcess+0x98>)
 80086a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80086aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80086ae:	b29a      	uxth	r2, r3
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80086b6:	bf00      	nop
 80086b8:	3714      	adds	r7, #20
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	0800f538 	.word	0x0800f538
 80086c8:	0800f540 	.word	0x0800f540

080086cc <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b088      	sub	sp, #32
 80086d0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80086d2:	2300      	movs	r3, #0
 80086d4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80086d6:	f107 0308 	add.w	r3, r7, #8
 80086da:	2218      	movs	r2, #24
 80086dc:	2100      	movs	r1, #0
 80086de:	4618      	mov	r0, r3
 80086e0:	f001 f8d8 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 80086e4:	233f      	movs	r3, #63	; 0x3f
 80086e6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 80086e8:	2381      	movs	r3, #129	; 0x81
 80086ea:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80086ec:	1dfb      	adds	r3, r7, #7
 80086ee:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80086f0:	2301      	movs	r3, #1
 80086f2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80086f4:	f107 0308 	add.w	r3, r7, #8
 80086f8:	2100      	movs	r1, #0
 80086fa:	4618      	mov	r0, r3
 80086fc:	f001 fb54 	bl	8009da8 <hci_send_req>
 8008700:	4603      	mov	r3, r0
 8008702:	2b00      	cmp	r3, #0
 8008704:	da01      	bge.n	800870a <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8008706:	23ff      	movs	r3, #255	; 0xff
 8008708:	e000      	b.n	800870c <aci_gap_set_non_discoverable+0x40>
  return status;
 800870a:	79fb      	ldrb	r3, [r7, #7]
}
 800870c:	4618      	mov	r0, r3
 800870e:	3720      	adds	r7, #32
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Slave_Conn_Interval_Min,
                                     uint16_t Slave_Conn_Interval_Max )
{
 8008714:	b5b0      	push	{r4, r5, r7, lr}
 8008716:	b0ce      	sub	sp, #312	; 0x138
 8008718:	af00      	add	r7, sp, #0
 800871a:	4605      	mov	r5, r0
 800871c:	460c      	mov	r4, r1
 800871e:	4610      	mov	r0, r2
 8008720:	4619      	mov	r1, r3
 8008722:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008726:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800872a:	462a      	mov	r2, r5
 800872c:	701a      	strb	r2, [r3, #0]
 800872e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008732:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8008736:	4622      	mov	r2, r4
 8008738:	801a      	strh	r2, [r3, #0]
 800873a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800873e:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 8008742:	4602      	mov	r2, r0
 8008744:	801a      	strh	r2, [r3, #0]
 8008746:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800874a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800874e:	460a      	mov	r2, r1
 8008750:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8008752:	f107 0310 	add.w	r3, r7, #16
 8008756:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800875a:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800875e:	3308      	adds	r3, #8
 8008760:	f107 0210 	add.w	r2, r7, #16
 8008764:	4413      	add	r3, r2
 8008766:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800876a:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800876e:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8008772:	4413      	add	r3, r2
 8008774:	3309      	adds	r3, #9
 8008776:	f107 0210 	add.w	r2, r7, #16
 800877a:	4413      	add	r3, r2
 800877c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008780:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008784:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008788:	2200      	movs	r2, #0
 800878a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800878c:	2300      	movs	r3, #0
 800878e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 8008792:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008796:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800879a:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800879e:	7812      	ldrb	r2, [r2, #0]
 80087a0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80087a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80087a6:	3301      	adds	r3, #1
 80087a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 80087ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80087b0:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80087b4:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 80087b8:	8812      	ldrh	r2, [r2, #0]
 80087ba:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 80087be:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80087c2:	3302      	adds	r3, #2
 80087c4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 80087c8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80087cc:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80087d0:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 80087d4:	8812      	ldrh	r2, [r2, #0]
 80087d6:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 80087da:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80087de:	3302      	adds	r3, #2
 80087e0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 80087e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80087e8:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80087ec:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 80087f0:	7812      	ldrb	r2, [r2, #0]
 80087f2:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80087f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80087f8:	3301      	adds	r3, #1
 80087fa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 80087fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008802:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8008806:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8008808:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800880c:	3301      	adds	r3, #1
 800880e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8008812:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008816:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800881a:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800881c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008820:	3301      	adds	r3, #1
 8008822:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8008826:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800882a:	3308      	adds	r3, #8
 800882c:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8008830:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8008834:	4618      	mov	r0, r3
 8008836:	f001 f81d 	bl	8009874 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800883a:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800883e:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8008842:	4413      	add	r3, r2
 8008844:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8008848:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800884c:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8008850:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8008852:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008856:	3301      	adds	r3, #1
 8008858:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800885c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008860:	3301      	adds	r3, #1
 8008862:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8008866:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800886a:	4618      	mov	r0, r3
 800886c:	f001 f802 	bl	8009874 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8008870:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8008874:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8008878:	4413      	add	r3, r2
 800887a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = Slave_Conn_Interval_Min;
 800887e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008882:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8008886:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8008888:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800888c:	3302      	adds	r3, #2
 800888e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = Slave_Conn_Interval_Max;
 8008892:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008896:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800889a:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800889c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80088a0:	3302      	adds	r3, #2
 80088a2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80088a6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088aa:	2218      	movs	r2, #24
 80088ac:	2100      	movs	r1, #0
 80088ae:	4618      	mov	r0, r3
 80088b0:	f000 fff0 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 80088b4:	233f      	movs	r3, #63	; 0x3f
 80088b6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 80088ba:	2383      	movs	r3, #131	; 0x83
 80088bc:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80088c0:	f107 0310 	add.w	r3, r7, #16
 80088c4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80088c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80088cc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80088d0:	f107 030f 	add.w	r3, r7, #15
 80088d4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80088d8:	2301      	movs	r3, #1
 80088da:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80088de:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088e2:	2100      	movs	r1, #0
 80088e4:	4618      	mov	r0, r3
 80088e6:	f001 fa5f 	bl	8009da8 <hci_send_req>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	da01      	bge.n	80088f4 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 80088f0:	23ff      	movs	r3, #255	; 0xff
 80088f2:	e004      	b.n	80088fe <aci_gap_set_discoverable+0x1ea>
  return status;
 80088f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80088f8:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80088fc:	781b      	ldrb	r3, [r3, #0]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8008904:	46bd      	mov	sp, r7
 8008906:	bdb0      	pop	{r4, r5, r7, pc}

08008908 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b0cc      	sub	sp, #304	; 0x130
 800890c:	af00      	add	r7, sp, #0
 800890e:	4602      	mov	r2, r0
 8008910:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008914:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008918:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800891a:	f107 0310 	add.w	r3, r7, #16
 800891e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008922:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008926:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800892a:	2200      	movs	r2, #0
 800892c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800892e:	2300      	movs	r3, #0
 8008930:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 8008934:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008938:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800893c:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8008940:	7812      	ldrb	r2, [r2, #0]
 8008942:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008944:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008948:	3301      	adds	r3, #1
 800894a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800894e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008952:	2218      	movs	r2, #24
 8008954:	2100      	movs	r1, #0
 8008956:	4618      	mov	r0, r3
 8008958:	f000 ff9c 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 800895c:	233f      	movs	r3, #63	; 0x3f
 800895e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 8008962:	2385      	movs	r3, #133	; 0x85
 8008964:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008968:	f107 0310 	add.w	r3, r7, #16
 800896c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008970:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008974:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008978:	f107 030f 	add.w	r3, r7, #15
 800897c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008980:	2301      	movs	r3, #1
 8008982:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008986:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800898a:	2100      	movs	r1, #0
 800898c:	4618      	mov	r0, r3
 800898e:	f001 fa0b 	bl	8009da8 <hci_send_req>
 8008992:	4603      	mov	r3, r0
 8008994:	2b00      	cmp	r3, #0
 8008996:	da01      	bge.n	800899c <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8008998:	23ff      	movs	r3, #255	; 0xff
 800899a:	e004      	b.n	80089a6 <aci_gap_set_io_capability+0x9e>
  return status;
 800899c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089a0:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80089a4:	781b      	ldrb	r3, [r3, #0]
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 80089b0:	b5b0      	push	{r4, r5, r7, lr}
 80089b2:	b0cc      	sub	sp, #304	; 0x130
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	4605      	mov	r5, r0
 80089b8:	460c      	mov	r4, r1
 80089ba:	4610      	mov	r0, r2
 80089bc:	4619      	mov	r1, r3
 80089be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089c2:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80089c6:	462a      	mov	r2, r5
 80089c8:	701a      	strb	r2, [r3, #0]
 80089ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089ce:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80089d2:	4622      	mov	r2, r4
 80089d4:	701a      	strb	r2, [r3, #0]
 80089d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089da:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 80089de:	4602      	mov	r2, r0
 80089e0:	701a      	strb	r2, [r3, #0]
 80089e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089e6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80089ea:	460a      	mov	r2, r1
 80089ec:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 80089ee:	f107 0310 	add.w	r3, r7, #16
 80089f2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80089f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089fa:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80089fe:	2200      	movs	r2, #0
 8008a00:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008a02:	2300      	movs	r3, #0
 8008a04:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8008a08:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a0c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008a10:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8008a14:	7812      	ldrb	r2, [r2, #0]
 8008a16:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008a18:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008a1c:	3301      	adds	r3, #1
 8008a1e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 8008a22:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a26:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008a2a:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8008a2e:	7812      	ldrb	r2, [r2, #0]
 8008a30:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008a32:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008a36:	3301      	adds	r3, #1
 8008a38:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 8008a3c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a40:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008a44:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 8008a48:	7812      	ldrb	r2, [r2, #0]
 8008a4a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008a4c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008a50:	3301      	adds	r3, #1
 8008a52:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8008a56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a5a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008a5e:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008a62:	7812      	ldrb	r2, [r2, #0]
 8008a64:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8008a66:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8008a70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a74:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 8008a78:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8008a7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008a7e:	3301      	adds	r3, #1
 8008a80:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8008a84:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a88:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 8008a8c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8008a8e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008a92:	3301      	adds	r3, #1
 8008a94:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8008a98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a9c:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8008aa0:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8008aa2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8008aac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ab0:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8008ab4:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8008ab8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008abc:	3304      	adds	r3, #4
 8008abe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8008ac2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ac6:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8008aca:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8008acc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008ad6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ada:	2218      	movs	r2, #24
 8008adc:	2100      	movs	r1, #0
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f000 fed8 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008ae4:	233f      	movs	r3, #63	; 0x3f
 8008ae6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 8008aea:	2386      	movs	r3, #134	; 0x86
 8008aec:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008af0:	f107 0310 	add.w	r3, r7, #16
 8008af4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008af8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008afc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008b00:	f107 030f 	add.w	r3, r7, #15
 8008b04:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008b08:	2301      	movs	r3, #1
 8008b0a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008b0e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b12:	2100      	movs	r1, #0
 8008b14:	4618      	mov	r0, r3
 8008b16:	f001 f947 	bl	8009da8 <hci_send_req>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	da01      	bge.n	8008b24 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8008b20:	23ff      	movs	r3, #255	; 0xff
 8008b22:	e004      	b.n	8008b2e <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8008b24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b28:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008b2c:	781b      	ldrb	r3, [r3, #0]
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bdb0      	pop	{r4, r5, r7, pc}

08008b38 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b0cc      	sub	sp, #304	; 0x130
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	4602      	mov	r2, r0
 8008b40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b44:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b48:	6019      	str	r1, [r3, #0]
 8008b4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b4e:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8008b52:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8008b54:	f107 0310 	add.w	r3, r7, #16
 8008b58:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008b5c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b60:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008b64:	2200      	movs	r2, #0
 8008b66:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8008b6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b72:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008b76:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8008b7a:	8812      	ldrh	r2, [r2, #0]
 8008b7c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008b7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b82:	3302      	adds	r3, #2
 8008b84:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Pass_Key = Pass_Key;
 8008b88:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b8c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008b90:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 8008b94:	6812      	ldr	r2, [r2, #0]
 8008b96:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8008b9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b9e:	3304      	adds	r3, #4
 8008ba0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008ba4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ba8:	2218      	movs	r2, #24
 8008baa:	2100      	movs	r1, #0
 8008bac:	4618      	mov	r0, r3
 8008bae:	f000 fe71 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008bb2:	233f      	movs	r3, #63	; 0x3f
 8008bb4:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x088;
 8008bb8:	2388      	movs	r3, #136	; 0x88
 8008bba:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008bbe:	f107 0310 	add.w	r3, r7, #16
 8008bc2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008bc6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008bca:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008bce:	f107 030f 	add.w	r3, r7, #15
 8008bd2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008bdc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008be0:	2100      	movs	r1, #0
 8008be2:	4618      	mov	r0, r3
 8008be4:	f001 f8e0 	bl	8009da8 <hci_send_req>
 8008be8:	4603      	mov	r3, r0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	da01      	bge.n	8008bf2 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8008bee:	23ff      	movs	r3, #255	; 0xff
 8008bf0:	e004      	b.n	8008bfc <aci_gap_pass_key_resp+0xc4>
  return status;
 8008bf2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008bf6:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008bfa:	781b      	ldrb	r3, [r3, #0]
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}

08008c06 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8008c06:	b590      	push	{r4, r7, lr}
 8008c08:	b0cd      	sub	sp, #308	; 0x134
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	4604      	mov	r4, r0
 8008c0e:	4608      	mov	r0, r1
 8008c10:	4611      	mov	r1, r2
 8008c12:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008c16:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 8008c1a:	6013      	str	r3, [r2, #0]
 8008c1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c20:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008c24:	4622      	mov	r2, r4
 8008c26:	701a      	strb	r2, [r3, #0]
 8008c28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c2c:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8008c30:	4602      	mov	r2, r0
 8008c32:	701a      	strb	r2, [r3, #0]
 8008c34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c38:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8008c3c:	460a      	mov	r2, r1
 8008c3e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8008c40:	f107 0310 	add.w	r3, r7, #16
 8008c44:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8008c48:	f107 0308 	add.w	r3, r7, #8
 8008c4c:	2207      	movs	r2, #7
 8008c4e:	2100      	movs	r1, #0
 8008c50:	4618      	mov	r0, r3
 8008c52:	f000 fe1f 	bl	8009894 <Osal_MemSet>
  int index_input = 0;
 8008c56:	2300      	movs	r3, #0
 8008c58:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 8008c5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c60:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008c64:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8008c68:	7812      	ldrb	r2, [r2, #0]
 8008c6a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008c6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c70:	3301      	adds	r3, #1
 8008c72:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 8008c76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c7a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008c7e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8008c82:	7812      	ldrb	r2, [r2, #0]
 8008c84:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008c86:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 8008c90:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c94:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008c98:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 8008c9c:	7812      	ldrb	r2, [r2, #0]
 8008c9e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008ca0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008caa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008cae:	2218      	movs	r2, #24
 8008cb0:	2100      	movs	r1, #0
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f000 fdee 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008cb8:	233f      	movs	r3, #63	; 0x3f
 8008cba:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 8008cbe:	238a      	movs	r3, #138	; 0x8a
 8008cc0:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008cc4:	f107 0310 	add.w	r3, r7, #16
 8008cc8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008ccc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008cd0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8008cd4:	f107 0308 	add.w	r3, r7, #8
 8008cd8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8008cdc:	2307      	movs	r3, #7
 8008cde:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008ce2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ce6:	2100      	movs	r1, #0
 8008ce8:	4618      	mov	r0, r3
 8008cea:	f001 f85d 	bl	8009da8 <hci_send_req>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	da01      	bge.n	8008cf8 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8008cf4:	23ff      	movs	r3, #255	; 0xff
 8008cf6:	e02e      	b.n	8008d56 <aci_gap_init+0x150>
  if ( resp.Status )
 8008cf8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cfc:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d005      	beq.n	8008d12 <aci_gap_init+0x10c>
    return resp.Status;
 8008d06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d0a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	e021      	b.n	8008d56 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8008d12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d16:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008d1a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008d1e:	b29a      	uxth	r2, r3
 8008d20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8008d2c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d30:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008d34:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8008d38:	b29a      	uxth	r2, r3
 8008d3a:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8008d3e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8008d40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d44:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008d48:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8008d4c:	b29a      	uxth	r2, r3
 8008d4e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8008d52:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8008d54:	2300      	movs	r3, #0
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd90      	pop	{r4, r7, pc}

08008d60 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b0cc      	sub	sp, #304	; 0x130
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	4602      	mov	r2, r0
 8008d68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d6c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d70:	6019      	str	r1, [r3, #0]
 8008d72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d76:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008d7a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8008d7c:	f107 0310 	add.w	r3, r7, #16
 8008d80:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008d84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d88:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008d90:	2300      	movs	r3, #0
 8008d92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 8008d96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d9a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008d9e:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8008da2:	7812      	ldrb	r2, [r2, #0]
 8008da4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008da6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008daa:	3301      	adds	r3, #1
 8008dac:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8008db0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008db4:	1c58      	adds	r0, r3, #1
 8008db6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dba:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008dbe:	781a      	ldrb	r2, [r3, #0]
 8008dc0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dc4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008dc8:	6819      	ldr	r1, [r3, #0]
 8008dca:	f000 fd53 	bl	8009874 <Osal_MemCpy>
  index_input += AdvDataLen;
 8008dce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008dd2:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8008ddc:	4413      	add	r3, r2
 8008dde:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008de2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008de6:	2218      	movs	r2, #24
 8008de8:	2100      	movs	r1, #0
 8008dea:	4618      	mov	r0, r3
 8008dec:	f000 fd52 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008df0:	233f      	movs	r3, #63	; 0x3f
 8008df2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 8008df6:	238e      	movs	r3, #142	; 0x8e
 8008df8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008dfc:	f107 0310 	add.w	r3, r7, #16
 8008e00:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008e04:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008e08:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008e0c:	f107 030f 	add.w	r3, r7, #15
 8008e10:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008e14:	2301      	movs	r3, #1
 8008e16:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008e1a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e1e:	2100      	movs	r1, #0
 8008e20:	4618      	mov	r0, r3
 8008e22:	f000 ffc1 	bl	8009da8 <hci_send_req>
 8008e26:	4603      	mov	r3, r0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	da01      	bge.n	8008e30 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8008e2c:	23ff      	movs	r3, #255	; 0xff
 8008e2e:	e004      	b.n	8008e3a <aci_gap_update_adv_data+0xda>
  return status;
 8008e30:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e34:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008e38:	781b      	ldrb	r3, [r3, #0]
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <aci_gap_configure_whitelist>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_whitelist( void )
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b088      	sub	sp, #32
 8008e48:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008e4e:	f107 0308 	add.w	r3, r7, #8
 8008e52:	2218      	movs	r2, #24
 8008e54:	2100      	movs	r1, #0
 8008e56:	4618      	mov	r0, r3
 8008e58:	f000 fd1c 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008e5c:	233f      	movs	r3, #63	; 0x3f
 8008e5e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8008e60:	2392      	movs	r3, #146	; 0x92
 8008e62:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008e64:	1dfb      	adds	r3, r7, #7
 8008e66:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008e6c:	f107 0308 	add.w	r3, r7, #8
 8008e70:	2100      	movs	r1, #0
 8008e72:	4618      	mov	r0, r3
 8008e74:	f000 ff98 	bl	8009da8 <hci_send_req>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	da01      	bge.n	8008e82 <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 8008e7e:	23ff      	movs	r3, #255	; 0xff
 8008e80:	e000      	b.n	8008e84 <aci_gap_configure_whitelist+0x40>
  return status;
 8008e82:	79fb      	ldrb	r3, [r7, #7]
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3720      	adds	r7, #32
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b0cc      	sub	sp, #304	; 0x130
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	4602      	mov	r2, r0
 8008e94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e98:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8008e9c:	801a      	strh	r2, [r3, #0]
 8008e9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ea2:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8008ea6:	460a      	mov	r2, r1
 8008ea8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8008eaa:	f107 0310 	add.w	r3, r7, #16
 8008eae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008eb2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008eb6:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008eba:	2200      	movs	r2, #0
 8008ebc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8008ec4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ec8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008ecc:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8008ed0:	8812      	ldrh	r2, [r2, #0]
 8008ed2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008ed4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008ed8:	3302      	adds	r3, #2
 8008eda:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8008ede:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ee2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008ee6:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 8008eea:	7812      	ldrb	r2, [r2, #0]
 8008eec:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008eee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008ef8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008efc:	2218      	movs	r2, #24
 8008efe:	2100      	movs	r1, #0
 8008f00:	4618      	mov	r0, r3
 8008f02:	f000 fcc7 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008f06:	233f      	movs	r3, #63	; 0x3f
 8008f08:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 8008f0c:	23a5      	movs	r3, #165	; 0xa5
 8008f0e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008f12:	f107 0310 	add.w	r3, r7, #16
 8008f16:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008f1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008f1e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008f22:	f107 030f 	add.w	r3, r7, #15
 8008f26:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008f30:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008f34:	2100      	movs	r1, #0
 8008f36:	4618      	mov	r0, r3
 8008f38:	f000 ff36 	bl	8009da8 <hci_send_req>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	da01      	bge.n	8008f46 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8008f42:	23ff      	movs	r3, #255	; 0xff
 8008f44:	e004      	b.n	8008f50 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8008f46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f4a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008f4e:	781b      	ldrb	r3, [r3, #0]
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}

08008f5a <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b088      	sub	sp, #32
 8008f5e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8008f60:	2300      	movs	r3, #0
 8008f62:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008f64:	f107 0308 	add.w	r3, r7, #8
 8008f68:	2218      	movs	r2, #24
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f000 fc91 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008f72:	233f      	movs	r3, #63	; 0x3f
 8008f74:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8008f76:	f240 1301 	movw	r3, #257	; 0x101
 8008f7a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008f7c:	1dfb      	adds	r3, r7, #7
 8008f7e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008f80:	2301      	movs	r3, #1
 8008f82:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008f84:	f107 0308 	add.w	r3, r7, #8
 8008f88:	2100      	movs	r1, #0
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f000 ff0c 	bl	8009da8 <hci_send_req>
 8008f90:	4603      	mov	r3, r0
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	da01      	bge.n	8008f9a <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8008f96:	23ff      	movs	r3, #255	; 0xff
 8008f98:	e000      	b.n	8008f9c <aci_gatt_init+0x42>
  return status;
 8008f9a:	79fb      	ldrb	r3, [r7, #7]
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3720      	adds	r7, #32
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8008fa4:	b590      	push	{r4, r7, lr}
 8008fa6:	b0cf      	sub	sp, #316	; 0x13c
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	4604      	mov	r4, r0
 8008fac:	f507 709c 	add.w	r0, r7, #312	; 0x138
 8008fb0:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 8008fb4:	6001      	str	r1, [r0, #0]
 8008fb6:	4610      	mov	r0, r2
 8008fb8:	4619      	mov	r1, r3
 8008fba:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008fbe:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8008fc2:	4622      	mov	r2, r4
 8008fc4:	701a      	strb	r2, [r3, #0]
 8008fc6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008fca:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8008fce:	4602      	mov	r2, r0
 8008fd0:	701a      	strb	r2, [r3, #0]
 8008fd2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008fd6:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8008fda:	460a      	mov	r2, r1
 8008fdc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8008fde:	f107 0310 	add.w	r3, r7, #16
 8008fe2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8008fe6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008fea:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	2b01      	cmp	r3, #1
 8008ff2:	d00a      	beq.n	800900a <aci_gatt_add_service+0x66>
 8008ff4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008ff8:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	2b02      	cmp	r3, #2
 8009000:	d101      	bne.n	8009006 <aci_gatt_add_service+0x62>
 8009002:	2311      	movs	r3, #17
 8009004:	e002      	b.n	800900c <aci_gatt_add_service+0x68>
 8009006:	2301      	movs	r3, #1
 8009008:	e000      	b.n	800900c <aci_gatt_add_service+0x68>
 800900a:	2303      	movs	r3, #3
 800900c:	f107 0210 	add.w	r2, r7, #16
 8009010:	4413      	add	r3, r2
 8009012:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009016:	f107 030c 	add.w	r3, r7, #12
 800901a:	2203      	movs	r2, #3
 800901c:	2100      	movs	r1, #0
 800901e:	4618      	mov	r0, r3
 8009020:	f000 fc38 	bl	8009894 <Osal_MemSet>
  int index_input = 0;
 8009024:	2300      	movs	r3, #0
 8009026:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800902a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800902e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8009032:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8009036:	7812      	ldrb	r2, [r2, #0]
 8009038:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800903a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800903e:	3301      	adds	r3, #1
 8009040:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8009044:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8009048:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800904c:	781b      	ldrb	r3, [r3, #0]
 800904e:	2b01      	cmp	r3, #1
 8009050:	d002      	beq.n	8009058 <aci_gatt_add_service+0xb4>
 8009052:	2b02      	cmp	r3, #2
 8009054:	d004      	beq.n	8009060 <aci_gatt_add_service+0xbc>
 8009056:	e007      	b.n	8009068 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8009058:	2302      	movs	r3, #2
 800905a:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800905e:	e005      	b.n	800906c <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8009060:	2310      	movs	r3, #16
 8009062:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8009066:	e001      	b.n	800906c <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8009068:	2397      	movs	r3, #151	; 0x97
 800906a:	e06c      	b.n	8009146 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800906c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009070:	1c58      	adds	r0, r3, #1
 8009072:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 8009076:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800907a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800907e:	6819      	ldr	r1, [r3, #0]
 8009080:	f000 fbf8 	bl	8009874 <Osal_MemCpy>
    index_input += size;
 8009084:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8009088:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800908c:	4413      	add	r3, r2
 800908e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 8009092:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009096:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800909a:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800909e:	7812      	ldrb	r2, [r2, #0]
 80090a0:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80090a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80090a6:	3301      	adds	r3, #1
 80090a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 80090ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80090b0:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80090b4:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 80090b8:	7812      	ldrb	r2, [r2, #0]
 80090ba:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 80090bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80090c0:	3301      	adds	r3, #1
 80090c2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80090c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80090ca:	2218      	movs	r2, #24
 80090cc:	2100      	movs	r1, #0
 80090ce:	4618      	mov	r0, r3
 80090d0:	f000 fbe0 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 80090d4:	233f      	movs	r3, #63	; 0x3f
 80090d6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 80090da:	f44f 7381 	mov.w	r3, #258	; 0x102
 80090de:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80090e2:	f107 0310 	add.w	r3, r7, #16
 80090e6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80090ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80090ee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 80090f2:	f107 030c 	add.w	r3, r7, #12
 80090f6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 80090fa:	2303      	movs	r3, #3
 80090fc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009100:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009104:	2100      	movs	r1, #0
 8009106:	4618      	mov	r0, r3
 8009108:	f000 fe4e 	bl	8009da8 <hci_send_req>
 800910c:	4603      	mov	r3, r0
 800910e:	2b00      	cmp	r3, #0
 8009110:	da01      	bge.n	8009116 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8009112:	23ff      	movs	r3, #255	; 0xff
 8009114:	e017      	b.n	8009146 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8009116:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800911a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800911e:	781b      	ldrb	r3, [r3, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d005      	beq.n	8009130 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8009124:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8009128:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	e00a      	b.n	8009146 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8009130:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8009134:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009138:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800913c:	b29a      	uxth	r2, r3
 800913e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8009142:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009144:	2300      	movs	r3, #0
}
 8009146:	4618      	mov	r0, r3
 8009148:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800914c:	46bd      	mov	sp, r7
 800914e:	bd90      	pop	{r4, r7, pc}

08009150 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8009150:	b590      	push	{r4, r7, lr}
 8009152:	b0d1      	sub	sp, #324	; 0x144
 8009154:	af00      	add	r7, sp, #0
 8009156:	4604      	mov	r4, r0
 8009158:	4608      	mov	r0, r1
 800915a:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800915e:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 8009162:	600a      	str	r2, [r1, #0]
 8009164:	4619      	mov	r1, r3
 8009166:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800916a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800916e:	4622      	mov	r2, r4
 8009170:	801a      	strh	r2, [r3, #0]
 8009172:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009176:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800917a:	4602      	mov	r2, r0
 800917c:	701a      	strb	r2, [r3, #0]
 800917e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009182:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 8009186:	460a      	mov	r2, r1
 8009188:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800918a:	f107 0318 	add.w	r3, r7, #24
 800918e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8009192:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009196:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	2b01      	cmp	r3, #1
 800919e:	d00a      	beq.n	80091b6 <aci_gatt_add_char+0x66>
 80091a0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80091a4:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 80091a8:	781b      	ldrb	r3, [r3, #0]
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	d101      	bne.n	80091b2 <aci_gatt_add_char+0x62>
 80091ae:	2313      	movs	r3, #19
 80091b0:	e002      	b.n	80091b8 <aci_gatt_add_char+0x68>
 80091b2:	2303      	movs	r3, #3
 80091b4:	e000      	b.n	80091b8 <aci_gatt_add_char+0x68>
 80091b6:	2305      	movs	r3, #5
 80091b8:	f107 0218 	add.w	r2, r7, #24
 80091bc:	4413      	add	r3, r2
 80091be:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80091c2:	f107 0314 	add.w	r3, r7, #20
 80091c6:	2203      	movs	r2, #3
 80091c8:	2100      	movs	r1, #0
 80091ca:	4618      	mov	r0, r3
 80091cc:	f000 fb62 	bl	8009894 <Osal_MemSet>
  int index_input = 0;
 80091d0:	2300      	movs	r3, #0
 80091d2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 80091d6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80091da:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80091de:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 80091e2:	8812      	ldrh	r2, [r2, #0]
 80091e4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80091e6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80091ea:	3302      	adds	r3, #2
 80091ec:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 80091f0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80091f4:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80091f8:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 80091fc:	7812      	ldrb	r2, [r2, #0]
 80091fe:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009200:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009204:	3301      	adds	r3, #1
 8009206:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800920a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800920e:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d002      	beq.n	800921e <aci_gatt_add_char+0xce>
 8009218:	2b02      	cmp	r3, #2
 800921a:	d004      	beq.n	8009226 <aci_gatt_add_char+0xd6>
 800921c:	e007      	b.n	800922e <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800921e:	2302      	movs	r3, #2
 8009220:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8009224:	e005      	b.n	8009232 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8009226:	2310      	movs	r3, #16
 8009228:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800922c:	e001      	b.n	8009232 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800922e:	2397      	movs	r3, #151	; 0x97
 8009230:	e091      	b.n	8009356 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8009232:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8009236:	1cd8      	adds	r0, r3, #3
 8009238:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800923c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009240:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8009244:	6819      	ldr	r1, [r3, #0]
 8009246:	f000 fb15 	bl	8009874 <Osal_MemCpy>
    index_input += size;
 800924a:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800924e:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8009252:	4413      	add	r3, r2
 8009254:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8009258:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800925c:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8009260:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 8009264:	8812      	ldrh	r2, [r2, #0]
 8009266:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8009268:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800926c:	3302      	adds	r3, #2
 800926e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8009272:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8009276:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800927a:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800927c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009280:	3301      	adds	r3, #1
 8009282:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8009286:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800928a:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800928e:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8009290:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009294:	3301      	adds	r3, #1
 8009296:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800929a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800929e:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 80092a2:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 80092a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80092a8:	3301      	adds	r3, #1
 80092aa:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 80092ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80092b2:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 80092b6:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 80092b8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80092bc:	3301      	adds	r3, #1
 80092be:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 80092c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80092c6:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 80092ca:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 80092cc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80092d0:	3301      	adds	r3, #1
 80092d2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80092d6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80092da:	2218      	movs	r2, #24
 80092dc:	2100      	movs	r1, #0
 80092de:	4618      	mov	r0, r3
 80092e0:	f000 fad8 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 80092e4:	233f      	movs	r3, #63	; 0x3f
 80092e6:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 80092ea:	f44f 7382 	mov.w	r3, #260	; 0x104
 80092ee:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 80092f2:	f107 0318 	add.w	r3, r7, #24
 80092f6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80092fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80092fe:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 8009302:	f107 0314 	add.w	r3, r7, #20
 8009306:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800930a:	2303      	movs	r3, #3
 800930c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009310:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009314:	2100      	movs	r1, #0
 8009316:	4618      	mov	r0, r3
 8009318:	f000 fd46 	bl	8009da8 <hci_send_req>
 800931c:	4603      	mov	r3, r0
 800931e:	2b00      	cmp	r3, #0
 8009320:	da01      	bge.n	8009326 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8009322:	23ff      	movs	r3, #255	; 0xff
 8009324:	e017      	b.n	8009356 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8009326:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800932a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800932e:	781b      	ldrb	r3, [r3, #0]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d005      	beq.n	8009340 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8009334:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009338:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	e00a      	b.n	8009356 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8009340:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009344:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009348:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800934c:	b29a      	uxth	r2, r3
 800934e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8009352:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009354:	2300      	movs	r3, #0
}
 8009356:	4618      	mov	r0, r3
 8009358:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800935c:	46bd      	mov	sp, r7
 800935e:	bd90      	pop	{r4, r7, pc}

08009360 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8009360:	b5b0      	push	{r4, r5, r7, lr}
 8009362:	b0cc      	sub	sp, #304	; 0x130
 8009364:	af00      	add	r7, sp, #0
 8009366:	4605      	mov	r5, r0
 8009368:	460c      	mov	r4, r1
 800936a:	4610      	mov	r0, r2
 800936c:	4619      	mov	r1, r3
 800936e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009372:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8009376:	462a      	mov	r2, r5
 8009378:	801a      	strh	r2, [r3, #0]
 800937a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800937e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009382:	4622      	mov	r2, r4
 8009384:	801a      	strh	r2, [r3, #0]
 8009386:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800938a:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800938e:	4602      	mov	r2, r0
 8009390:	701a      	strb	r2, [r3, #0]
 8009392:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009396:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800939a:	460a      	mov	r2, r1
 800939c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800939e:	f107 0310 	add.w	r3, r7, #16
 80093a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80093a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80093aa:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80093ae:	2200      	movs	r2, #0
 80093b0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80093b2:	2300      	movs	r3, #0
 80093b4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 80093b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80093bc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80093c0:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80093c4:	8812      	ldrh	r2, [r2, #0]
 80093c6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80093c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80093cc:	3302      	adds	r3, #2
 80093ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 80093d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80093d6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80093da:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80093de:	8812      	ldrh	r2, [r2, #0]
 80093e0:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80093e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80093e6:	3302      	adds	r3, #2
 80093e8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 80093ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80093f0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80093f4:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 80093f8:	7812      	ldrb	r2, [r2, #0]
 80093fa:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80093fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009400:	3301      	adds	r3, #1
 8009402:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8009406:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800940a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800940e:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 8009412:	7812      	ldrb	r2, [r2, #0]
 8009414:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8009416:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800941a:	3301      	adds	r3, #1
 800941c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8009420:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009424:	1d98      	adds	r0, r3, #6
 8009426:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800942a:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800942e:	781b      	ldrb	r3, [r3, #0]
 8009430:	461a      	mov	r2, r3
 8009432:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8009436:	f000 fa1d 	bl	8009874 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800943a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800943e:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8009442:	781b      	ldrb	r3, [r3, #0]
 8009444:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8009448:	4413      	add	r3, r2
 800944a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800944e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009452:	2218      	movs	r2, #24
 8009454:	2100      	movs	r1, #0
 8009456:	4618      	mov	r0, r3
 8009458:	f000 fa1c 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 800945c:	233f      	movs	r3, #63	; 0x3f
 800945e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 8009462:	f44f 7383 	mov.w	r3, #262	; 0x106
 8009466:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800946a:	f107 0310 	add.w	r3, r7, #16
 800946e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8009472:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009476:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800947a:	f107 030f 	add.w	r3, r7, #15
 800947e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8009482:	2301      	movs	r3, #1
 8009484:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009488:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800948c:	2100      	movs	r1, #0
 800948e:	4618      	mov	r0, r3
 8009490:	f000 fc8a 	bl	8009da8 <hci_send_req>
 8009494:	4603      	mov	r3, r0
 8009496:	2b00      	cmp	r3, #0
 8009498:	da01      	bge.n	800949e <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800949a:	23ff      	movs	r3, #255	; 0xff
 800949c:	e004      	b.n	80094a8 <aci_gatt_update_char_value+0x148>
  return status;
 800949e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094a2:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80094a6:	781b      	ldrb	r3, [r3, #0]
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bdb0      	pop	{r4, r5, r7, pc}

080094b2 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b0cc      	sub	sp, #304	; 0x130
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094bc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094c0:	601a      	str	r2, [r3, #0]
 80094c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094c6:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80094ca:	4602      	mov	r2, r0
 80094cc:	701a      	strb	r2, [r3, #0]
 80094ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094d2:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80094d6:	460a      	mov	r2, r1
 80094d8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 80094da:	f107 0310 	add.w	r3, r7, #16
 80094de:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80094e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094e6:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80094ea:	2200      	movs	r2, #0
 80094ec:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80094ee:	2300      	movs	r3, #0
 80094f0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 80094f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80094f8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80094fc:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8009500:	7812      	ldrb	r2, [r2, #0]
 8009502:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009504:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009508:	3301      	adds	r3, #1
 800950a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 800950e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009512:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009516:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800951a:	7812      	ldrb	r2, [r2, #0]
 800951c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800951e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009522:	3301      	adds	r3, #1
 8009524:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8009528:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800952c:	1c98      	adds	r0, r3, #2
 800952e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009532:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8009536:	781a      	ldrb	r2, [r3, #0]
 8009538:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800953c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009540:	6819      	ldr	r1, [r3, #0]
 8009542:	f000 f997 	bl	8009874 <Osal_MemCpy>
  index_input += Length;
 8009546:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800954a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800954e:	781b      	ldrb	r3, [r3, #0]
 8009550:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8009554:	4413      	add	r3, r2
 8009556:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800955a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800955e:	2218      	movs	r2, #24
 8009560:	2100      	movs	r1, #0
 8009562:	4618      	mov	r0, r3
 8009564:	f000 f996 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009568:	233f      	movs	r3, #63	; 0x3f
 800956a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800956e:	230c      	movs	r3, #12
 8009570:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8009574:	f107 0310 	add.w	r3, r7, #16
 8009578:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800957c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009580:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8009584:	f107 030f 	add.w	r3, r7, #15
 8009588:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800958c:	2301      	movs	r3, #1
 800958e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009592:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009596:	2100      	movs	r1, #0
 8009598:	4618      	mov	r0, r3
 800959a:	f000 fc05 	bl	8009da8 <hci_send_req>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	da01      	bge.n	80095a8 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 80095a4:	23ff      	movs	r3, #255	; 0xff
 80095a6:	e004      	b.n	80095b2 <aci_hal_write_config_data+0x100>
  return status;
 80095a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095ac:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80095b0:	781b      	ldrb	r3, [r3, #0]
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b0cc      	sub	sp, #304	; 0x130
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	4602      	mov	r2, r0
 80095c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095c8:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80095cc:	701a      	strb	r2, [r3, #0]
 80095ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095d2:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80095d6:	460a      	mov	r2, r1
 80095d8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 80095da:	f107 0310 	add.w	r3, r7, #16
 80095de:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80095e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095e6:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80095ea:	2200      	movs	r2, #0
 80095ec:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80095ee:	2300      	movs	r3, #0
 80095f0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 80095f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80095f8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80095fc:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8009600:	7812      	ldrb	r2, [r2, #0]
 8009602:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009604:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009608:	3301      	adds	r3, #1
 800960a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 800960e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009612:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009616:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800961a:	7812      	ldrb	r2, [r2, #0]
 800961c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800961e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009622:	3301      	adds	r3, #1
 8009624:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009628:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800962c:	2218      	movs	r2, #24
 800962e:	2100      	movs	r1, #0
 8009630:	4618      	mov	r0, r3
 8009632:	f000 f92f 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009636:	233f      	movs	r3, #63	; 0x3f
 8009638:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800963c:	230f      	movs	r3, #15
 800963e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8009642:	f107 0310 	add.w	r3, r7, #16
 8009646:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800964a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800964e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8009652:	f107 030f 	add.w	r3, r7, #15
 8009656:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800965a:	2301      	movs	r3, #1
 800965c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009660:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009664:	2100      	movs	r1, #0
 8009666:	4618      	mov	r0, r3
 8009668:	f000 fb9e 	bl	8009da8 <hci_send_req>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	da01      	bge.n	8009676 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8009672:	23ff      	movs	r3, #255	; 0xff
 8009674:	e004      	b.n	8009680 <aci_hal_set_tx_power_level+0xc4>
  return status;
 8009676:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800967a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800967e:	781b      	ldrb	r3, [r3, #0]
}
 8009680:	4618      	mov	r0, r3
 8009682:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}

0800968a <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800968a:	b580      	push	{r7, lr}
 800968c:	b0cc      	sub	sp, #304	; 0x130
 800968e:	af00      	add	r7, sp, #0
 8009690:	4602      	mov	r2, r0
 8009692:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009696:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800969a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800969c:	f107 0310 	add.w	r3, r7, #16
 80096a0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80096a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096a8:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80096ac:	2200      	movs	r2, #0
 80096ae:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80096b0:	2300      	movs	r3, #0
 80096b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 80096b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80096ba:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80096be:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80096c2:	8812      	ldrh	r2, [r2, #0]
 80096c4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80096c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80096ca:	3302      	adds	r3, #2
 80096cc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80096d0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80096d4:	2218      	movs	r2, #24
 80096d6:	2100      	movs	r1, #0
 80096d8:	4618      	mov	r0, r3
 80096da:	f000 f8db 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x3f;
 80096de:	233f      	movs	r3, #63	; 0x3f
 80096e0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 80096e4:	2318      	movs	r3, #24
 80096e6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80096ea:	f107 0310 	add.w	r3, r7, #16
 80096ee:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80096f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80096f6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80096fa:	f107 030f 	add.w	r3, r7, #15
 80096fe:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8009702:	2301      	movs	r3, #1
 8009704:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009708:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800970c:	2100      	movs	r1, #0
 800970e:	4618      	mov	r0, r3
 8009710:	f000 fb4a 	bl	8009da8 <hci_send_req>
 8009714:	4603      	mov	r3, r0
 8009716:	2b00      	cmp	r3, #0
 8009718:	da01      	bge.n	800971e <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800971a:	23ff      	movs	r3, #255	; 0xff
 800971c:	e004      	b.n	8009728 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800971e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009722:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8009726:	781b      	ldrb	r3, [r3, #0]
}
 8009728:	4618      	mov	r0, r3
 800972a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}

08009732 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8009732:	b580      	push	{r7, lr}
 8009734:	b088      	sub	sp, #32
 8009736:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009738:	2300      	movs	r3, #0
 800973a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800973c:	f107 0308 	add.w	r3, r7, #8
 8009740:	2218      	movs	r2, #24
 8009742:	2100      	movs	r1, #0
 8009744:	4618      	mov	r0, r3
 8009746:	f000 f8a5 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x03;
 800974a:	2303      	movs	r3, #3
 800974c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800974e:	2303      	movs	r3, #3
 8009750:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009752:	1dfb      	adds	r3, r7, #7
 8009754:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009756:	2301      	movs	r3, #1
 8009758:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800975a:	f107 0308 	add.w	r3, r7, #8
 800975e:	2100      	movs	r1, #0
 8009760:	4618      	mov	r0, r3
 8009762:	f000 fb21 	bl	8009da8 <hci_send_req>
 8009766:	4603      	mov	r3, r0
 8009768:	2b00      	cmp	r3, #0
 800976a:	da01      	bge.n	8009770 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800976c:	23ff      	movs	r3, #255	; 0xff
 800976e:	e000      	b.n	8009772 <hci_reset+0x40>
  return status;
 8009770:	79fb      	ldrb	r3, [r7, #7]
}
 8009772:	4618      	mov	r0, r3
 8009774:	3720      	adds	r7, #32
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}

0800977a <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800977a:	b590      	push	{r4, r7, lr}
 800977c:	b0cd      	sub	sp, #308	; 0x134
 800977e:	af00      	add	r7, sp, #0
 8009780:	4604      	mov	r4, r0
 8009782:	4608      	mov	r0, r1
 8009784:	4611      	mov	r1, r2
 8009786:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800978a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800978e:	4622      	mov	r2, r4
 8009790:	701a      	strb	r2, [r3, #0]
 8009792:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009796:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800979a:	4602      	mov	r2, r0
 800979c:	701a      	strb	r2, [r3, #0]
 800979e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80097a2:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 80097a6:	460a      	mov	r2, r1
 80097a8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 80097aa:	f107 0310 	add.w	r3, r7, #16
 80097ae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80097b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80097b6:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80097ba:	2200      	movs	r2, #0
 80097bc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80097be:	2300      	movs	r3, #0
 80097c0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 80097c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80097c8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80097cc:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 80097d0:	7812      	ldrb	r2, [r2, #0]
 80097d2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80097d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80097d8:	3301      	adds	r3, #1
 80097da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 80097de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80097e2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80097e6:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80097ea:	7812      	ldrb	r2, [r2, #0]
 80097ec:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80097ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80097f2:	3301      	adds	r3, #1
 80097f4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 80097f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80097fc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009800:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 8009804:	7812      	ldrb	r2, [r2, #0]
 8009806:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009808:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800980c:	3301      	adds	r3, #1
 800980e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009812:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009816:	2218      	movs	r2, #24
 8009818:	2100      	movs	r1, #0
 800981a:	4618      	mov	r0, r3
 800981c:	f000 f83a 	bl	8009894 <Osal_MemSet>
  rq.ogf = 0x08;
 8009820:	2308      	movs	r3, #8
 8009822:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 8009826:	2331      	movs	r3, #49	; 0x31
 8009828:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800982c:	f107 0310 	add.w	r3, r7, #16
 8009830:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8009834:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009838:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800983c:	f107 030f 	add.w	r3, r7, #15
 8009840:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8009844:	2301      	movs	r3, #1
 8009846:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800984a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800984e:	2100      	movs	r1, #0
 8009850:	4618      	mov	r0, r3
 8009852:	f000 faa9 	bl	8009da8 <hci_send_req>
 8009856:	4603      	mov	r3, r0
 8009858:	2b00      	cmp	r3, #0
 800985a:	da01      	bge.n	8009860 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800985c:	23ff      	movs	r3, #255	; 0xff
 800985e:	e004      	b.n	800986a <hci_le_set_default_phy+0xf0>
  return status;
 8009860:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009864:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8009868:	781b      	ldrb	r3, [r3, #0]
}
 800986a:	4618      	mov	r0, r3
 800986c:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8009870:	46bd      	mov	sp, r7
 8009872:	bd90      	pop	{r4, r7, pc}

08009874 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b084      	sub	sp, #16
 8009878:	af00      	add	r7, sp, #0
 800987a:	60f8      	str	r0, [r7, #12]
 800987c:	60b9      	str	r1, [r7, #8]
 800987e:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	68b9      	ldr	r1, [r7, #8]
 8009884:	68f8      	ldr	r0, [r7, #12]
 8009886:	f002 f9a9 	bl	800bbdc <memcpy>
 800988a:	4603      	mov	r3, r0
}
 800988c:	4618      	mov	r0, r3
 800988e:	3710      	adds	r7, #16
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}

08009894 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b084      	sub	sp, #16
 8009898:	af00      	add	r7, sp, #0
 800989a:	60f8      	str	r0, [r7, #12]
 800989c:	60b9      	str	r1, [r7, #8]
 800989e:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	68b9      	ldr	r1, [r7, #8]
 80098a4:	68f8      	ldr	r0, [r7, #12]
 80098a6:	f002 f9c1 	bl	800bc2c <memset>
 80098aa:	4603      	mov	r3, r0
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	3710      	adds	r7, #16
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}

080098b4 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 80098b4:	b480      	push	{r7}
 80098b6:	af00      	add	r7, sp, #0
  return;
 80098b8:	bf00      	nop
}
 80098ba:	46bd      	mov	sp, r7
 80098bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c0:	4770      	bx	lr

080098c2 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 80098c2:	b480      	push	{r7}
 80098c4:	af00      	add	r7, sp, #0
  return;
 80098c6:	bf00      	nop
}
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr

080098d0 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 80098d0:	b480      	push	{r7}
 80098d2:	af00      	add	r7, sp, #0
  return;
 80098d4:	bf00      	nop
}
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr

080098de <DIS_Init>:
__WEAK void DIS_Init( void )
{
 80098de:	b480      	push	{r7}
 80098e0:	af00      	add	r7, sp, #0
  return;
 80098e2:	bf00      	nop
}
 80098e4:	46bd      	mov	sp, r7
 80098e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ea:	4770      	bx	lr

080098ec <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 80098ec:	b480      	push	{r7}
 80098ee:	af00      	add	r7, sp, #0
  return;
 80098f0:	bf00      	nop
}
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr

080098fa <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 80098fa:	b480      	push	{r7}
 80098fc:	af00      	add	r7, sp, #0
  return;
 80098fe:	bf00      	nop
}
 8009900:	46bd      	mov	sp, r7
 8009902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009906:	4770      	bx	lr

08009908 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 8009908:	b480      	push	{r7}
 800990a:	af00      	add	r7, sp, #0
  return;
 800990c:	bf00      	nop
}
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr

08009916 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8009916:	b480      	push	{r7}
 8009918:	af00      	add	r7, sp, #0
  return;
 800991a:	bf00      	nop
}
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8009924:	b480      	push	{r7}
 8009926:	af00      	add	r7, sp, #0
  return;
 8009928:	bf00      	nop
}
 800992a:	46bd      	mov	sp, r7
 800992c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009930:	4770      	bx	lr

08009932 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8009932:	b480      	push	{r7}
 8009934:	af00      	add	r7, sp, #0
  return;
 8009936:	bf00      	nop
}
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr

08009940 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 8009940:	b480      	push	{r7}
 8009942:	af00      	add	r7, sp, #0
  return;
 8009944:	bf00      	nop
}
 8009946:	46bd      	mov	sp, r7
 8009948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994c:	4770      	bx	lr

0800994e <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800994e:	b480      	push	{r7}
 8009950:	af00      	add	r7, sp, #0
  return;
 8009952:	bf00      	nop
}
 8009954:	46bd      	mov	sp, r7
 8009956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995a:	4770      	bx	lr

0800995c <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 800995c:	b480      	push	{r7}
 800995e:	af00      	add	r7, sp, #0
  return;
 8009960:	bf00      	nop
}
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr

0800996a <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 800996a:	b480      	push	{r7}
 800996c:	af00      	add	r7, sp, #0
  return;
 800996e:	bf00      	nop
}
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8009978:	b480      	push	{r7}
 800997a:	af00      	add	r7, sp, #0
  return;
 800997c:	bf00      	nop
}
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr

08009986 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8009986:	b480      	push	{r7}
 8009988:	af00      	add	r7, sp, #0
  return;
 800998a:	bf00      	nop
}
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr

08009994 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8009994:	b480      	push	{r7}
 8009996:	af00      	add	r7, sp, #0
  return;
 8009998:	bf00      	nop
}
 800999a:	46bd      	mov	sp, r7
 800999c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a0:	4770      	bx	lr
	...

080099a4 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 80099a8:	4b04      	ldr	r3, [pc, #16]	; (80099bc <SVCCTL_Init+0x18>)
 80099aa:	2200      	movs	r2, #0
 80099ac:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 80099ae:	4b04      	ldr	r3, [pc, #16]	; (80099c0 <SVCCTL_Init+0x1c>)
 80099b0:	2200      	movs	r2, #0
 80099b2:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 80099b4:	f000 f806 	bl	80099c4 <SVCCTL_SvcInit>

  return;
 80099b8:	bf00      	nop
}
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	20000294 	.word	0x20000294
 80099c0:	200002b4 	.word	0x200002b4

080099c4 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	af00      	add	r7, sp, #0
  BAS_Init();
 80099c8:	f7ff ff74 	bl	80098b4 <BAS_Init>

  BLS_Init();
 80099cc:	f7ff ff79 	bl	80098c2 <BLS_Init>

  CRS_STM_Init();
 80099d0:	f7ff ff7e 	bl	80098d0 <CRS_STM_Init>

  DIS_Init();
 80099d4:	f7ff ff83 	bl	80098de <DIS_Init>

  EDS_STM_Init();
 80099d8:	f7ff ff88 	bl	80098ec <EDS_STM_Init>

  HIDS_Init();
 80099dc:	f7ff ff8d 	bl	80098fa <HIDS_Init>

  HRS_Init();
 80099e0:	f7ff ff92 	bl	8009908 <HRS_Init>

  HTS_Init();
 80099e4:	f7ff ff97 	bl	8009916 <HTS_Init>

  IAS_Init();
 80099e8:	f7ff ff9c 	bl	8009924 <IAS_Init>

  LLS_Init();
 80099ec:	f7ff ffa1 	bl	8009932 <LLS_Init>

  TPS_Init();
 80099f0:	f7ff ffa6 	bl	8009940 <TPS_Init>

  MOTENV_STM_Init();
 80099f4:	f7ff ffab 	bl	800994e <MOTENV_STM_Init>

  P2PS_STM_Init();
 80099f8:	f7ff ffb0 	bl	800995c <P2PS_STM_Init>

  ZDD_STM_Init();
 80099fc:	f7ff ffb5 	bl	800996a <ZDD_STM_Init>

  OTAS_STM_Init();
 8009a00:	f7ff ffba 	bl	8009978 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8009a04:	f7ff ffc6 	bl	8009994 <BVOPUS_STM_Init>

  MESH_Init();
 8009a08:	f7ff ffbd 	bl	8009986 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8009a0c:	f001 fb2a 	bl	800b064 <SVCCTL_InitCustomSvc>
  
  return;
 8009a10:	bf00      	nop
}
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8009a14:	b480      	push	{r7}
 8009a16:	b083      	sub	sp, #12
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8009a1c:	4b09      	ldr	r3, [pc, #36]	; (8009a44 <SVCCTL_RegisterSvcHandler+0x30>)
 8009a1e:	7f1b      	ldrb	r3, [r3, #28]
 8009a20:	4619      	mov	r1, r3
 8009a22:	4a08      	ldr	r2, [pc, #32]	; (8009a44 <SVCCTL_RegisterSvcHandler+0x30>)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8009a2a:	4b06      	ldr	r3, [pc, #24]	; (8009a44 <SVCCTL_RegisterSvcHandler+0x30>)
 8009a2c:	7f1b      	ldrb	r3, [r3, #28]
 8009a2e:	3301      	adds	r3, #1
 8009a30:	b2da      	uxtb	r2, r3
 8009a32:	4b04      	ldr	r3, [pc, #16]	; (8009a44 <SVCCTL_RegisterSvcHandler+0x30>)
 8009a34:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8009a36:	bf00      	nop
}
 8009a38:	370c      	adds	r7, #12
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr
 8009a42:	bf00      	nop
 8009a44:	20000294 	.word	0x20000294

08009a48 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b086      	sub	sp, #24
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	3301      	adds	r3, #1
 8009a54:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8009a56:	2300      	movs	r3, #0
 8009a58:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8009a5a:	693b      	ldr	r3, [r7, #16]
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	2bff      	cmp	r3, #255	; 0xff
 8009a60:	d125      	bne.n	8009aae <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	3302      	adds	r3, #2
 8009a66:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	881b      	ldrh	r3, [r3, #0]
 8009a6c:	b29b      	uxth	r3, r3
 8009a6e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009a72:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009a76:	d118      	bne.n	8009aaa <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8009a78:	2300      	movs	r3, #0
 8009a7a:	757b      	strb	r3, [r7, #21]
 8009a7c:	e00d      	b.n	8009a9a <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8009a7e:	7d7b      	ldrb	r3, [r7, #21]
 8009a80:	4a1a      	ldr	r2, [pc, #104]	; (8009aec <SVCCTL_UserEvtRx+0xa4>)
 8009a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	4798      	blx	r3
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8009a8e:	7dfb      	ldrb	r3, [r7, #23]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d108      	bne.n	8009aa6 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8009a94:	7d7b      	ldrb	r3, [r7, #21]
 8009a96:	3301      	adds	r3, #1
 8009a98:	757b      	strb	r3, [r7, #21]
 8009a9a:	4b14      	ldr	r3, [pc, #80]	; (8009aec <SVCCTL_UserEvtRx+0xa4>)
 8009a9c:	7f1b      	ldrb	r3, [r3, #28]
 8009a9e:	7d7a      	ldrb	r2, [r7, #21]
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	d3ec      	bcc.n	8009a7e <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8009aa4:	e002      	b.n	8009aac <SVCCTL_UserEvtRx+0x64>
              break;
 8009aa6:	bf00      	nop
          break;
 8009aa8:	e000      	b.n	8009aac <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8009aaa:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8009aac:	e000      	b.n	8009ab0 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8009aae:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 8009ab0:	7dfb      	ldrb	r3, [r7, #23]
 8009ab2:	2b02      	cmp	r3, #2
 8009ab4:	d00f      	beq.n	8009ad6 <SVCCTL_UserEvtRx+0x8e>
 8009ab6:	2b02      	cmp	r3, #2
 8009ab8:	dc10      	bgt.n	8009adc <SVCCTL_UserEvtRx+0x94>
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d002      	beq.n	8009ac4 <SVCCTL_UserEvtRx+0x7c>
 8009abe:	2b01      	cmp	r3, #1
 8009ac0:	d006      	beq.n	8009ad0 <SVCCTL_UserEvtRx+0x88>
 8009ac2:	e00b      	b.n	8009adc <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f000 ff79 	bl	800a9bc <SVCCTL_App_Notification>
 8009aca:	4603      	mov	r3, r0
 8009acc:	75bb      	strb	r3, [r7, #22]
      break;
 8009ace:	e008      	b.n	8009ae2 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	75bb      	strb	r3, [r7, #22]
      break;
 8009ad4:	e005      	b.n	8009ae2 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	75bb      	strb	r3, [r7, #22]
      break;
 8009ada:	e002      	b.n	8009ae2 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009adc:	2301      	movs	r3, #1
 8009ade:	75bb      	strb	r3, [r7, #22]
      break;
 8009ae0:	bf00      	nop
  }

  return (return_status);
 8009ae2:	7dbb      	ldrb	r3, [r7, #22]
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3718      	adds	r7, #24
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}
 8009aec:	20000294 	.word	0x20000294

08009af0 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b088      	sub	sp, #32
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009af8:	f107 030c 	add.w	r3, r7, #12
 8009afc:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8009b04:	69fb      	ldr	r3, [r7, #28]
 8009b06:	2125      	movs	r1, #37	; 0x25
 8009b08:	f64f 4066 	movw	r0, #64614	; 0xfc66
 8009b0c:	f000 fae2 	bl	800a0d4 <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009b10:	69fb      	ldr	r3, [r7, #28]
 8009b12:	330b      	adds	r3, #11
 8009b14:	78db      	ldrb	r3, [r3, #3]
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3720      	adds	r7, #32
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b088      	sub	sp, #32
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009b26:	f107 030c 	add.w	r3, r7, #12
 8009b2a:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	210f      	movs	r1, #15
 8009b36:	f64f 4068 	movw	r0, #64616	; 0xfc68
 8009b3a:	f000 facb 	bl	800a0d4 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	330b      	adds	r3, #11
 8009b42:	78db      	ldrb	r3, [r3, #3]
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3720      	adds	r7, #32
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b088      	sub	sp, #32
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009b54:	f107 030c 	add.w	r3, r7, #12
 8009b58:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8009b5a:	69fb      	ldr	r3, [r7, #28]
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	210e      	movs	r1, #14
 8009b60:	f64f 4075 	movw	r0, #64629	; 0xfc75
 8009b64:	f000 fab6 	bl	800a0d4 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009b68:	69fb      	ldr	r3, [r7, #28]
 8009b6a:	330b      	adds	r3, #11
 8009b6c:	78db      	ldrb	r3, [r3, #3]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3720      	adds	r7, #32
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
	...

08009b78 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8009b78:	b480      	push	{r7}
 8009b7a:	b08b      	sub	sp, #44	; 0x2c
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8009b80:	2300      	movs	r3, #0
 8009b82:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8009b84:	2300      	movs	r3, #0
 8009b86:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8009b90:	2300      	movs	r3, #0
 8009b92:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8009b94:	2300      	movs	r3, #0
 8009b96:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8009ba0:	4b4a      	ldr	r3, [pc, #296]	; (8009ccc <SHCI_GetWirelessFwInfo+0x154>)
 8009ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ba4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009ba8:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	009b      	lsls	r3, r3, #2
 8009bae:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8009bb2:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a44      	ldr	r2, [pc, #272]	; (8009cd0 <SHCI_GetWirelessFwInfo+0x158>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d10f      	bne.n	8009be4 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	695b      	ldr	r3, [r3, #20]
 8009bc8:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	699b      	ldr	r3, [r3, #24]
 8009bce:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	69db      	ldr	r3, [r3, #28]
 8009bd4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	68db      	ldr	r3, [r3, #12]
 8009bda:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	691b      	ldr	r3, [r3, #16]
 8009be0:	617b      	str	r3, [r7, #20]
 8009be2:	e01a      	b.n	8009c1a <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8009bec:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8009bf0:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	691b      	ldr	r3, [r3, #16]
 8009bf8:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	695b      	ldr	r3, [r3, #20]
 8009c00:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	699b      	ldr	r3, [r3, #24]
 8009c08:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	685b      	ldr	r3, [r3, #4]
 8009c10:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	689b      	ldr	r3, [r3, #8]
 8009c18:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c1c:	0e1b      	lsrs	r3, r3, #24
 8009c1e:	b2da      	uxtb	r2, r3
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c26:	0c1b      	lsrs	r3, r3, #16
 8009c28:	b2da      	uxtb	r2, r3
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8009c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c30:	0a1b      	lsrs	r3, r3, #8
 8009c32:	b2da      	uxtb	r2, r3
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8009c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c3a:	091b      	lsrs	r3, r3, #4
 8009c3c:	b2db      	uxtb	r3, r3
 8009c3e:	f003 030f 	and.w	r3, r3, #15
 8009c42:	b2da      	uxtb	r2, r3
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8009c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c4a:	b2db      	uxtb	r3, r3
 8009c4c:	f003 030f 	and.w	r3, r3, #15
 8009c50:	b2da      	uxtb	r2, r3
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009c56:	6a3b      	ldr	r3, [r7, #32]
 8009c58:	0e1b      	lsrs	r3, r3, #24
 8009c5a:	b2da      	uxtb	r2, r3
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8009c60:	6a3b      	ldr	r3, [r7, #32]
 8009c62:	0c1b      	lsrs	r3, r3, #16
 8009c64:	b2da      	uxtb	r2, r3
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8009c6a:	6a3b      	ldr	r3, [r7, #32]
 8009c6c:	0a1b      	lsrs	r3, r3, #8
 8009c6e:	b2da      	uxtb	r2, r3
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8009c74:	6a3b      	ldr	r3, [r7, #32]
 8009c76:	b2da      	uxtb	r2, r3
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8009c7c:	69fb      	ldr	r3, [r7, #28]
 8009c7e:	b2da      	uxtb	r2, r3
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009c84:	69bb      	ldr	r3, [r7, #24]
 8009c86:	0e1b      	lsrs	r3, r3, #24
 8009c88:	b2da      	uxtb	r2, r3
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009c8e:	69bb      	ldr	r3, [r7, #24]
 8009c90:	0c1b      	lsrs	r3, r3, #16
 8009c92:	b2da      	uxtb	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8009c98:	69bb      	ldr	r3, [r7, #24]
 8009c9a:	0a1b      	lsrs	r3, r3, #8
 8009c9c:	b2da      	uxtb	r2, r3
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	0e1b      	lsrs	r3, r3, #24
 8009ca6:	b2da      	uxtb	r2, r3
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	0c1b      	lsrs	r3, r3, #16
 8009cb0:	b2da      	uxtb	r2, r3
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	b2da      	uxtb	r2, r3
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8009cbe:	2300      	movs	r3, #0
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	372c      	adds	r7, #44	; 0x2c
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr
 8009ccc:	58004000 	.word	0x58004000
 8009cd0:	a94656b9 	.word	0xa94656b9

08009cd4 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b082      	sub	sp, #8
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	4a08      	ldr	r2, [pc, #32]	; (8009d04 <hci_init+0x30>)
 8009ce4:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 8009ce6:	4a08      	ldr	r2, [pc, #32]	; (8009d08 <hci_init+0x34>)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8009cec:	4806      	ldr	r0, [pc, #24]	; (8009d08 <hci_init+0x34>)
 8009cee:	f000 f973 	bl	8009fd8 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f000 f8d4 	bl	8009ea4 <TlInit>

  return;
 8009cfc:	bf00      	nop
}
 8009cfe:	3708      	adds	r7, #8
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	200009d0 	.word	0x200009d0
 8009d08:	200009a8 	.word	0x200009a8

08009d0c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8009d12:	4822      	ldr	r0, [pc, #136]	; (8009d9c <hci_user_evt_proc+0x90>)
 8009d14:	f000 fd28 	bl	800a768 <LST_is_empty>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d12b      	bne.n	8009d76 <hci_user_evt_proc+0x6a>
 8009d1e:	4b20      	ldr	r3, [pc, #128]	; (8009da0 <hci_user_evt_proc+0x94>)
 8009d20:	781b      	ldrb	r3, [r3, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d027      	beq.n	8009d76 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8009d26:	f107 030c 	add.w	r3, r7, #12
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	481b      	ldr	r0, [pc, #108]	; (8009d9c <hci_user_evt_proc+0x90>)
 8009d2e:	f000 fdaa 	bl	800a886 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8009d32:	4b1c      	ldr	r3, [pc, #112]	; (8009da4 <hci_user_evt_proc+0x98>)
 8009d34:	69db      	ldr	r3, [r3, #28]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d00c      	beq.n	8009d54 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 8009d3e:	2301      	movs	r3, #1
 8009d40:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 8009d42:	4b18      	ldr	r3, [pc, #96]	; (8009da4 <hci_user_evt_proc+0x98>)
 8009d44:	69db      	ldr	r3, [r3, #28]
 8009d46:	1d3a      	adds	r2, r7, #4
 8009d48:	4610      	mov	r0, r2
 8009d4a:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8009d4c:	793a      	ldrb	r2, [r7, #4]
 8009d4e:	4b14      	ldr	r3, [pc, #80]	; (8009da0 <hci_user_evt_proc+0x94>)
 8009d50:	701a      	strb	r2, [r3, #0]
 8009d52:	e002      	b.n	8009d5a <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8009d54:	4b12      	ldr	r3, [pc, #72]	; (8009da0 <hci_user_evt_proc+0x94>)
 8009d56:	2201      	movs	r2, #1
 8009d58:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8009d5a:	4b11      	ldr	r3, [pc, #68]	; (8009da0 <hci_user_evt_proc+0x94>)
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d004      	beq.n	8009d6c <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	4618      	mov	r0, r3
 8009d66:	f000 fc03 	bl	800a570 <TL_MM_EvtDone>
 8009d6a:	e004      	b.n	8009d76 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	4619      	mov	r1, r3
 8009d70:	480a      	ldr	r0, [pc, #40]	; (8009d9c <hci_user_evt_proc+0x90>)
 8009d72:	f000 fd1b 	bl	800a7ac <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8009d76:	4809      	ldr	r0, [pc, #36]	; (8009d9c <hci_user_evt_proc+0x90>)
 8009d78:	f000 fcf6 	bl	800a768 <LST_is_empty>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d107      	bne.n	8009d92 <hci_user_evt_proc+0x86>
 8009d82:	4b07      	ldr	r3, [pc, #28]	; (8009da0 <hci_user_evt_proc+0x94>)
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d003      	beq.n	8009d92 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8009d8a:	4804      	ldr	r0, [pc, #16]	; (8009d9c <hci_user_evt_proc+0x90>)
 8009d8c:	f001 f814 	bl	800adb8 <hci_notify_asynch_evt>
  }


  return;
 8009d90:	bf00      	nop
 8009d92:	bf00      	nop
}
 8009d94:	3710      	adds	r7, #16
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}
 8009d9a:	bf00      	nop
 8009d9c:	200002bc 	.word	0x200002bc
 8009da0:	200002c8 	.word	0x200002c8
 8009da4:	200009a8 	.word	0x200009a8

08009da8 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b088      	sub	sp, #32
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	460b      	mov	r3, r1
 8009db2:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8009db4:	2000      	movs	r0, #0
 8009db6:	f000 f8cb 	bl	8009f50 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	885b      	ldrh	r3, [r3, #2]
 8009dc2:	b21b      	sxth	r3, r3
 8009dc4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009dc8:	b21a      	sxth	r2, r3
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	881b      	ldrh	r3, [r3, #0]
 8009dce:	029b      	lsls	r3, r3, #10
 8009dd0:	b21b      	sxth	r3, r3
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	b21b      	sxth	r3, r3
 8009dd6:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	68db      	ldr	r3, [r3, #12]
 8009ddc:	b2d9      	uxtb	r1, r3
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	689a      	ldr	r2, [r3, #8]
 8009de2:	8bbb      	ldrh	r3, [r7, #28]
 8009de4:	4618      	mov	r0, r3
 8009de6:	f000 f88d 	bl	8009f04 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8009dea:	e04e      	b.n	8009e8a <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8009dec:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8009df0:	f000 fff9 	bl	800ade6 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8009df4:	e043      	b.n	8009e7e <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8009df6:	f107 030c 	add.w	r3, r7, #12
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	4828      	ldr	r0, [pc, #160]	; (8009ea0 <hci_send_req+0xf8>)
 8009dfe:	f000 fd42 	bl	800a886 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	7a5b      	ldrb	r3, [r3, #9]
 8009e06:	2b0f      	cmp	r3, #15
 8009e08:	d114      	bne.n	8009e34 <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	330b      	adds	r3, #11
 8009e0e:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	885b      	ldrh	r3, [r3, #2]
 8009e14:	b29b      	uxth	r3, r3
 8009e16:	8bba      	ldrh	r2, [r7, #28]
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	d104      	bne.n	8009e26 <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	691b      	ldr	r3, [r3, #16]
 8009e20:	693a      	ldr	r2, [r7, #16]
 8009e22:	7812      	ldrb	r2, [r2, #0]
 8009e24:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	785b      	ldrb	r3, [r3, #1]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d027      	beq.n	8009e7e <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	77fb      	strb	r3, [r7, #31]
 8009e32:	e024      	b.n	8009e7e <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	330b      	adds	r3, #11
 8009e38:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8009e3a:	69bb      	ldr	r3, [r7, #24]
 8009e3c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	8bba      	ldrh	r2, [r7, #28]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d114      	bne.n	8009e72 <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	7a9b      	ldrb	r3, [r3, #10]
 8009e4c:	3b03      	subs	r3, #3
 8009e4e:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	695a      	ldr	r2, [r3, #20]
 8009e54:	7dfb      	ldrb	r3, [r7, #23]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	bfa8      	it	ge
 8009e5a:	461a      	movge	r2, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6918      	ldr	r0, [r3, #16]
 8009e64:	69bb      	ldr	r3, [r7, #24]
 8009e66:	1cd9      	adds	r1, r3, #3
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	695b      	ldr	r3, [r3, #20]
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	f001 feb5 	bl	800bbdc <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	781b      	ldrb	r3, [r3, #0]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d001      	beq.n	8009e7e <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8009e7e:	4808      	ldr	r0, [pc, #32]	; (8009ea0 <hci_send_req+0xf8>)
 8009e80:	f000 fc72 	bl	800a768 <LST_is_empty>
 8009e84:	4603      	mov	r3, r0
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d0b5      	beq.n	8009df6 <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8009e8a:	7ffb      	ldrb	r3, [r7, #31]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d0ad      	beq.n	8009dec <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8009e90:	2001      	movs	r0, #1
 8009e92:	f000 f85d 	bl	8009f50 <NotifyCmdStatus>

  return 0;
 8009e96:	2300      	movs	r3, #0
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3720      	adds	r7, #32
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	200009c8 	.word	0x200009c8

08009ea4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b086      	sub	sp, #24
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8009eac:	480f      	ldr	r0, [pc, #60]	; (8009eec <TlInit+0x48>)
 8009eae:	f000 fc4b 	bl	800a748 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8009eb2:	4a0f      	ldr	r2, [pc, #60]	; (8009ef0 <TlInit+0x4c>)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8009eb8:	480e      	ldr	r0, [pc, #56]	; (8009ef4 <TlInit+0x50>)
 8009eba:	f000 fc45 	bl	800a748 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8009ebe:	4b0e      	ldr	r3, [pc, #56]	; (8009ef8 <TlInit+0x54>)
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8009ec4:	4b0d      	ldr	r3, [pc, #52]	; (8009efc <TlInit+0x58>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d00a      	beq.n	8009ee2 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8009ed0:	4b0b      	ldr	r3, [pc, #44]	; (8009f00 <TlInit+0x5c>)
 8009ed2:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8009ed4:	4b09      	ldr	r3, [pc, #36]	; (8009efc <TlInit+0x58>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f107 0208 	add.w	r2, r7, #8
 8009edc:	4610      	mov	r0, r2
 8009ede:	4798      	blx	r3
  }

  return;
 8009ee0:	bf00      	nop
 8009ee2:	bf00      	nop
}
 8009ee4:	3718      	adds	r7, #24
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}
 8009eea:	bf00      	nop
 8009eec:	200009c8 	.word	0x200009c8
 8009ef0:	200002c4 	.word	0x200002c4
 8009ef4:	200002bc 	.word	0x200002bc
 8009ef8:	200002c8 	.word	0x200002c8
 8009efc:	200009a8 	.word	0x200009a8
 8009f00:	08009f91 	.word	0x08009f91

08009f04 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b082      	sub	sp, #8
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	603a      	str	r2, [r7, #0]
 8009f0e:	80fb      	strh	r3, [r7, #6]
 8009f10:	460b      	mov	r3, r1
 8009f12:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8009f14:	4b0c      	ldr	r3, [pc, #48]	; (8009f48 <SendCmd+0x44>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	88fa      	ldrh	r2, [r7, #6]
 8009f1a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8009f1e:	4b0a      	ldr	r3, [pc, #40]	; (8009f48 <SendCmd+0x44>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	797a      	ldrb	r2, [r7, #5]
 8009f24:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8009f26:	4b08      	ldr	r3, [pc, #32]	; (8009f48 <SendCmd+0x44>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	330c      	adds	r3, #12
 8009f2c:	797a      	ldrb	r2, [r7, #5]
 8009f2e:	6839      	ldr	r1, [r7, #0]
 8009f30:	4618      	mov	r0, r3
 8009f32:	f001 fe53 	bl	800bbdc <memcpy>

  hciContext.io.Send(0,0);
 8009f36:	4b05      	ldr	r3, [pc, #20]	; (8009f4c <SendCmd+0x48>)
 8009f38:	691b      	ldr	r3, [r3, #16]
 8009f3a:	2100      	movs	r1, #0
 8009f3c:	2000      	movs	r0, #0
 8009f3e:	4798      	blx	r3

  return;
 8009f40:	bf00      	nop
}
 8009f42:	3708      	adds	r7, #8
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}
 8009f48:	200002c4 	.word	0x200002c4
 8009f4c:	200009a8 	.word	0x200009a8

08009f50 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b082      	sub	sp, #8
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	4603      	mov	r3, r0
 8009f58:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8009f5a:	79fb      	ldrb	r3, [r7, #7]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d108      	bne.n	8009f72 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8009f60:	4b0a      	ldr	r3, [pc, #40]	; (8009f8c <NotifyCmdStatus+0x3c>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d00d      	beq.n	8009f84 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8009f68:	4b08      	ldr	r3, [pc, #32]	; (8009f8c <NotifyCmdStatus+0x3c>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2000      	movs	r0, #0
 8009f6e:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8009f70:	e008      	b.n	8009f84 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8009f72:	4b06      	ldr	r3, [pc, #24]	; (8009f8c <NotifyCmdStatus+0x3c>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d004      	beq.n	8009f84 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8009f7a:	4b04      	ldr	r3, [pc, #16]	; (8009f8c <NotifyCmdStatus+0x3c>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	2001      	movs	r0, #1
 8009f80:	4798      	blx	r3
  return;
 8009f82:	bf00      	nop
 8009f84:	bf00      	nop
}
 8009f86:	3708      	adds	r7, #8
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}
 8009f8c:	200009d0 	.word	0x200009d0

08009f90 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	7a5b      	ldrb	r3, [r3, #9]
 8009f9c:	2b0f      	cmp	r3, #15
 8009f9e:	d003      	beq.n	8009fa8 <TlEvtReceived+0x18>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	7a5b      	ldrb	r3, [r3, #9]
 8009fa4:	2b0e      	cmp	r3, #14
 8009fa6:	d107      	bne.n	8009fb8 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8009fa8:	6879      	ldr	r1, [r7, #4]
 8009faa:	4809      	ldr	r0, [pc, #36]	; (8009fd0 <TlEvtReceived+0x40>)
 8009fac:	f000 fc24 	bl	800a7f8 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8009fb0:	2000      	movs	r0, #0
 8009fb2:	f000 ff0d 	bl	800add0 <hci_cmd_resp_release>
 8009fb6:	e006      	b.n	8009fc6 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8009fb8:	6879      	ldr	r1, [r7, #4]
 8009fba:	4806      	ldr	r0, [pc, #24]	; (8009fd4 <TlEvtReceived+0x44>)
 8009fbc:	f000 fc1c 	bl	800a7f8 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8009fc0:	4804      	ldr	r0, [pc, #16]	; (8009fd4 <TlEvtReceived+0x44>)
 8009fc2:	f000 fef9 	bl	800adb8 <hci_notify_asynch_evt>
  }

  return;
 8009fc6:	bf00      	nop
}
 8009fc8:	3708      	adds	r7, #8
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}
 8009fce:	bf00      	nop
 8009fd0:	200009c8 	.word	0x200009c8
 8009fd4:	200002bc 	.word	0x200002bc

08009fd8 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	b083      	sub	sp, #12
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	4a05      	ldr	r2, [pc, #20]	; (8009ff8 <hci_register_io_bus+0x20>)
 8009fe4:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	4a04      	ldr	r2, [pc, #16]	; (8009ffc <hci_register_io_bus+0x24>)
 8009fea:	611a      	str	r2, [r3, #16]

  return;
 8009fec:	bf00      	nop
}
 8009fee:	370c      	adds	r7, #12
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr
 8009ff8:	0800a2e9 	.word	0x0800a2e9
 8009ffc:	0800a351 	.word	0x0800a351

0800a000 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b082      	sub	sp, #8
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
 800a008:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	4a08      	ldr	r2, [pc, #32]	; (800a030 <shci_init+0x30>)
 800a010:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800a012:	4a08      	ldr	r2, [pc, #32]	; (800a034 <shci_init+0x34>)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800a018:	4806      	ldr	r0, [pc, #24]	; (800a034 <shci_init+0x34>)
 800a01a:	f000 f911 	bl	800a240 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4618      	mov	r0, r3
 800a024:	f000 f894 	bl	800a150 <TlInit>

  return;
 800a028:	bf00      	nop
}
 800a02a:	3708      	adds	r7, #8
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}
 800a030:	200009f4 	.word	0x200009f4
 800a034:	200009d4 	.word	0x200009d4

0800a038 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800a03e:	4822      	ldr	r0, [pc, #136]	; (800a0c8 <shci_user_evt_proc+0x90>)
 800a040:	f000 fb92 	bl	800a768 <LST_is_empty>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d12b      	bne.n	800a0a2 <shci_user_evt_proc+0x6a>
 800a04a:	4b20      	ldr	r3, [pc, #128]	; (800a0cc <shci_user_evt_proc+0x94>)
 800a04c:	781b      	ldrb	r3, [r3, #0]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d027      	beq.n	800a0a2 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800a052:	f107 030c 	add.w	r3, r7, #12
 800a056:	4619      	mov	r1, r3
 800a058:	481b      	ldr	r0, [pc, #108]	; (800a0c8 <shci_user_evt_proc+0x90>)
 800a05a:	f000 fc14 	bl	800a886 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800a05e:	4b1c      	ldr	r3, [pc, #112]	; (800a0d0 <shci_user_evt_proc+0x98>)
 800a060:	69db      	ldr	r3, [r3, #28]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d00c      	beq.n	800a080 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800a06a:	2301      	movs	r3, #1
 800a06c:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800a06e:	4b18      	ldr	r3, [pc, #96]	; (800a0d0 <shci_user_evt_proc+0x98>)
 800a070:	69db      	ldr	r3, [r3, #28]
 800a072:	1d3a      	adds	r2, r7, #4
 800a074:	4610      	mov	r0, r2
 800a076:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800a078:	793a      	ldrb	r2, [r7, #4]
 800a07a:	4b14      	ldr	r3, [pc, #80]	; (800a0cc <shci_user_evt_proc+0x94>)
 800a07c:	701a      	strb	r2, [r3, #0]
 800a07e:	e002      	b.n	800a086 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800a080:	4b12      	ldr	r3, [pc, #72]	; (800a0cc <shci_user_evt_proc+0x94>)
 800a082:	2201      	movs	r2, #1
 800a084:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800a086:	4b11      	ldr	r3, [pc, #68]	; (800a0cc <shci_user_evt_proc+0x94>)
 800a088:	781b      	ldrb	r3, [r3, #0]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d004      	beq.n	800a098 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	4618      	mov	r0, r3
 800a092:	f000 fa6d 	bl	800a570 <TL_MM_EvtDone>
 800a096:	e004      	b.n	800a0a2 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	4619      	mov	r1, r3
 800a09c:	480a      	ldr	r0, [pc, #40]	; (800a0c8 <shci_user_evt_proc+0x90>)
 800a09e:	f000 fb85 	bl	800a7ac <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800a0a2:	4809      	ldr	r0, [pc, #36]	; (800a0c8 <shci_user_evt_proc+0x90>)
 800a0a4:	f000 fb60 	bl	800a768 <LST_is_empty>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d107      	bne.n	800a0be <shci_user_evt_proc+0x86>
 800a0ae:	4b07      	ldr	r3, [pc, #28]	; (800a0cc <shci_user_evt_proc+0x94>)
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d003      	beq.n	800a0be <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800a0b6:	4804      	ldr	r0, [pc, #16]	; (800a0c8 <shci_user_evt_proc+0x90>)
 800a0b8:	f7f7 fbc6 	bl	8001848 <shci_notify_asynch_evt>
  }


  return;
 800a0bc:	bf00      	nop
 800a0be:	bf00      	nop
}
 800a0c0:	3710      	adds	r7, #16
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
 800a0c6:	bf00      	nop
 800a0c8:	200002d4 	.word	0x200002d4
 800a0cc:	200002e4 	.word	0x200002e4
 800a0d0:	200009d4 	.word	0x200009d4

0800a0d4 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b084      	sub	sp, #16
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	60ba      	str	r2, [r7, #8]
 800a0dc:	607b      	str	r3, [r7, #4]
 800a0de:	4603      	mov	r3, r0
 800a0e0:	81fb      	strh	r3, [r7, #14]
 800a0e2:	460b      	mov	r3, r1
 800a0e4:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800a0e6:	2000      	movs	r0, #0
 800a0e8:	f000 f864 	bl	800a1b4 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800a0ec:	4b16      	ldr	r3, [pc, #88]	; (800a148 <shci_send+0x74>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	89fa      	ldrh	r2, [r7, #14]
 800a0f2:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800a0f6:	4b14      	ldr	r3, [pc, #80]	; (800a148 <shci_send+0x74>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	7b7a      	ldrb	r2, [r7, #13]
 800a0fc:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800a0fe:	4b12      	ldr	r3, [pc, #72]	; (800a148 <shci_send+0x74>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	330c      	adds	r3, #12
 800a104:	7b7a      	ldrb	r2, [r7, #13]
 800a106:	68b9      	ldr	r1, [r7, #8]
 800a108:	4618      	mov	r0, r3
 800a10a:	f001 fd67 	bl	800bbdc <memcpy>

  shciContext.io.Send(0,0);
 800a10e:	4b0f      	ldr	r3, [pc, #60]	; (800a14c <shci_send+0x78>)
 800a110:	691b      	ldr	r3, [r3, #16]
 800a112:	2100      	movs	r1, #0
 800a114:	2000      	movs	r0, #0
 800a116:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800a118:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800a11c:	f7f7 fbab 	bl	8001876 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f103 0008 	add.w	r0, r3, #8
 800a126:	4b08      	ldr	r3, [pc, #32]	; (800a148 <shci_send+0x74>)
 800a128:	6819      	ldr	r1, [r3, #0]
 800a12a:	4b07      	ldr	r3, [pc, #28]	; (800a148 <shci_send+0x74>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	789b      	ldrb	r3, [r3, #2]
 800a130:	3303      	adds	r3, #3
 800a132:	461a      	mov	r2, r3
 800a134:	f001 fd52 	bl	800bbdc <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800a138:	2001      	movs	r0, #1
 800a13a:	f000 f83b 	bl	800a1b4 <Cmd_SetStatus>

  return;
 800a13e:	bf00      	nop
}
 800a140:	3710      	adds	r7, #16
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}
 800a146:	bf00      	nop
 800a148:	200002e0 	.word	0x200002e0
 800a14c:	200009d4 	.word	0x200009d4

0800a150 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b086      	sub	sp, #24
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800a158:	4a10      	ldr	r2, [pc, #64]	; (800a19c <TlInit+0x4c>)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800a15e:	4810      	ldr	r0, [pc, #64]	; (800a1a0 <TlInit+0x50>)
 800a160:	f000 faf2 	bl	800a748 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800a164:	2001      	movs	r0, #1
 800a166:	f000 f825 	bl	800a1b4 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800a16a:	4b0e      	ldr	r3, [pc, #56]	; (800a1a4 <TlInit+0x54>)
 800a16c:	2201      	movs	r2, #1
 800a16e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800a170:	4b0d      	ldr	r3, [pc, #52]	; (800a1a8 <TlInit+0x58>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00c      	beq.n	800a192 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800a17c:	4b0b      	ldr	r3, [pc, #44]	; (800a1ac <TlInit+0x5c>)
 800a17e:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800a180:	4b0b      	ldr	r3, [pc, #44]	; (800a1b0 <TlInit+0x60>)
 800a182:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800a184:	4b08      	ldr	r3, [pc, #32]	; (800a1a8 <TlInit+0x58>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f107 020c 	add.w	r2, r7, #12
 800a18c:	4610      	mov	r0, r2
 800a18e:	4798      	blx	r3
  }

  return;
 800a190:	bf00      	nop
 800a192:	bf00      	nop
}
 800a194:	3718      	adds	r7, #24
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	200002e0 	.word	0x200002e0
 800a1a0:	200002d4 	.word	0x200002d4
 800a1a4:	200002e4 	.word	0x200002e4
 800a1a8:	200009d4 	.word	0x200009d4
 800a1ac:	0800a205 	.word	0x0800a205
 800a1b0:	0800a21d 	.word	0x0800a21d

0800a1b4 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b082      	sub	sp, #8
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800a1be:	79fb      	ldrb	r3, [r7, #7]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d10b      	bne.n	800a1dc <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800a1c4:	4b0d      	ldr	r3, [pc, #52]	; (800a1fc <Cmd_SetStatus+0x48>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d003      	beq.n	800a1d4 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800a1cc:	4b0b      	ldr	r3, [pc, #44]	; (800a1fc <Cmd_SetStatus+0x48>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2000      	movs	r0, #0
 800a1d2:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800a1d4:	4b0a      	ldr	r3, [pc, #40]	; (800a200 <Cmd_SetStatus+0x4c>)
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800a1da:	e00b      	b.n	800a1f4 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800a1dc:	4b08      	ldr	r3, [pc, #32]	; (800a200 <Cmd_SetStatus+0x4c>)
 800a1de:	2201      	movs	r2, #1
 800a1e0:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800a1e2:	4b06      	ldr	r3, [pc, #24]	; (800a1fc <Cmd_SetStatus+0x48>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d004      	beq.n	800a1f4 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800a1ea:	4b04      	ldr	r3, [pc, #16]	; (800a1fc <Cmd_SetStatus+0x48>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	2001      	movs	r0, #1
 800a1f0:	4798      	blx	r3
  return;
 800a1f2:	bf00      	nop
 800a1f4:	bf00      	nop
}
 800a1f6:	3708      	adds	r7, #8
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}
 800a1fc:	200009f4 	.word	0x200009f4
 800a200:	200002dc 	.word	0x200002dc

0800a204 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800a20c:	2000      	movs	r0, #0
 800a20e:	f7f7 fb27 	bl	8001860 <shci_cmd_resp_release>

  return;
 800a212:	bf00      	nop
}
 800a214:	3708      	adds	r7, #8
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}
	...

0800a21c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b082      	sub	sp, #8
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800a224:	6879      	ldr	r1, [r7, #4]
 800a226:	4805      	ldr	r0, [pc, #20]	; (800a23c <TlUserEvtReceived+0x20>)
 800a228:	f000 fae6 	bl	800a7f8 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800a22c:	4803      	ldr	r0, [pc, #12]	; (800a23c <TlUserEvtReceived+0x20>)
 800a22e:	f7f7 fb0b 	bl	8001848 <shci_notify_asynch_evt>

  return;
 800a232:	bf00      	nop
}
 800a234:	3708      	adds	r7, #8
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}
 800a23a:	bf00      	nop
 800a23c:	200002d4 	.word	0x200002d4

0800a240 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800a240:	b480      	push	{r7}
 800a242:	b083      	sub	sp, #12
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	4a05      	ldr	r2, [pc, #20]	; (800a260 <shci_register_io_bus+0x20>)
 800a24c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	4a04      	ldr	r2, [pc, #16]	; (800a264 <shci_register_io_bus+0x24>)
 800a252:	611a      	str	r2, [r3, #16]

  return;
 800a254:	bf00      	nop
}
 800a256:	370c      	adds	r7, #12
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr
 800a260:	0800a3fd 	.word	0x0800a3fd
 800a264:	0800a451 	.word	0x0800a451

0800a268 <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800a26c:	f001 f94a 	bl	800b504 <HW_IPCC_Enable>

  return;
 800a270:	bf00      	nop
}
 800a272:	bd80      	pop	{r7, pc}

0800a274 <TL_Init>:


void TL_Init( void )
{
 800a274:	b580      	push	{r7, lr}
 800a276:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800a278:	4b10      	ldr	r3, [pc, #64]	; (800a2bc <TL_Init+0x48>)
 800a27a:	4a11      	ldr	r2, [pc, #68]	; (800a2c0 <TL_Init+0x4c>)
 800a27c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800a27e:	4b0f      	ldr	r3, [pc, #60]	; (800a2bc <TL_Init+0x48>)
 800a280:	4a10      	ldr	r2, [pc, #64]	; (800a2c4 <TL_Init+0x50>)
 800a282:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800a284:	4b0d      	ldr	r3, [pc, #52]	; (800a2bc <TL_Init+0x48>)
 800a286:	4a10      	ldr	r2, [pc, #64]	; (800a2c8 <TL_Init+0x54>)
 800a288:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800a28a:	4b0c      	ldr	r3, [pc, #48]	; (800a2bc <TL_Init+0x48>)
 800a28c:	4a0f      	ldr	r2, [pc, #60]	; (800a2cc <TL_Init+0x58>)
 800a28e:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800a290:	4b0a      	ldr	r3, [pc, #40]	; (800a2bc <TL_Init+0x48>)
 800a292:	4a0f      	ldr	r2, [pc, #60]	; (800a2d0 <TL_Init+0x5c>)
 800a294:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800a296:	4b09      	ldr	r3, [pc, #36]	; (800a2bc <TL_Init+0x48>)
 800a298:	4a0e      	ldr	r2, [pc, #56]	; (800a2d4 <TL_Init+0x60>)
 800a29a:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800a29c:	4b07      	ldr	r3, [pc, #28]	; (800a2bc <TL_Init+0x48>)
 800a29e:	4a0e      	ldr	r2, [pc, #56]	; (800a2d8 <TL_Init+0x64>)
 800a2a0:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800a2a2:	4b06      	ldr	r3, [pc, #24]	; (800a2bc <TL_Init+0x48>)
 800a2a4:	4a0d      	ldr	r2, [pc, #52]	; (800a2dc <TL_Init+0x68>)
 800a2a6:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800a2a8:	4b04      	ldr	r3, [pc, #16]	; (800a2bc <TL_Init+0x48>)
 800a2aa:	4a0d      	ldr	r2, [pc, #52]	; (800a2e0 <TL_Init+0x6c>)
 800a2ac:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800a2ae:	4b03      	ldr	r3, [pc, #12]	; (800a2bc <TL_Init+0x48>)
 800a2b0:	4a0c      	ldr	r2, [pc, #48]	; (800a2e4 <TL_Init+0x70>)
 800a2b2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800a2b4:	f001 f93a 	bl	800b52c <HW_IPCC_Init>

  return;
 800a2b8:	bf00      	nop
}
 800a2ba:	bd80      	pop	{r7, pc}
 800a2bc:	20030000 	.word	0x20030000
 800a2c0:	20030028 	.word	0x20030028
 800a2c4:	20030048 	.word	0x20030048
 800a2c8:	20030058 	.word	0x20030058
 800a2cc:	20030064 	.word	0x20030064
 800a2d0:	2003006c 	.word	0x2003006c
 800a2d4:	20030074 	.word	0x20030074
 800a2d8:	2003007c 	.word	0x2003007c
 800a2dc:	20030098 	.word	0x20030098
 800a2e0:	2003009c 	.word	0x2003009c
 800a2e4:	200300a8 	.word	0x200300a8

0800a2e8 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800a2f4:	4811      	ldr	r0, [pc, #68]	; (800a33c <TL_BLE_Init+0x54>)
 800a2f6:	f000 fa27 	bl	800a748 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800a2fa:	4b11      	ldr	r3, [pc, #68]	; (800a340 <TL_BLE_Init+0x58>)
 800a2fc:	685b      	ldr	r3, [r3, #4]
 800a2fe:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	689a      	ldr	r2, [r3, #8]
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	68da      	ldr	r2, [r3, #12]
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	4a0c      	ldr	r2, [pc, #48]	; (800a344 <TL_BLE_Init+0x5c>)
 800a314:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	4a08      	ldr	r2, [pc, #32]	; (800a33c <TL_BLE_Init+0x54>)
 800a31a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800a31c:	f001 f91c 	bl	800b558 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	4a08      	ldr	r2, [pc, #32]	; (800a348 <TL_BLE_Init+0x60>)
 800a326:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	4a07      	ldr	r2, [pc, #28]	; (800a34c <TL_BLE_Init+0x64>)
 800a32e:	6013      	str	r3, [r2, #0]

  return 0;
 800a330:	2300      	movs	r3, #0
}
 800a332:	4618      	mov	r0, r3
 800a334:	3710      	adds	r7, #16
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop
 800a33c:	200300c4 	.word	0x200300c4
 800a340:	20030000 	.word	0x20030000
 800a344:	20030a48 	.word	0x20030a48
 800a348:	20000a00 	.word	0x20000a00
 800a34c:	20000a04 	.word	0x20000a04

0800a350 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	460b      	mov	r3, r1
 800a35a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800a35c:	4b09      	ldr	r3, [pc, #36]	; (800a384 <TL_BLE_SendCmd+0x34>)
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	2201      	movs	r2, #1
 800a364:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800a366:	4b07      	ldr	r3, [pc, #28]	; (800a384 <TL_BLE_SendCmd+0x34>)
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4619      	mov	r1, r3
 800a36e:	2001      	movs	r0, #1
 800a370:	f000 f96c 	bl	800a64c <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800a374:	f001 f8fa 	bl	800b56c <HW_IPCC_BLE_SendCmd>

  return 0;
 800a378:	2300      	movs	r3, #0
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3708      	adds	r7, #8
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
 800a382:	bf00      	nop
 800a384:	20030000 	.word	0x20030000

0800a388 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b082      	sub	sp, #8
 800a38c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800a38e:	e01c      	b.n	800a3ca <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800a390:	1d3b      	adds	r3, r7, #4
 800a392:	4619      	mov	r1, r3
 800a394:	4812      	ldr	r0, [pc, #72]	; (800a3e0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a396:	f000 fa76 	bl	800a886 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	7a5b      	ldrb	r3, [r3, #9]
 800a39e:	2b0f      	cmp	r3, #15
 800a3a0:	d003      	beq.n	800a3aa <HW_IPCC_BLE_RxEvtNot+0x22>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	7a5b      	ldrb	r3, [r3, #9]
 800a3a6:	2b0e      	cmp	r3, #14
 800a3a8:	d105      	bne.n	800a3b6 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	2002      	movs	r0, #2
 800a3b0:	f000 f94c 	bl	800a64c <OutputDbgTrace>
 800a3b4:	e004      	b.n	800a3c0 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	4619      	mov	r1, r3
 800a3ba:	2003      	movs	r0, #3
 800a3bc:	f000 f946 	bl	800a64c <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800a3c0:	4b08      	ldr	r3, [pc, #32]	; (800a3e4 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	4610      	mov	r0, r2
 800a3c8:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800a3ca:	4805      	ldr	r0, [pc, #20]	; (800a3e0 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a3cc:	f000 f9cc 	bl	800a768 <LST_is_empty>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d0dc      	beq.n	800a390 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800a3d6:	bf00      	nop
}
 800a3d8:	3708      	adds	r7, #8
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	200300c4 	.word	0x200300c4
 800a3e4:	20000a00 	.word	0x20000a00

0800a3e8 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800a3ec:	4b02      	ldr	r3, [pc, #8]	; (800a3f8 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4798      	blx	r3

  return;
 800a3f2:	bf00      	nop
}
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	20000a04 	.word	0x20000a04

0800a3fc <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800a408:	480d      	ldr	r0, [pc, #52]	; (800a440 <TL_SYS_Init+0x44>)
 800a40a:	f000 f99d 	bl	800a748 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800a40e:	4b0d      	ldr	r3, [pc, #52]	; (800a444 <TL_SYS_Init+0x48>)
 800a410:	68db      	ldr	r3, [r3, #12]
 800a412:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	689a      	ldr	r2, [r3, #8]
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	4a08      	ldr	r2, [pc, #32]	; (800a440 <TL_SYS_Init+0x44>)
 800a420:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800a422:	f001 f8c5 	bl	800b5b0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a07      	ldr	r2, [pc, #28]	; (800a448 <TL_SYS_Init+0x4c>)
 800a42c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	685b      	ldr	r3, [r3, #4]
 800a432:	4a06      	ldr	r2, [pc, #24]	; (800a44c <TL_SYS_Init+0x50>)
 800a434:	6013      	str	r3, [r2, #0]

  return 0;
 800a436:	2300      	movs	r3, #0
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3710      	adds	r7, #16
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}
 800a440:	200300cc 	.word	0x200300cc
 800a444:	20030000 	.word	0x20030000
 800a448:	20000a08 	.word	0x20000a08
 800a44c:	20000a0c 	.word	0x20000a0c

0800a450 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b082      	sub	sp, #8
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	460b      	mov	r3, r1
 800a45a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800a45c:	4b09      	ldr	r3, [pc, #36]	; (800a484 <TL_SYS_SendCmd+0x34>)
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2210      	movs	r2, #16
 800a464:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800a466:	4b07      	ldr	r3, [pc, #28]	; (800a484 <TL_SYS_SendCmd+0x34>)
 800a468:	68db      	ldr	r3, [r3, #12]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	4619      	mov	r1, r3
 800a46e:	2004      	movs	r0, #4
 800a470:	f000 f8ec 	bl	800a64c <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800a474:	f001 f8a6 	bl	800b5c4 <HW_IPCC_SYS_SendCmd>

  return 0;
 800a478:	2300      	movs	r3, #0
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	3708      	adds	r7, #8
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	20030000 	.word	0x20030000

0800a488 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a48c:	4b07      	ldr	r3, [pc, #28]	; (800a4ac <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a48e:	68db      	ldr	r3, [r3, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4619      	mov	r1, r3
 800a494:	2005      	movs	r0, #5
 800a496:	f000 f8d9 	bl	800a64c <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a49a:	4b05      	ldr	r3, [pc, #20]	; (800a4b0 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a03      	ldr	r2, [pc, #12]	; (800a4ac <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a4a0:	68d2      	ldr	r2, [r2, #12]
 800a4a2:	6812      	ldr	r2, [r2, #0]
 800a4a4:	4610      	mov	r0, r2
 800a4a6:	4798      	blx	r3

  return;
 800a4a8:	bf00      	nop
}
 800a4aa:	bd80      	pop	{r7, pc}
 800a4ac:	20030000 	.word	0x20030000
 800a4b0:	20000a08 	.word	0x20000a08

0800a4b4 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b082      	sub	sp, #8
 800a4b8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a4ba:	e00e      	b.n	800a4da <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800a4bc:	1d3b      	adds	r3, r7, #4
 800a4be:	4619      	mov	r1, r3
 800a4c0:	480b      	ldr	r0, [pc, #44]	; (800a4f0 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a4c2:	f000 f9e0 	bl	800a886 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	4619      	mov	r1, r3
 800a4ca:	2006      	movs	r0, #6
 800a4cc:	f000 f8be 	bl	800a64c <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800a4d0:	4b08      	ldr	r3, [pc, #32]	; (800a4f4 <HW_IPCC_SYS_EvtNot+0x40>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	687a      	ldr	r2, [r7, #4]
 800a4d6:	4610      	mov	r0, r2
 800a4d8:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a4da:	4805      	ldr	r0, [pc, #20]	; (800a4f0 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a4dc:	f000 f944 	bl	800a768 <LST_is_empty>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d0ea      	beq.n	800a4bc <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800a4e6:	bf00      	nop
}
 800a4e8:	3708      	adds	r7, #8
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}
 800a4ee:	bf00      	nop
 800a4f0:	200300cc 	.word	0x200300cc
 800a4f4:	20000a0c 	.word	0x20000a0c

0800a4f8 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800a500:	4817      	ldr	r0, [pc, #92]	; (800a560 <TL_MM_Init+0x68>)
 800a502:	f000 f921 	bl	800a748 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800a506:	4817      	ldr	r0, [pc, #92]	; (800a564 <TL_MM_Init+0x6c>)
 800a508:	f000 f91e 	bl	800a748 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800a50c:	4b16      	ldr	r3, [pc, #88]	; (800a568 <TL_MM_Init+0x70>)
 800a50e:	691b      	ldr	r3, [r3, #16]
 800a510:	4a16      	ldr	r2, [pc, #88]	; (800a56c <TL_MM_Init+0x74>)
 800a512:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800a514:	4b15      	ldr	r3, [pc, #84]	; (800a56c <TL_MM_Init+0x74>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	6892      	ldr	r2, [r2, #8]
 800a51c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800a51e:	4b13      	ldr	r3, [pc, #76]	; (800a56c <TL_MM_Init+0x74>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	687a      	ldr	r2, [r7, #4]
 800a524:	68d2      	ldr	r2, [r2, #12]
 800a526:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800a528:	4b10      	ldr	r3, [pc, #64]	; (800a56c <TL_MM_Init+0x74>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	4a0c      	ldr	r2, [pc, #48]	; (800a560 <TL_MM_Init+0x68>)
 800a52e:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800a530:	4b0e      	ldr	r3, [pc, #56]	; (800a56c <TL_MM_Init+0x74>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	687a      	ldr	r2, [r7, #4]
 800a536:	6812      	ldr	r2, [r2, #0]
 800a538:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800a53a:	4b0c      	ldr	r3, [pc, #48]	; (800a56c <TL_MM_Init+0x74>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	687a      	ldr	r2, [r7, #4]
 800a540:	6852      	ldr	r2, [r2, #4]
 800a542:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800a544:	4b09      	ldr	r3, [pc, #36]	; (800a56c <TL_MM_Init+0x74>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	687a      	ldr	r2, [r7, #4]
 800a54a:	6912      	ldr	r2, [r2, #16]
 800a54c:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800a54e:	4b07      	ldr	r3, [pc, #28]	; (800a56c <TL_MM_Init+0x74>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	687a      	ldr	r2, [r7, #4]
 800a554:	6952      	ldr	r2, [r2, #20]
 800a556:	619a      	str	r2, [r3, #24]

  return;
 800a558:	bf00      	nop
}
 800a55a:	3708      	adds	r7, #8
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}
 800a560:	200300b4 	.word	0x200300b4
 800a564:	200009f8 	.word	0x200009f8
 800a568:	20030000 	.word	0x20030000
 800a56c:	20000a10 	.word	0x20000a10

0800a570 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b082      	sub	sp, #8
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800a578:	6879      	ldr	r1, [r7, #4]
 800a57a:	4807      	ldr	r0, [pc, #28]	; (800a598 <TL_MM_EvtDone+0x28>)
 800a57c:	f000 f93c 	bl	800a7f8 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800a580:	6879      	ldr	r1, [r7, #4]
 800a582:	2000      	movs	r0, #0
 800a584:	f000 f862 	bl	800a64c <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800a588:	4804      	ldr	r0, [pc, #16]	; (800a59c <TL_MM_EvtDone+0x2c>)
 800a58a:	f001 f841 	bl	800b610 <HW_IPCC_MM_SendFreeBuf>

  return;
 800a58e:	bf00      	nop
}
 800a590:	3708      	adds	r7, #8
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
 800a596:	bf00      	nop
 800a598:	200009f8 	.word	0x200009f8
 800a59c:	0800a5a1 	.word	0x0800a5a1

0800a5a0 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a5a6:	e00c      	b.n	800a5c2 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800a5a8:	1d3b      	adds	r3, r7, #4
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	480a      	ldr	r0, [pc, #40]	; (800a5d8 <SendFreeBuf+0x38>)
 800a5ae:	f000 f96a 	bl	800a886 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800a5b2:	4b0a      	ldr	r3, [pc, #40]	; (800a5dc <SendFreeBuf+0x3c>)
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	691b      	ldr	r3, [r3, #16]
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	4611      	mov	r1, r2
 800a5bc:	4618      	mov	r0, r3
 800a5be:	f000 f91b 	bl	800a7f8 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a5c2:	4805      	ldr	r0, [pc, #20]	; (800a5d8 <SendFreeBuf+0x38>)
 800a5c4:	f000 f8d0 	bl	800a768 <LST_is_empty>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d0ec      	beq.n	800a5a8 <SendFreeBuf+0x8>
  }

  return;
 800a5ce:	bf00      	nop
}
 800a5d0:	3708      	adds	r7, #8
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	200009f8 	.word	0x200009f8
 800a5dc:	20030000 	.word	0x20030000

0800a5e0 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800a5e4:	4805      	ldr	r0, [pc, #20]	; (800a5fc <TL_TRACES_Init+0x1c>)
 800a5e6:	f000 f8af 	bl	800a748 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800a5ea:	4b05      	ldr	r3, [pc, #20]	; (800a600 <TL_TRACES_Init+0x20>)
 800a5ec:	695b      	ldr	r3, [r3, #20]
 800a5ee:	4a03      	ldr	r2, [pc, #12]	; (800a5fc <TL_TRACES_Init+0x1c>)
 800a5f0:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800a5f2:	f001 f843 	bl	800b67c <HW_IPCC_TRACES_Init>

  return;
 800a5f6:	bf00      	nop
}
 800a5f8:	bd80      	pop	{r7, pc}
 800a5fa:	bf00      	nop
 800a5fc:	200300bc 	.word	0x200300bc
 800a600:	20030000 	.word	0x20030000

0800a604 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b082      	sub	sp, #8
 800a608:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800a60a:	e008      	b.n	800a61e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800a60c:	1d3b      	adds	r3, r7, #4
 800a60e:	4619      	mov	r1, r3
 800a610:	4808      	ldr	r0, [pc, #32]	; (800a634 <HW_IPCC_TRACES_EvtNot+0x30>)
 800a612:	f000 f938 	bl	800a886 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	4618      	mov	r0, r3
 800a61a:	f000 f80d 	bl	800a638 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800a61e:	4805      	ldr	r0, [pc, #20]	; (800a634 <HW_IPCC_TRACES_EvtNot+0x30>)
 800a620:	f000 f8a2 	bl	800a768 <LST_is_empty>
 800a624:	4603      	mov	r3, r0
 800a626:	2b00      	cmp	r3, #0
 800a628:	d0f0      	beq.n	800a60c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800a62a:	bf00      	nop
}
 800a62c:	3708      	adds	r7, #8
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
 800a632:	bf00      	nop
 800a634:	200300bc 	.word	0x200300bc

0800a638 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800a638:	b480      	push	{r7}
 800a63a:	b083      	sub	sp, #12
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800a640:	bf00      	nop
 800a642:	370c      	adds	r7, #12
 800a644:	46bd      	mov	sp, r7
 800a646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64a:	4770      	bx	lr

0800a64c <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b085      	sub	sp, #20
 800a650:	af00      	add	r7, sp, #0
 800a652:	4603      	mov	r3, r0
 800a654:	6039      	str	r1, [r7, #0]
 800a656:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800a658:	79fb      	ldrb	r3, [r7, #7]
 800a65a:	2b06      	cmp	r3, #6
 800a65c:	d845      	bhi.n	800a6ea <OutputDbgTrace+0x9e>
 800a65e:	a201      	add	r2, pc, #4	; (adr r2, 800a664 <OutputDbgTrace+0x18>)
 800a660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a664:	0800a681 	.word	0x0800a681
 800a668:	0800a6a5 	.word	0x0800a6a5
 800a66c:	0800a6ab 	.word	0x0800a6ab
 800a670:	0800a6bf 	.word	0x0800a6bf
 800a674:	0800a6cb 	.word	0x0800a6cb
 800a678:	0800a6d1 	.word	0x0800a6d1
 800a67c:	0800a6df 	.word	0x0800a6df
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	7a5b      	ldrb	r3, [r3, #9]
 800a688:	2bff      	cmp	r3, #255	; 0xff
 800a68a:	d005      	beq.n	800a698 <OutputDbgTrace+0x4c>
 800a68c:	2bff      	cmp	r3, #255	; 0xff
 800a68e:	dc05      	bgt.n	800a69c <OutputDbgTrace+0x50>
 800a690:	2b0e      	cmp	r3, #14
 800a692:	d005      	beq.n	800a6a0 <OutputDbgTrace+0x54>
 800a694:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800a696:	e001      	b.n	800a69c <OutputDbgTrace+0x50>
          break;
 800a698:	bf00      	nop
 800a69a:	e027      	b.n	800a6ec <OutputDbgTrace+0xa0>
          break;
 800a69c:	bf00      	nop
 800a69e:	e025      	b.n	800a6ec <OutputDbgTrace+0xa0>
          break;
 800a6a0:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800a6a2:	e023      	b.n	800a6ec <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800a6a8:	e020      	b.n	800a6ec <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	7a5b      	ldrb	r3, [r3, #9]
 800a6b2:	2b0e      	cmp	r3, #14
 800a6b4:	d001      	beq.n	800a6ba <OutputDbgTrace+0x6e>
 800a6b6:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800a6b8:	e000      	b.n	800a6bc <OutputDbgTrace+0x70>
          break;
 800a6ba:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a6bc:	e016      	b.n	800a6ec <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	7a5b      	ldrb	r3, [r3, #9]
 800a6c6:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a6c8:	e010      	b.n	800a6ec <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800a6ce:	e00d      	b.n	800a6ec <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	7a5b      	ldrb	r3, [r3, #9]
 800a6d8:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800a6da:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a6dc:	e006      	b.n	800a6ec <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	7a5b      	ldrb	r3, [r3, #9]
 800a6e6:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a6e8:	e000      	b.n	800a6ec <OutputDbgTrace+0xa0>

    default:
      break;
 800a6ea:	bf00      	nop
  }

  return;
 800a6ec:	bf00      	nop
}
 800a6ee:	3714      	adds	r7, #20
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f6:	4770      	bx	lr

0800a6f8 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b085      	sub	sp, #20
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	4603      	mov	r3, r0
 800a700:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800a702:	4b0f      	ldr	r3, [pc, #60]	; (800a740 <OTP_Read+0x48>)
 800a704:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800a706:	e002      	b.n	800a70e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	3b08      	subs	r3, #8
 800a70c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	3307      	adds	r3, #7
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	79fa      	ldrb	r2, [r7, #7]
 800a716:	429a      	cmp	r2, r3
 800a718:	d003      	beq.n	800a722 <OTP_Read+0x2a>
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	4a09      	ldr	r2, [pc, #36]	; (800a744 <OTP_Read+0x4c>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d1f2      	bne.n	800a708 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	3307      	adds	r3, #7
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	79fa      	ldrb	r2, [r7, #7]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d001      	beq.n	800a732 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800a72e:	2300      	movs	r3, #0
 800a730:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800a732:	68fb      	ldr	r3, [r7, #12]
}
 800a734:	4618      	mov	r0, r3
 800a736:	3714      	adds	r7, #20
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr
 800a740:	1fff73f8 	.word	0x1fff73f8
 800a744:	1fff7000 	.word	0x1fff7000

0800a748 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800a748:	b480      	push	{r7}
 800a74a:	b083      	sub	sp, #12
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	687a      	ldr	r2, [r7, #4]
 800a754:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	605a      	str	r2, [r3, #4]
}
 800a75c:	bf00      	nop
 800a75e:	370c      	adds	r7, #12
 800a760:	46bd      	mov	sp, r7
 800a762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a766:	4770      	bx	lr

0800a768 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800a768:	b480      	push	{r7}
 800a76a:	b087      	sub	sp, #28
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a770:	f3ef 8310 	mrs	r3, PRIMASK
 800a774:	60fb      	str	r3, [r7, #12]
  return(result);
 800a776:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a778:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800a77a:	b672      	cpsid	i
}
 800a77c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	429a      	cmp	r2, r3
 800a786:	d102      	bne.n	800a78e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800a788:	2301      	movs	r3, #1
 800a78a:	75fb      	strb	r3, [r7, #23]
 800a78c:	e001      	b.n	800a792 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800a78e:	2300      	movs	r3, #0
 800a790:	75fb      	strb	r3, [r7, #23]
 800a792:	693b      	ldr	r3, [r7, #16]
 800a794:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	f383 8810 	msr	PRIMASK, r3
}
 800a79c:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800a79e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	371c      	adds	r7, #28
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7aa:	4770      	bx	lr

0800a7ac <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b087      	sub	sp, #28
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7b6:	f3ef 8310 	mrs	r3, PRIMASK
 800a7ba:	60fb      	str	r3, [r7, #12]
  return(result);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a7be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a7c0:	b672      	cpsid	i
}
 800a7c2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681a      	ldr	r2, [r3, #0]
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	687a      	ldr	r2, [r7, #4]
 800a7d0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	683a      	ldr	r2, [r7, #0]
 800a7d6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	683a      	ldr	r2, [r7, #0]
 800a7de:	605a      	str	r2, [r3, #4]
 800a7e0:	697b      	ldr	r3, [r7, #20]
 800a7e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	f383 8810 	msr	PRIMASK, r3
}
 800a7ea:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a7ec:	bf00      	nop
 800a7ee:	371c      	adds	r7, #28
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f6:	4770      	bx	lr

0800a7f8 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b087      	sub	sp, #28
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a802:	f3ef 8310 	mrs	r3, PRIMASK
 800a806:	60fb      	str	r3, [r7, #12]
  return(result);
 800a808:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a80a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a80c:	b672      	cpsid	i
}
 800a80e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	685a      	ldr	r2, [r3, #4]
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	683a      	ldr	r2, [r7, #0]
 800a822:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	685b      	ldr	r3, [r3, #4]
 800a828:	683a      	ldr	r2, [r7, #0]
 800a82a:	601a      	str	r2, [r3, #0]
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	f383 8810 	msr	PRIMASK, r3
}
 800a836:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a838:	bf00      	nop
 800a83a:	371c      	adds	r7, #28
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr

0800a844 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800a844:	b480      	push	{r7}
 800a846:	b087      	sub	sp, #28
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a84c:	f3ef 8310 	mrs	r3, PRIMASK
 800a850:	60fb      	str	r3, [r7, #12]
  return(result);
 800a852:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a854:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a856:	b672      	cpsid	i
}
 800a858:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	687a      	ldr	r2, [r7, #4]
 800a860:	6812      	ldr	r2, [r2, #0]
 800a862:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	687a      	ldr	r2, [r7, #4]
 800a86a:	6852      	ldr	r2, [r2, #4]
 800a86c:	605a      	str	r2, [r3, #4]
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	f383 8810 	msr	PRIMASK, r3
}
 800a878:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a87a:	bf00      	nop
 800a87c:	371c      	adds	r7, #28
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr

0800a886 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800a886:	b580      	push	{r7, lr}
 800a888:	b086      	sub	sp, #24
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	6078      	str	r0, [r7, #4]
 800a88e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a890:	f3ef 8310 	mrs	r3, PRIMASK
 800a894:	60fb      	str	r3, [r7, #12]
  return(result);
 800a896:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a898:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a89a:	b672      	cpsid	i
}
 800a89c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681a      	ldr	r2, [r3, #0]
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	f7ff ffca 	bl	800a844 <LST_remove_node>
 800a8b0:	697b      	ldr	r3, [r7, #20]
 800a8b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8b4:	693b      	ldr	r3, [r7, #16]
 800a8b6:	f383 8810 	msr	PRIMASK, r3
}
 800a8ba:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a8bc:	bf00      	nop
 800a8be:	3718      	adds	r7, #24
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800a8c8:	4b03      	ldr	r3, [pc, #12]	; (800a8d8 <LL_FLASH_GetUDN+0x14>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d4:	4770      	bx	lr
 800a8d6:	bf00      	nop
 800a8d8:	1fff7580 	.word	0x1fff7580

0800a8dc <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800a8e0:	4b03      	ldr	r3, [pc, #12]	; (800a8f0 <LL_FLASH_GetDeviceID+0x14>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	b2db      	uxtb	r3, r3
}
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ee:	4770      	bx	lr
 800a8f0:	1fff7584 	.word	0x1fff7584

0800a8f4 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 800a8f8:	4b03      	ldr	r3, [pc, #12]	; (800a908 <LL_FLASH_GetSTCompanyID+0x14>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	0a1b      	lsrs	r3, r3, #8
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	46bd      	mov	sp, r7
 800a902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a906:	4770      	bx	lr
 800a908:	1fff7584 	.word	0x1fff7584

0800a90c <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init( void )
{
 800a90c:	b5b0      	push	{r4, r5, r7, lr}
 800a90e:	b08e      	sub	sp, #56	; 0x38
 800a910:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APP_BLE_Init_1 */

	UTIL_SEQ_RegTask(1 << CFG_TASK_MY_TASK, UTIL_SEQ_RFU, myTask);
 800a912:	4a25      	ldr	r2, [pc, #148]	; (800a9a8 <APP_BLE_Init+0x9c>)
 800a914:	2100      	movs	r1, #0
 800a916:	2004      	movs	r0, #4
 800a918:	f000 fff2 	bl	800b900 <UTIL_SEQ_RegTask>
	UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);
 800a91c:	2100      	movs	r1, #0
 800a91e:	2004      	movs	r0, #4
 800a920:	f001 f810 	bl	800b944 <UTIL_SEQ_SetTask>

/* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800a924:	4b21      	ldr	r3, [pc, #132]	; (800a9ac <APP_BLE_Init+0xa0>)
 800a926:	1d3c      	adds	r4, r7, #4
 800a928:	461d      	mov	r5, r3
 800a92a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a92c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a92e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a930:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a932:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a934:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a936:	682b      	ldr	r3, [r5, #0]
 800a938:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init( );
 800a93a:	f000 f8ff 	bl	800ab3c <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800a93e:	2101      	movs	r1, #1
 800a940:	2002      	movs	r0, #2
 800a942:	f000 fec3 	bl	800b6cc <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800a946:	4a1a      	ldr	r2, [pc, #104]	; (800a9b0 <APP_BLE_Init+0xa4>)
 800a948:	2100      	movs	r1, #0
 800a94a:	2002      	movs	r0, #2
 800a94c:	f000 ffd8 	bl	800b900 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 800a950:	1d3b      	adds	r3, r7, #4
 800a952:	4618      	mov	r0, r3
 800a954:	f7ff f8cc 	bl	8009af0 <SHCI_C2_BLE_Init>
 800a958:	4603      	mov	r3, r0
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d001      	beq.n	800a962 <APP_BLE_Init+0x56>
  {
    Error_Handler();
 800a95e:	f7f8 f8ef 	bl	8002b40 <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800a962:	f000 f901 	bl	800ab68 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800a966:	f7ff f81d 	bl	80099a4 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800a96a:	4b12      	ldr	r3, [pc, #72]	; (800a9b4 <APP_BLE_Init+0xa8>)
 800a96c:	2200      	movs	r2, #0
 800a96e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800a972:	4b10      	ldr	r3, [pc, #64]	; (800a9b4 <APP_BLE_Init+0xa8>)
 800a974:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a978:	82da      	strh	r2, [r3, #22]
  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800a97a:	4a0f      	ldr	r2, [pc, #60]	; (800a9b8 <APP_BLE_Init+0xac>)
 800a97c:	2100      	movs	r1, #0
 800a97e:	2001      	movs	r0, #1
 800a980:	f000 ffbe 	bl	800b900 <UTIL_SEQ_RegTask>
  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if(RADIO_ACTIVITY_EVENT != 0)
  aci_hal_set_radio_activity_mask(0x0006);
 800a984:	2006      	movs	r0, #6
 800a986:	f7fe fe80 	bl	800968a <aci_hal_set_radio_activity_mask>
  mutex = 1;
#endif
  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800a98a:	f000 facf 	bl	800af2c <Custom_APP_Init>
/* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800a98e:	4b09      	ldr	r3, [pc, #36]	; (800a9b4 <APP_BLE_Init+0xa8>)
 800a990:	2200      	movs	r2, #0
 800a992:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800a994:	4b07      	ldr	r3, [pc, #28]	; (800a9b4 <APP_BLE_Init+0xa8>)
 800a996:	2200      	movs	r2, #0
 800a998:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
   Adv_Request(APP_BLE_FAST_ADV);
 800a99a:	2001      	movs	r0, #1
 800a99c:	f000 f97e 	bl	800ac9c <Adv_Request>

/* USER CODE BEGIN APP_BLE_Init_2 */

/* USER CODE END APP_BLE_Init_2 */
  return;
 800a9a0:	bf00      	nop
}
 800a9a2:	3738      	adds	r7, #56	; 0x38
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bdb0      	pop	{r4, r5, r7, pc}
 800a9a8:	0800ae6d 	.word	0x0800ae6d
 800a9ac:	0800ea40 	.word	0x0800ea40
 800a9b0:	08009d0d 	.word	0x08009d0d
 800a9b4:	200002e8 	.word	0x200002e8
 800a9b8:	0800ad85 	.word	0x0800ad85

0800a9bc <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b08a      	sub	sp, #40	; 0x28
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_le_meta_event *meta_evt;
  evt_blecore_aci *blecore_evt;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  switch (event_pckt->evt)
 800a9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	2bff      	cmp	r3, #255	; 0xff
 800a9d0:	d053      	beq.n	800aa7a <SVCCTL_App_Notification+0xbe>
 800a9d2:	2bff      	cmp	r3, #255	; 0xff
 800a9d4:	f300 80a3 	bgt.w	800ab1e <SVCCTL_App_Notification+0x162>
 800a9d8:	2b05      	cmp	r3, #5
 800a9da:	d002      	beq.n	800a9e2 <SVCCTL_App_Notification+0x26>
 800a9dc:	2b3e      	cmp	r3, #62	; 0x3e
 800a9de:	d020      	beq.n	800aa22 <SVCCTL_App_Notification+0x66>

      default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800a9e0:	e09d      	b.n	800ab1e <SVCCTL_App_Notification+0x162>
      disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 800a9e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e4:	3302      	adds	r3, #2
 800a9e6:	60bb      	str	r3, [r7, #8]
      if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a9ee:	b29a      	uxth	r2, r3
 800a9f0:	4b4f      	ldr	r3, [pc, #316]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800a9f2:	8adb      	ldrh	r3, [r3, #22]
 800a9f4:	429a      	cmp	r2, r3
 800a9f6:	d106      	bne.n	800aa06 <SVCCTL_App_Notification+0x4a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800a9f8:	4b4d      	ldr	r3, [pc, #308]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800a9fe:	4b4c      	ldr	r3, [pc, #304]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800aa00:	2200      	movs	r2, #0
 800aa02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      Adv_Request(APP_BLE_FAST_ADV);
 800aa06:	2001      	movs	r0, #1
 800aa08:	f000 f948 	bl	800ac9c <Adv_Request>
      handleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 800aa0c:	4b49      	ldr	r3, [pc, #292]	; (800ab34 <SVCCTL_App_Notification+0x178>)
 800aa0e:	2201      	movs	r2, #1
 800aa10:	701a      	strb	r2, [r3, #0]
      handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800aa12:	4b47      	ldr	r3, [pc, #284]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800aa14:	8ada      	ldrh	r2, [r3, #22]
 800aa16:	4b47      	ldr	r3, [pc, #284]	; (800ab34 <SVCCTL_App_Notification+0x178>)
 800aa18:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&handleNotification);
 800aa1a:	4846      	ldr	r0, [pc, #280]	; (800ab34 <SVCCTL_App_Notification+0x178>)
 800aa1c:	f000 fa72 	bl	800af04 <Custom_APP_Notification>
    break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800aa20:	e080      	b.n	800ab24 <SVCCTL_App_Notification+0x168>
      meta_evt = (evt_le_meta_event*) event_pckt->data;
 800aa22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa24:	3302      	adds	r3, #2
 800aa26:	613b      	str	r3, [r7, #16]
      switch (meta_evt->subevent)
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	781b      	ldrb	r3, [r3, #0]
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d001      	beq.n	800aa34 <SVCCTL_App_Notification+0x78>
 800aa30:	2b03      	cmp	r3, #3
          break;
 800aa32:	e021      	b.n	800aa78 <SVCCTL_App_Notification+0xbc>
          connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	3301      	adds	r3, #1
 800aa38:	60fb      	str	r3, [r7, #12]
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800aa3a:	4b3d      	ldr	r3, [pc, #244]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800aa3c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800aa40:	2b04      	cmp	r3, #4
 800aa42:	d104      	bne.n	800aa4e <SVCCTL_App_Notification+0x92>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800aa44:	4b3a      	ldr	r3, [pc, #232]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800aa46:	2206      	movs	r2, #6
 800aa48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 800aa4c:	e003      	b.n	800aa56 <SVCCTL_App_Notification+0x9a>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800aa4e:	4b38      	ldr	r3, [pc, #224]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800aa50:	2205      	movs	r2, #5
 800aa52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete_event->Connection_Handle;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800aa5c:	b29a      	uxth	r2, r3
 800aa5e:	4b34      	ldr	r3, [pc, #208]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800aa60:	82da      	strh	r2, [r3, #22]
          handleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800aa62:	4b34      	ldr	r3, [pc, #208]	; (800ab34 <SVCCTL_App_Notification+0x178>)
 800aa64:	2200      	movs	r2, #0
 800aa66:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800aa68:	4b31      	ldr	r3, [pc, #196]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800aa6a:	8ada      	ldrh	r2, [r3, #22]
 800aa6c:	4b31      	ldr	r3, [pc, #196]	; (800ab34 <SVCCTL_App_Notification+0x178>)
 800aa6e:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&handleNotification);
 800aa70:	4830      	ldr	r0, [pc, #192]	; (800ab34 <SVCCTL_App_Notification+0x178>)
 800aa72:	f000 fa47 	bl	800af04 <Custom_APP_Notification>
        break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800aa76:	bf00      	nop
    break; /* HCI_LE_META_EVT_CODE */
 800aa78:	e054      	b.n	800ab24 <SVCCTL_App_Notification+0x168>
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800aa7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa7c:	3302      	adds	r3, #2
 800aa7e:	623b      	str	r3, [r7, #32]
      switch (blecore_evt->ecode)
 800aa80:	6a3b      	ldr	r3, [r7, #32]
 800aa82:	881b      	ldrh	r3, [r3, #0]
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aa8a:	d042      	beq.n	800ab12 <SVCCTL_App_Notification+0x156>
 800aa8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aa90:	dc47      	bgt.n	800ab22 <SVCCTL_App_Notification+0x166>
 800aa92:	2b04      	cmp	r3, #4
 800aa94:	d03f      	beq.n	800ab16 <SVCCTL_App_Notification+0x15a>
 800aa96:	2b04      	cmp	r3, #4
 800aa98:	db43      	blt.n	800ab22 <SVCCTL_App_Notification+0x166>
 800aa9a:	f240 420a 	movw	r2, #1034	; 0x40a
 800aa9e:	4293      	cmp	r3, r2
 800aaa0:	dc3f      	bgt.n	800ab22 <SVCCTL_App_Notification+0x166>
 800aaa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aaa6:	dd3c      	ble.n	800ab22 <SVCCTL_App_Notification+0x166>
 800aaa8:	f2a3 4301 	subw	r3, r3, #1025	; 0x401
 800aaac:	2b09      	cmp	r3, #9
 800aaae:	d838      	bhi.n	800ab22 <SVCCTL_App_Notification+0x166>
 800aab0:	a201      	add	r2, pc, #4	; (adr r2, 800aab8 <SVCCTL_App_Notification+0xfc>)
 800aab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aab6:	bf00      	nop
 800aab8:	0800ab0b 	.word	0x0800ab0b
 800aabc:	0800aae1 	.word	0x0800aae1
 800aac0:	0800ab23 	.word	0x0800ab23
 800aac4:	0800ab23 	.word	0x0800ab23
 800aac8:	0800ab23 	.word	0x0800ab23
 800aacc:	0800ab23 	.word	0x0800ab23
 800aad0:	0800ab1b 	.word	0x0800ab1b
 800aad4:	0800ab23 	.word	0x0800ab23
 800aad8:	0800aaef 	.word	0x0800aaef
 800aadc:	0800ab1b 	.word	0x0800ab1b
            aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 800aae0:	4b13      	ldr	r3, [pc, #76]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800aae2:	8adb      	ldrh	r3, [r3, #22]
 800aae4:	4914      	ldr	r1, [pc, #80]	; (800ab38 <SVCCTL_App_Notification+0x17c>)
 800aae6:	4618      	mov	r0, r3
 800aae8:	f7fe f826 	bl	8008b38 <aci_gap_pass_key_resp>
        break;
 800aaec:	e016      	b.n	800ab1c <SVCCTL_App_Notification+0x160>
            evt_numeric_value = (aci_gap_numeric_comparison_value_event_rp0 *)blecore_evt->data;
 800aaee:	6a3b      	ldr	r3, [r7, #32]
 800aaf0:	3302      	adds	r3, #2
 800aaf2:	61fb      	str	r3, [r7, #28]
            numeric_value = evt_numeric_value->Numeric_Value;
 800aaf4:	69fb      	ldr	r3, [r7, #28]
 800aaf6:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800aafa:	61bb      	str	r3, [r7, #24]
            aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800aafc:	4b0c      	ldr	r3, [pc, #48]	; (800ab30 <SVCCTL_App_Notification+0x174>)
 800aafe:	8adb      	ldrh	r3, [r3, #22]
 800ab00:	2101      	movs	r1, #1
 800ab02:	4618      	mov	r0, r3
 800ab04:	f7fe f9c2 	bl	8008e8c <aci_gap_numeric_comparison_value_confirm_yesno>
        break;
 800ab08:	e008      	b.n	800ab1c <SVCCTL_App_Notification+0x160>
            pairing_complete = (aci_gap_pairing_complete_event_rp0*)blecore_evt->data;
 800ab0a:	6a3b      	ldr	r3, [r7, #32]
 800ab0c:	3302      	adds	r3, #2
 800ab0e:	617b      	str	r3, [r7, #20]
        break;
 800ab10:	e004      	b.n	800ab1c <SVCCTL_App_Notification+0x160>
      break;
 800ab12:	bf00      	nop
 800ab14:	e005      	b.n	800ab22 <SVCCTL_App_Notification+0x166>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800ab16:	bf00      	nop
 800ab18:	e003      	b.n	800ab22 <SVCCTL_App_Notification+0x166>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800ab1a:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800ab1c:	e001      	b.n	800ab22 <SVCCTL_App_Notification+0x166>
      break;
 800ab1e:	bf00      	nop
 800ab20:	e000      	b.n	800ab24 <SVCCTL_App_Notification+0x168>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800ab22:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800ab24:	2301      	movs	r3, #1
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3728      	adds	r7, #40	; 0x28
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	200002e8 	.word	0x200002e8
 800ab34:	20000a1c 	.word	0x20000a1c
 800ab38:	0001b207 	.word	0x0001b207

0800ab3c <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init( void )
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800ab42:	4b06      	ldr	r3, [pc, #24]	; (800ab5c <Ble_Tl_Init+0x20>)
 800ab44:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800ab46:	4b06      	ldr	r3, [pc, #24]	; (800ab60 <Ble_Tl_Init+0x24>)
 800ab48:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800ab4a:	463b      	mov	r3, r7
 800ab4c:	4619      	mov	r1, r3
 800ab4e:	4805      	ldr	r0, [pc, #20]	; (800ab64 <Ble_Tl_Init+0x28>)
 800ab50:	f7ff f8c0 	bl	8009cd4 <hci_init>

  return;
 800ab54:	bf00      	nop
}
 800ab56:	3708      	adds	r7, #8
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}
 800ab5c:	200300d4 	.word	0x200300d4
 800ab60:	0800ae35 	.word	0x0800ae35
 800ab64:	0800adfd 	.word	0x0800adfd

0800ab68 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void){
 800ab68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab6a:	b08d      	sub	sp, #52	; 0x34
 800ab6c:	af06      	add	r7, sp, #24

  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *bd_addr;
  uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 800ab6e:	2300      	movs	r3, #0
 800ab70:	80bb      	strh	r3, [r7, #4]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  hci_reset();
 800ab72:	f7fe fdde 	bl	8009732 <hci_reset>

  /**
   * Write the BD Address
   */

  bd_addr = BleGetBdAddress();
 800ab76:	f000 f8c1 	bl	800acfc <BleGetBdAddress>
 800ab7a:	6178      	str	r0, [r7, #20]
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 800ab7c:	697a      	ldr	r2, [r7, #20]
 800ab7e:	2106      	movs	r1, #6
 800ab80:	2000      	movs	r0, #0
 800ab82:	f7fe fc96 	bl	80094b2 <aci_hal_write_config_data>
#endif

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
  aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE );
 800ab86:	4a40      	ldr	r2, [pc, #256]	; (800ac88 <Ble_Hci_Gap_Gatt_Init+0x120>)
 800ab88:	2110      	movs	r1, #16
 800ab8a:	2018      	movs	r0, #24
 800ab8c:	f7fe fc91 	bl	80094b2 <aci_hal_write_config_data>

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE );
 800ab90:	4a3e      	ldr	r2, [pc, #248]	; (800ac8c <Ble_Hci_Gap_Gatt_Init+0x124>)
 800ab92:	2110      	movs	r1, #16
 800ab94:	2008      	movs	r0, #8
 800ab96:	f7fe fc8c 	bl	80094b2 <aci_hal_write_config_data>

  /**
   * Set TX Power to 0dBm.
   */
  aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800ab9a:	2118      	movs	r1, #24
 800ab9c:	2001      	movs	r0, #1
 800ab9e:	f7fe fd0d 	bl	80095bc <aci_hal_set_tx_power_level>

  /**
   * Initialize GATT interface
   */
  aci_gatt_init();
 800aba2:	f7fe f9da 	bl	8008f5a <aci_gatt_init>

  /**
   * Initialize GAP interface
   */
  role = 0;
 800aba6:	2300      	movs	r3, #0
 800aba8:	74fb      	strb	r3, [r7, #19]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800abaa:	7cfb      	ldrb	r3, [r7, #19]
 800abac:	f043 0301 	orr.w	r3, r3, #1
 800abb0:	74fb      	strb	r3, [r7, #19]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  if (role > 0)
 800abb2:	7cfb      	ldrb	r3, [r7, #19]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d01d      	beq.n	800abf4 <Ble_Hci_Gap_Gatt_Init+0x8c>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800abb8:	4b35      	ldr	r3, [pc, #212]	; (800ac90 <Ble_Hci_Gap_Gatt_Init+0x128>)
 800abba:	60fb      	str	r3, [r7, #12]
    aci_gap_init(role,
 800abbc:	f107 020a 	add.w	r2, r7, #10
 800abc0:	7cf8      	ldrb	r0, [r7, #19]
 800abc2:	1dbb      	adds	r3, r7, #6
 800abc4:	9301      	str	r3, [sp, #4]
 800abc6:	f107 0308 	add.w	r3, r7, #8
 800abca:	9300      	str	r3, [sp, #0]
 800abcc:	4613      	mov	r3, r2
 800abce:	2208      	movs	r2, #8
 800abd0:	2100      	movs	r1, #0
 800abd2:	f7fe f818 	bl	8008c06 <aci_gap_init>
                 CFG_GAP_DEVICE_NAME_LENGTH,
                 &gap_service_handle,
                 &gap_dev_name_char_handle,
                 &gap_appearance_char_handle);

    if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name))
 800abd6:	897c      	ldrh	r4, [r7, #10]
 800abd8:	893d      	ldrh	r5, [r7, #8]
 800abda:	68f8      	ldr	r0, [r7, #12]
 800abdc:	f7f5 fad0 	bl	8000180 <strlen>
 800abe0:	4603      	mov	r3, r0
 800abe2:	b2da      	uxtb	r2, r3
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	9300      	str	r3, [sp, #0]
 800abe8:	4613      	mov	r3, r2
 800abea:	2200      	movs	r2, #0
 800abec:	4629      	mov	r1, r5
 800abee:	4620      	mov	r0, r4
 800abf0:	f7fe fbb6 	bl	8009360 <aci_gatt_update_char_value>
    {
      BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
    }
  }

  if(aci_gatt_update_char_value(gap_service_handle,
 800abf4:	8978      	ldrh	r0, [r7, #10]
 800abf6:	88f9      	ldrh	r1, [r7, #6]
 800abf8:	1d3b      	adds	r3, r7, #4
 800abfa:	9300      	str	r3, [sp, #0]
 800abfc:	2302      	movs	r3, #2
 800abfe:	2200      	movs	r2, #0
 800ac00:	f7fe fbae 	bl	8009360 <aci_gatt_update_char_value>
    BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
  }
  /**
   * Initialize Default PHY
   */
  hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800ac04:	2202      	movs	r2, #2
 800ac06:	2102      	movs	r1, #2
 800ac08:	2000      	movs	r0, #0
 800ac0a:	f7fe fdb6 	bl	800977a <hci_le_set_default_phy>

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800ac0e:	4b21      	ldr	r3, [pc, #132]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac10:	2201      	movs	r2, #1
 800ac12:	701a      	strb	r2, [r3, #0]
  aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800ac14:	4b1f      	ldr	r3, [pc, #124]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac16:	781b      	ldrb	r3, [r3, #0]
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f7fd fe75 	bl	8008908 <aci_gap_set_io_capability>

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800ac1e:	4b1d      	ldr	r3, [pc, #116]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac20:	2201      	movs	r2, #1
 800ac22:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800ac24:	4b1b      	ldr	r3, [pc, #108]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac26:	2208      	movs	r2, #8
 800ac28:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800ac2a:	4b1a      	ldr	r3, [pc, #104]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac2c:	2210      	movs	r2, #16
 800ac2e:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800ac30:	4b18      	ldr	r3, [pc, #96]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac32:	2200      	movs	r2, #0
 800ac34:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800ac36:	4b17      	ldr	r3, [pc, #92]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac38:	4a17      	ldr	r2, [pc, #92]	; (800ac98 <Ble_Hci_Gap_Gatt_Init+0x130>)
 800ac3a:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800ac3c:	4b15      	ldr	r3, [pc, #84]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac3e:	2200      	movs	r2, #0
 800ac40:	709a      	strb	r2, [r3, #2]

  aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800ac42:	4b14      	ldr	r3, [pc, #80]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac44:	789c      	ldrb	r4, [r3, #2]
 800ac46:	4b13      	ldr	r3, [pc, #76]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac48:	785d      	ldrb	r5, [r3, #1]
 800ac4a:	4b12      	ldr	r3, [pc, #72]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac4c:	791b      	ldrb	r3, [r3, #4]
 800ac4e:	4a11      	ldr	r2, [pc, #68]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac50:	7952      	ldrb	r2, [r2, #5]
 800ac52:	4910      	ldr	r1, [pc, #64]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac54:	78c9      	ldrb	r1, [r1, #3]
 800ac56:	480f      	ldr	r0, [pc, #60]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac58:	6880      	ldr	r0, [r0, #8]
 800ac5a:	2600      	movs	r6, #0
 800ac5c:	9604      	str	r6, [sp, #16]
 800ac5e:	9003      	str	r0, [sp, #12]
 800ac60:	9102      	str	r1, [sp, #8]
 800ac62:	9201      	str	r2, [sp, #4]
 800ac64:	9300      	str	r3, [sp, #0]
 800ac66:	2300      	movs	r3, #0
 800ac68:	2201      	movs	r2, #1
 800ac6a:	4629      	mov	r1, r5
 800ac6c:	4620      	mov	r0, r4
 800ac6e:	f7fd fe9f 	bl	80089b0 <aci_gap_set_authentication_requirement>
                                         );

  /**
   * Initialize whitelist
   */
   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800ac72:	4b08      	ldr	r3, [pc, #32]	; (800ac94 <Ble_Hci_Gap_Gatt_Init+0x12c>)
 800ac74:	789b      	ldrb	r3, [r3, #2]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d001      	beq.n	800ac7e <Ble_Hci_Gap_Gatt_Init+0x116>
   {
     aci_gap_configure_whitelist();
 800ac7a:	f7fe f8e3 	bl	8008e44 <aci_gap_configure_whitelist>
   }
}
 800ac7e:	bf00      	nop
 800ac80:	371c      	adds	r7, #28
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac86:	bf00      	nop
 800ac88:	0800f550 	.word	0x0800f550
 800ac8c:	0800f560 	.word	0x0800f560
 800ac90:	0800ea74 	.word	0x0800ea74
 800ac94:	200002e8 	.word	0x200002e8
 800ac98:	0001b207 	.word	0x0001b207

0800ac9c <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b08c      	sub	sp, #48	; 0x30
 800aca0:	af08      	add	r7, sp, #32
 800aca2:	4603      	mov	r3, r0
 800aca4:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800aca6:	2392      	movs	r3, #146	; 0x92
 800aca8:	73fb      	strb	r3, [r7, #15]

    BleApplicationContext.Device_Connection_Status = New_Status;
 800acaa:	4a12      	ldr	r2, [pc, #72]	; (800acf4 <Adv_Request+0x58>)
 800acac:	79fb      	ldrb	r3, [r7, #7]
 800acae:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
    /* Start Fast or Low Power Advertising */
    ret = aci_gap_set_discoverable(
 800acb2:	2300      	movs	r3, #0
 800acb4:	9306      	str	r3, [sp, #24]
 800acb6:	2300      	movs	r3, #0
 800acb8:	9305      	str	r3, [sp, #20]
 800acba:	2300      	movs	r3, #0
 800acbc:	9304      	str	r3, [sp, #16]
 800acbe:	2300      	movs	r3, #0
 800acc0:	9303      	str	r3, [sp, #12]
 800acc2:	2300      	movs	r3, #0
 800acc4:	9302      	str	r3, [sp, #8]
 800acc6:	2300      	movs	r3, #0
 800acc8:	9301      	str	r3, [sp, #4]
 800acca:	2300      	movs	r3, #0
 800accc:	9300      	str	r3, [sp, #0]
 800acce:	2300      	movs	r3, #0
 800acd0:	22a0      	movs	r2, #160	; 0xa0
 800acd2:	2180      	movs	r1, #128	; 0x80
 800acd4:	2000      	movs	r0, #0
 800acd6:	f7fd fd1d 	bl	8008714 <aci_gap_set_discoverable>
 800acda:	4603      	mov	r3, r0
 800acdc:	73fb      	strb	r3, [r7, #15]
        0,
        0,
        0);

    /* Update Advertising data */
    ret = aci_gap_update_adv_data(sizeof(ad_data), (uint8_t*) ad_data);
 800acde:	4906      	ldr	r1, [pc, #24]	; (800acf8 <Adv_Request+0x5c>)
 800ace0:	2008      	movs	r0, #8
 800ace2:	f7fe f83d 	bl	8008d60 <aci_gap_update_adv_data>
 800ace6:	4603      	mov	r3, r0
 800ace8:	73fb      	strb	r3, [r7, #15]
    else
    {
        APP_DBG_MSG("Start Fast Advertising Failed , result: %d \n", ret);
    }

  return;
 800acea:	bf00      	nop
}
 800acec:	3710      	adds	r7, #16
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}
 800acf2:	bf00      	nop
 800acf4:	200002e8 	.word	0x200002e8
 800acf8:	20000018 	.word	0x20000018

0800acfc <BleGetBdAddress>:

const uint8_t* BleGetBdAddress( void )
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b086      	sub	sp, #24
 800ad00:	af00      	add	r7, sp, #0
  const uint8_t *bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800ad02:	f7ff fddf 	bl	800a8c4 <LL_FLASH_GetUDN>
 800ad06:	6138      	str	r0, [r7, #16]

  if(udn != 0xFFFFFFFF)
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad0e:	d023      	beq.n	800ad58 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800ad10:	f7ff fdf0 	bl	800a8f4 <LL_FLASH_GetSTCompanyID>
 800ad14:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800ad16:	f7ff fde1 	bl	800a8dc <LL_FLASH_GetDeviceID>
 800ad1a:	6078      	str	r0, [r7, #4]
 * bit[23:16] : Device ID.
 * bit[15:0] : The last 16bits from the UDN
 * Note: In order to use the Public Address in a final product, a dedicated
 * 24bits company ID (OUI) shall be bought.
 */
    bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	b2da      	uxtb	r2, r3
 800ad20:	4b16      	ldr	r3, [pc, #88]	; (800ad7c <BleGetBdAddress+0x80>)
 800ad22:	701a      	strb	r2, [r3, #0]
    bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	0a1b      	lsrs	r3, r3, #8
 800ad28:	b2da      	uxtb	r2, r3
 800ad2a:	4b14      	ldr	r3, [pc, #80]	; (800ad7c <BleGetBdAddress+0x80>)
 800ad2c:	705a      	strb	r2, [r3, #1]
    bd_addr_udn[2] = (uint8_t)device_id;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	b2da      	uxtb	r2, r3
 800ad32:	4b12      	ldr	r3, [pc, #72]	; (800ad7c <BleGetBdAddress+0x80>)
 800ad34:	709a      	strb	r2, [r3, #2]
    bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	b2da      	uxtb	r2, r3
 800ad3a:	4b10      	ldr	r3, [pc, #64]	; (800ad7c <BleGetBdAddress+0x80>)
 800ad3c:	70da      	strb	r2, [r3, #3]
    bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	0a1b      	lsrs	r3, r3, #8
 800ad42:	b2da      	uxtb	r2, r3
 800ad44:	4b0d      	ldr	r3, [pc, #52]	; (800ad7c <BleGetBdAddress+0x80>)
 800ad46:	711a      	strb	r2, [r3, #4]
    bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	0c1b      	lsrs	r3, r3, #16
 800ad4c:	b2da      	uxtb	r2, r3
 800ad4e:	4b0b      	ldr	r3, [pc, #44]	; (800ad7c <BleGetBdAddress+0x80>)
 800ad50:	715a      	strb	r2, [r3, #5]

    bd_addr = (const uint8_t *)bd_addr_udn;
 800ad52:	4b0a      	ldr	r3, [pc, #40]	; (800ad7c <BleGetBdAddress+0x80>)
 800ad54:	617b      	str	r3, [r7, #20]
 800ad56:	e00b      	b.n	800ad70 <BleGetBdAddress+0x74>
  }
  else
  {
    otp_addr = OTP_Read(0);
 800ad58:	2000      	movs	r0, #0
 800ad5a:	f7ff fccd 	bl	800a6f8 <OTP_Read>
 800ad5e:	60f8      	str	r0, [r7, #12]
    if(otp_addr)
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d002      	beq.n	800ad6c <BleGetBdAddress+0x70>
    {
      bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	617b      	str	r3, [r7, #20]
 800ad6a:	e001      	b.n	800ad70 <BleGetBdAddress+0x74>
    }
    else
    {
      bd_addr = M_bd_addr;
 800ad6c:	4b04      	ldr	r3, [pc, #16]	; (800ad80 <BleGetBdAddress+0x84>)
 800ad6e:	617b      	str	r3, [r7, #20]
    }
  }

  return bd_addr;
 800ad70:	697b      	ldr	r3, [r7, #20]
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3718      	adds	r7, #24
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
 800ad7a:	bf00      	nop
 800ad7c:	20000a14 	.word	0x20000a14
 800ad80:	0800f548 	.word	0x0800f548

0800ad84 <Adv_Cancel>:
 *
 *SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel( void )
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_1 */

/* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800ad8a:	4b0a      	ldr	r3, [pc, #40]	; (800adb4 <Adv_Cancel+0x30>)
 800ad8c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ad90:	2b05      	cmp	r3, #5
 800ad92:	d00a      	beq.n	800adaa <Adv_Cancel+0x26>

  {

    tBleStatus result = 0x00;
 800ad94:	2300      	movs	r3, #0
 800ad96:	71fb      	strb	r3, [r7, #7]

    result = aci_gap_set_non_discoverable();
 800ad98:	f7fd fc98 	bl	80086cc <aci_gap_set_non_discoverable>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800ada0:	4b04      	ldr	r3, [pc, #16]	; (800adb4 <Adv_Cancel+0x30>)
 800ada2:	2200      	movs	r2, #0
 800ada4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  }

/* USER CODE BEGIN Adv_Cancel_2 */

/* USER CODE END Adv_Cancel_2 */
  return;
 800ada8:	bf00      	nop
 800adaa:	bf00      	nop
}
 800adac:	3708      	adds	r7, #8
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}
 800adb2:	bf00      	nop
 800adb4:	200002e8 	.word	0x200002e8

0800adb8 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* pdata)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b082      	sub	sp, #8
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800adc0:	2100      	movs	r1, #0
 800adc2:	2002      	movs	r0, #2
 800adc4:	f000 fdbe 	bl	800b944 <UTIL_SEQ_SetTask>
  return;
 800adc8:	bf00      	nop
}
 800adca:	3708      	adds	r7, #8
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}

0800add0 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t flag)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b082      	sub	sp, #8
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800add8:	2001      	movs	r0, #1
 800adda:	f000 fe1f 	bl	800ba1c <UTIL_SEQ_SetEvt>
  return;
 800adde:	bf00      	nop
}
 800ade0:	3708      	adds	r7, #8
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}

0800ade6 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t timeout)
{
 800ade6:	b580      	push	{r7, lr}
 800ade8:	b082      	sub	sp, #8
 800adea:	af00      	add	r7, sp, #0
 800adec:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800adee:	2001      	movs	r0, #1
 800adf0:	f000 fe34 	bl	800ba5c <UTIL_SEQ_WaitEvt>
  return;
 800adf4:	bf00      	nop
}
 800adf6:	3708      	adds	r7, #8
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <BLE_UserEvtRx>:

static void BLE_UserEvtRx( void * pPayload )
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *pParam;

  pParam = (tHCI_UserEvtRxParam *)pPayload;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	685b      	ldr	r3, [r3, #4]
 800ae0c:	3308      	adds	r3, #8
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f7fe fe1a 	bl	8009a48 <SVCCTL_UserEvtRx>
 800ae14:	4603      	mov	r3, r0
 800ae16:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800ae18:	7afb      	ldrb	r3, [r7, #11]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d003      	beq.n	800ae26 <BLE_UserEvtRx+0x2a>
  {
    pParam->status = HCI_TL_UserEventFlow_Enable;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2201      	movs	r2, #1
 800ae22:	701a      	strb	r2, [r3, #0]
  else
  {
    pParam->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800ae24:	e003      	b.n	800ae2e <BLE_UserEvtRx+0x32>
    pParam->status = HCI_TL_UserEventFlow_Disable;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2200      	movs	r2, #0
 800ae2a:	701a      	strb	r2, [r3, #0]
  return;
 800ae2c:	bf00      	nop
}
 800ae2e:	3710      	adds	r7, #16
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <BLE_StatusNot>:

static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b084      	sub	sp, #16
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (status)
 800ae3e:	79fb      	ldrb	r3, [r7, #7]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d002      	beq.n	800ae4a <BLE_StatusNot+0x16>
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d006      	beq.n	800ae56 <BLE_StatusNot+0x22>
      UTIL_SEQ_ResumeTask(task_id_list);

      break;

    default:
      break;
 800ae48:	e00b      	b.n	800ae62 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800ae4a:	2307      	movs	r3, #7
 800ae4c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800ae4e:	68f8      	ldr	r0, [r7, #12]
 800ae50:	f000 fda4 	bl	800b99c <UTIL_SEQ_PauseTask>
      break;
 800ae54:	e005      	b.n	800ae62 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800ae56:	2307      	movs	r3, #7
 800ae58:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800ae5a:	68f8      	ldr	r0, [r7, #12]
 800ae5c:	f000 fdbe 	bl	800b9dc <UTIL_SEQ_ResumeTask>
      break;
 800ae60:	bf00      	nop
  }
  return;
 800ae62:	bf00      	nop
}
 800ae64:	3710      	adds	r7, #16
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bd80      	pop	{r7, pc}
	...

0800ae6c <myTask>:
static void Custom_Mycharnotify_Update_Char(void);
static void Custom_Mycharnotify_Send_Notification(void);

/* USER CODE BEGIN PFP */
	void myTask(void)
	{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	af00      	add	r7, sp, #0

		sprintf(NOTIFY_MSG, "Button Pressed!\r\n");
 800ae70:	4912      	ldr	r1, [pc, #72]	; (800aebc <myTask+0x50>)
 800ae72:	4813      	ldr	r0, [pc, #76]	; (800aec0 <myTask+0x54>)
 800ae74:	f001 fb4c 	bl	800c510 <siprintf>

		//Read the Button State
		if(!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 800ae78:	2110      	movs	r1, #16
 800ae7a:	4812      	ldr	r0, [pc, #72]	; (800aec4 <myTask+0x58>)
 800ae7c:	f7fa f96a 	bl	8005154 <HAL_GPIO_ReadPin>
 800ae80:	4603      	mov	r3, r0
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d114      	bne.n	800aeb0 <myTask+0x44>
		{

			UART_Transmit((uint8_t*)NOTIFY_MSG, strlen(NOTIFY_MSG));
 800ae86:	480e      	ldr	r0, [pc, #56]	; (800aec0 <myTask+0x54>)
 800ae88:	f7f5 f97a 	bl	8000180 <strlen>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	4619      	mov	r1, r3
 800ae92:	480b      	ldr	r0, [pc, #44]	; (800aec0 <myTask+0x54>)
 800ae94:	f7f7 fe02 	bl	8002a9c <UART_Transmit>

			OLED_Transmit_Line2((uint8_t*)NOTIFY_MSG);
 800ae98:	4809      	ldr	r0, [pc, #36]	; (800aec0 <myTask+0x54>)
 800ae9a:	f7f7 fe35 	bl	8002b08 <OLED_Transmit_Line2>

			UpdateCharData[0] ^= 0x1;
 800ae9e:	4b0a      	ldr	r3, [pc, #40]	; (800aec8 <myTask+0x5c>)
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	f083 0301 	eor.w	r3, r3, #1
 800aea6:	b2da      	uxtb	r2, r3
 800aea8:	4b07      	ldr	r3, [pc, #28]	; (800aec8 <myTask+0x5c>)
 800aeaa:	701a      	strb	r2, [r3, #0]
			Custom_Mycharnotify_Update_Char();		//Depends on Characteristic long name from CubeMX
 800aeac:	f000 f846 	bl	800af3c <Custom_Mycharnotify_Update_Char>
		}
		UTIL_SEQ_SetTask(1 << CFG_TASK_MY_TASK, CFG_SCH_PRIO_0);
 800aeb0:	2100      	movs	r1, #0
 800aeb2:	2004      	movs	r0, #4
 800aeb4:	f000 fd46 	bl	800b944 <UTIL_SEQ_SetTask>
	}
 800aeb8:	bf00      	nop
 800aeba:	bd80      	pop	{r7, pc}
 800aebc:	0800ea80 	.word	0x0800ea80
 800aec0:	20000a20 	.word	0x20000a20
 800aec4:	48000800 	.word	0x48000800
 800aec8:	20000a44 	.word	0x20000a44

0800aecc <Custom_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 800aecc:	b480      	push	{r7}
 800aece:	b083      	sub	sp, #12
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch(pNotification->Custom_Evt_Opcode)
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	781b      	ldrb	r3, [r3, #0]
 800aed8:	2b02      	cmp	r3, #2
 800aeda:	d006      	beq.n	800aeea <Custom_STM_App_Notification+0x1e>
 800aedc:	2b02      	cmp	r3, #2
 800aede:	dc06      	bgt.n	800aeee <Custom_STM_App_Notification+0x22>
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d006      	beq.n	800aef2 <Custom_STM_App_Notification+0x26>
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	d006      	beq.n	800aef6 <Custom_STM_App_Notification+0x2a>

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 800aee8:	e001      	b.n	800aeee <Custom_STM_App_Notification+0x22>
      break;
 800aeea:	bf00      	nop
 800aeec:	e004      	b.n	800aef8 <Custom_STM_App_Notification+0x2c>
      break;
 800aeee:	bf00      	nop
 800aef0:	e002      	b.n	800aef8 <Custom_STM_App_Notification+0x2c>
      break;
 800aef2:	bf00      	nop
 800aef4:	e000      	b.n	800aef8 <Custom_STM_App_Notification+0x2c>
      break;
 800aef6:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 800aef8:	bf00      	nop
}
 800aefa:	370c      	adds	r7, #12
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr

0800af04 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 800af04:	b480      	push	{r7}
 800af06:	b083      	sub	sp, #12
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch(pNotification->Custom_Evt_Opcode)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	781b      	ldrb	r3, [r3, #0]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d002      	beq.n	800af1a <Custom_APP_Notification+0x16>
 800af14:	2b01      	cmp	r3, #1
 800af16:	d002      	beq.n	800af1e <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 800af18:	e002      	b.n	800af20 <Custom_APP_Notification+0x1c>
      break;
 800af1a:	bf00      	nop
 800af1c:	e000      	b.n	800af20 <Custom_APP_Notification+0x1c>
      break;
 800af1e:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 800af20:	bf00      	nop
}
 800af22:	370c      	adds	r7, #12
 800af24:	46bd      	mov	sp, r7
 800af26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2a:	4770      	bx	lr

0800af2c <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800af2c:	b480      	push	{r7}
 800af2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 800af30:	bf00      	nop
}
 800af32:	46bd      	mov	sp, r7
 800af34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af38:	4770      	bx	lr
	...

0800af3c <Custom_Mycharnotify_Update_Char>:
 *
 *************************************************************/

  /* LED_SVC */
void Custom_Mycharnotify_Update_Char(void) /* Property Read */
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	af00      	add	r7, sp, #0
  Custom_STM_App_Update_Char(CUSTOM_STM_MYCHARNOTIFY, (uint8_t *)UpdateCharData);
 800af40:	4902      	ldr	r1, [pc, #8]	; (800af4c <Custom_Mycharnotify_Update_Char+0x10>)
 800af42:	2001      	movs	r0, #1
 800af44:	f000 f930 	bl	800b1a8 <Custom_STM_App_Update_Char>
  /* USER CODE BEGIN Mycharnotify_UC*/

  /* USER CODE END Mycharnotify_UC*/
  return;
 800af48:	bf00      	nop
}
 800af4a:	bd80      	pop	{r7, pc}
 800af4c:	20000a44 	.word	0x20000a44

0800af50 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b08c      	sub	sp, #48	; 0x30
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 800af58:	2300      	movs	r3, #0
 800af5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	3301      	adds	r3, #1
 800af62:	62bb      	str	r3, [r7, #40]	; 0x28

  switch(event_pckt->evt)
 800af64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af66:	781b      	ldrb	r3, [r3, #0]
 800af68:	2bff      	cmp	r3, #255	; 0xff
 800af6a:	d16c      	bne.n	800b046 <Custom_STM_Event_Handler+0xf6>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800af6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af6e:	3302      	adds	r3, #2
 800af70:	627b      	str	r3, [r7, #36]	; 0x24
      switch(blecore_evt->ecode)
 800af72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af74:	881b      	ldrh	r3, [r3, #0]
 800af76:	b29b      	uxth	r3, r3
 800af78:	f640 4214 	movw	r2, #3092	; 0xc14
 800af7c:	4293      	cmp	r3, r2
 800af7e:	d05c      	beq.n	800b03a <Custom_STM_Event_Handler+0xea>
 800af80:	f640 4214 	movw	r2, #3092	; 0xc14
 800af84:	4293      	cmp	r3, r2
 800af86:	dc5a      	bgt.n	800b03e <Custom_STM_Event_Handler+0xee>
 800af88:	f640 4201 	movw	r2, #3073	; 0xc01
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d003      	beq.n	800af98 <Custom_STM_Event_Handler+0x48>
 800af90:	f640 4213 	movw	r2, #3091	; 0xc13
 800af94:	4293      	cmp	r3, r2

          /* USER CODE END EVT_BLUE_GATT_WRITE_PERMIT_REQ_BEGIN */
          /* USER CODE BEGIN EVT_BLUE_GATT_WRITE_PERMIT_REQ_END */

          /* USER CODE END EVT_BLUE_GATT_WRITE_PERMIT_REQ_END */
          break;
 800af96:	e055      	b.n	800b044 <Custom_STM_Event_Handler+0xf4>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800af98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af9a:	3302      	adds	r3, #2
 800af9c:	623b      	str	r3, [r7, #32]
          if(attribute_modified->Attr_Handle == (CustomContext.CustomMycharnotifyHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800af9e:	6a3b      	ldr	r3, [r7, #32]
 800afa0:	885b      	ldrh	r3, [r3, #2]
 800afa2:	b29b      	uxth	r3, r3
 800afa4:	461a      	mov	r2, r3
 800afa6:	4b2b      	ldr	r3, [pc, #172]	; (800b054 <Custom_STM_Event_Handler+0x104>)
 800afa8:	889b      	ldrh	r3, [r3, #4]
 800afaa:	3302      	adds	r3, #2
 800afac:	429a      	cmp	r2, r3
 800afae:	d119      	bne.n	800afe4 <Custom_STM_Event_Handler+0x94>
            return_value = SVCCTL_EvtAckFlowEnable;
 800afb0:	2301      	movs	r3, #1
 800afb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            switch(attribute_modified->Attr_Data[0])
 800afb6:	6a3b      	ldr	r3, [r7, #32]
 800afb8:	7a1b      	ldrb	r3, [r3, #8]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d002      	beq.n	800afc4 <Custom_STM_Event_Handler+0x74>
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d008      	beq.n	800afd4 <Custom_STM_Event_Handler+0x84>
              break;
 800afc2:	e039      	b.n	800b038 <Custom_STM_Event_Handler+0xe8>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_DISABLED_EVT;
 800afc4:	2302      	movs	r3, #2
 800afc6:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 800afc8:	f107 030c 	add.w	r3, r7, #12
 800afcc:	4618      	mov	r0, r3
 800afce:	f7ff ff7d 	bl	800aecc <Custom_STM_App_Notification>
                break;
 800afd2:	e031      	b.n	800b038 <Custom_STM_Event_Handler+0xe8>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_MYCHARNOTIFY_NOTIFY_ENABLED_EVT;
 800afd4:	2301      	movs	r3, #1
 800afd6:	733b      	strb	r3, [r7, #12]
                Custom_STM_App_Notification(&Notification);
 800afd8:	f107 030c 	add.w	r3, r7, #12
 800afdc:	4618      	mov	r0, r3
 800afde:	f7ff ff75 	bl	800aecc <Custom_STM_App_Notification>
                break;
 800afe2:	e029      	b.n	800b038 <Custom_STM_Event_Handler+0xe8>
          else if(attribute_modified->Attr_Handle == (CustomContext.CustomMycharwriteHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800afe4:	6a3b      	ldr	r3, [r7, #32]
 800afe6:	885b      	ldrh	r3, [r3, #2]
 800afe8:	b29b      	uxth	r3, r3
 800afea:	461a      	mov	r2, r3
 800afec:	4b19      	ldr	r3, [pc, #100]	; (800b054 <Custom_STM_Event_Handler+0x104>)
 800afee:	885b      	ldrh	r3, [r3, #2]
 800aff0:	3301      	adds	r3, #1
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d125      	bne.n	800b042 <Custom_STM_Event_Handler+0xf2>
            return_value = SVCCTL_EvtAckFlowEnable;
 800aff6:	2301      	movs	r3, #1
 800aff8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            uint8_t x = attribute_modified->Attr_Data[0];
 800affc:	6a3b      	ldr	r3, [r7, #32]
 800affe:	7a1b      	ldrb	r3, [r3, #8]
 800b000:	77fb      	strb	r3, [r7, #31]
            sprintf(BLE_MSG, "Write Value: %x\r\n", x);
 800b002:	7ffb      	ldrb	r3, [r7, #31]
 800b004:	461a      	mov	r2, r3
 800b006:	4914      	ldr	r1, [pc, #80]	; (800b058 <Custom_STM_Event_Handler+0x108>)
 800b008:	4814      	ldr	r0, [pc, #80]	; (800b05c <Custom_STM_Event_Handler+0x10c>)
 800b00a:	f001 fa81 	bl	800c510 <siprintf>
            UART_Transmit((uint8_t*)BLE_MSG, strlen(BLE_MSG));
 800b00e:	4813      	ldr	r0, [pc, #76]	; (800b05c <Custom_STM_Event_Handler+0x10c>)
 800b010:	f7f5 f8b6 	bl	8000180 <strlen>
 800b014:	4603      	mov	r3, r0
 800b016:	b29b      	uxth	r3, r3
 800b018:	4619      	mov	r1, r3
 800b01a:	4810      	ldr	r0, [pc, #64]	; (800b05c <Custom_STM_Event_Handler+0x10c>)
 800b01c:	f7f7 fd3e 	bl	8002a9c <UART_Transmit>
            OLED_Transmit_Line3((uint8_t*)BLE_MSG);
 800b020:	480e      	ldr	r0, [pc, #56]	; (800b05c <Custom_STM_Event_Handler+0x10c>)
 800b022:	f7f7 fd7f 	bl	8002b24 <OLED_Transmit_Line3>
			if (attribute_modified->Attr_Data[0] == 0x22)
 800b026:	6a3b      	ldr	r3, [r7, #32]
 800b028:	7a1b      	ldrb	r3, [r3, #8]
 800b02a:	2b22      	cmp	r3, #34	; 0x22
 800b02c:	d109      	bne.n	800b042 <Custom_STM_Event_Handler+0xf2>
				HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800b02e:	2101      	movs	r1, #1
 800b030:	480b      	ldr	r0, [pc, #44]	; (800b060 <Custom_STM_Event_Handler+0x110>)
 800b032:	f7fa f8bf 	bl	80051b4 <HAL_GPIO_TogglePin>
          break;
 800b036:	e004      	b.n	800b042 <Custom_STM_Event_Handler+0xf2>
 800b038:	e003      	b.n	800b042 <Custom_STM_Event_Handler+0xf2>
          break;
 800b03a:	bf00      	nop
 800b03c:	e004      	b.n	800b048 <Custom_STM_Event_Handler+0xf8>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 800b03e:	bf00      	nop
 800b040:	e002      	b.n	800b048 <Custom_STM_Event_Handler+0xf8>
          break;
 800b042:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800b044:	e000      	b.n	800b048 <Custom_STM_Event_Handler+0xf8>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 800b046:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 800b048:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}/* end Custom_STM_Event_Handler */
 800b04c:	4618      	mov	r0, r3
 800b04e:	3730      	adds	r7, #48	; 0x30
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}
 800b054:	200002cc 	.word	0x200002cc
 800b058:	0800ea94 	.word	0x0800ea94
 800b05c:	20000b3c 	.word	0x20000b3c
 800b060:	48000400 	.word	0x48000400

0800b064 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b08a      	sub	sp, #40	; 0x28
 800b068:	af06      	add	r7, sp, #24
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800b06a:	484b      	ldr	r0, [pc, #300]	; (800b198 <SVCCTL_InitCustomSvc+0x134>)
 800b06c:	f7fe fcd2 	bl	8009a14 <SVCCTL_RegisterSvcHandler>
   *                                2 for myCharNotify +
   *                                1 for myCharNotify configuration descriptor +
   *                              = 6
   */

  COPY_LED_SVC_UUID(uuid.Char_UUID_128);
 800b070:	238f      	movs	r3, #143	; 0x8f
 800b072:	703b      	strb	r3, [r7, #0]
 800b074:	23e5      	movs	r3, #229	; 0xe5
 800b076:	707b      	strb	r3, [r7, #1]
 800b078:	23b3      	movs	r3, #179	; 0xb3
 800b07a:	70bb      	strb	r3, [r7, #2]
 800b07c:	23d5      	movs	r3, #213	; 0xd5
 800b07e:	70fb      	strb	r3, [r7, #3]
 800b080:	232e      	movs	r3, #46	; 0x2e
 800b082:	713b      	strb	r3, [r7, #4]
 800b084:	237f      	movs	r3, #127	; 0x7f
 800b086:	717b      	strb	r3, [r7, #5]
 800b088:	234a      	movs	r3, #74	; 0x4a
 800b08a:	71bb      	strb	r3, [r7, #6]
 800b08c:	2398      	movs	r3, #152	; 0x98
 800b08e:	71fb      	strb	r3, [r7, #7]
 800b090:	232a      	movs	r3, #42	; 0x2a
 800b092:	723b      	strb	r3, [r7, #8]
 800b094:	2348      	movs	r3, #72	; 0x48
 800b096:	727b      	strb	r3, [r7, #9]
 800b098:	237a      	movs	r3, #122	; 0x7a
 800b09a:	72bb      	strb	r3, [r7, #10]
 800b09c:	23cc      	movs	r3, #204	; 0xcc
 800b09e:	72fb      	strb	r3, [r7, #11]
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	733b      	strb	r3, [r7, #12]
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	737b      	strb	r3, [r7, #13]
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	73bb      	strb	r3, [r7, #14]
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	73fb      	strb	r3, [r7, #15]
  aci_gatt_add_service(UUID_TYPE_128,
 800b0b0:	4639      	mov	r1, r7
 800b0b2:	4b3a      	ldr	r3, [pc, #232]	; (800b19c <SVCCTL_InitCustomSvc+0x138>)
 800b0b4:	9300      	str	r3, [sp, #0]
 800b0b6:	2306      	movs	r3, #6
 800b0b8:	2201      	movs	r2, #1
 800b0ba:	2002      	movs	r0, #2
 800b0bc:	f7fd ff72 	bl	8008fa4 <aci_gatt_add_service>
                       &(CustomContext.CustomLed_SvcHdle));

  /**
   *  myCharWrite
   */
  COPY_MYCHARWRITE_UUID(uuid.Char_UUID_128);
 800b0c0:	2319      	movs	r3, #25
 800b0c2:	703b      	strb	r3, [r7, #0]
 800b0c4:	23ed      	movs	r3, #237	; 0xed
 800b0c6:	707b      	strb	r3, [r7, #1]
 800b0c8:	2382      	movs	r3, #130	; 0x82
 800b0ca:	70bb      	strb	r3, [r7, #2]
 800b0cc:	23ae      	movs	r3, #174	; 0xae
 800b0ce:	70fb      	strb	r3, [r7, #3]
 800b0d0:	23ed      	movs	r3, #237	; 0xed
 800b0d2:	713b      	strb	r3, [r7, #4]
 800b0d4:	2321      	movs	r3, #33	; 0x21
 800b0d6:	717b      	strb	r3, [r7, #5]
 800b0d8:	234c      	movs	r3, #76	; 0x4c
 800b0da:	71bb      	strb	r3, [r7, #6]
 800b0dc:	239d      	movs	r3, #157	; 0x9d
 800b0de:	71fb      	strb	r3, [r7, #7]
 800b0e0:	2341      	movs	r3, #65	; 0x41
 800b0e2:	723b      	strb	r3, [r7, #8]
 800b0e4:	2345      	movs	r3, #69	; 0x45
 800b0e6:	727b      	strb	r3, [r7, #9]
 800b0e8:	2322      	movs	r3, #34	; 0x22
 800b0ea:	72bb      	strb	r3, [r7, #10]
 800b0ec:	238e      	movs	r3, #142	; 0x8e
 800b0ee:	72fb      	strb	r3, [r7, #11]
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	733b      	strb	r3, [r7, #12]
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	737b      	strb	r3, [r7, #13]
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	73bb      	strb	r3, [r7, #14]
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	73fb      	strb	r3, [r7, #15]
  aci_gatt_add_char(CustomContext.CustomLed_SvcHdle,
 800b100:	4b26      	ldr	r3, [pc, #152]	; (800b19c <SVCCTL_InitCustomSvc+0x138>)
 800b102:	8818      	ldrh	r0, [r3, #0]
 800b104:	2301      	movs	r3, #1
 800b106:	b29b      	uxth	r3, r3
 800b108:	463a      	mov	r2, r7
 800b10a:	4925      	ldr	r1, [pc, #148]	; (800b1a0 <SVCCTL_InitCustomSvc+0x13c>)
 800b10c:	9105      	str	r1, [sp, #20]
 800b10e:	2100      	movs	r1, #0
 800b110:	9104      	str	r1, [sp, #16]
 800b112:	2110      	movs	r1, #16
 800b114:	9103      	str	r1, [sp, #12]
 800b116:	2101      	movs	r1, #1
 800b118:	9102      	str	r1, [sp, #8]
 800b11a:	2100      	movs	r1, #0
 800b11c:	9101      	str	r1, [sp, #4]
 800b11e:	2108      	movs	r1, #8
 800b120:	9100      	str	r1, [sp, #0]
 800b122:	2102      	movs	r1, #2
 800b124:	f7fe f814 	bl	8009150 <aci_gatt_add_char>
                    CHAR_VALUE_LEN_CONSTANT,
                    &(CustomContext.CustomMycharwriteHdle));
  /**
   *  myCharNotify
   */
  COPY_MYCHARNOTIFY_UUID(uuid.Char_UUID_128);
 800b128:	2319      	movs	r3, #25
 800b12a:	703b      	strb	r3, [r7, #0]
 800b12c:	23ed      	movs	r3, #237	; 0xed
 800b12e:	707b      	strb	r3, [r7, #1]
 800b130:	2382      	movs	r3, #130	; 0x82
 800b132:	70bb      	strb	r3, [r7, #2]
 800b134:	23ae      	movs	r3, #174	; 0xae
 800b136:	70fb      	strb	r3, [r7, #3]
 800b138:	23ed      	movs	r3, #237	; 0xed
 800b13a:	713b      	strb	r3, [r7, #4]
 800b13c:	2321      	movs	r3, #33	; 0x21
 800b13e:	717b      	strb	r3, [r7, #5]
 800b140:	234c      	movs	r3, #76	; 0x4c
 800b142:	71bb      	strb	r3, [r7, #6]
 800b144:	239d      	movs	r3, #157	; 0x9d
 800b146:	71fb      	strb	r3, [r7, #7]
 800b148:	2341      	movs	r3, #65	; 0x41
 800b14a:	723b      	strb	r3, [r7, #8]
 800b14c:	2345      	movs	r3, #69	; 0x45
 800b14e:	727b      	strb	r3, [r7, #9]
 800b150:	2322      	movs	r3, #34	; 0x22
 800b152:	72bb      	strb	r3, [r7, #10]
 800b154:	238e      	movs	r3, #142	; 0x8e
 800b156:	72fb      	strb	r3, [r7, #11]
 800b158:	2301      	movs	r3, #1
 800b15a:	733b      	strb	r3, [r7, #12]
 800b15c:	2300      	movs	r3, #0
 800b15e:	737b      	strb	r3, [r7, #13]
 800b160:	2300      	movs	r3, #0
 800b162:	73bb      	strb	r3, [r7, #14]
 800b164:	2300      	movs	r3, #0
 800b166:	73fb      	strb	r3, [r7, #15]
  aci_gatt_add_char(CustomContext.CustomLed_SvcHdle,
 800b168:	4b0c      	ldr	r3, [pc, #48]	; (800b19c <SVCCTL_InitCustomSvc+0x138>)
 800b16a:	8818      	ldrh	r0, [r3, #0]
 800b16c:	2301      	movs	r3, #1
 800b16e:	b29b      	uxth	r3, r3
 800b170:	463a      	mov	r2, r7
 800b172:	490c      	ldr	r1, [pc, #48]	; (800b1a4 <SVCCTL_InitCustomSvc+0x140>)
 800b174:	9105      	str	r1, [sp, #20]
 800b176:	2100      	movs	r1, #0
 800b178:	9104      	str	r1, [sp, #16]
 800b17a:	2110      	movs	r1, #16
 800b17c:	9103      	str	r1, [sp, #12]
 800b17e:	2107      	movs	r1, #7
 800b180:	9102      	str	r1, [sp, #8]
 800b182:	2100      	movs	r1, #0
 800b184:	9101      	str	r1, [sp, #4]
 800b186:	2110      	movs	r1, #16
 800b188:	9100      	str	r1, [sp, #0]
 800b18a:	2102      	movs	r1, #2
 800b18c:	f7fd ffe0 	bl	8009150 <aci_gatt_add_char>

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 800b190:	bf00      	nop
}
 800b192:	3710      	adds	r7, #16
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}
 800b198:	0800af51 	.word	0x0800af51
 800b19c:	200002cc 	.word	0x200002cc
 800b1a0:	200002ce 	.word	0x200002ce
 800b1a4:	200002d0 	.word	0x200002d0

0800b1a8 <Custom_STM_App_Update_Char>:
 * @param  CharOpcode: Characteristic identifier
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode, uint8_t *pPayload)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b086      	sub	sp, #24
 800b1ac:	af02      	add	r7, sp, #8
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	6039      	str	r1, [r7, #0]
 800b1b2:	71fb      	strb	r3, [r7, #7]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800b1b4:	2392      	movs	r3, #146	; 0x92
 800b1b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

  /* USER CODE END Custom_STM_App_Update_Char_1 */

  switch(CharOpcode)
 800b1b8:	79fb      	ldrb	r3, [r7, #7]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d002      	beq.n	800b1c4 <Custom_STM_App_Update_Char+0x1c>
 800b1be:	2b01      	cmp	r3, #1
 800b1c0:	d00e      	beq.n	800b1e0 <Custom_STM_App_Update_Char+0x38>

      /* USER CODE END CUSTOM_STM_Service_1_Char_2*/
      break;

    default:
      break;
 800b1c2:	e01b      	b.n	800b1fc <Custom_STM_App_Update_Char+0x54>
      result = aci_gatt_update_char_value(CustomContext.CustomLed_SvcHdle,
 800b1c4:	4b10      	ldr	r3, [pc, #64]	; (800b208 <Custom_STM_App_Update_Char+0x60>)
 800b1c6:	8818      	ldrh	r0, [r3, #0]
 800b1c8:	4b0f      	ldr	r3, [pc, #60]	; (800b208 <Custom_STM_App_Update_Char+0x60>)
 800b1ca:	8859      	ldrh	r1, [r3, #2]
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	9300      	str	r3, [sp, #0]
 800b1d2:	4613      	mov	r3, r2
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	f7fe f8c3 	bl	8009360 <aci_gatt_update_char_value>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	73fb      	strb	r3, [r7, #15]
      break;
 800b1de:	e00d      	b.n	800b1fc <Custom_STM_App_Update_Char+0x54>
      result = aci_gatt_update_char_value(CustomContext.CustomLed_SvcHdle,
 800b1e0:	4b09      	ldr	r3, [pc, #36]	; (800b208 <Custom_STM_App_Update_Char+0x60>)
 800b1e2:	8818      	ldrh	r0, [r3, #0]
 800b1e4:	4b08      	ldr	r3, [pc, #32]	; (800b208 <Custom_STM_App_Update_Char+0x60>)
 800b1e6:	8899      	ldrh	r1, [r3, #4]
 800b1e8:	2201      	movs	r2, #1
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	9300      	str	r3, [sp, #0]
 800b1ee:	4613      	mov	r3, r2
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f7fe f8b5 	bl	8009360 <aci_gatt_update_char_value>
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	73fb      	strb	r3, [r7, #15]
      break;
 800b1fa:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

  /* USER CODE END Custom_STM_App_Update_Char_2 */

  return result;
 800b1fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	3710      	adds	r7, #16
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
 800b206:	bf00      	nop
 800b208:	200002cc 	.word	0x200002cc

0800b20c <LL_PWR_EnableBootC2>:
{
 800b20c:	b480      	push	{r7}
 800b20e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800b210:	4b05      	ldr	r3, [pc, #20]	; (800b228 <LL_PWR_EnableBootC2+0x1c>)
 800b212:	68db      	ldr	r3, [r3, #12]
 800b214:	4a04      	ldr	r2, [pc, #16]	; (800b228 <LL_PWR_EnableBootC2+0x1c>)
 800b216:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b21a:	60d3      	str	r3, [r2, #12]
}
 800b21c:	bf00      	nop
 800b21e:	46bd      	mov	sp, r7
 800b220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b224:	4770      	bx	lr
 800b226:	bf00      	nop
 800b228:	58000400 	.word	0x58000400

0800b22c <LL_C2_EXTI_EnableEvent_32_63>:
{
 800b22c:	b480      	push	{r7}
 800b22e:	b083      	sub	sp, #12
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800b234:	4b06      	ldr	r3, [pc, #24]	; (800b250 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800b236:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800b23a:	4905      	ldr	r1, [pc, #20]	; (800b250 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4313      	orrs	r3, r2
 800b240:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 800b244:	bf00      	nop
 800b246:	370c      	adds	r7, #12
 800b248:	46bd      	mov	sp, r7
 800b24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24e:	4770      	bx	lr
 800b250:	58000800 	.word	0x58000800

0800b254 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800b254:	b480      	push	{r7}
 800b256:	b083      	sub	sp, #12
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800b25c:	4b05      	ldr	r3, [pc, #20]	; (800b274 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800b25e:	6a1a      	ldr	r2, [r3, #32]
 800b260:	4904      	ldr	r1, [pc, #16]	; (800b274 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	4313      	orrs	r3, r2
 800b266:	620b      	str	r3, [r1, #32]
}
 800b268:	bf00      	nop
 800b26a:	370c      	adds	r7, #12
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr
 800b274:	58000800 	.word	0x58000800

0800b278 <LL_AHB3_GRP1_EnableClock>:
{
 800b278:	b480      	push	{r7}
 800b27a:	b085      	sub	sp, #20
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800b280:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b284:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b286:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	4313      	orrs	r3, r2
 800b28e:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800b290:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b294:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	4013      	ands	r3, r2
 800b29a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800b29c:	68fb      	ldr	r3, [r7, #12]
}
 800b29e:	bf00      	nop
 800b2a0:	3714      	adds	r7, #20
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a8:	4770      	bx	lr

0800b2aa <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800b2aa:	b480      	push	{r7}
 800b2ac:	b085      	sub	sp, #20
 800b2ae:	af00      	add	r7, sp, #0
 800b2b0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800b2b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b2b6:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800b2ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800b2c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b2ca:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	4013      	ands	r3, r2
 800b2d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
}
 800b2d6:	bf00      	nop
 800b2d8:	3714      	adds	r7, #20
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e0:	4770      	bx	lr

0800b2e2 <LL_C1_IPCC_EnableIT_TXF>:
{
 800b2e2:	b480      	push	{r7}
 800b2e4:	b083      	sub	sp, #12
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	601a      	str	r2, [r3, #0]
}
 800b2f6:	bf00      	nop
 800b2f8:	370c      	adds	r7, #12
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b300:	4770      	bx	lr

0800b302 <LL_C1_IPCC_EnableIT_RXO>:
{
 800b302:	b480      	push	{r7}
 800b304:	b083      	sub	sp, #12
 800b306:	af00      	add	r7, sp, #0
 800b308:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f043 0201 	orr.w	r2, r3, #1
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	601a      	str	r2, [r3, #0]
}
 800b316:	bf00      	nop
 800b318:	370c      	adds	r7, #12
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr

0800b322 <LL_C1_IPCC_EnableTransmitChannel>:
{
 800b322:	b480      	push	{r7}
 800b324:	b083      	sub	sp, #12
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
 800b32a:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	685a      	ldr	r2, [r3, #4]
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	041b      	lsls	r3, r3, #16
 800b334:	43db      	mvns	r3, r3
 800b336:	401a      	ands	r2, r3
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	605a      	str	r2, [r3, #4]
}
 800b33c:	bf00      	nop
 800b33e:	370c      	adds	r7, #12
 800b340:	46bd      	mov	sp, r7
 800b342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b346:	4770      	bx	lr

0800b348 <LL_C1_IPCC_DisableTransmitChannel>:
{
 800b348:	b480      	push	{r7}
 800b34a:	b083      	sub	sp, #12
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	685a      	ldr	r2, [r3, #4]
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	041b      	lsls	r3, r3, #16
 800b35a:	431a      	orrs	r2, r3
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	605a      	str	r2, [r3, #4]
}
 800b360:	bf00      	nop
 800b362:	370c      	adds	r7, #12
 800b364:	46bd      	mov	sp, r7
 800b366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36a:	4770      	bx	lr

0800b36c <LL_C1_IPCC_EnableReceiveChannel>:
{
 800b36c:	b480      	push	{r7}
 800b36e:	b083      	sub	sp, #12
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
 800b374:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	685a      	ldr	r2, [r3, #4]
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	43db      	mvns	r3, r3
 800b37e:	401a      	ands	r2, r3
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	605a      	str	r2, [r3, #4]
}
 800b384:	bf00      	nop
 800b386:	370c      	adds	r7, #12
 800b388:	46bd      	mov	sp, r7
 800b38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38e:	4770      	bx	lr

0800b390 <LL_C1_IPCC_ClearFlag_CHx>:
{
 800b390:	b480      	push	{r7}
 800b392:	b083      	sub	sp, #12
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
 800b398:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	683a      	ldr	r2, [r7, #0]
 800b39e:	609a      	str	r2, [r3, #8]
}
 800b3a0:	bf00      	nop
 800b3a2:	370c      	adds	r7, #12
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3aa:	4770      	bx	lr

0800b3ac <LL_C1_IPCC_SetFlag_CHx>:
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b083      	sub	sp, #12
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
 800b3b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	041a      	lsls	r2, r3, #16
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	609a      	str	r2, [r3, #8]
}
 800b3be:	bf00      	nop
 800b3c0:	370c      	adds	r7, #12
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c8:	4770      	bx	lr

0800b3ca <LL_C1_IPCC_IsActiveFlag_CHx>:
{
 800b3ca:	b480      	push	{r7}
 800b3cc:	b083      	sub	sp, #12
 800b3ce:	af00      	add	r7, sp, #0
 800b3d0:	6078      	str	r0, [r7, #4]
 800b3d2:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	68da      	ldr	r2, [r3, #12]
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	4013      	ands	r3, r2
 800b3dc:	683a      	ldr	r2, [r7, #0]
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	d101      	bne.n	800b3e6 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	e000      	b.n	800b3e8 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800b3e6:	2300      	movs	r3, #0
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	370c      	adds	r7, #12
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr

0800b3f4 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b083      	sub	sp, #12
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	69da      	ldr	r2, [r3, #28]
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	4013      	ands	r3, r2
 800b406:	683a      	ldr	r2, [r7, #0]
 800b408:	429a      	cmp	r2, r3
 800b40a:	d101      	bne.n	800b410 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800b40c:	2301      	movs	r3, #1
 800b40e:	e000      	b.n	800b412 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800b410:	2300      	movs	r3, #0
}
 800b412:	4618      	mov	r0, r3
 800b414:	370c      	adds	r7, #12
 800b416:	46bd      	mov	sp, r7
 800b418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41c:	4770      	bx	lr
	...

0800b420 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800b420:	b580      	push	{r7, lr}
 800b422:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800b424:	2102      	movs	r1, #2
 800b426:	4819      	ldr	r0, [pc, #100]	; (800b48c <HW_IPCC_Rx_Handler+0x6c>)
 800b428:	f7ff ffe4 	bl	800b3f4 <LL_C2_IPCC_IsActiveFlag_CHx>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d009      	beq.n	800b446 <HW_IPCC_Rx_Handler+0x26>
 800b432:	4b16      	ldr	r3, [pc, #88]	; (800b48c <HW_IPCC_Rx_Handler+0x6c>)
 800b434:	685b      	ldr	r3, [r3, #4]
 800b436:	43db      	mvns	r3, r3
 800b438:	f003 0302 	and.w	r3, r3, #2
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d002      	beq.n	800b446 <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 800b440:	f000 f8da 	bl	800b5f8 <HW_IPCC_SYS_EvtHandler>
 800b444:	e01f      	b.n	800b486 <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800b446:	2101      	movs	r1, #1
 800b448:	4810      	ldr	r0, [pc, #64]	; (800b48c <HW_IPCC_Rx_Handler+0x6c>)
 800b44a:	f7ff ffd3 	bl	800b3f4 <LL_C2_IPCC_IsActiveFlag_CHx>
 800b44e:	4603      	mov	r3, r0
 800b450:	2b00      	cmp	r3, #0
 800b452:	d008      	beq.n	800b466 <HW_IPCC_Rx_Handler+0x46>
 800b454:	4b0d      	ldr	r3, [pc, #52]	; (800b48c <HW_IPCC_Rx_Handler+0x6c>)
 800b456:	685b      	ldr	r3, [r3, #4]
 800b458:	f003 0301 	and.w	r3, r3, #1
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d102      	bne.n	800b466 <HW_IPCC_Rx_Handler+0x46>
  {
    HW_IPCC_BLE_EvtHandler();
 800b460:	f000 f88e 	bl	800b580 <HW_IPCC_BLE_EvtHandler>
 800b464:	e00f      	b.n	800b486 <HW_IPCC_Rx_Handler+0x66>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800b466:	2108      	movs	r1, #8
 800b468:	4808      	ldr	r0, [pc, #32]	; (800b48c <HW_IPCC_Rx_Handler+0x6c>)
 800b46a:	f7ff ffc3 	bl	800b3f4 <LL_C2_IPCC_IsActiveFlag_CHx>
 800b46e:	4603      	mov	r3, r0
 800b470:	2b00      	cmp	r3, #0
 800b472:	d009      	beq.n	800b488 <HW_IPCC_Rx_Handler+0x68>
 800b474:	4b05      	ldr	r3, [pc, #20]	; (800b48c <HW_IPCC_Rx_Handler+0x6c>)
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	43db      	mvns	r3, r3
 800b47a:	f003 0308 	and.w	r3, r3, #8
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d002      	beq.n	800b488 <HW_IPCC_Rx_Handler+0x68>
  {
    HW_IPCC_TRACES_EvtHandler();
 800b482:	f000 f905 	bl	800b690 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800b486:	bf00      	nop
 800b488:	bf00      	nop
}
 800b48a:	bd80      	pop	{r7, pc}
 800b48c:	58000c00 	.word	0x58000c00

0800b490 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800b490:	b580      	push	{r7, lr}
 800b492:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800b494:	2102      	movs	r1, #2
 800b496:	481a      	ldr	r0, [pc, #104]	; (800b500 <HW_IPCC_Tx_Handler+0x70>)
 800b498:	f7ff ff97 	bl	800b3ca <LL_C1_IPCC_IsActiveFlag_CHx>
 800b49c:	4603      	mov	r3, r0
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d109      	bne.n	800b4b6 <HW_IPCC_Tx_Handler+0x26>
 800b4a2:	4b17      	ldr	r3, [pc, #92]	; (800b500 <HW_IPCC_Tx_Handler+0x70>)
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	43db      	mvns	r3, r3
 800b4a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d002      	beq.n	800b4b6 <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800b4b0:	f000 f896 	bl	800b5e0 <HW_IPCC_SYS_CmdEvtHandler>
 800b4b4:	e020      	b.n	800b4f8 <HW_IPCC_Tx_Handler+0x68>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800b4b6:	2108      	movs	r1, #8
 800b4b8:	4811      	ldr	r0, [pc, #68]	; (800b500 <HW_IPCC_Tx_Handler+0x70>)
 800b4ba:	f7ff ff86 	bl	800b3ca <LL_C1_IPCC_IsActiveFlag_CHx>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d109      	bne.n	800b4d8 <HW_IPCC_Tx_Handler+0x48>
 800b4c4:	4b0e      	ldr	r3, [pc, #56]	; (800b500 <HW_IPCC_Tx_Handler+0x70>)
 800b4c6:	685b      	ldr	r3, [r3, #4]
 800b4c8:	43db      	mvns	r3, r3
 800b4ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d002      	beq.n	800b4d8 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_MM_FreeBufHandler();
 800b4d2:	f000 f8bf 	bl	800b654 <HW_IPCC_MM_FreeBufHandler>
 800b4d6:	e00f      	b.n	800b4f8 <HW_IPCC_Tx_Handler+0x68>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800b4d8:	2120      	movs	r1, #32
 800b4da:	4809      	ldr	r0, [pc, #36]	; (800b500 <HW_IPCC_Tx_Handler+0x70>)
 800b4dc:	f7ff ff75 	bl	800b3ca <LL_C1_IPCC_IsActiveFlag_CHx>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d109      	bne.n	800b4fa <HW_IPCC_Tx_Handler+0x6a>
 800b4e6:	4b06      	ldr	r3, [pc, #24]	; (800b500 <HW_IPCC_Tx_Handler+0x70>)
 800b4e8:	685b      	ldr	r3, [r3, #4]
 800b4ea:	43db      	mvns	r3, r3
 800b4ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d002      	beq.n	800b4fa <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800b4f4:	f000 f850 	bl	800b598 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800b4f8:	bf00      	nop
 800b4fa:	bf00      	nop
}
 800b4fc:	bd80      	pop	{r7, pc}
 800b4fe:	bf00      	nop
 800b500:	58000c00 	.word	0x58000c00

0800b504 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800b504:	b580      	push	{r7, lr}
 800b506:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
    when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800b508:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800b50c:	f7ff fecd 	bl	800b2aa <LL_C2_AHB3_GRP1_EnableClock>

   /**
   * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
   */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800b510:	f44f 7000 	mov.w	r0, #512	; 0x200
 800b514:	f7ff fe8a 	bl	800b22c <LL_C2_EXTI_EnableEvent_32_63>
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800b518:	f44f 7000 	mov.w	r0, #512	; 0x200
 800b51c:	f7ff fe9a 	bl	800b254 <LL_EXTI_EnableRisingTrig_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800b520:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800b522:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800b524:	f7ff fe72 	bl	800b20c <LL_PWR_EnableBootC2>

  return;
 800b528:	bf00      	nop
}
 800b52a:	bd80      	pop	{r7, pc}

0800b52c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800b530:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800b534:	f7ff fea0 	bl	800b278 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800b538:	4806      	ldr	r0, [pc, #24]	; (800b554 <HW_IPCC_Init+0x28>)
 800b53a:	f7ff fee2 	bl	800b302 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800b53e:	4805      	ldr	r0, [pc, #20]	; (800b554 <HW_IPCC_Init+0x28>)
 800b540:	f7ff fecf 	bl	800b2e2 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800b544:	202c      	movs	r0, #44	; 0x2c
 800b546:	f7f9 fc50 	bl	8004dea <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800b54a:	202d      	movs	r0, #45	; 0x2d
 800b54c:	f7f9 fc4d 	bl	8004dea <HAL_NVIC_EnableIRQ>

  return;
 800b550:	bf00      	nop
}
 800b552:	bd80      	pop	{r7, pc}
 800b554:	58000c00 	.word	0x58000c00

0800b558 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800b55c:	2101      	movs	r1, #1
 800b55e:	4802      	ldr	r0, [pc, #8]	; (800b568 <HW_IPCC_BLE_Init+0x10>)
 800b560:	f7ff ff04 	bl	800b36c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800b564:	bf00      	nop
}
 800b566:	bd80      	pop	{r7, pc}
 800b568:	58000c00 	.word	0x58000c00

0800b56c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800b570:	2101      	movs	r1, #1
 800b572:	4802      	ldr	r0, [pc, #8]	; (800b57c <HW_IPCC_BLE_SendCmd+0x10>)
 800b574:	f7ff ff1a 	bl	800b3ac <LL_C1_IPCC_SetFlag_CHx>

  return;
 800b578:	bf00      	nop
}
 800b57a:	bd80      	pop	{r7, pc}
 800b57c:	58000c00 	.word	0x58000c00

0800b580 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800b580:	b580      	push	{r7, lr}
 800b582:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800b584:	f7fe ff00 	bl	800a388 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800b588:	2101      	movs	r1, #1
 800b58a:	4802      	ldr	r0, [pc, #8]	; (800b594 <HW_IPCC_BLE_EvtHandler+0x14>)
 800b58c:	f7ff ff00 	bl	800b390 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800b590:	bf00      	nop
}
 800b592:	bd80      	pop	{r7, pc}
 800b594:	58000c00 	.word	0x58000c00

0800b598 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800b59c:	2120      	movs	r1, #32
 800b59e:	4803      	ldr	r0, [pc, #12]	; (800b5ac <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800b5a0:	f7ff fed2 	bl	800b348 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800b5a4:	f7fe ff20 	bl	800a3e8 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800b5a8:	bf00      	nop
}
 800b5aa:	bd80      	pop	{r7, pc}
 800b5ac:	58000c00 	.word	0x58000c00

0800b5b0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800b5b4:	2102      	movs	r1, #2
 800b5b6:	4802      	ldr	r0, [pc, #8]	; (800b5c0 <HW_IPCC_SYS_Init+0x10>)
 800b5b8:	f7ff fed8 	bl	800b36c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800b5bc:	bf00      	nop
}
 800b5be:	bd80      	pop	{r7, pc}
 800b5c0:	58000c00 	.word	0x58000c00

0800b5c4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800b5c8:	2102      	movs	r1, #2
 800b5ca:	4804      	ldr	r0, [pc, #16]	; (800b5dc <HW_IPCC_SYS_SendCmd+0x18>)
 800b5cc:	f7ff feee 	bl	800b3ac <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800b5d0:	2102      	movs	r1, #2
 800b5d2:	4802      	ldr	r0, [pc, #8]	; (800b5dc <HW_IPCC_SYS_SendCmd+0x18>)
 800b5d4:	f7ff fea5 	bl	800b322 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800b5d8:	bf00      	nop
}
 800b5da:	bd80      	pop	{r7, pc}
 800b5dc:	58000c00 	.word	0x58000c00

0800b5e0 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800b5e4:	2102      	movs	r1, #2
 800b5e6:	4803      	ldr	r0, [pc, #12]	; (800b5f4 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800b5e8:	f7ff feae 	bl	800b348 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800b5ec:	f7fe ff4c 	bl	800a488 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800b5f0:	bf00      	nop
}
 800b5f2:	bd80      	pop	{r7, pc}
 800b5f4:	58000c00 	.word	0x58000c00

0800b5f8 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800b5fc:	f7fe ff5a 	bl	800a4b4 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800b600:	2102      	movs	r1, #2
 800b602:	4802      	ldr	r0, [pc, #8]	; (800b60c <HW_IPCC_SYS_EvtHandler+0x14>)
 800b604:	f7ff fec4 	bl	800b390 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800b608:	bf00      	nop
}
 800b60a:	bd80      	pop	{r7, pc}
 800b60c:	58000c00 	.word	0x58000c00

0800b610 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b082      	sub	sp, #8
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800b618:	2108      	movs	r1, #8
 800b61a:	480c      	ldr	r0, [pc, #48]	; (800b64c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800b61c:	f7ff fed5 	bl	800b3ca <LL_C1_IPCC_IsActiveFlag_CHx>
 800b620:	4603      	mov	r3, r0
 800b622:	2b00      	cmp	r3, #0
 800b624:	d007      	beq.n	800b636 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800b626:	4a0a      	ldr	r2, [pc, #40]	; (800b650 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800b62c:	2108      	movs	r1, #8
 800b62e:	4807      	ldr	r0, [pc, #28]	; (800b64c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800b630:	f7ff fe77 	bl	800b322 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800b634:	e006      	b.n	800b644 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800b63a:	2108      	movs	r1, #8
 800b63c:	4803      	ldr	r0, [pc, #12]	; (800b64c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800b63e:	f7ff feb5 	bl	800b3ac <LL_C1_IPCC_SetFlag_CHx>
  return;
 800b642:	bf00      	nop
}
 800b644:	3708      	adds	r7, #8
 800b646:	46bd      	mov	sp, r7
 800b648:	bd80      	pop	{r7, pc}
 800b64a:	bf00      	nop
 800b64c:	58000c00 	.word	0x58000c00
 800b650:	20000b60 	.word	0x20000b60

0800b654 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800b654:	b580      	push	{r7, lr}
 800b656:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800b658:	2108      	movs	r1, #8
 800b65a:	4806      	ldr	r0, [pc, #24]	; (800b674 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800b65c:	f7ff fe74 	bl	800b348 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800b660:	4b05      	ldr	r3, [pc, #20]	; (800b678 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800b666:	2108      	movs	r1, #8
 800b668:	4802      	ldr	r0, [pc, #8]	; (800b674 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800b66a:	f7ff fe9f 	bl	800b3ac <LL_C1_IPCC_SetFlag_CHx>

  return;
 800b66e:	bf00      	nop
}
 800b670:	bd80      	pop	{r7, pc}
 800b672:	bf00      	nop
 800b674:	58000c00 	.word	0x58000c00
 800b678:	20000b60 	.word	0x20000b60

0800b67c <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800b680:	2108      	movs	r1, #8
 800b682:	4802      	ldr	r0, [pc, #8]	; (800b68c <HW_IPCC_TRACES_Init+0x10>)
 800b684:	f7ff fe72 	bl	800b36c <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800b688:	bf00      	nop
}
 800b68a:	bd80      	pop	{r7, pc}
 800b68c:	58000c00 	.word	0x58000c00

0800b690 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800b690:	b580      	push	{r7, lr}
 800b692:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800b694:	f7fe ffb6 	bl	800a604 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800b698:	2108      	movs	r1, #8
 800b69a:	4802      	ldr	r0, [pc, #8]	; (800b6a4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800b69c:	f7ff fe78 	bl	800b390 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800b6a0:	bf00      	nop
}
 800b6a2:	bd80      	pop	{r7, pc}
 800b6a4:	58000c00 	.word	0x58000c00

0800b6a8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800b6ac:	4b05      	ldr	r3, [pc, #20]	; (800b6c4 <UTIL_LPM_Init+0x1c>)
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800b6b2:	4b05      	ldr	r3, [pc, #20]	; (800b6c8 <UTIL_LPM_Init+0x20>)
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800b6b8:	bf00      	nop
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c0:	4770      	bx	lr
 800b6c2:	bf00      	nop
 800b6c4:	20000b64 	.word	0x20000b64
 800b6c8:	20000b68 	.word	0x20000b68

0800b6cc <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800b6cc:	b480      	push	{r7}
 800b6ce:	b087      	sub	sp, #28
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6d8:	f3ef 8310 	mrs	r3, PRIMASK
 800b6dc:	613b      	str	r3, [r7, #16]
  return(result);
 800b6de:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800b6e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b6e2:	b672      	cpsid	i
}
 800b6e4:	bf00      	nop
  
  switch(state)
 800b6e6:	78fb      	ldrb	r3, [r7, #3]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d008      	beq.n	800b6fe <UTIL_LPM_SetOffMode+0x32>
 800b6ec:	2b01      	cmp	r3, #1
 800b6ee:	d10e      	bne.n	800b70e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800b6f0:	4b0d      	ldr	r3, [pc, #52]	; (800b728 <UTIL_LPM_SetOffMode+0x5c>)
 800b6f2:	681a      	ldr	r2, [r3, #0]
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	4313      	orrs	r3, r2
 800b6f8:	4a0b      	ldr	r2, [pc, #44]	; (800b728 <UTIL_LPM_SetOffMode+0x5c>)
 800b6fa:	6013      	str	r3, [r2, #0]
      break;
 800b6fc:	e008      	b.n	800b710 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	43da      	mvns	r2, r3
 800b702:	4b09      	ldr	r3, [pc, #36]	; (800b728 <UTIL_LPM_SetOffMode+0x5c>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4013      	ands	r3, r2
 800b708:	4a07      	ldr	r2, [pc, #28]	; (800b728 <UTIL_LPM_SetOffMode+0x5c>)
 800b70a:	6013      	str	r3, [r2, #0]
      break;
 800b70c:	e000      	b.n	800b710 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800b70e:	bf00      	nop
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f383 8810 	msr	PRIMASK, r3
}
 800b71a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800b71c:	bf00      	nop
 800b71e:	371c      	adds	r7, #28
 800b720:	46bd      	mov	sp, r7
 800b722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b726:	4770      	bx	lr
 800b728:	20000b68 	.word	0x20000b68

0800b72c <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b08c      	sub	sp, #48	; 0x30
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800b734:	4b6a      	ldr	r3, [pc, #424]	; (800b8e0 <UTIL_SEQ_Run+0x1b4>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	627b      	str	r3, [r7, #36]	; 0x24
  SuperMask &= Mask_bm;
 800b73a:	4b69      	ldr	r3, [pc, #420]	; (800b8e0 <UTIL_SEQ_Run+0x1b4>)
 800b73c:	681a      	ldr	r2, [r3, #0]
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	4013      	ands	r3, r2
 800b742:	4a67      	ldr	r2, [pc, #412]	; (800b8e0 <UTIL_SEQ_Run+0x1b4>)
 800b744:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800b746:	4b67      	ldr	r3, [pc, #412]	; (800b8e4 <UTIL_SEQ_Run+0x1b8>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	62bb      	str	r3, [r7, #40]	; 0x28
  while(((local_taskset & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 800b74c:	e086      	b.n	800b85c <UTIL_SEQ_Run+0x130>
  {
    counter = 0U;
 800b74e:	2300      	movs	r3, #0
 800b750:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 800b752:	e002      	b.n	800b75a <UTIL_SEQ_Run+0x2e>
    {
      counter++;
 800b754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b756:	3301      	adds	r3, #1
 800b758:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 800b75a:	4a63      	ldr	r2, [pc, #396]	; (800b8e8 <UTIL_SEQ_Run+0x1bc>)
 800b75c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b75e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b762:	4b62      	ldr	r3, [pc, #392]	; (800b8ec <UTIL_SEQ_Run+0x1c0>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	401a      	ands	r2, r3
 800b768:	4b5d      	ldr	r3, [pc, #372]	; (800b8e0 <UTIL_SEQ_Run+0x1b4>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	4013      	ands	r3, r2
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d0f0      	beq.n	800b754 <UTIL_SEQ_Run+0x28>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 800b772:	4a5d      	ldr	r2, [pc, #372]	; (800b8e8 <UTIL_SEQ_Run+0x1bc>)
 800b774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b776:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b77a:	4b5c      	ldr	r3, [pc, #368]	; (800b8ec <UTIL_SEQ_Run+0x1c0>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	401a      	ands	r2, r3
 800b780:	4b57      	ldr	r3, [pc, #348]	; (800b8e0 <UTIL_SEQ_Run+0x1b4>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	4013      	ands	r3, r2
 800b786:	623b      	str	r3, [r7, #32]
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800b788:	4a57      	ldr	r2, [pc, #348]	; (800b8e8 <UTIL_SEQ_Run+0x1bc>)
 800b78a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b78c:	00db      	lsls	r3, r3, #3
 800b78e:	4413      	add	r3, r2
 800b790:	685a      	ldr	r2, [r3, #4]
 800b792:	6a3b      	ldr	r3, [r7, #32]
 800b794:	4013      	ands	r3, r2
 800b796:	2b00      	cmp	r3, #0
 800b798:	d106      	bne.n	800b7a8 <UTIL_SEQ_Run+0x7c>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800b79a:	4a53      	ldr	r2, [pc, #332]	; (800b8e8 <UTIL_SEQ_Run+0x1bc>)
 800b79c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b79e:	00db      	lsls	r3, r3, #3
 800b7a0:	4413      	add	r3, r2
 800b7a2:	f04f 32ff 	mov.w	r2, #4294967295
 800b7a6:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800b7a8:	4a4f      	ldr	r2, [pc, #316]	; (800b8e8 <UTIL_SEQ_Run+0x1bc>)
 800b7aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7ac:	00db      	lsls	r3, r3, #3
 800b7ae:	4413      	add	r3, r2
 800b7b0:	685a      	ldr	r2, [r3, #4]
 800b7b2:	6a3b      	ldr	r3, [r7, #32]
 800b7b4:	4013      	ands	r3, r2
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	f000 f9ac 	bl	800bb14 <SEQ_BitPosition>
 800b7bc:	4603      	mov	r3, r0
 800b7be:	461a      	mov	r2, r3
 800b7c0:	4b4b      	ldr	r3, [pc, #300]	; (800b8f0 <UTIL_SEQ_Run+0x1c4>)
 800b7c2:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800b7c4:	4a48      	ldr	r2, [pc, #288]	; (800b8e8 <UTIL_SEQ_Run+0x1bc>)
 800b7c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7c8:	00db      	lsls	r3, r3, #3
 800b7ca:	4413      	add	r3, r2
 800b7cc:	685a      	ldr	r2, [r3, #4]
 800b7ce:	4b48      	ldr	r3, [pc, #288]	; (800b8f0 <UTIL_SEQ_Run+0x1c4>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	2101      	movs	r1, #1
 800b7d4:	fa01 f303 	lsl.w	r3, r1, r3
 800b7d8:	43db      	mvns	r3, r3
 800b7da:	401a      	ands	r2, r3
 800b7dc:	4942      	ldr	r1, [pc, #264]	; (800b8e8 <UTIL_SEQ_Run+0x1bc>)
 800b7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e0:	00db      	lsls	r3, r3, #3
 800b7e2:	440b      	add	r3, r1
 800b7e4:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b7e6:	f3ef 8310 	mrs	r3, PRIMASK
 800b7ea:	617b      	str	r3, [r7, #20]
  return(result);
 800b7ec:	697b      	ldr	r3, [r7, #20]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b7ee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800b7f0:	b672      	cpsid	i
}
 800b7f2:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800b7f4:	4b3e      	ldr	r3, [pc, #248]	; (800b8f0 <UTIL_SEQ_Run+0x1c4>)
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b7fe:	43da      	mvns	r2, r3
 800b800:	4b38      	ldr	r3, [pc, #224]	; (800b8e4 <UTIL_SEQ_Run+0x1b8>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	4013      	ands	r3, r2
 800b806:	4a37      	ldr	r2, [pc, #220]	; (800b8e4 <UTIL_SEQ_Run+0x1b8>)
 800b808:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800b80a:	2302      	movs	r3, #2
 800b80c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b80e:	e013      	b.n	800b838 <UTIL_SEQ_Run+0x10c>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800b810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b812:	3b01      	subs	r3, #1
 800b814:	4a34      	ldr	r2, [pc, #208]	; (800b8e8 <UTIL_SEQ_Run+0x1bc>)
 800b816:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800b81a:	4b35      	ldr	r3, [pc, #212]	; (800b8f0 <UTIL_SEQ_Run+0x1c4>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	2201      	movs	r2, #1
 800b820:	fa02 f303 	lsl.w	r3, r2, r3
 800b824:	43da      	mvns	r2, r3
 800b826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b828:	3b01      	subs	r3, #1
 800b82a:	400a      	ands	r2, r1
 800b82c:	492e      	ldr	r1, [pc, #184]	; (800b8e8 <UTIL_SEQ_Run+0x1bc>)
 800b82e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800b832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b834:	3b01      	subs	r3, #1
 800b836:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d1e8      	bne.n	800b810 <UTIL_SEQ_Run+0xe4>
 800b83e:	69fb      	ldr	r3, [r7, #28]
 800b840:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	f383 8810 	msr	PRIMASK, r3
}
 800b848:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800b84a:	4b29      	ldr	r3, [pc, #164]	; (800b8f0 <UTIL_SEQ_Run+0x1c4>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4a29      	ldr	r2, [pc, #164]	; (800b8f4 <UTIL_SEQ_Run+0x1c8>)
 800b850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b854:	4798      	blx	r3
    
    local_taskset = TaskSet;
 800b856:	4b23      	ldr	r3, [pc, #140]	; (800b8e4 <UTIL_SEQ_Run+0x1b8>)
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	62bb      	str	r3, [r7, #40]	; 0x28
  while(((local_taskset & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 800b85c:	4b23      	ldr	r3, [pc, #140]	; (800b8ec <UTIL_SEQ_Run+0x1c0>)
 800b85e:	681a      	ldr	r2, [r3, #0]
 800b860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b862:	401a      	ands	r2, r3
 800b864:	4b1e      	ldr	r3, [pc, #120]	; (800b8e0 <UTIL_SEQ_Run+0x1b4>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4013      	ands	r3, r2
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d007      	beq.n	800b87e <UTIL_SEQ_Run+0x152>
 800b86e:	4b22      	ldr	r3, [pc, #136]	; (800b8f8 <UTIL_SEQ_Run+0x1cc>)
 800b870:	681a      	ldr	r2, [r3, #0]
 800b872:	4b22      	ldr	r3, [pc, #136]	; (800b8fc <UTIL_SEQ_Run+0x1d0>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4013      	ands	r3, r2
 800b878:	2b00      	cmp	r3, #0
 800b87a:	f43f af68 	beq.w	800b74e <UTIL_SEQ_Run+0x22>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800b87e:	4b1c      	ldr	r3, [pc, #112]	; (800b8f0 <UTIL_SEQ_Run+0x1c4>)
 800b880:	f04f 32ff 	mov.w	r2, #4294967295
 800b884:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800b886:	f000 f937 	bl	800baf8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b88a:	f3ef 8310 	mrs	r3, PRIMASK
 800b88e:	60fb      	str	r3, [r7, #12]
  return(result);
 800b890:	68fb      	ldr	r3, [r7, #12]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800b892:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800b894:	b672      	cpsid	i
}
 800b896:	bf00      	nop
  local_taskset = TaskSet;
 800b898:	4b12      	ldr	r3, [pc, #72]	; (800b8e4 <UTIL_SEQ_Run+0x1b8>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (!(((local_taskset & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 800b89e:	4b13      	ldr	r3, [pc, #76]	; (800b8ec <UTIL_SEQ_Run+0x1c0>)
 800b8a0:	681a      	ldr	r2, [r3, #0]
 800b8a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a4:	401a      	ands	r2, r3
 800b8a6:	4b0e      	ldr	r3, [pc, #56]	; (800b8e0 <UTIL_SEQ_Run+0x1b4>)
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	4013      	ands	r3, r2
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d108      	bne.n	800b8c2 <UTIL_SEQ_Run+0x196>
 800b8b0:	4b11      	ldr	r3, [pc, #68]	; (800b8f8 <UTIL_SEQ_Run+0x1cc>)
 800b8b2:	681a      	ldr	r2, [r3, #0]
 800b8b4:	4b11      	ldr	r3, [pc, #68]	; (800b8fc <UTIL_SEQ_Run+0x1d0>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	4013      	ands	r3, r2
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d101      	bne.n	800b8c2 <UTIL_SEQ_Run+0x196>
  {
	UTIL_SEQ_Idle( );
 800b8be:	f7f5 ffaf 	bl	8001820 <UTIL_SEQ_Idle>
 800b8c2:	69bb      	ldr	r3, [r7, #24]
 800b8c4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	f383 8810 	msr	PRIMASK, r3
}
 800b8cc:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 800b8ce:	f000 f91a 	bl	800bb06 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800b8d2:	4a03      	ldr	r2, [pc, #12]	; (800b8e0 <UTIL_SEQ_Run+0x1b4>)
 800b8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8d6:	6013      	str	r3, [r2, #0]

  return;
 800b8d8:	bf00      	nop
}
 800b8da:	3730      	adds	r7, #48	; 0x30
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bd80      	pop	{r7, pc}
 800b8e0:	20000024 	.word	0x20000024
 800b8e4:	20000b6c 	.word	0x20000b6c
 800b8e8:	20000bfc 	.word	0x20000bfc
 800b8ec:	20000020 	.word	0x20000020
 800b8f0:	20000b78 	.word	0x20000b78
 800b8f4:	20000b7c 	.word	0x20000b7c
 800b8f8:	20000b70 	.word	0x20000b70
 800b8fc:	20000b74 	.word	0x20000b74

0800b900 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b088      	sub	sp, #32
 800b904:	af00      	add	r7, sp, #0
 800b906:	60f8      	str	r0, [r7, #12]
 800b908:	60b9      	str	r1, [r7, #8]
 800b90a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b90c:	f3ef 8310 	mrs	r3, PRIMASK
 800b910:	617b      	str	r3, [r7, #20]
  return(result);
 800b912:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800b914:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800b916:	b672      	cpsid	i
}
 800b918:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800b91a:	68f8      	ldr	r0, [r7, #12]
 800b91c:	f000 f8fa 	bl	800bb14 <SEQ_BitPosition>
 800b920:	4603      	mov	r3, r0
 800b922:	4619      	mov	r1, r3
 800b924:	4a06      	ldr	r2, [pc, #24]	; (800b940 <UTIL_SEQ_RegTask+0x40>)
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b930:	69bb      	ldr	r3, [r7, #24]
 800b932:	f383 8810 	msr	PRIMASK, r3
}
 800b936:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800b938:	bf00      	nop
}
 800b93a:	3720      	adds	r7, #32
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}
 800b940:	20000b7c 	.word	0x20000b7c

0800b944 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800b944:	b480      	push	{r7}
 800b946:	b087      	sub	sp, #28
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
 800b94c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b94e:	f3ef 8310 	mrs	r3, PRIMASK
 800b952:	60fb      	str	r3, [r7, #12]
  return(result);
 800b954:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b956:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b958:	b672      	cpsid	i
}
 800b95a:	bf00      	nop

  TaskSet |= TaskId_bm;
 800b95c:	4b0d      	ldr	r3, [pc, #52]	; (800b994 <UTIL_SEQ_SetTask+0x50>)
 800b95e:	681a      	ldr	r2, [r3, #0]
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	4313      	orrs	r3, r2
 800b964:	4a0b      	ldr	r2, [pc, #44]	; (800b994 <UTIL_SEQ_SetTask+0x50>)
 800b966:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800b968:	4a0b      	ldr	r2, [pc, #44]	; (800b998 <UTIL_SEQ_SetTask+0x54>)
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	431a      	orrs	r2, r3
 800b974:	4908      	ldr	r1, [pc, #32]	; (800b998 <UTIL_SEQ_SetTask+0x54>)
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800b97c:	697b      	ldr	r3, [r7, #20]
 800b97e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b980:	693b      	ldr	r3, [r7, #16]
 800b982:	f383 8810 	msr	PRIMASK, r3
}
 800b986:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800b988:	bf00      	nop
}
 800b98a:	371c      	adds	r7, #28
 800b98c:	46bd      	mov	sp, r7
 800b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b992:	4770      	bx	lr
 800b994:	20000b6c 	.word	0x20000b6c
 800b998:	20000bfc 	.word	0x20000bfc

0800b99c <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800b99c:	b480      	push	{r7}
 800b99e:	b087      	sub	sp, #28
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9a4:	f3ef 8310 	mrs	r3, PRIMASK
 800b9a8:	60fb      	str	r3, [r7, #12]
  return(result);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b9ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b9ae:	b672      	cpsid	i
}
 800b9b0:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	43da      	mvns	r2, r3
 800b9b6:	4b08      	ldr	r3, [pc, #32]	; (800b9d8 <UTIL_SEQ_PauseTask+0x3c>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	4013      	ands	r3, r2
 800b9bc:	4a06      	ldr	r2, [pc, #24]	; (800b9d8 <UTIL_SEQ_PauseTask+0x3c>)
 800b9be:	6013      	str	r3, [r2, #0]
 800b9c0:	697b      	ldr	r3, [r7, #20]
 800b9c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	f383 8810 	msr	PRIMASK, r3
}
 800b9ca:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800b9cc:	bf00      	nop
}
 800b9ce:	371c      	adds	r7, #28
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d6:	4770      	bx	lr
 800b9d8:	20000020 	.word	0x20000020

0800b9dc <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b087      	sub	sp, #28
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9e4:	f3ef 8310 	mrs	r3, PRIMASK
 800b9e8:	60fb      	str	r3, [r7, #12]
  return(result);
 800b9ea:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b9ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b9ee:	b672      	cpsid	i
}
 800b9f0:	bf00      	nop

  TaskMask |= TaskId_bm;
 800b9f2:	4b09      	ldr	r3, [pc, #36]	; (800ba18 <UTIL_SEQ_ResumeTask+0x3c>)
 800b9f4:	681a      	ldr	r2, [r3, #0]
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	4313      	orrs	r3, r2
 800b9fa:	4a07      	ldr	r2, [pc, #28]	; (800ba18 <UTIL_SEQ_ResumeTask+0x3c>)
 800b9fc:	6013      	str	r3, [r2, #0]
 800b9fe:	697b      	ldr	r3, [r7, #20]
 800ba00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	f383 8810 	msr	PRIMASK, r3
}
 800ba08:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800ba0a:	bf00      	nop
}
 800ba0c:	371c      	adds	r7, #28
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba14:	4770      	bx	lr
 800ba16:	bf00      	nop
 800ba18:	20000020 	.word	0x20000020

0800ba1c <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800ba1c:	b480      	push	{r7}
 800ba1e:	b087      	sub	sp, #28
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba24:	f3ef 8310 	mrs	r3, PRIMASK
 800ba28:	60fb      	str	r3, [r7, #12]
  return(result);
 800ba2a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ba2c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ba2e:	b672      	cpsid	i
}
 800ba30:	bf00      	nop

  EvtSet |= EvtId_bm;
 800ba32:	4b09      	ldr	r3, [pc, #36]	; (800ba58 <UTIL_SEQ_SetEvt+0x3c>)
 800ba34:	681a      	ldr	r2, [r3, #0]
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	4313      	orrs	r3, r2
 800ba3a:	4a07      	ldr	r2, [pc, #28]	; (800ba58 <UTIL_SEQ_SetEvt+0x3c>)
 800ba3c:	6013      	str	r3, [r2, #0]
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba42:	693b      	ldr	r3, [r7, #16]
 800ba44:	f383 8810 	msr	PRIMASK, r3
}
 800ba48:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800ba4a:	bf00      	nop
}
 800ba4c:	371c      	adds	r7, #28
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba54:	4770      	bx	lr
 800ba56:	bf00      	nop
 800ba58:	20000b70 	.word	0x20000b70

0800ba5c <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b088      	sub	sp, #32
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t current_task_idx;
  UTIL_SEQ_bm_t wait_task_idx;
  /** store in local the current_task_id_bm as the global variable CurrentTaskIdx
   *  may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800ba64:	4b21      	ldr	r3, [pc, #132]	; (800baec <UTIL_SEQ_WaitEvt+0x90>)
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800ba6a:	4b20      	ldr	r3, [pc, #128]	; (800baec <UTIL_SEQ_WaitEvt+0x90>)
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba72:	d102      	bne.n	800ba7a <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0;
 800ba74:	2300      	movs	r3, #0
 800ba76:	61fb      	str	r3, [r7, #28]
 800ba78:	e005      	b.n	800ba86 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = 1 << CurrentTaskIdx;
 800ba7a:	4b1c      	ldr	r3, [pc, #112]	; (800baec <UTIL_SEQ_WaitEvt+0x90>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	2201      	movs	r2, #1
 800ba80:	fa02 f303 	lsl.w	r3, r2, r3
 800ba84:	61fb      	str	r3, [r7, #28]
  }

  /** backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800ba86:	4b1a      	ldr	r3, [pc, #104]	; (800baf0 <UTIL_SEQ_WaitEvt+0x94>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800ba8c:	4a18      	ldr	r2, [pc, #96]	; (800baf0 <UTIL_SEQ_WaitEvt+0x94>)
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6013      	str	r3, [r2, #0]
   *  the while loop below.
   *  The system is waiting only for the last waited event.
   *  When it will go out, it will wait again from the previous one.
   *  It case it occurs while waiting for the second one, the while loop will exit immediately
   */
  while ((EvtSet & EvtWaited) == 0U)
 800ba92:	e005      	b.n	800baa0 <UTIL_SEQ_WaitEvt+0x44>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtWaited);
 800ba94:	4b16      	ldr	r3, [pc, #88]	; (800baf0 <UTIL_SEQ_WaitEvt+0x94>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	4619      	mov	r1, r3
 800ba9a:	69f8      	ldr	r0, [r7, #28]
 800ba9c:	f7f5 fec7 	bl	800182e <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtWaited) == 0U)
 800baa0:	4b14      	ldr	r3, [pc, #80]	; (800baf4 <UTIL_SEQ_WaitEvt+0x98>)
 800baa2:	681a      	ldr	r2, [r3, #0]
 800baa4:	4b12      	ldr	r3, [pc, #72]	; (800baf0 <UTIL_SEQ_WaitEvt+0x94>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4013      	ands	r3, r2
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d0f2      	beq.n	800ba94 <UTIL_SEQ_WaitEvt+0x38>
  /**
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800baae:	4a0f      	ldr	r2, [pc, #60]	; (800baec <UTIL_SEQ_WaitEvt+0x90>)
 800bab0:	69bb      	ldr	r3, [r7, #24]
 800bab2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bab4:	f3ef 8310 	mrs	r3, PRIMASK
 800bab8:	60bb      	str	r3, [r7, #8]
  return(result);
 800baba:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800babc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800babe:	b672      	cpsid	i
}
 800bac0:	bf00      	nop

  EvtSet &= (~EvtWaited);
 800bac2:	4b0b      	ldr	r3, [pc, #44]	; (800baf0 <UTIL_SEQ_WaitEvt+0x94>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	43da      	mvns	r2, r3
 800bac8:	4b0a      	ldr	r3, [pc, #40]	; (800baf4 <UTIL_SEQ_WaitEvt+0x98>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	4013      	ands	r3, r2
 800bace:	4a09      	ldr	r2, [pc, #36]	; (800baf4 <UTIL_SEQ_WaitEvt+0x98>)
 800bad0:	6013      	str	r3, [r2, #0]
 800bad2:	693b      	ldr	r3, [r7, #16]
 800bad4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	f383 8810 	msr	PRIMASK, r3
}
 800badc:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800bade:	4a04      	ldr	r2, [pc, #16]	; (800baf0 <UTIL_SEQ_WaitEvt+0x94>)
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	6013      	str	r3, [r2, #0]

  return;
 800bae4:	bf00      	nop
}
 800bae6:	3720      	adds	r7, #32
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}
 800baec:	20000b78 	.word	0x20000b78
 800baf0:	20000b74 	.word	0x20000b74
 800baf4:	20000b70 	.word	0x20000b70

0800baf8 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800baf8:	b480      	push	{r7}
 800bafa:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800bafc:	bf00      	nop
}
 800bafe:	46bd      	mov	sp, r7
 800bb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb04:	4770      	bx	lr

0800bb06 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800bb06:	b480      	push	{r7}
 800bb08:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800bb0a:	bf00      	nop
}
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb12:	4770      	bx	lr

0800bb14 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800bb14:	b480      	push	{r7}
 800bb16:	b085      	sub	sp, #20
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	0c1b      	lsrs	r3, r3, #16
 800bb24:	041b      	lsls	r3, r3, #16
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d104      	bne.n	800bb34 <SEQ_BitPosition+0x20>
 800bb2a:	2310      	movs	r3, #16
 800bb2c:	73fb      	strb	r3, [r7, #15]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	041b      	lsls	r3, r3, #16
 800bb32:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d105      	bne.n	800bb4a <SEQ_BitPosition+0x36>
 800bb3e:	7bfb      	ldrb	r3, [r7, #15]
 800bb40:	3308      	adds	r3, #8
 800bb42:	73fb      	strb	r3, [r7, #15]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	021b      	lsls	r3, r3, #8
 800bb48:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d105      	bne.n	800bb60 <SEQ_BitPosition+0x4c>
 800bb54:	7bfb      	ldrb	r3, [r7, #15]
 800bb56:	3304      	adds	r3, #4
 800bb58:	73fb      	strb	r3, [r7, #15]
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	011b      	lsls	r3, r3, #4
 800bb5e:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	0f1b      	lsrs	r3, r3, #28
 800bb64:	4a07      	ldr	r2, [pc, #28]	; (800bb84 <SEQ_BitPosition+0x70>)
 800bb66:	5cd2      	ldrb	r2, [r2, r3]
 800bb68:	7bfb      	ldrb	r3, [r7, #15]
 800bb6a:	4413      	add	r3, r2
 800bb6c:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800bb6e:	7bfb      	ldrb	r3, [r7, #15]
 800bb70:	f1c3 031f 	rsb	r3, r3, #31
 800bb74:	b2db      	uxtb	r3, r3
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3714      	adds	r7, #20
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb80:	4770      	bx	lr
 800bb82:	bf00      	nop
 800bb84:	0800f570 	.word	0x0800f570

0800bb88 <__errno>:
 800bb88:	4b01      	ldr	r3, [pc, #4]	; (800bb90 <__errno+0x8>)
 800bb8a:	6818      	ldr	r0, [r3, #0]
 800bb8c:	4770      	bx	lr
 800bb8e:	bf00      	nop
 800bb90:	20000028 	.word	0x20000028

0800bb94 <__libc_init_array>:
 800bb94:	b570      	push	{r4, r5, r6, lr}
 800bb96:	4d0d      	ldr	r5, [pc, #52]	; (800bbcc <__libc_init_array+0x38>)
 800bb98:	4c0d      	ldr	r4, [pc, #52]	; (800bbd0 <__libc_init_array+0x3c>)
 800bb9a:	1b64      	subs	r4, r4, r5
 800bb9c:	10a4      	asrs	r4, r4, #2
 800bb9e:	2600      	movs	r6, #0
 800bba0:	42a6      	cmp	r6, r4
 800bba2:	d109      	bne.n	800bbb8 <__libc_init_array+0x24>
 800bba4:	4d0b      	ldr	r5, [pc, #44]	; (800bbd4 <__libc_init_array+0x40>)
 800bba6:	4c0c      	ldr	r4, [pc, #48]	; (800bbd8 <__libc_init_array+0x44>)
 800bba8:	f002 ff04 	bl	800e9b4 <_init>
 800bbac:	1b64      	subs	r4, r4, r5
 800bbae:	10a4      	asrs	r4, r4, #2
 800bbb0:	2600      	movs	r6, #0
 800bbb2:	42a6      	cmp	r6, r4
 800bbb4:	d105      	bne.n	800bbc2 <__libc_init_array+0x2e>
 800bbb6:	bd70      	pop	{r4, r5, r6, pc}
 800bbb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbbc:	4798      	blx	r3
 800bbbe:	3601      	adds	r6, #1
 800bbc0:	e7ee      	b.n	800bba0 <__libc_init_array+0xc>
 800bbc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbc6:	4798      	blx	r3
 800bbc8:	3601      	adds	r6, #1
 800bbca:	e7f2      	b.n	800bbb2 <__libc_init_array+0x1e>
 800bbcc:	0800f964 	.word	0x0800f964
 800bbd0:	0800f964 	.word	0x0800f964
 800bbd4:	0800f964 	.word	0x0800f964
 800bbd8:	0800f968 	.word	0x0800f968

0800bbdc <memcpy>:
 800bbdc:	440a      	add	r2, r1
 800bbde:	4291      	cmp	r1, r2
 800bbe0:	f100 33ff 	add.w	r3, r0, #4294967295
 800bbe4:	d100      	bne.n	800bbe8 <memcpy+0xc>
 800bbe6:	4770      	bx	lr
 800bbe8:	b510      	push	{r4, lr}
 800bbea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bbee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bbf2:	4291      	cmp	r1, r2
 800bbf4:	d1f9      	bne.n	800bbea <memcpy+0xe>
 800bbf6:	bd10      	pop	{r4, pc}

0800bbf8 <memmove>:
 800bbf8:	4288      	cmp	r0, r1
 800bbfa:	b510      	push	{r4, lr}
 800bbfc:	eb01 0402 	add.w	r4, r1, r2
 800bc00:	d902      	bls.n	800bc08 <memmove+0x10>
 800bc02:	4284      	cmp	r4, r0
 800bc04:	4623      	mov	r3, r4
 800bc06:	d807      	bhi.n	800bc18 <memmove+0x20>
 800bc08:	1e43      	subs	r3, r0, #1
 800bc0a:	42a1      	cmp	r1, r4
 800bc0c:	d008      	beq.n	800bc20 <memmove+0x28>
 800bc0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc12:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc16:	e7f8      	b.n	800bc0a <memmove+0x12>
 800bc18:	4402      	add	r2, r0
 800bc1a:	4601      	mov	r1, r0
 800bc1c:	428a      	cmp	r2, r1
 800bc1e:	d100      	bne.n	800bc22 <memmove+0x2a>
 800bc20:	bd10      	pop	{r4, pc}
 800bc22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc2a:	e7f7      	b.n	800bc1c <memmove+0x24>

0800bc2c <memset>:
 800bc2c:	4402      	add	r2, r0
 800bc2e:	4603      	mov	r3, r0
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d100      	bne.n	800bc36 <memset+0xa>
 800bc34:	4770      	bx	lr
 800bc36:	f803 1b01 	strb.w	r1, [r3], #1
 800bc3a:	e7f9      	b.n	800bc30 <memset+0x4>

0800bc3c <__cvt>:
 800bc3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc40:	ec55 4b10 	vmov	r4, r5, d0
 800bc44:	2d00      	cmp	r5, #0
 800bc46:	460e      	mov	r6, r1
 800bc48:	4619      	mov	r1, r3
 800bc4a:	462b      	mov	r3, r5
 800bc4c:	bfbb      	ittet	lt
 800bc4e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bc52:	461d      	movlt	r5, r3
 800bc54:	2300      	movge	r3, #0
 800bc56:	232d      	movlt	r3, #45	; 0x2d
 800bc58:	700b      	strb	r3, [r1, #0]
 800bc5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc5c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bc60:	4691      	mov	r9, r2
 800bc62:	f023 0820 	bic.w	r8, r3, #32
 800bc66:	bfbc      	itt	lt
 800bc68:	4622      	movlt	r2, r4
 800bc6a:	4614      	movlt	r4, r2
 800bc6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bc70:	d005      	beq.n	800bc7e <__cvt+0x42>
 800bc72:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bc76:	d100      	bne.n	800bc7a <__cvt+0x3e>
 800bc78:	3601      	adds	r6, #1
 800bc7a:	2102      	movs	r1, #2
 800bc7c:	e000      	b.n	800bc80 <__cvt+0x44>
 800bc7e:	2103      	movs	r1, #3
 800bc80:	ab03      	add	r3, sp, #12
 800bc82:	9301      	str	r3, [sp, #4]
 800bc84:	ab02      	add	r3, sp, #8
 800bc86:	9300      	str	r3, [sp, #0]
 800bc88:	ec45 4b10 	vmov	d0, r4, r5
 800bc8c:	4653      	mov	r3, sl
 800bc8e:	4632      	mov	r2, r6
 800bc90:	f000 fcea 	bl	800c668 <_dtoa_r>
 800bc94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bc98:	4607      	mov	r7, r0
 800bc9a:	d102      	bne.n	800bca2 <__cvt+0x66>
 800bc9c:	f019 0f01 	tst.w	r9, #1
 800bca0:	d022      	beq.n	800bce8 <__cvt+0xac>
 800bca2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bca6:	eb07 0906 	add.w	r9, r7, r6
 800bcaa:	d110      	bne.n	800bcce <__cvt+0x92>
 800bcac:	783b      	ldrb	r3, [r7, #0]
 800bcae:	2b30      	cmp	r3, #48	; 0x30
 800bcb0:	d10a      	bne.n	800bcc8 <__cvt+0x8c>
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	4629      	mov	r1, r5
 800bcba:	f7f4 fedd 	bl	8000a78 <__aeabi_dcmpeq>
 800bcbe:	b918      	cbnz	r0, 800bcc8 <__cvt+0x8c>
 800bcc0:	f1c6 0601 	rsb	r6, r6, #1
 800bcc4:	f8ca 6000 	str.w	r6, [sl]
 800bcc8:	f8da 3000 	ldr.w	r3, [sl]
 800bccc:	4499      	add	r9, r3
 800bcce:	2200      	movs	r2, #0
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	4629      	mov	r1, r5
 800bcd6:	f7f4 fecf 	bl	8000a78 <__aeabi_dcmpeq>
 800bcda:	b108      	cbz	r0, 800bce0 <__cvt+0xa4>
 800bcdc:	f8cd 900c 	str.w	r9, [sp, #12]
 800bce0:	2230      	movs	r2, #48	; 0x30
 800bce2:	9b03      	ldr	r3, [sp, #12]
 800bce4:	454b      	cmp	r3, r9
 800bce6:	d307      	bcc.n	800bcf8 <__cvt+0xbc>
 800bce8:	9b03      	ldr	r3, [sp, #12]
 800bcea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bcec:	1bdb      	subs	r3, r3, r7
 800bcee:	4638      	mov	r0, r7
 800bcf0:	6013      	str	r3, [r2, #0]
 800bcf2:	b004      	add	sp, #16
 800bcf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcf8:	1c59      	adds	r1, r3, #1
 800bcfa:	9103      	str	r1, [sp, #12]
 800bcfc:	701a      	strb	r2, [r3, #0]
 800bcfe:	e7f0      	b.n	800bce2 <__cvt+0xa6>

0800bd00 <__exponent>:
 800bd00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd02:	4603      	mov	r3, r0
 800bd04:	2900      	cmp	r1, #0
 800bd06:	bfb8      	it	lt
 800bd08:	4249      	neglt	r1, r1
 800bd0a:	f803 2b02 	strb.w	r2, [r3], #2
 800bd0e:	bfb4      	ite	lt
 800bd10:	222d      	movlt	r2, #45	; 0x2d
 800bd12:	222b      	movge	r2, #43	; 0x2b
 800bd14:	2909      	cmp	r1, #9
 800bd16:	7042      	strb	r2, [r0, #1]
 800bd18:	dd2a      	ble.n	800bd70 <__exponent+0x70>
 800bd1a:	f10d 0407 	add.w	r4, sp, #7
 800bd1e:	46a4      	mov	ip, r4
 800bd20:	270a      	movs	r7, #10
 800bd22:	46a6      	mov	lr, r4
 800bd24:	460a      	mov	r2, r1
 800bd26:	fb91 f6f7 	sdiv	r6, r1, r7
 800bd2a:	fb07 1516 	mls	r5, r7, r6, r1
 800bd2e:	3530      	adds	r5, #48	; 0x30
 800bd30:	2a63      	cmp	r2, #99	; 0x63
 800bd32:	f104 34ff 	add.w	r4, r4, #4294967295
 800bd36:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800bd3a:	4631      	mov	r1, r6
 800bd3c:	dcf1      	bgt.n	800bd22 <__exponent+0x22>
 800bd3e:	3130      	adds	r1, #48	; 0x30
 800bd40:	f1ae 0502 	sub.w	r5, lr, #2
 800bd44:	f804 1c01 	strb.w	r1, [r4, #-1]
 800bd48:	1c44      	adds	r4, r0, #1
 800bd4a:	4629      	mov	r1, r5
 800bd4c:	4561      	cmp	r1, ip
 800bd4e:	d30a      	bcc.n	800bd66 <__exponent+0x66>
 800bd50:	f10d 0209 	add.w	r2, sp, #9
 800bd54:	eba2 020e 	sub.w	r2, r2, lr
 800bd58:	4565      	cmp	r5, ip
 800bd5a:	bf88      	it	hi
 800bd5c:	2200      	movhi	r2, #0
 800bd5e:	4413      	add	r3, r2
 800bd60:	1a18      	subs	r0, r3, r0
 800bd62:	b003      	add	sp, #12
 800bd64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd6a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800bd6e:	e7ed      	b.n	800bd4c <__exponent+0x4c>
 800bd70:	2330      	movs	r3, #48	; 0x30
 800bd72:	3130      	adds	r1, #48	; 0x30
 800bd74:	7083      	strb	r3, [r0, #2]
 800bd76:	70c1      	strb	r1, [r0, #3]
 800bd78:	1d03      	adds	r3, r0, #4
 800bd7a:	e7f1      	b.n	800bd60 <__exponent+0x60>

0800bd7c <_printf_float>:
 800bd7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd80:	ed2d 8b02 	vpush	{d8}
 800bd84:	b08d      	sub	sp, #52	; 0x34
 800bd86:	460c      	mov	r4, r1
 800bd88:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bd8c:	4616      	mov	r6, r2
 800bd8e:	461f      	mov	r7, r3
 800bd90:	4605      	mov	r5, r0
 800bd92:	f001 fb4d 	bl	800d430 <_localeconv_r>
 800bd96:	f8d0 a000 	ldr.w	sl, [r0]
 800bd9a:	4650      	mov	r0, sl
 800bd9c:	f7f4 f9f0 	bl	8000180 <strlen>
 800bda0:	2300      	movs	r3, #0
 800bda2:	930a      	str	r3, [sp, #40]	; 0x28
 800bda4:	6823      	ldr	r3, [r4, #0]
 800bda6:	9305      	str	r3, [sp, #20]
 800bda8:	f8d8 3000 	ldr.w	r3, [r8]
 800bdac:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bdb0:	3307      	adds	r3, #7
 800bdb2:	f023 0307 	bic.w	r3, r3, #7
 800bdb6:	f103 0208 	add.w	r2, r3, #8
 800bdba:	f8c8 2000 	str.w	r2, [r8]
 800bdbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bdc6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bdca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bdce:	9307      	str	r3, [sp, #28]
 800bdd0:	f8cd 8018 	str.w	r8, [sp, #24]
 800bdd4:	ee08 0a10 	vmov	s16, r0
 800bdd8:	4b9f      	ldr	r3, [pc, #636]	; (800c058 <_printf_float+0x2dc>)
 800bdda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdde:	f04f 32ff 	mov.w	r2, #4294967295
 800bde2:	f7f4 fe7b 	bl	8000adc <__aeabi_dcmpun>
 800bde6:	bb88      	cbnz	r0, 800be4c <_printf_float+0xd0>
 800bde8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdec:	4b9a      	ldr	r3, [pc, #616]	; (800c058 <_printf_float+0x2dc>)
 800bdee:	f04f 32ff 	mov.w	r2, #4294967295
 800bdf2:	f7f4 fe55 	bl	8000aa0 <__aeabi_dcmple>
 800bdf6:	bb48      	cbnz	r0, 800be4c <_printf_float+0xd0>
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	4640      	mov	r0, r8
 800bdfe:	4649      	mov	r1, r9
 800be00:	f7f4 fe44 	bl	8000a8c <__aeabi_dcmplt>
 800be04:	b110      	cbz	r0, 800be0c <_printf_float+0x90>
 800be06:	232d      	movs	r3, #45	; 0x2d
 800be08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be0c:	4b93      	ldr	r3, [pc, #588]	; (800c05c <_printf_float+0x2e0>)
 800be0e:	4894      	ldr	r0, [pc, #592]	; (800c060 <_printf_float+0x2e4>)
 800be10:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800be14:	bf94      	ite	ls
 800be16:	4698      	movls	r8, r3
 800be18:	4680      	movhi	r8, r0
 800be1a:	2303      	movs	r3, #3
 800be1c:	6123      	str	r3, [r4, #16]
 800be1e:	9b05      	ldr	r3, [sp, #20]
 800be20:	f023 0204 	bic.w	r2, r3, #4
 800be24:	6022      	str	r2, [r4, #0]
 800be26:	f04f 0900 	mov.w	r9, #0
 800be2a:	9700      	str	r7, [sp, #0]
 800be2c:	4633      	mov	r3, r6
 800be2e:	aa0b      	add	r2, sp, #44	; 0x2c
 800be30:	4621      	mov	r1, r4
 800be32:	4628      	mov	r0, r5
 800be34:	f000 f9d8 	bl	800c1e8 <_printf_common>
 800be38:	3001      	adds	r0, #1
 800be3a:	f040 8090 	bne.w	800bf5e <_printf_float+0x1e2>
 800be3e:	f04f 30ff 	mov.w	r0, #4294967295
 800be42:	b00d      	add	sp, #52	; 0x34
 800be44:	ecbd 8b02 	vpop	{d8}
 800be48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be4c:	4642      	mov	r2, r8
 800be4e:	464b      	mov	r3, r9
 800be50:	4640      	mov	r0, r8
 800be52:	4649      	mov	r1, r9
 800be54:	f7f4 fe42 	bl	8000adc <__aeabi_dcmpun>
 800be58:	b140      	cbz	r0, 800be6c <_printf_float+0xf0>
 800be5a:	464b      	mov	r3, r9
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	bfbc      	itt	lt
 800be60:	232d      	movlt	r3, #45	; 0x2d
 800be62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800be66:	487f      	ldr	r0, [pc, #508]	; (800c064 <_printf_float+0x2e8>)
 800be68:	4b7f      	ldr	r3, [pc, #508]	; (800c068 <_printf_float+0x2ec>)
 800be6a:	e7d1      	b.n	800be10 <_printf_float+0x94>
 800be6c:	6863      	ldr	r3, [r4, #4]
 800be6e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800be72:	9206      	str	r2, [sp, #24]
 800be74:	1c5a      	adds	r2, r3, #1
 800be76:	d13f      	bne.n	800bef8 <_printf_float+0x17c>
 800be78:	2306      	movs	r3, #6
 800be7a:	6063      	str	r3, [r4, #4]
 800be7c:	9b05      	ldr	r3, [sp, #20]
 800be7e:	6861      	ldr	r1, [r4, #4]
 800be80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800be84:	2300      	movs	r3, #0
 800be86:	9303      	str	r3, [sp, #12]
 800be88:	ab0a      	add	r3, sp, #40	; 0x28
 800be8a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800be8e:	ab09      	add	r3, sp, #36	; 0x24
 800be90:	ec49 8b10 	vmov	d0, r8, r9
 800be94:	9300      	str	r3, [sp, #0]
 800be96:	6022      	str	r2, [r4, #0]
 800be98:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800be9c:	4628      	mov	r0, r5
 800be9e:	f7ff fecd 	bl	800bc3c <__cvt>
 800bea2:	9b06      	ldr	r3, [sp, #24]
 800bea4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bea6:	2b47      	cmp	r3, #71	; 0x47
 800bea8:	4680      	mov	r8, r0
 800beaa:	d108      	bne.n	800bebe <_printf_float+0x142>
 800beac:	1cc8      	adds	r0, r1, #3
 800beae:	db02      	blt.n	800beb6 <_printf_float+0x13a>
 800beb0:	6863      	ldr	r3, [r4, #4]
 800beb2:	4299      	cmp	r1, r3
 800beb4:	dd41      	ble.n	800bf3a <_printf_float+0x1be>
 800beb6:	f1ab 0b02 	sub.w	fp, fp, #2
 800beba:	fa5f fb8b 	uxtb.w	fp, fp
 800bebe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bec2:	d820      	bhi.n	800bf06 <_printf_float+0x18a>
 800bec4:	3901      	subs	r1, #1
 800bec6:	465a      	mov	r2, fp
 800bec8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800becc:	9109      	str	r1, [sp, #36]	; 0x24
 800bece:	f7ff ff17 	bl	800bd00 <__exponent>
 800bed2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bed4:	1813      	adds	r3, r2, r0
 800bed6:	2a01      	cmp	r2, #1
 800bed8:	4681      	mov	r9, r0
 800beda:	6123      	str	r3, [r4, #16]
 800bedc:	dc02      	bgt.n	800bee4 <_printf_float+0x168>
 800bede:	6822      	ldr	r2, [r4, #0]
 800bee0:	07d2      	lsls	r2, r2, #31
 800bee2:	d501      	bpl.n	800bee8 <_printf_float+0x16c>
 800bee4:	3301      	adds	r3, #1
 800bee6:	6123      	str	r3, [r4, #16]
 800bee8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800beec:	2b00      	cmp	r3, #0
 800beee:	d09c      	beq.n	800be2a <_printf_float+0xae>
 800bef0:	232d      	movs	r3, #45	; 0x2d
 800bef2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bef6:	e798      	b.n	800be2a <_printf_float+0xae>
 800bef8:	9a06      	ldr	r2, [sp, #24]
 800befa:	2a47      	cmp	r2, #71	; 0x47
 800befc:	d1be      	bne.n	800be7c <_printf_float+0x100>
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d1bc      	bne.n	800be7c <_printf_float+0x100>
 800bf02:	2301      	movs	r3, #1
 800bf04:	e7b9      	b.n	800be7a <_printf_float+0xfe>
 800bf06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bf0a:	d118      	bne.n	800bf3e <_printf_float+0x1c2>
 800bf0c:	2900      	cmp	r1, #0
 800bf0e:	6863      	ldr	r3, [r4, #4]
 800bf10:	dd0b      	ble.n	800bf2a <_printf_float+0x1ae>
 800bf12:	6121      	str	r1, [r4, #16]
 800bf14:	b913      	cbnz	r3, 800bf1c <_printf_float+0x1a0>
 800bf16:	6822      	ldr	r2, [r4, #0]
 800bf18:	07d0      	lsls	r0, r2, #31
 800bf1a:	d502      	bpl.n	800bf22 <_printf_float+0x1a6>
 800bf1c:	3301      	adds	r3, #1
 800bf1e:	440b      	add	r3, r1
 800bf20:	6123      	str	r3, [r4, #16]
 800bf22:	65a1      	str	r1, [r4, #88]	; 0x58
 800bf24:	f04f 0900 	mov.w	r9, #0
 800bf28:	e7de      	b.n	800bee8 <_printf_float+0x16c>
 800bf2a:	b913      	cbnz	r3, 800bf32 <_printf_float+0x1b6>
 800bf2c:	6822      	ldr	r2, [r4, #0]
 800bf2e:	07d2      	lsls	r2, r2, #31
 800bf30:	d501      	bpl.n	800bf36 <_printf_float+0x1ba>
 800bf32:	3302      	adds	r3, #2
 800bf34:	e7f4      	b.n	800bf20 <_printf_float+0x1a4>
 800bf36:	2301      	movs	r3, #1
 800bf38:	e7f2      	b.n	800bf20 <_printf_float+0x1a4>
 800bf3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bf3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf40:	4299      	cmp	r1, r3
 800bf42:	db05      	blt.n	800bf50 <_printf_float+0x1d4>
 800bf44:	6823      	ldr	r3, [r4, #0]
 800bf46:	6121      	str	r1, [r4, #16]
 800bf48:	07d8      	lsls	r0, r3, #31
 800bf4a:	d5ea      	bpl.n	800bf22 <_printf_float+0x1a6>
 800bf4c:	1c4b      	adds	r3, r1, #1
 800bf4e:	e7e7      	b.n	800bf20 <_printf_float+0x1a4>
 800bf50:	2900      	cmp	r1, #0
 800bf52:	bfd4      	ite	le
 800bf54:	f1c1 0202 	rsble	r2, r1, #2
 800bf58:	2201      	movgt	r2, #1
 800bf5a:	4413      	add	r3, r2
 800bf5c:	e7e0      	b.n	800bf20 <_printf_float+0x1a4>
 800bf5e:	6823      	ldr	r3, [r4, #0]
 800bf60:	055a      	lsls	r2, r3, #21
 800bf62:	d407      	bmi.n	800bf74 <_printf_float+0x1f8>
 800bf64:	6923      	ldr	r3, [r4, #16]
 800bf66:	4642      	mov	r2, r8
 800bf68:	4631      	mov	r1, r6
 800bf6a:	4628      	mov	r0, r5
 800bf6c:	47b8      	blx	r7
 800bf6e:	3001      	adds	r0, #1
 800bf70:	d12c      	bne.n	800bfcc <_printf_float+0x250>
 800bf72:	e764      	b.n	800be3e <_printf_float+0xc2>
 800bf74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bf78:	f240 80e0 	bls.w	800c13c <_printf_float+0x3c0>
 800bf7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bf80:	2200      	movs	r2, #0
 800bf82:	2300      	movs	r3, #0
 800bf84:	f7f4 fd78 	bl	8000a78 <__aeabi_dcmpeq>
 800bf88:	2800      	cmp	r0, #0
 800bf8a:	d034      	beq.n	800bff6 <_printf_float+0x27a>
 800bf8c:	4a37      	ldr	r2, [pc, #220]	; (800c06c <_printf_float+0x2f0>)
 800bf8e:	2301      	movs	r3, #1
 800bf90:	4631      	mov	r1, r6
 800bf92:	4628      	mov	r0, r5
 800bf94:	47b8      	blx	r7
 800bf96:	3001      	adds	r0, #1
 800bf98:	f43f af51 	beq.w	800be3e <_printf_float+0xc2>
 800bf9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	db02      	blt.n	800bfaa <_printf_float+0x22e>
 800bfa4:	6823      	ldr	r3, [r4, #0]
 800bfa6:	07d8      	lsls	r0, r3, #31
 800bfa8:	d510      	bpl.n	800bfcc <_printf_float+0x250>
 800bfaa:	ee18 3a10 	vmov	r3, s16
 800bfae:	4652      	mov	r2, sl
 800bfb0:	4631      	mov	r1, r6
 800bfb2:	4628      	mov	r0, r5
 800bfb4:	47b8      	blx	r7
 800bfb6:	3001      	adds	r0, #1
 800bfb8:	f43f af41 	beq.w	800be3e <_printf_float+0xc2>
 800bfbc:	f04f 0800 	mov.w	r8, #0
 800bfc0:	f104 091a 	add.w	r9, r4, #26
 800bfc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfc6:	3b01      	subs	r3, #1
 800bfc8:	4543      	cmp	r3, r8
 800bfca:	dc09      	bgt.n	800bfe0 <_printf_float+0x264>
 800bfcc:	6823      	ldr	r3, [r4, #0]
 800bfce:	079b      	lsls	r3, r3, #30
 800bfd0:	f100 8105 	bmi.w	800c1de <_printf_float+0x462>
 800bfd4:	68e0      	ldr	r0, [r4, #12]
 800bfd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfd8:	4298      	cmp	r0, r3
 800bfda:	bfb8      	it	lt
 800bfdc:	4618      	movlt	r0, r3
 800bfde:	e730      	b.n	800be42 <_printf_float+0xc6>
 800bfe0:	2301      	movs	r3, #1
 800bfe2:	464a      	mov	r2, r9
 800bfe4:	4631      	mov	r1, r6
 800bfe6:	4628      	mov	r0, r5
 800bfe8:	47b8      	blx	r7
 800bfea:	3001      	adds	r0, #1
 800bfec:	f43f af27 	beq.w	800be3e <_printf_float+0xc2>
 800bff0:	f108 0801 	add.w	r8, r8, #1
 800bff4:	e7e6      	b.n	800bfc4 <_printf_float+0x248>
 800bff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	dc39      	bgt.n	800c070 <_printf_float+0x2f4>
 800bffc:	4a1b      	ldr	r2, [pc, #108]	; (800c06c <_printf_float+0x2f0>)
 800bffe:	2301      	movs	r3, #1
 800c000:	4631      	mov	r1, r6
 800c002:	4628      	mov	r0, r5
 800c004:	47b8      	blx	r7
 800c006:	3001      	adds	r0, #1
 800c008:	f43f af19 	beq.w	800be3e <_printf_float+0xc2>
 800c00c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c010:	4313      	orrs	r3, r2
 800c012:	d102      	bne.n	800c01a <_printf_float+0x29e>
 800c014:	6823      	ldr	r3, [r4, #0]
 800c016:	07d9      	lsls	r1, r3, #31
 800c018:	d5d8      	bpl.n	800bfcc <_printf_float+0x250>
 800c01a:	ee18 3a10 	vmov	r3, s16
 800c01e:	4652      	mov	r2, sl
 800c020:	4631      	mov	r1, r6
 800c022:	4628      	mov	r0, r5
 800c024:	47b8      	blx	r7
 800c026:	3001      	adds	r0, #1
 800c028:	f43f af09 	beq.w	800be3e <_printf_float+0xc2>
 800c02c:	f04f 0900 	mov.w	r9, #0
 800c030:	f104 0a1a 	add.w	sl, r4, #26
 800c034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c036:	425b      	negs	r3, r3
 800c038:	454b      	cmp	r3, r9
 800c03a:	dc01      	bgt.n	800c040 <_printf_float+0x2c4>
 800c03c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c03e:	e792      	b.n	800bf66 <_printf_float+0x1ea>
 800c040:	2301      	movs	r3, #1
 800c042:	4652      	mov	r2, sl
 800c044:	4631      	mov	r1, r6
 800c046:	4628      	mov	r0, r5
 800c048:	47b8      	blx	r7
 800c04a:	3001      	adds	r0, #1
 800c04c:	f43f aef7 	beq.w	800be3e <_printf_float+0xc2>
 800c050:	f109 0901 	add.w	r9, r9, #1
 800c054:	e7ee      	b.n	800c034 <_printf_float+0x2b8>
 800c056:	bf00      	nop
 800c058:	7fefffff 	.word	0x7fefffff
 800c05c:	0800f584 	.word	0x0800f584
 800c060:	0800f588 	.word	0x0800f588
 800c064:	0800f590 	.word	0x0800f590
 800c068:	0800f58c 	.word	0x0800f58c
 800c06c:	0800f594 	.word	0x0800f594
 800c070:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c072:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c074:	429a      	cmp	r2, r3
 800c076:	bfa8      	it	ge
 800c078:	461a      	movge	r2, r3
 800c07a:	2a00      	cmp	r2, #0
 800c07c:	4691      	mov	r9, r2
 800c07e:	dc37      	bgt.n	800c0f0 <_printf_float+0x374>
 800c080:	f04f 0b00 	mov.w	fp, #0
 800c084:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c088:	f104 021a 	add.w	r2, r4, #26
 800c08c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c08e:	9305      	str	r3, [sp, #20]
 800c090:	eba3 0309 	sub.w	r3, r3, r9
 800c094:	455b      	cmp	r3, fp
 800c096:	dc33      	bgt.n	800c100 <_printf_float+0x384>
 800c098:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c09c:	429a      	cmp	r2, r3
 800c09e:	db3b      	blt.n	800c118 <_printf_float+0x39c>
 800c0a0:	6823      	ldr	r3, [r4, #0]
 800c0a2:	07da      	lsls	r2, r3, #31
 800c0a4:	d438      	bmi.n	800c118 <_printf_float+0x39c>
 800c0a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0a8:	9a05      	ldr	r2, [sp, #20]
 800c0aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c0ac:	1a9a      	subs	r2, r3, r2
 800c0ae:	eba3 0901 	sub.w	r9, r3, r1
 800c0b2:	4591      	cmp	r9, r2
 800c0b4:	bfa8      	it	ge
 800c0b6:	4691      	movge	r9, r2
 800c0b8:	f1b9 0f00 	cmp.w	r9, #0
 800c0bc:	dc35      	bgt.n	800c12a <_printf_float+0x3ae>
 800c0be:	f04f 0800 	mov.w	r8, #0
 800c0c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c0c6:	f104 0a1a 	add.w	sl, r4, #26
 800c0ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0ce:	1a9b      	subs	r3, r3, r2
 800c0d0:	eba3 0309 	sub.w	r3, r3, r9
 800c0d4:	4543      	cmp	r3, r8
 800c0d6:	f77f af79 	ble.w	800bfcc <_printf_float+0x250>
 800c0da:	2301      	movs	r3, #1
 800c0dc:	4652      	mov	r2, sl
 800c0de:	4631      	mov	r1, r6
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	47b8      	blx	r7
 800c0e4:	3001      	adds	r0, #1
 800c0e6:	f43f aeaa 	beq.w	800be3e <_printf_float+0xc2>
 800c0ea:	f108 0801 	add.w	r8, r8, #1
 800c0ee:	e7ec      	b.n	800c0ca <_printf_float+0x34e>
 800c0f0:	4613      	mov	r3, r2
 800c0f2:	4631      	mov	r1, r6
 800c0f4:	4642      	mov	r2, r8
 800c0f6:	4628      	mov	r0, r5
 800c0f8:	47b8      	blx	r7
 800c0fa:	3001      	adds	r0, #1
 800c0fc:	d1c0      	bne.n	800c080 <_printf_float+0x304>
 800c0fe:	e69e      	b.n	800be3e <_printf_float+0xc2>
 800c100:	2301      	movs	r3, #1
 800c102:	4631      	mov	r1, r6
 800c104:	4628      	mov	r0, r5
 800c106:	9205      	str	r2, [sp, #20]
 800c108:	47b8      	blx	r7
 800c10a:	3001      	adds	r0, #1
 800c10c:	f43f ae97 	beq.w	800be3e <_printf_float+0xc2>
 800c110:	9a05      	ldr	r2, [sp, #20]
 800c112:	f10b 0b01 	add.w	fp, fp, #1
 800c116:	e7b9      	b.n	800c08c <_printf_float+0x310>
 800c118:	ee18 3a10 	vmov	r3, s16
 800c11c:	4652      	mov	r2, sl
 800c11e:	4631      	mov	r1, r6
 800c120:	4628      	mov	r0, r5
 800c122:	47b8      	blx	r7
 800c124:	3001      	adds	r0, #1
 800c126:	d1be      	bne.n	800c0a6 <_printf_float+0x32a>
 800c128:	e689      	b.n	800be3e <_printf_float+0xc2>
 800c12a:	9a05      	ldr	r2, [sp, #20]
 800c12c:	464b      	mov	r3, r9
 800c12e:	4442      	add	r2, r8
 800c130:	4631      	mov	r1, r6
 800c132:	4628      	mov	r0, r5
 800c134:	47b8      	blx	r7
 800c136:	3001      	adds	r0, #1
 800c138:	d1c1      	bne.n	800c0be <_printf_float+0x342>
 800c13a:	e680      	b.n	800be3e <_printf_float+0xc2>
 800c13c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c13e:	2a01      	cmp	r2, #1
 800c140:	dc01      	bgt.n	800c146 <_printf_float+0x3ca>
 800c142:	07db      	lsls	r3, r3, #31
 800c144:	d538      	bpl.n	800c1b8 <_printf_float+0x43c>
 800c146:	2301      	movs	r3, #1
 800c148:	4642      	mov	r2, r8
 800c14a:	4631      	mov	r1, r6
 800c14c:	4628      	mov	r0, r5
 800c14e:	47b8      	blx	r7
 800c150:	3001      	adds	r0, #1
 800c152:	f43f ae74 	beq.w	800be3e <_printf_float+0xc2>
 800c156:	ee18 3a10 	vmov	r3, s16
 800c15a:	4652      	mov	r2, sl
 800c15c:	4631      	mov	r1, r6
 800c15e:	4628      	mov	r0, r5
 800c160:	47b8      	blx	r7
 800c162:	3001      	adds	r0, #1
 800c164:	f43f ae6b 	beq.w	800be3e <_printf_float+0xc2>
 800c168:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c16c:	2200      	movs	r2, #0
 800c16e:	2300      	movs	r3, #0
 800c170:	f7f4 fc82 	bl	8000a78 <__aeabi_dcmpeq>
 800c174:	b9d8      	cbnz	r0, 800c1ae <_printf_float+0x432>
 800c176:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c178:	f108 0201 	add.w	r2, r8, #1
 800c17c:	3b01      	subs	r3, #1
 800c17e:	4631      	mov	r1, r6
 800c180:	4628      	mov	r0, r5
 800c182:	47b8      	blx	r7
 800c184:	3001      	adds	r0, #1
 800c186:	d10e      	bne.n	800c1a6 <_printf_float+0x42a>
 800c188:	e659      	b.n	800be3e <_printf_float+0xc2>
 800c18a:	2301      	movs	r3, #1
 800c18c:	4652      	mov	r2, sl
 800c18e:	4631      	mov	r1, r6
 800c190:	4628      	mov	r0, r5
 800c192:	47b8      	blx	r7
 800c194:	3001      	adds	r0, #1
 800c196:	f43f ae52 	beq.w	800be3e <_printf_float+0xc2>
 800c19a:	f108 0801 	add.w	r8, r8, #1
 800c19e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1a0:	3b01      	subs	r3, #1
 800c1a2:	4543      	cmp	r3, r8
 800c1a4:	dcf1      	bgt.n	800c18a <_printf_float+0x40e>
 800c1a6:	464b      	mov	r3, r9
 800c1a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c1ac:	e6dc      	b.n	800bf68 <_printf_float+0x1ec>
 800c1ae:	f04f 0800 	mov.w	r8, #0
 800c1b2:	f104 0a1a 	add.w	sl, r4, #26
 800c1b6:	e7f2      	b.n	800c19e <_printf_float+0x422>
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	4642      	mov	r2, r8
 800c1bc:	e7df      	b.n	800c17e <_printf_float+0x402>
 800c1be:	2301      	movs	r3, #1
 800c1c0:	464a      	mov	r2, r9
 800c1c2:	4631      	mov	r1, r6
 800c1c4:	4628      	mov	r0, r5
 800c1c6:	47b8      	blx	r7
 800c1c8:	3001      	adds	r0, #1
 800c1ca:	f43f ae38 	beq.w	800be3e <_printf_float+0xc2>
 800c1ce:	f108 0801 	add.w	r8, r8, #1
 800c1d2:	68e3      	ldr	r3, [r4, #12]
 800c1d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c1d6:	1a5b      	subs	r3, r3, r1
 800c1d8:	4543      	cmp	r3, r8
 800c1da:	dcf0      	bgt.n	800c1be <_printf_float+0x442>
 800c1dc:	e6fa      	b.n	800bfd4 <_printf_float+0x258>
 800c1de:	f04f 0800 	mov.w	r8, #0
 800c1e2:	f104 0919 	add.w	r9, r4, #25
 800c1e6:	e7f4      	b.n	800c1d2 <_printf_float+0x456>

0800c1e8 <_printf_common>:
 800c1e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1ec:	4616      	mov	r6, r2
 800c1ee:	4699      	mov	r9, r3
 800c1f0:	688a      	ldr	r2, [r1, #8]
 800c1f2:	690b      	ldr	r3, [r1, #16]
 800c1f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c1f8:	4293      	cmp	r3, r2
 800c1fa:	bfb8      	it	lt
 800c1fc:	4613      	movlt	r3, r2
 800c1fe:	6033      	str	r3, [r6, #0]
 800c200:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c204:	4607      	mov	r7, r0
 800c206:	460c      	mov	r4, r1
 800c208:	b10a      	cbz	r2, 800c20e <_printf_common+0x26>
 800c20a:	3301      	adds	r3, #1
 800c20c:	6033      	str	r3, [r6, #0]
 800c20e:	6823      	ldr	r3, [r4, #0]
 800c210:	0699      	lsls	r1, r3, #26
 800c212:	bf42      	ittt	mi
 800c214:	6833      	ldrmi	r3, [r6, #0]
 800c216:	3302      	addmi	r3, #2
 800c218:	6033      	strmi	r3, [r6, #0]
 800c21a:	6825      	ldr	r5, [r4, #0]
 800c21c:	f015 0506 	ands.w	r5, r5, #6
 800c220:	d106      	bne.n	800c230 <_printf_common+0x48>
 800c222:	f104 0a19 	add.w	sl, r4, #25
 800c226:	68e3      	ldr	r3, [r4, #12]
 800c228:	6832      	ldr	r2, [r6, #0]
 800c22a:	1a9b      	subs	r3, r3, r2
 800c22c:	42ab      	cmp	r3, r5
 800c22e:	dc26      	bgt.n	800c27e <_printf_common+0x96>
 800c230:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c234:	1e13      	subs	r3, r2, #0
 800c236:	6822      	ldr	r2, [r4, #0]
 800c238:	bf18      	it	ne
 800c23a:	2301      	movne	r3, #1
 800c23c:	0692      	lsls	r2, r2, #26
 800c23e:	d42b      	bmi.n	800c298 <_printf_common+0xb0>
 800c240:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c244:	4649      	mov	r1, r9
 800c246:	4638      	mov	r0, r7
 800c248:	47c0      	blx	r8
 800c24a:	3001      	adds	r0, #1
 800c24c:	d01e      	beq.n	800c28c <_printf_common+0xa4>
 800c24e:	6823      	ldr	r3, [r4, #0]
 800c250:	68e5      	ldr	r5, [r4, #12]
 800c252:	6832      	ldr	r2, [r6, #0]
 800c254:	f003 0306 	and.w	r3, r3, #6
 800c258:	2b04      	cmp	r3, #4
 800c25a:	bf08      	it	eq
 800c25c:	1aad      	subeq	r5, r5, r2
 800c25e:	68a3      	ldr	r3, [r4, #8]
 800c260:	6922      	ldr	r2, [r4, #16]
 800c262:	bf0c      	ite	eq
 800c264:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c268:	2500      	movne	r5, #0
 800c26a:	4293      	cmp	r3, r2
 800c26c:	bfc4      	itt	gt
 800c26e:	1a9b      	subgt	r3, r3, r2
 800c270:	18ed      	addgt	r5, r5, r3
 800c272:	2600      	movs	r6, #0
 800c274:	341a      	adds	r4, #26
 800c276:	42b5      	cmp	r5, r6
 800c278:	d11a      	bne.n	800c2b0 <_printf_common+0xc8>
 800c27a:	2000      	movs	r0, #0
 800c27c:	e008      	b.n	800c290 <_printf_common+0xa8>
 800c27e:	2301      	movs	r3, #1
 800c280:	4652      	mov	r2, sl
 800c282:	4649      	mov	r1, r9
 800c284:	4638      	mov	r0, r7
 800c286:	47c0      	blx	r8
 800c288:	3001      	adds	r0, #1
 800c28a:	d103      	bne.n	800c294 <_printf_common+0xac>
 800c28c:	f04f 30ff 	mov.w	r0, #4294967295
 800c290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c294:	3501      	adds	r5, #1
 800c296:	e7c6      	b.n	800c226 <_printf_common+0x3e>
 800c298:	18e1      	adds	r1, r4, r3
 800c29a:	1c5a      	adds	r2, r3, #1
 800c29c:	2030      	movs	r0, #48	; 0x30
 800c29e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c2a2:	4422      	add	r2, r4
 800c2a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c2a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c2ac:	3302      	adds	r3, #2
 800c2ae:	e7c7      	b.n	800c240 <_printf_common+0x58>
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	4622      	mov	r2, r4
 800c2b4:	4649      	mov	r1, r9
 800c2b6:	4638      	mov	r0, r7
 800c2b8:	47c0      	blx	r8
 800c2ba:	3001      	adds	r0, #1
 800c2bc:	d0e6      	beq.n	800c28c <_printf_common+0xa4>
 800c2be:	3601      	adds	r6, #1
 800c2c0:	e7d9      	b.n	800c276 <_printf_common+0x8e>
	...

0800c2c4 <_printf_i>:
 800c2c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2c8:	7e0f      	ldrb	r7, [r1, #24]
 800c2ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c2cc:	2f78      	cmp	r7, #120	; 0x78
 800c2ce:	4691      	mov	r9, r2
 800c2d0:	4680      	mov	r8, r0
 800c2d2:	460c      	mov	r4, r1
 800c2d4:	469a      	mov	sl, r3
 800c2d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c2da:	d807      	bhi.n	800c2ec <_printf_i+0x28>
 800c2dc:	2f62      	cmp	r7, #98	; 0x62
 800c2de:	d80a      	bhi.n	800c2f6 <_printf_i+0x32>
 800c2e0:	2f00      	cmp	r7, #0
 800c2e2:	f000 80d8 	beq.w	800c496 <_printf_i+0x1d2>
 800c2e6:	2f58      	cmp	r7, #88	; 0x58
 800c2e8:	f000 80a3 	beq.w	800c432 <_printf_i+0x16e>
 800c2ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c2f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c2f4:	e03a      	b.n	800c36c <_printf_i+0xa8>
 800c2f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c2fa:	2b15      	cmp	r3, #21
 800c2fc:	d8f6      	bhi.n	800c2ec <_printf_i+0x28>
 800c2fe:	a101      	add	r1, pc, #4	; (adr r1, 800c304 <_printf_i+0x40>)
 800c300:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c304:	0800c35d 	.word	0x0800c35d
 800c308:	0800c371 	.word	0x0800c371
 800c30c:	0800c2ed 	.word	0x0800c2ed
 800c310:	0800c2ed 	.word	0x0800c2ed
 800c314:	0800c2ed 	.word	0x0800c2ed
 800c318:	0800c2ed 	.word	0x0800c2ed
 800c31c:	0800c371 	.word	0x0800c371
 800c320:	0800c2ed 	.word	0x0800c2ed
 800c324:	0800c2ed 	.word	0x0800c2ed
 800c328:	0800c2ed 	.word	0x0800c2ed
 800c32c:	0800c2ed 	.word	0x0800c2ed
 800c330:	0800c47d 	.word	0x0800c47d
 800c334:	0800c3a1 	.word	0x0800c3a1
 800c338:	0800c45f 	.word	0x0800c45f
 800c33c:	0800c2ed 	.word	0x0800c2ed
 800c340:	0800c2ed 	.word	0x0800c2ed
 800c344:	0800c49f 	.word	0x0800c49f
 800c348:	0800c2ed 	.word	0x0800c2ed
 800c34c:	0800c3a1 	.word	0x0800c3a1
 800c350:	0800c2ed 	.word	0x0800c2ed
 800c354:	0800c2ed 	.word	0x0800c2ed
 800c358:	0800c467 	.word	0x0800c467
 800c35c:	682b      	ldr	r3, [r5, #0]
 800c35e:	1d1a      	adds	r2, r3, #4
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	602a      	str	r2, [r5, #0]
 800c364:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c368:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c36c:	2301      	movs	r3, #1
 800c36e:	e0a3      	b.n	800c4b8 <_printf_i+0x1f4>
 800c370:	6820      	ldr	r0, [r4, #0]
 800c372:	6829      	ldr	r1, [r5, #0]
 800c374:	0606      	lsls	r6, r0, #24
 800c376:	f101 0304 	add.w	r3, r1, #4
 800c37a:	d50a      	bpl.n	800c392 <_printf_i+0xce>
 800c37c:	680e      	ldr	r6, [r1, #0]
 800c37e:	602b      	str	r3, [r5, #0]
 800c380:	2e00      	cmp	r6, #0
 800c382:	da03      	bge.n	800c38c <_printf_i+0xc8>
 800c384:	232d      	movs	r3, #45	; 0x2d
 800c386:	4276      	negs	r6, r6
 800c388:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c38c:	485e      	ldr	r0, [pc, #376]	; (800c508 <_printf_i+0x244>)
 800c38e:	230a      	movs	r3, #10
 800c390:	e019      	b.n	800c3c6 <_printf_i+0x102>
 800c392:	680e      	ldr	r6, [r1, #0]
 800c394:	602b      	str	r3, [r5, #0]
 800c396:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c39a:	bf18      	it	ne
 800c39c:	b236      	sxthne	r6, r6
 800c39e:	e7ef      	b.n	800c380 <_printf_i+0xbc>
 800c3a0:	682b      	ldr	r3, [r5, #0]
 800c3a2:	6820      	ldr	r0, [r4, #0]
 800c3a4:	1d19      	adds	r1, r3, #4
 800c3a6:	6029      	str	r1, [r5, #0]
 800c3a8:	0601      	lsls	r1, r0, #24
 800c3aa:	d501      	bpl.n	800c3b0 <_printf_i+0xec>
 800c3ac:	681e      	ldr	r6, [r3, #0]
 800c3ae:	e002      	b.n	800c3b6 <_printf_i+0xf2>
 800c3b0:	0646      	lsls	r6, r0, #25
 800c3b2:	d5fb      	bpl.n	800c3ac <_printf_i+0xe8>
 800c3b4:	881e      	ldrh	r6, [r3, #0]
 800c3b6:	4854      	ldr	r0, [pc, #336]	; (800c508 <_printf_i+0x244>)
 800c3b8:	2f6f      	cmp	r7, #111	; 0x6f
 800c3ba:	bf0c      	ite	eq
 800c3bc:	2308      	moveq	r3, #8
 800c3be:	230a      	movne	r3, #10
 800c3c0:	2100      	movs	r1, #0
 800c3c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c3c6:	6865      	ldr	r5, [r4, #4]
 800c3c8:	60a5      	str	r5, [r4, #8]
 800c3ca:	2d00      	cmp	r5, #0
 800c3cc:	bfa2      	ittt	ge
 800c3ce:	6821      	ldrge	r1, [r4, #0]
 800c3d0:	f021 0104 	bicge.w	r1, r1, #4
 800c3d4:	6021      	strge	r1, [r4, #0]
 800c3d6:	b90e      	cbnz	r6, 800c3dc <_printf_i+0x118>
 800c3d8:	2d00      	cmp	r5, #0
 800c3da:	d04d      	beq.n	800c478 <_printf_i+0x1b4>
 800c3dc:	4615      	mov	r5, r2
 800c3de:	fbb6 f1f3 	udiv	r1, r6, r3
 800c3e2:	fb03 6711 	mls	r7, r3, r1, r6
 800c3e6:	5dc7      	ldrb	r7, [r0, r7]
 800c3e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c3ec:	4637      	mov	r7, r6
 800c3ee:	42bb      	cmp	r3, r7
 800c3f0:	460e      	mov	r6, r1
 800c3f2:	d9f4      	bls.n	800c3de <_printf_i+0x11a>
 800c3f4:	2b08      	cmp	r3, #8
 800c3f6:	d10b      	bne.n	800c410 <_printf_i+0x14c>
 800c3f8:	6823      	ldr	r3, [r4, #0]
 800c3fa:	07de      	lsls	r6, r3, #31
 800c3fc:	d508      	bpl.n	800c410 <_printf_i+0x14c>
 800c3fe:	6923      	ldr	r3, [r4, #16]
 800c400:	6861      	ldr	r1, [r4, #4]
 800c402:	4299      	cmp	r1, r3
 800c404:	bfde      	ittt	le
 800c406:	2330      	movle	r3, #48	; 0x30
 800c408:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c40c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c410:	1b52      	subs	r2, r2, r5
 800c412:	6122      	str	r2, [r4, #16]
 800c414:	f8cd a000 	str.w	sl, [sp]
 800c418:	464b      	mov	r3, r9
 800c41a:	aa03      	add	r2, sp, #12
 800c41c:	4621      	mov	r1, r4
 800c41e:	4640      	mov	r0, r8
 800c420:	f7ff fee2 	bl	800c1e8 <_printf_common>
 800c424:	3001      	adds	r0, #1
 800c426:	d14c      	bne.n	800c4c2 <_printf_i+0x1fe>
 800c428:	f04f 30ff 	mov.w	r0, #4294967295
 800c42c:	b004      	add	sp, #16
 800c42e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c432:	4835      	ldr	r0, [pc, #212]	; (800c508 <_printf_i+0x244>)
 800c434:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c438:	6829      	ldr	r1, [r5, #0]
 800c43a:	6823      	ldr	r3, [r4, #0]
 800c43c:	f851 6b04 	ldr.w	r6, [r1], #4
 800c440:	6029      	str	r1, [r5, #0]
 800c442:	061d      	lsls	r5, r3, #24
 800c444:	d514      	bpl.n	800c470 <_printf_i+0x1ac>
 800c446:	07df      	lsls	r7, r3, #31
 800c448:	bf44      	itt	mi
 800c44a:	f043 0320 	orrmi.w	r3, r3, #32
 800c44e:	6023      	strmi	r3, [r4, #0]
 800c450:	b91e      	cbnz	r6, 800c45a <_printf_i+0x196>
 800c452:	6823      	ldr	r3, [r4, #0]
 800c454:	f023 0320 	bic.w	r3, r3, #32
 800c458:	6023      	str	r3, [r4, #0]
 800c45a:	2310      	movs	r3, #16
 800c45c:	e7b0      	b.n	800c3c0 <_printf_i+0xfc>
 800c45e:	6823      	ldr	r3, [r4, #0]
 800c460:	f043 0320 	orr.w	r3, r3, #32
 800c464:	6023      	str	r3, [r4, #0]
 800c466:	2378      	movs	r3, #120	; 0x78
 800c468:	4828      	ldr	r0, [pc, #160]	; (800c50c <_printf_i+0x248>)
 800c46a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c46e:	e7e3      	b.n	800c438 <_printf_i+0x174>
 800c470:	0659      	lsls	r1, r3, #25
 800c472:	bf48      	it	mi
 800c474:	b2b6      	uxthmi	r6, r6
 800c476:	e7e6      	b.n	800c446 <_printf_i+0x182>
 800c478:	4615      	mov	r5, r2
 800c47a:	e7bb      	b.n	800c3f4 <_printf_i+0x130>
 800c47c:	682b      	ldr	r3, [r5, #0]
 800c47e:	6826      	ldr	r6, [r4, #0]
 800c480:	6961      	ldr	r1, [r4, #20]
 800c482:	1d18      	adds	r0, r3, #4
 800c484:	6028      	str	r0, [r5, #0]
 800c486:	0635      	lsls	r5, r6, #24
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	d501      	bpl.n	800c490 <_printf_i+0x1cc>
 800c48c:	6019      	str	r1, [r3, #0]
 800c48e:	e002      	b.n	800c496 <_printf_i+0x1d2>
 800c490:	0670      	lsls	r0, r6, #25
 800c492:	d5fb      	bpl.n	800c48c <_printf_i+0x1c8>
 800c494:	8019      	strh	r1, [r3, #0]
 800c496:	2300      	movs	r3, #0
 800c498:	6123      	str	r3, [r4, #16]
 800c49a:	4615      	mov	r5, r2
 800c49c:	e7ba      	b.n	800c414 <_printf_i+0x150>
 800c49e:	682b      	ldr	r3, [r5, #0]
 800c4a0:	1d1a      	adds	r2, r3, #4
 800c4a2:	602a      	str	r2, [r5, #0]
 800c4a4:	681d      	ldr	r5, [r3, #0]
 800c4a6:	6862      	ldr	r2, [r4, #4]
 800c4a8:	2100      	movs	r1, #0
 800c4aa:	4628      	mov	r0, r5
 800c4ac:	f7f3 fe70 	bl	8000190 <memchr>
 800c4b0:	b108      	cbz	r0, 800c4b6 <_printf_i+0x1f2>
 800c4b2:	1b40      	subs	r0, r0, r5
 800c4b4:	6060      	str	r0, [r4, #4]
 800c4b6:	6863      	ldr	r3, [r4, #4]
 800c4b8:	6123      	str	r3, [r4, #16]
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c4c0:	e7a8      	b.n	800c414 <_printf_i+0x150>
 800c4c2:	6923      	ldr	r3, [r4, #16]
 800c4c4:	462a      	mov	r2, r5
 800c4c6:	4649      	mov	r1, r9
 800c4c8:	4640      	mov	r0, r8
 800c4ca:	47d0      	blx	sl
 800c4cc:	3001      	adds	r0, #1
 800c4ce:	d0ab      	beq.n	800c428 <_printf_i+0x164>
 800c4d0:	6823      	ldr	r3, [r4, #0]
 800c4d2:	079b      	lsls	r3, r3, #30
 800c4d4:	d413      	bmi.n	800c4fe <_printf_i+0x23a>
 800c4d6:	68e0      	ldr	r0, [r4, #12]
 800c4d8:	9b03      	ldr	r3, [sp, #12]
 800c4da:	4298      	cmp	r0, r3
 800c4dc:	bfb8      	it	lt
 800c4de:	4618      	movlt	r0, r3
 800c4e0:	e7a4      	b.n	800c42c <_printf_i+0x168>
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	4632      	mov	r2, r6
 800c4e6:	4649      	mov	r1, r9
 800c4e8:	4640      	mov	r0, r8
 800c4ea:	47d0      	blx	sl
 800c4ec:	3001      	adds	r0, #1
 800c4ee:	d09b      	beq.n	800c428 <_printf_i+0x164>
 800c4f0:	3501      	adds	r5, #1
 800c4f2:	68e3      	ldr	r3, [r4, #12]
 800c4f4:	9903      	ldr	r1, [sp, #12]
 800c4f6:	1a5b      	subs	r3, r3, r1
 800c4f8:	42ab      	cmp	r3, r5
 800c4fa:	dcf2      	bgt.n	800c4e2 <_printf_i+0x21e>
 800c4fc:	e7eb      	b.n	800c4d6 <_printf_i+0x212>
 800c4fe:	2500      	movs	r5, #0
 800c500:	f104 0619 	add.w	r6, r4, #25
 800c504:	e7f5      	b.n	800c4f2 <_printf_i+0x22e>
 800c506:	bf00      	nop
 800c508:	0800f596 	.word	0x0800f596
 800c50c:	0800f5a7 	.word	0x0800f5a7

0800c510 <siprintf>:
 800c510:	b40e      	push	{r1, r2, r3}
 800c512:	b500      	push	{lr}
 800c514:	b09c      	sub	sp, #112	; 0x70
 800c516:	ab1d      	add	r3, sp, #116	; 0x74
 800c518:	9002      	str	r0, [sp, #8]
 800c51a:	9006      	str	r0, [sp, #24]
 800c51c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c520:	4809      	ldr	r0, [pc, #36]	; (800c548 <siprintf+0x38>)
 800c522:	9107      	str	r1, [sp, #28]
 800c524:	9104      	str	r1, [sp, #16]
 800c526:	4909      	ldr	r1, [pc, #36]	; (800c54c <siprintf+0x3c>)
 800c528:	f853 2b04 	ldr.w	r2, [r3], #4
 800c52c:	9105      	str	r1, [sp, #20]
 800c52e:	6800      	ldr	r0, [r0, #0]
 800c530:	9301      	str	r3, [sp, #4]
 800c532:	a902      	add	r1, sp, #8
 800c534:	f001 fc62 	bl	800ddfc <_svfiprintf_r>
 800c538:	9b02      	ldr	r3, [sp, #8]
 800c53a:	2200      	movs	r2, #0
 800c53c:	701a      	strb	r2, [r3, #0]
 800c53e:	b01c      	add	sp, #112	; 0x70
 800c540:	f85d eb04 	ldr.w	lr, [sp], #4
 800c544:	b003      	add	sp, #12
 800c546:	4770      	bx	lr
 800c548:	20000028 	.word	0x20000028
 800c54c:	ffff0208 	.word	0xffff0208

0800c550 <quorem>:
 800c550:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c554:	6903      	ldr	r3, [r0, #16]
 800c556:	690c      	ldr	r4, [r1, #16]
 800c558:	42a3      	cmp	r3, r4
 800c55a:	4607      	mov	r7, r0
 800c55c:	f2c0 8081 	blt.w	800c662 <quorem+0x112>
 800c560:	3c01      	subs	r4, #1
 800c562:	f101 0814 	add.w	r8, r1, #20
 800c566:	f100 0514 	add.w	r5, r0, #20
 800c56a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c56e:	9301      	str	r3, [sp, #4]
 800c570:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c574:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c578:	3301      	adds	r3, #1
 800c57a:	429a      	cmp	r2, r3
 800c57c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c580:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c584:	fbb2 f6f3 	udiv	r6, r2, r3
 800c588:	d331      	bcc.n	800c5ee <quorem+0x9e>
 800c58a:	f04f 0e00 	mov.w	lr, #0
 800c58e:	4640      	mov	r0, r8
 800c590:	46ac      	mov	ip, r5
 800c592:	46f2      	mov	sl, lr
 800c594:	f850 2b04 	ldr.w	r2, [r0], #4
 800c598:	b293      	uxth	r3, r2
 800c59a:	fb06 e303 	mla	r3, r6, r3, lr
 800c59e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	ebaa 0303 	sub.w	r3, sl, r3
 800c5a8:	f8dc a000 	ldr.w	sl, [ip]
 800c5ac:	0c12      	lsrs	r2, r2, #16
 800c5ae:	fa13 f38a 	uxtah	r3, r3, sl
 800c5b2:	fb06 e202 	mla	r2, r6, r2, lr
 800c5b6:	9300      	str	r3, [sp, #0]
 800c5b8:	9b00      	ldr	r3, [sp, #0]
 800c5ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c5be:	b292      	uxth	r2, r2
 800c5c0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c5c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c5c8:	f8bd 3000 	ldrh.w	r3, [sp]
 800c5cc:	4581      	cmp	r9, r0
 800c5ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c5d2:	f84c 3b04 	str.w	r3, [ip], #4
 800c5d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c5da:	d2db      	bcs.n	800c594 <quorem+0x44>
 800c5dc:	f855 300b 	ldr.w	r3, [r5, fp]
 800c5e0:	b92b      	cbnz	r3, 800c5ee <quorem+0x9e>
 800c5e2:	9b01      	ldr	r3, [sp, #4]
 800c5e4:	3b04      	subs	r3, #4
 800c5e6:	429d      	cmp	r5, r3
 800c5e8:	461a      	mov	r2, r3
 800c5ea:	d32e      	bcc.n	800c64a <quorem+0xfa>
 800c5ec:	613c      	str	r4, [r7, #16]
 800c5ee:	4638      	mov	r0, r7
 800c5f0:	f001 f9b0 	bl	800d954 <__mcmp>
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	db24      	blt.n	800c642 <quorem+0xf2>
 800c5f8:	3601      	adds	r6, #1
 800c5fa:	4628      	mov	r0, r5
 800c5fc:	f04f 0c00 	mov.w	ip, #0
 800c600:	f858 2b04 	ldr.w	r2, [r8], #4
 800c604:	f8d0 e000 	ldr.w	lr, [r0]
 800c608:	b293      	uxth	r3, r2
 800c60a:	ebac 0303 	sub.w	r3, ip, r3
 800c60e:	0c12      	lsrs	r2, r2, #16
 800c610:	fa13 f38e 	uxtah	r3, r3, lr
 800c614:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c618:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c61c:	b29b      	uxth	r3, r3
 800c61e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c622:	45c1      	cmp	r9, r8
 800c624:	f840 3b04 	str.w	r3, [r0], #4
 800c628:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c62c:	d2e8      	bcs.n	800c600 <quorem+0xb0>
 800c62e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c632:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c636:	b922      	cbnz	r2, 800c642 <quorem+0xf2>
 800c638:	3b04      	subs	r3, #4
 800c63a:	429d      	cmp	r5, r3
 800c63c:	461a      	mov	r2, r3
 800c63e:	d30a      	bcc.n	800c656 <quorem+0x106>
 800c640:	613c      	str	r4, [r7, #16]
 800c642:	4630      	mov	r0, r6
 800c644:	b003      	add	sp, #12
 800c646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c64a:	6812      	ldr	r2, [r2, #0]
 800c64c:	3b04      	subs	r3, #4
 800c64e:	2a00      	cmp	r2, #0
 800c650:	d1cc      	bne.n	800c5ec <quorem+0x9c>
 800c652:	3c01      	subs	r4, #1
 800c654:	e7c7      	b.n	800c5e6 <quorem+0x96>
 800c656:	6812      	ldr	r2, [r2, #0]
 800c658:	3b04      	subs	r3, #4
 800c65a:	2a00      	cmp	r2, #0
 800c65c:	d1f0      	bne.n	800c640 <quorem+0xf0>
 800c65e:	3c01      	subs	r4, #1
 800c660:	e7eb      	b.n	800c63a <quorem+0xea>
 800c662:	2000      	movs	r0, #0
 800c664:	e7ee      	b.n	800c644 <quorem+0xf4>
	...

0800c668 <_dtoa_r>:
 800c668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c66c:	ed2d 8b04 	vpush	{d8-d9}
 800c670:	ec57 6b10 	vmov	r6, r7, d0
 800c674:	b093      	sub	sp, #76	; 0x4c
 800c676:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c678:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c67c:	9106      	str	r1, [sp, #24]
 800c67e:	ee10 aa10 	vmov	sl, s0
 800c682:	4604      	mov	r4, r0
 800c684:	9209      	str	r2, [sp, #36]	; 0x24
 800c686:	930c      	str	r3, [sp, #48]	; 0x30
 800c688:	46bb      	mov	fp, r7
 800c68a:	b975      	cbnz	r5, 800c6aa <_dtoa_r+0x42>
 800c68c:	2010      	movs	r0, #16
 800c68e:	f000 fed7 	bl	800d440 <malloc>
 800c692:	4602      	mov	r2, r0
 800c694:	6260      	str	r0, [r4, #36]	; 0x24
 800c696:	b920      	cbnz	r0, 800c6a2 <_dtoa_r+0x3a>
 800c698:	4ba7      	ldr	r3, [pc, #668]	; (800c938 <_dtoa_r+0x2d0>)
 800c69a:	21ea      	movs	r1, #234	; 0xea
 800c69c:	48a7      	ldr	r0, [pc, #668]	; (800c93c <_dtoa_r+0x2d4>)
 800c69e:	f001 ff2d 	bl	800e4fc <__assert_func>
 800c6a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c6a6:	6005      	str	r5, [r0, #0]
 800c6a8:	60c5      	str	r5, [r0, #12]
 800c6aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c6ac:	6819      	ldr	r1, [r3, #0]
 800c6ae:	b151      	cbz	r1, 800c6c6 <_dtoa_r+0x5e>
 800c6b0:	685a      	ldr	r2, [r3, #4]
 800c6b2:	604a      	str	r2, [r1, #4]
 800c6b4:	2301      	movs	r3, #1
 800c6b6:	4093      	lsls	r3, r2
 800c6b8:	608b      	str	r3, [r1, #8]
 800c6ba:	4620      	mov	r0, r4
 800c6bc:	f000 ff08 	bl	800d4d0 <_Bfree>
 800c6c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	601a      	str	r2, [r3, #0]
 800c6c6:	1e3b      	subs	r3, r7, #0
 800c6c8:	bfaa      	itet	ge
 800c6ca:	2300      	movge	r3, #0
 800c6cc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c6d0:	f8c8 3000 	strge.w	r3, [r8]
 800c6d4:	4b9a      	ldr	r3, [pc, #616]	; (800c940 <_dtoa_r+0x2d8>)
 800c6d6:	bfbc      	itt	lt
 800c6d8:	2201      	movlt	r2, #1
 800c6da:	f8c8 2000 	strlt.w	r2, [r8]
 800c6de:	ea33 030b 	bics.w	r3, r3, fp
 800c6e2:	d11b      	bne.n	800c71c <_dtoa_r+0xb4>
 800c6e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c6e6:	f242 730f 	movw	r3, #9999	; 0x270f
 800c6ea:	6013      	str	r3, [r2, #0]
 800c6ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c6f0:	4333      	orrs	r3, r6
 800c6f2:	f000 8592 	beq.w	800d21a <_dtoa_r+0xbb2>
 800c6f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c6f8:	b963      	cbnz	r3, 800c714 <_dtoa_r+0xac>
 800c6fa:	4b92      	ldr	r3, [pc, #584]	; (800c944 <_dtoa_r+0x2dc>)
 800c6fc:	e022      	b.n	800c744 <_dtoa_r+0xdc>
 800c6fe:	4b92      	ldr	r3, [pc, #584]	; (800c948 <_dtoa_r+0x2e0>)
 800c700:	9301      	str	r3, [sp, #4]
 800c702:	3308      	adds	r3, #8
 800c704:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c706:	6013      	str	r3, [r2, #0]
 800c708:	9801      	ldr	r0, [sp, #4]
 800c70a:	b013      	add	sp, #76	; 0x4c
 800c70c:	ecbd 8b04 	vpop	{d8-d9}
 800c710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c714:	4b8b      	ldr	r3, [pc, #556]	; (800c944 <_dtoa_r+0x2dc>)
 800c716:	9301      	str	r3, [sp, #4]
 800c718:	3303      	adds	r3, #3
 800c71a:	e7f3      	b.n	800c704 <_dtoa_r+0x9c>
 800c71c:	2200      	movs	r2, #0
 800c71e:	2300      	movs	r3, #0
 800c720:	4650      	mov	r0, sl
 800c722:	4659      	mov	r1, fp
 800c724:	f7f4 f9a8 	bl	8000a78 <__aeabi_dcmpeq>
 800c728:	ec4b ab19 	vmov	d9, sl, fp
 800c72c:	4680      	mov	r8, r0
 800c72e:	b158      	cbz	r0, 800c748 <_dtoa_r+0xe0>
 800c730:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c732:	2301      	movs	r3, #1
 800c734:	6013      	str	r3, [r2, #0]
 800c736:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c738:	2b00      	cmp	r3, #0
 800c73a:	f000 856b 	beq.w	800d214 <_dtoa_r+0xbac>
 800c73e:	4883      	ldr	r0, [pc, #524]	; (800c94c <_dtoa_r+0x2e4>)
 800c740:	6018      	str	r0, [r3, #0]
 800c742:	1e43      	subs	r3, r0, #1
 800c744:	9301      	str	r3, [sp, #4]
 800c746:	e7df      	b.n	800c708 <_dtoa_r+0xa0>
 800c748:	ec4b ab10 	vmov	d0, sl, fp
 800c74c:	aa10      	add	r2, sp, #64	; 0x40
 800c74e:	a911      	add	r1, sp, #68	; 0x44
 800c750:	4620      	mov	r0, r4
 800c752:	f001 f9a5 	bl	800daa0 <__d2b>
 800c756:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c75a:	ee08 0a10 	vmov	s16, r0
 800c75e:	2d00      	cmp	r5, #0
 800c760:	f000 8084 	beq.w	800c86c <_dtoa_r+0x204>
 800c764:	ee19 3a90 	vmov	r3, s19
 800c768:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c76c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c770:	4656      	mov	r6, sl
 800c772:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c776:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c77a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c77e:	4b74      	ldr	r3, [pc, #464]	; (800c950 <_dtoa_r+0x2e8>)
 800c780:	2200      	movs	r2, #0
 800c782:	4630      	mov	r0, r6
 800c784:	4639      	mov	r1, r7
 800c786:	f7f3 fd57 	bl	8000238 <__aeabi_dsub>
 800c78a:	a365      	add	r3, pc, #404	; (adr r3, 800c920 <_dtoa_r+0x2b8>)
 800c78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c790:	f7f3 ff0a 	bl	80005a8 <__aeabi_dmul>
 800c794:	a364      	add	r3, pc, #400	; (adr r3, 800c928 <_dtoa_r+0x2c0>)
 800c796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79a:	f7f3 fd4f 	bl	800023c <__adddf3>
 800c79e:	4606      	mov	r6, r0
 800c7a0:	4628      	mov	r0, r5
 800c7a2:	460f      	mov	r7, r1
 800c7a4:	f7f3 fe96 	bl	80004d4 <__aeabi_i2d>
 800c7a8:	a361      	add	r3, pc, #388	; (adr r3, 800c930 <_dtoa_r+0x2c8>)
 800c7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ae:	f7f3 fefb 	bl	80005a8 <__aeabi_dmul>
 800c7b2:	4602      	mov	r2, r0
 800c7b4:	460b      	mov	r3, r1
 800c7b6:	4630      	mov	r0, r6
 800c7b8:	4639      	mov	r1, r7
 800c7ba:	f7f3 fd3f 	bl	800023c <__adddf3>
 800c7be:	4606      	mov	r6, r0
 800c7c0:	460f      	mov	r7, r1
 800c7c2:	f7f4 f9a1 	bl	8000b08 <__aeabi_d2iz>
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	9000      	str	r0, [sp, #0]
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	4630      	mov	r0, r6
 800c7ce:	4639      	mov	r1, r7
 800c7d0:	f7f4 f95c 	bl	8000a8c <__aeabi_dcmplt>
 800c7d4:	b150      	cbz	r0, 800c7ec <_dtoa_r+0x184>
 800c7d6:	9800      	ldr	r0, [sp, #0]
 800c7d8:	f7f3 fe7c 	bl	80004d4 <__aeabi_i2d>
 800c7dc:	4632      	mov	r2, r6
 800c7de:	463b      	mov	r3, r7
 800c7e0:	f7f4 f94a 	bl	8000a78 <__aeabi_dcmpeq>
 800c7e4:	b910      	cbnz	r0, 800c7ec <_dtoa_r+0x184>
 800c7e6:	9b00      	ldr	r3, [sp, #0]
 800c7e8:	3b01      	subs	r3, #1
 800c7ea:	9300      	str	r3, [sp, #0]
 800c7ec:	9b00      	ldr	r3, [sp, #0]
 800c7ee:	2b16      	cmp	r3, #22
 800c7f0:	d85a      	bhi.n	800c8a8 <_dtoa_r+0x240>
 800c7f2:	9a00      	ldr	r2, [sp, #0]
 800c7f4:	4b57      	ldr	r3, [pc, #348]	; (800c954 <_dtoa_r+0x2ec>)
 800c7f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fe:	ec51 0b19 	vmov	r0, r1, d9
 800c802:	f7f4 f943 	bl	8000a8c <__aeabi_dcmplt>
 800c806:	2800      	cmp	r0, #0
 800c808:	d050      	beq.n	800c8ac <_dtoa_r+0x244>
 800c80a:	9b00      	ldr	r3, [sp, #0]
 800c80c:	3b01      	subs	r3, #1
 800c80e:	9300      	str	r3, [sp, #0]
 800c810:	2300      	movs	r3, #0
 800c812:	930b      	str	r3, [sp, #44]	; 0x2c
 800c814:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c816:	1b5d      	subs	r5, r3, r5
 800c818:	1e6b      	subs	r3, r5, #1
 800c81a:	9305      	str	r3, [sp, #20]
 800c81c:	bf45      	ittet	mi
 800c81e:	f1c5 0301 	rsbmi	r3, r5, #1
 800c822:	9304      	strmi	r3, [sp, #16]
 800c824:	2300      	movpl	r3, #0
 800c826:	2300      	movmi	r3, #0
 800c828:	bf4c      	ite	mi
 800c82a:	9305      	strmi	r3, [sp, #20]
 800c82c:	9304      	strpl	r3, [sp, #16]
 800c82e:	9b00      	ldr	r3, [sp, #0]
 800c830:	2b00      	cmp	r3, #0
 800c832:	db3d      	blt.n	800c8b0 <_dtoa_r+0x248>
 800c834:	9b05      	ldr	r3, [sp, #20]
 800c836:	9a00      	ldr	r2, [sp, #0]
 800c838:	920a      	str	r2, [sp, #40]	; 0x28
 800c83a:	4413      	add	r3, r2
 800c83c:	9305      	str	r3, [sp, #20]
 800c83e:	2300      	movs	r3, #0
 800c840:	9307      	str	r3, [sp, #28]
 800c842:	9b06      	ldr	r3, [sp, #24]
 800c844:	2b09      	cmp	r3, #9
 800c846:	f200 8089 	bhi.w	800c95c <_dtoa_r+0x2f4>
 800c84a:	2b05      	cmp	r3, #5
 800c84c:	bfc4      	itt	gt
 800c84e:	3b04      	subgt	r3, #4
 800c850:	9306      	strgt	r3, [sp, #24]
 800c852:	9b06      	ldr	r3, [sp, #24]
 800c854:	f1a3 0302 	sub.w	r3, r3, #2
 800c858:	bfcc      	ite	gt
 800c85a:	2500      	movgt	r5, #0
 800c85c:	2501      	movle	r5, #1
 800c85e:	2b03      	cmp	r3, #3
 800c860:	f200 8087 	bhi.w	800c972 <_dtoa_r+0x30a>
 800c864:	e8df f003 	tbb	[pc, r3]
 800c868:	59383a2d 	.word	0x59383a2d
 800c86c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c870:	441d      	add	r5, r3
 800c872:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c876:	2b20      	cmp	r3, #32
 800c878:	bfc1      	itttt	gt
 800c87a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c87e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c882:	fa0b f303 	lslgt.w	r3, fp, r3
 800c886:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c88a:	bfda      	itte	le
 800c88c:	f1c3 0320 	rsble	r3, r3, #32
 800c890:	fa06 f003 	lslle.w	r0, r6, r3
 800c894:	4318      	orrgt	r0, r3
 800c896:	f7f3 fe0d 	bl	80004b4 <__aeabi_ui2d>
 800c89a:	2301      	movs	r3, #1
 800c89c:	4606      	mov	r6, r0
 800c89e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c8a2:	3d01      	subs	r5, #1
 800c8a4:	930e      	str	r3, [sp, #56]	; 0x38
 800c8a6:	e76a      	b.n	800c77e <_dtoa_r+0x116>
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	e7b2      	b.n	800c812 <_dtoa_r+0x1aa>
 800c8ac:	900b      	str	r0, [sp, #44]	; 0x2c
 800c8ae:	e7b1      	b.n	800c814 <_dtoa_r+0x1ac>
 800c8b0:	9b04      	ldr	r3, [sp, #16]
 800c8b2:	9a00      	ldr	r2, [sp, #0]
 800c8b4:	1a9b      	subs	r3, r3, r2
 800c8b6:	9304      	str	r3, [sp, #16]
 800c8b8:	4253      	negs	r3, r2
 800c8ba:	9307      	str	r3, [sp, #28]
 800c8bc:	2300      	movs	r3, #0
 800c8be:	930a      	str	r3, [sp, #40]	; 0x28
 800c8c0:	e7bf      	b.n	800c842 <_dtoa_r+0x1da>
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	9308      	str	r3, [sp, #32]
 800c8c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	dc55      	bgt.n	800c978 <_dtoa_r+0x310>
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c8d2:	461a      	mov	r2, r3
 800c8d4:	9209      	str	r2, [sp, #36]	; 0x24
 800c8d6:	e00c      	b.n	800c8f2 <_dtoa_r+0x28a>
 800c8d8:	2301      	movs	r3, #1
 800c8da:	e7f3      	b.n	800c8c4 <_dtoa_r+0x25c>
 800c8dc:	2300      	movs	r3, #0
 800c8de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8e0:	9308      	str	r3, [sp, #32]
 800c8e2:	9b00      	ldr	r3, [sp, #0]
 800c8e4:	4413      	add	r3, r2
 800c8e6:	9302      	str	r3, [sp, #8]
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	2b01      	cmp	r3, #1
 800c8ec:	9303      	str	r3, [sp, #12]
 800c8ee:	bfb8      	it	lt
 800c8f0:	2301      	movlt	r3, #1
 800c8f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	6042      	str	r2, [r0, #4]
 800c8f8:	2204      	movs	r2, #4
 800c8fa:	f102 0614 	add.w	r6, r2, #20
 800c8fe:	429e      	cmp	r6, r3
 800c900:	6841      	ldr	r1, [r0, #4]
 800c902:	d93d      	bls.n	800c980 <_dtoa_r+0x318>
 800c904:	4620      	mov	r0, r4
 800c906:	f000 fda3 	bl	800d450 <_Balloc>
 800c90a:	9001      	str	r0, [sp, #4]
 800c90c:	2800      	cmp	r0, #0
 800c90e:	d13b      	bne.n	800c988 <_dtoa_r+0x320>
 800c910:	4b11      	ldr	r3, [pc, #68]	; (800c958 <_dtoa_r+0x2f0>)
 800c912:	4602      	mov	r2, r0
 800c914:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c918:	e6c0      	b.n	800c69c <_dtoa_r+0x34>
 800c91a:	2301      	movs	r3, #1
 800c91c:	e7df      	b.n	800c8de <_dtoa_r+0x276>
 800c91e:	bf00      	nop
 800c920:	636f4361 	.word	0x636f4361
 800c924:	3fd287a7 	.word	0x3fd287a7
 800c928:	8b60c8b3 	.word	0x8b60c8b3
 800c92c:	3fc68a28 	.word	0x3fc68a28
 800c930:	509f79fb 	.word	0x509f79fb
 800c934:	3fd34413 	.word	0x3fd34413
 800c938:	0800f5c5 	.word	0x0800f5c5
 800c93c:	0800f5dc 	.word	0x0800f5dc
 800c940:	7ff00000 	.word	0x7ff00000
 800c944:	0800f5c1 	.word	0x0800f5c1
 800c948:	0800f5b8 	.word	0x0800f5b8
 800c94c:	0800f595 	.word	0x0800f595
 800c950:	3ff80000 	.word	0x3ff80000
 800c954:	0800f730 	.word	0x0800f730
 800c958:	0800f637 	.word	0x0800f637
 800c95c:	2501      	movs	r5, #1
 800c95e:	2300      	movs	r3, #0
 800c960:	9306      	str	r3, [sp, #24]
 800c962:	9508      	str	r5, [sp, #32]
 800c964:	f04f 33ff 	mov.w	r3, #4294967295
 800c968:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c96c:	2200      	movs	r2, #0
 800c96e:	2312      	movs	r3, #18
 800c970:	e7b0      	b.n	800c8d4 <_dtoa_r+0x26c>
 800c972:	2301      	movs	r3, #1
 800c974:	9308      	str	r3, [sp, #32]
 800c976:	e7f5      	b.n	800c964 <_dtoa_r+0x2fc>
 800c978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c97a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c97e:	e7b8      	b.n	800c8f2 <_dtoa_r+0x28a>
 800c980:	3101      	adds	r1, #1
 800c982:	6041      	str	r1, [r0, #4]
 800c984:	0052      	lsls	r2, r2, #1
 800c986:	e7b8      	b.n	800c8fa <_dtoa_r+0x292>
 800c988:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c98a:	9a01      	ldr	r2, [sp, #4]
 800c98c:	601a      	str	r2, [r3, #0]
 800c98e:	9b03      	ldr	r3, [sp, #12]
 800c990:	2b0e      	cmp	r3, #14
 800c992:	f200 809d 	bhi.w	800cad0 <_dtoa_r+0x468>
 800c996:	2d00      	cmp	r5, #0
 800c998:	f000 809a 	beq.w	800cad0 <_dtoa_r+0x468>
 800c99c:	9b00      	ldr	r3, [sp, #0]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	dd32      	ble.n	800ca08 <_dtoa_r+0x3a0>
 800c9a2:	4ab7      	ldr	r2, [pc, #732]	; (800cc80 <_dtoa_r+0x618>)
 800c9a4:	f003 030f 	and.w	r3, r3, #15
 800c9a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c9ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c9b0:	9b00      	ldr	r3, [sp, #0]
 800c9b2:	05d8      	lsls	r0, r3, #23
 800c9b4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c9b8:	d516      	bpl.n	800c9e8 <_dtoa_r+0x380>
 800c9ba:	4bb2      	ldr	r3, [pc, #712]	; (800cc84 <_dtoa_r+0x61c>)
 800c9bc:	ec51 0b19 	vmov	r0, r1, d9
 800c9c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c9c4:	f7f3 ff1a 	bl	80007fc <__aeabi_ddiv>
 800c9c8:	f007 070f 	and.w	r7, r7, #15
 800c9cc:	4682      	mov	sl, r0
 800c9ce:	468b      	mov	fp, r1
 800c9d0:	2503      	movs	r5, #3
 800c9d2:	4eac      	ldr	r6, [pc, #688]	; (800cc84 <_dtoa_r+0x61c>)
 800c9d4:	b957      	cbnz	r7, 800c9ec <_dtoa_r+0x384>
 800c9d6:	4642      	mov	r2, r8
 800c9d8:	464b      	mov	r3, r9
 800c9da:	4650      	mov	r0, sl
 800c9dc:	4659      	mov	r1, fp
 800c9de:	f7f3 ff0d 	bl	80007fc <__aeabi_ddiv>
 800c9e2:	4682      	mov	sl, r0
 800c9e4:	468b      	mov	fp, r1
 800c9e6:	e028      	b.n	800ca3a <_dtoa_r+0x3d2>
 800c9e8:	2502      	movs	r5, #2
 800c9ea:	e7f2      	b.n	800c9d2 <_dtoa_r+0x36a>
 800c9ec:	07f9      	lsls	r1, r7, #31
 800c9ee:	d508      	bpl.n	800ca02 <_dtoa_r+0x39a>
 800c9f0:	4640      	mov	r0, r8
 800c9f2:	4649      	mov	r1, r9
 800c9f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c9f8:	f7f3 fdd6 	bl	80005a8 <__aeabi_dmul>
 800c9fc:	3501      	adds	r5, #1
 800c9fe:	4680      	mov	r8, r0
 800ca00:	4689      	mov	r9, r1
 800ca02:	107f      	asrs	r7, r7, #1
 800ca04:	3608      	adds	r6, #8
 800ca06:	e7e5      	b.n	800c9d4 <_dtoa_r+0x36c>
 800ca08:	f000 809b 	beq.w	800cb42 <_dtoa_r+0x4da>
 800ca0c:	9b00      	ldr	r3, [sp, #0]
 800ca0e:	4f9d      	ldr	r7, [pc, #628]	; (800cc84 <_dtoa_r+0x61c>)
 800ca10:	425e      	negs	r6, r3
 800ca12:	4b9b      	ldr	r3, [pc, #620]	; (800cc80 <_dtoa_r+0x618>)
 800ca14:	f006 020f 	and.w	r2, r6, #15
 800ca18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca20:	ec51 0b19 	vmov	r0, r1, d9
 800ca24:	f7f3 fdc0 	bl	80005a8 <__aeabi_dmul>
 800ca28:	1136      	asrs	r6, r6, #4
 800ca2a:	4682      	mov	sl, r0
 800ca2c:	468b      	mov	fp, r1
 800ca2e:	2300      	movs	r3, #0
 800ca30:	2502      	movs	r5, #2
 800ca32:	2e00      	cmp	r6, #0
 800ca34:	d17a      	bne.n	800cb2c <_dtoa_r+0x4c4>
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d1d3      	bne.n	800c9e2 <_dtoa_r+0x37a>
 800ca3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	f000 8082 	beq.w	800cb46 <_dtoa_r+0x4de>
 800ca42:	4b91      	ldr	r3, [pc, #580]	; (800cc88 <_dtoa_r+0x620>)
 800ca44:	2200      	movs	r2, #0
 800ca46:	4650      	mov	r0, sl
 800ca48:	4659      	mov	r1, fp
 800ca4a:	f7f4 f81f 	bl	8000a8c <__aeabi_dcmplt>
 800ca4e:	2800      	cmp	r0, #0
 800ca50:	d079      	beq.n	800cb46 <_dtoa_r+0x4de>
 800ca52:	9b03      	ldr	r3, [sp, #12]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d076      	beq.n	800cb46 <_dtoa_r+0x4de>
 800ca58:	9b02      	ldr	r3, [sp, #8]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	dd36      	ble.n	800cacc <_dtoa_r+0x464>
 800ca5e:	9b00      	ldr	r3, [sp, #0]
 800ca60:	4650      	mov	r0, sl
 800ca62:	4659      	mov	r1, fp
 800ca64:	1e5f      	subs	r7, r3, #1
 800ca66:	2200      	movs	r2, #0
 800ca68:	4b88      	ldr	r3, [pc, #544]	; (800cc8c <_dtoa_r+0x624>)
 800ca6a:	f7f3 fd9d 	bl	80005a8 <__aeabi_dmul>
 800ca6e:	9e02      	ldr	r6, [sp, #8]
 800ca70:	4682      	mov	sl, r0
 800ca72:	468b      	mov	fp, r1
 800ca74:	3501      	adds	r5, #1
 800ca76:	4628      	mov	r0, r5
 800ca78:	f7f3 fd2c 	bl	80004d4 <__aeabi_i2d>
 800ca7c:	4652      	mov	r2, sl
 800ca7e:	465b      	mov	r3, fp
 800ca80:	f7f3 fd92 	bl	80005a8 <__aeabi_dmul>
 800ca84:	4b82      	ldr	r3, [pc, #520]	; (800cc90 <_dtoa_r+0x628>)
 800ca86:	2200      	movs	r2, #0
 800ca88:	f7f3 fbd8 	bl	800023c <__adddf3>
 800ca8c:	46d0      	mov	r8, sl
 800ca8e:	46d9      	mov	r9, fp
 800ca90:	4682      	mov	sl, r0
 800ca92:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ca96:	2e00      	cmp	r6, #0
 800ca98:	d158      	bne.n	800cb4c <_dtoa_r+0x4e4>
 800ca9a:	4b7e      	ldr	r3, [pc, #504]	; (800cc94 <_dtoa_r+0x62c>)
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	4640      	mov	r0, r8
 800caa0:	4649      	mov	r1, r9
 800caa2:	f7f3 fbc9 	bl	8000238 <__aeabi_dsub>
 800caa6:	4652      	mov	r2, sl
 800caa8:	465b      	mov	r3, fp
 800caaa:	4680      	mov	r8, r0
 800caac:	4689      	mov	r9, r1
 800caae:	f7f4 f80b 	bl	8000ac8 <__aeabi_dcmpgt>
 800cab2:	2800      	cmp	r0, #0
 800cab4:	f040 8295 	bne.w	800cfe2 <_dtoa_r+0x97a>
 800cab8:	4652      	mov	r2, sl
 800caba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cabe:	4640      	mov	r0, r8
 800cac0:	4649      	mov	r1, r9
 800cac2:	f7f3 ffe3 	bl	8000a8c <__aeabi_dcmplt>
 800cac6:	2800      	cmp	r0, #0
 800cac8:	f040 8289 	bne.w	800cfde <_dtoa_r+0x976>
 800cacc:	ec5b ab19 	vmov	sl, fp, d9
 800cad0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	f2c0 8148 	blt.w	800cd68 <_dtoa_r+0x700>
 800cad8:	9a00      	ldr	r2, [sp, #0]
 800cada:	2a0e      	cmp	r2, #14
 800cadc:	f300 8144 	bgt.w	800cd68 <_dtoa_r+0x700>
 800cae0:	4b67      	ldr	r3, [pc, #412]	; (800cc80 <_dtoa_r+0x618>)
 800cae2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cae6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800caea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800caec:	2b00      	cmp	r3, #0
 800caee:	f280 80d5 	bge.w	800cc9c <_dtoa_r+0x634>
 800caf2:	9b03      	ldr	r3, [sp, #12]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	f300 80d1 	bgt.w	800cc9c <_dtoa_r+0x634>
 800cafa:	f040 826f 	bne.w	800cfdc <_dtoa_r+0x974>
 800cafe:	4b65      	ldr	r3, [pc, #404]	; (800cc94 <_dtoa_r+0x62c>)
 800cb00:	2200      	movs	r2, #0
 800cb02:	4640      	mov	r0, r8
 800cb04:	4649      	mov	r1, r9
 800cb06:	f7f3 fd4f 	bl	80005a8 <__aeabi_dmul>
 800cb0a:	4652      	mov	r2, sl
 800cb0c:	465b      	mov	r3, fp
 800cb0e:	f7f3 ffd1 	bl	8000ab4 <__aeabi_dcmpge>
 800cb12:	9e03      	ldr	r6, [sp, #12]
 800cb14:	4637      	mov	r7, r6
 800cb16:	2800      	cmp	r0, #0
 800cb18:	f040 8245 	bne.w	800cfa6 <_dtoa_r+0x93e>
 800cb1c:	9d01      	ldr	r5, [sp, #4]
 800cb1e:	2331      	movs	r3, #49	; 0x31
 800cb20:	f805 3b01 	strb.w	r3, [r5], #1
 800cb24:	9b00      	ldr	r3, [sp, #0]
 800cb26:	3301      	adds	r3, #1
 800cb28:	9300      	str	r3, [sp, #0]
 800cb2a:	e240      	b.n	800cfae <_dtoa_r+0x946>
 800cb2c:	07f2      	lsls	r2, r6, #31
 800cb2e:	d505      	bpl.n	800cb3c <_dtoa_r+0x4d4>
 800cb30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb34:	f7f3 fd38 	bl	80005a8 <__aeabi_dmul>
 800cb38:	3501      	adds	r5, #1
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	1076      	asrs	r6, r6, #1
 800cb3e:	3708      	adds	r7, #8
 800cb40:	e777      	b.n	800ca32 <_dtoa_r+0x3ca>
 800cb42:	2502      	movs	r5, #2
 800cb44:	e779      	b.n	800ca3a <_dtoa_r+0x3d2>
 800cb46:	9f00      	ldr	r7, [sp, #0]
 800cb48:	9e03      	ldr	r6, [sp, #12]
 800cb4a:	e794      	b.n	800ca76 <_dtoa_r+0x40e>
 800cb4c:	9901      	ldr	r1, [sp, #4]
 800cb4e:	4b4c      	ldr	r3, [pc, #304]	; (800cc80 <_dtoa_r+0x618>)
 800cb50:	4431      	add	r1, r6
 800cb52:	910d      	str	r1, [sp, #52]	; 0x34
 800cb54:	9908      	ldr	r1, [sp, #32]
 800cb56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cb5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cb5e:	2900      	cmp	r1, #0
 800cb60:	d043      	beq.n	800cbea <_dtoa_r+0x582>
 800cb62:	494d      	ldr	r1, [pc, #308]	; (800cc98 <_dtoa_r+0x630>)
 800cb64:	2000      	movs	r0, #0
 800cb66:	f7f3 fe49 	bl	80007fc <__aeabi_ddiv>
 800cb6a:	4652      	mov	r2, sl
 800cb6c:	465b      	mov	r3, fp
 800cb6e:	f7f3 fb63 	bl	8000238 <__aeabi_dsub>
 800cb72:	9d01      	ldr	r5, [sp, #4]
 800cb74:	4682      	mov	sl, r0
 800cb76:	468b      	mov	fp, r1
 800cb78:	4649      	mov	r1, r9
 800cb7a:	4640      	mov	r0, r8
 800cb7c:	f7f3 ffc4 	bl	8000b08 <__aeabi_d2iz>
 800cb80:	4606      	mov	r6, r0
 800cb82:	f7f3 fca7 	bl	80004d4 <__aeabi_i2d>
 800cb86:	4602      	mov	r2, r0
 800cb88:	460b      	mov	r3, r1
 800cb8a:	4640      	mov	r0, r8
 800cb8c:	4649      	mov	r1, r9
 800cb8e:	f7f3 fb53 	bl	8000238 <__aeabi_dsub>
 800cb92:	3630      	adds	r6, #48	; 0x30
 800cb94:	f805 6b01 	strb.w	r6, [r5], #1
 800cb98:	4652      	mov	r2, sl
 800cb9a:	465b      	mov	r3, fp
 800cb9c:	4680      	mov	r8, r0
 800cb9e:	4689      	mov	r9, r1
 800cba0:	f7f3 ff74 	bl	8000a8c <__aeabi_dcmplt>
 800cba4:	2800      	cmp	r0, #0
 800cba6:	d163      	bne.n	800cc70 <_dtoa_r+0x608>
 800cba8:	4642      	mov	r2, r8
 800cbaa:	464b      	mov	r3, r9
 800cbac:	4936      	ldr	r1, [pc, #216]	; (800cc88 <_dtoa_r+0x620>)
 800cbae:	2000      	movs	r0, #0
 800cbb0:	f7f3 fb42 	bl	8000238 <__aeabi_dsub>
 800cbb4:	4652      	mov	r2, sl
 800cbb6:	465b      	mov	r3, fp
 800cbb8:	f7f3 ff68 	bl	8000a8c <__aeabi_dcmplt>
 800cbbc:	2800      	cmp	r0, #0
 800cbbe:	f040 80b5 	bne.w	800cd2c <_dtoa_r+0x6c4>
 800cbc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cbc4:	429d      	cmp	r5, r3
 800cbc6:	d081      	beq.n	800cacc <_dtoa_r+0x464>
 800cbc8:	4b30      	ldr	r3, [pc, #192]	; (800cc8c <_dtoa_r+0x624>)
 800cbca:	2200      	movs	r2, #0
 800cbcc:	4650      	mov	r0, sl
 800cbce:	4659      	mov	r1, fp
 800cbd0:	f7f3 fcea 	bl	80005a8 <__aeabi_dmul>
 800cbd4:	4b2d      	ldr	r3, [pc, #180]	; (800cc8c <_dtoa_r+0x624>)
 800cbd6:	4682      	mov	sl, r0
 800cbd8:	468b      	mov	fp, r1
 800cbda:	4640      	mov	r0, r8
 800cbdc:	4649      	mov	r1, r9
 800cbde:	2200      	movs	r2, #0
 800cbe0:	f7f3 fce2 	bl	80005a8 <__aeabi_dmul>
 800cbe4:	4680      	mov	r8, r0
 800cbe6:	4689      	mov	r9, r1
 800cbe8:	e7c6      	b.n	800cb78 <_dtoa_r+0x510>
 800cbea:	4650      	mov	r0, sl
 800cbec:	4659      	mov	r1, fp
 800cbee:	f7f3 fcdb 	bl	80005a8 <__aeabi_dmul>
 800cbf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cbf4:	9d01      	ldr	r5, [sp, #4]
 800cbf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800cbf8:	4682      	mov	sl, r0
 800cbfa:	468b      	mov	fp, r1
 800cbfc:	4649      	mov	r1, r9
 800cbfe:	4640      	mov	r0, r8
 800cc00:	f7f3 ff82 	bl	8000b08 <__aeabi_d2iz>
 800cc04:	4606      	mov	r6, r0
 800cc06:	f7f3 fc65 	bl	80004d4 <__aeabi_i2d>
 800cc0a:	3630      	adds	r6, #48	; 0x30
 800cc0c:	4602      	mov	r2, r0
 800cc0e:	460b      	mov	r3, r1
 800cc10:	4640      	mov	r0, r8
 800cc12:	4649      	mov	r1, r9
 800cc14:	f7f3 fb10 	bl	8000238 <__aeabi_dsub>
 800cc18:	f805 6b01 	strb.w	r6, [r5], #1
 800cc1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc1e:	429d      	cmp	r5, r3
 800cc20:	4680      	mov	r8, r0
 800cc22:	4689      	mov	r9, r1
 800cc24:	f04f 0200 	mov.w	r2, #0
 800cc28:	d124      	bne.n	800cc74 <_dtoa_r+0x60c>
 800cc2a:	4b1b      	ldr	r3, [pc, #108]	; (800cc98 <_dtoa_r+0x630>)
 800cc2c:	4650      	mov	r0, sl
 800cc2e:	4659      	mov	r1, fp
 800cc30:	f7f3 fb04 	bl	800023c <__adddf3>
 800cc34:	4602      	mov	r2, r0
 800cc36:	460b      	mov	r3, r1
 800cc38:	4640      	mov	r0, r8
 800cc3a:	4649      	mov	r1, r9
 800cc3c:	f7f3 ff44 	bl	8000ac8 <__aeabi_dcmpgt>
 800cc40:	2800      	cmp	r0, #0
 800cc42:	d173      	bne.n	800cd2c <_dtoa_r+0x6c4>
 800cc44:	4652      	mov	r2, sl
 800cc46:	465b      	mov	r3, fp
 800cc48:	4913      	ldr	r1, [pc, #76]	; (800cc98 <_dtoa_r+0x630>)
 800cc4a:	2000      	movs	r0, #0
 800cc4c:	f7f3 faf4 	bl	8000238 <__aeabi_dsub>
 800cc50:	4602      	mov	r2, r0
 800cc52:	460b      	mov	r3, r1
 800cc54:	4640      	mov	r0, r8
 800cc56:	4649      	mov	r1, r9
 800cc58:	f7f3 ff18 	bl	8000a8c <__aeabi_dcmplt>
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	f43f af35 	beq.w	800cacc <_dtoa_r+0x464>
 800cc62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800cc64:	1e6b      	subs	r3, r5, #1
 800cc66:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc68:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cc6c:	2b30      	cmp	r3, #48	; 0x30
 800cc6e:	d0f8      	beq.n	800cc62 <_dtoa_r+0x5fa>
 800cc70:	9700      	str	r7, [sp, #0]
 800cc72:	e049      	b.n	800cd08 <_dtoa_r+0x6a0>
 800cc74:	4b05      	ldr	r3, [pc, #20]	; (800cc8c <_dtoa_r+0x624>)
 800cc76:	f7f3 fc97 	bl	80005a8 <__aeabi_dmul>
 800cc7a:	4680      	mov	r8, r0
 800cc7c:	4689      	mov	r9, r1
 800cc7e:	e7bd      	b.n	800cbfc <_dtoa_r+0x594>
 800cc80:	0800f730 	.word	0x0800f730
 800cc84:	0800f708 	.word	0x0800f708
 800cc88:	3ff00000 	.word	0x3ff00000
 800cc8c:	40240000 	.word	0x40240000
 800cc90:	401c0000 	.word	0x401c0000
 800cc94:	40140000 	.word	0x40140000
 800cc98:	3fe00000 	.word	0x3fe00000
 800cc9c:	9d01      	ldr	r5, [sp, #4]
 800cc9e:	4656      	mov	r6, sl
 800cca0:	465f      	mov	r7, fp
 800cca2:	4642      	mov	r2, r8
 800cca4:	464b      	mov	r3, r9
 800cca6:	4630      	mov	r0, r6
 800cca8:	4639      	mov	r1, r7
 800ccaa:	f7f3 fda7 	bl	80007fc <__aeabi_ddiv>
 800ccae:	f7f3 ff2b 	bl	8000b08 <__aeabi_d2iz>
 800ccb2:	4682      	mov	sl, r0
 800ccb4:	f7f3 fc0e 	bl	80004d4 <__aeabi_i2d>
 800ccb8:	4642      	mov	r2, r8
 800ccba:	464b      	mov	r3, r9
 800ccbc:	f7f3 fc74 	bl	80005a8 <__aeabi_dmul>
 800ccc0:	4602      	mov	r2, r0
 800ccc2:	460b      	mov	r3, r1
 800ccc4:	4630      	mov	r0, r6
 800ccc6:	4639      	mov	r1, r7
 800ccc8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800cccc:	f7f3 fab4 	bl	8000238 <__aeabi_dsub>
 800ccd0:	f805 6b01 	strb.w	r6, [r5], #1
 800ccd4:	9e01      	ldr	r6, [sp, #4]
 800ccd6:	9f03      	ldr	r7, [sp, #12]
 800ccd8:	1bae      	subs	r6, r5, r6
 800ccda:	42b7      	cmp	r7, r6
 800ccdc:	4602      	mov	r2, r0
 800ccde:	460b      	mov	r3, r1
 800cce0:	d135      	bne.n	800cd4e <_dtoa_r+0x6e6>
 800cce2:	f7f3 faab 	bl	800023c <__adddf3>
 800cce6:	4642      	mov	r2, r8
 800cce8:	464b      	mov	r3, r9
 800ccea:	4606      	mov	r6, r0
 800ccec:	460f      	mov	r7, r1
 800ccee:	f7f3 feeb 	bl	8000ac8 <__aeabi_dcmpgt>
 800ccf2:	b9d0      	cbnz	r0, 800cd2a <_dtoa_r+0x6c2>
 800ccf4:	4642      	mov	r2, r8
 800ccf6:	464b      	mov	r3, r9
 800ccf8:	4630      	mov	r0, r6
 800ccfa:	4639      	mov	r1, r7
 800ccfc:	f7f3 febc 	bl	8000a78 <__aeabi_dcmpeq>
 800cd00:	b110      	cbz	r0, 800cd08 <_dtoa_r+0x6a0>
 800cd02:	f01a 0f01 	tst.w	sl, #1
 800cd06:	d110      	bne.n	800cd2a <_dtoa_r+0x6c2>
 800cd08:	4620      	mov	r0, r4
 800cd0a:	ee18 1a10 	vmov	r1, s16
 800cd0e:	f000 fbdf 	bl	800d4d0 <_Bfree>
 800cd12:	2300      	movs	r3, #0
 800cd14:	9800      	ldr	r0, [sp, #0]
 800cd16:	702b      	strb	r3, [r5, #0]
 800cd18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cd1a:	3001      	adds	r0, #1
 800cd1c:	6018      	str	r0, [r3, #0]
 800cd1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	f43f acf1 	beq.w	800c708 <_dtoa_r+0xa0>
 800cd26:	601d      	str	r5, [r3, #0]
 800cd28:	e4ee      	b.n	800c708 <_dtoa_r+0xa0>
 800cd2a:	9f00      	ldr	r7, [sp, #0]
 800cd2c:	462b      	mov	r3, r5
 800cd2e:	461d      	mov	r5, r3
 800cd30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd34:	2a39      	cmp	r2, #57	; 0x39
 800cd36:	d106      	bne.n	800cd46 <_dtoa_r+0x6de>
 800cd38:	9a01      	ldr	r2, [sp, #4]
 800cd3a:	429a      	cmp	r2, r3
 800cd3c:	d1f7      	bne.n	800cd2e <_dtoa_r+0x6c6>
 800cd3e:	9901      	ldr	r1, [sp, #4]
 800cd40:	2230      	movs	r2, #48	; 0x30
 800cd42:	3701      	adds	r7, #1
 800cd44:	700a      	strb	r2, [r1, #0]
 800cd46:	781a      	ldrb	r2, [r3, #0]
 800cd48:	3201      	adds	r2, #1
 800cd4a:	701a      	strb	r2, [r3, #0]
 800cd4c:	e790      	b.n	800cc70 <_dtoa_r+0x608>
 800cd4e:	4ba6      	ldr	r3, [pc, #664]	; (800cfe8 <_dtoa_r+0x980>)
 800cd50:	2200      	movs	r2, #0
 800cd52:	f7f3 fc29 	bl	80005a8 <__aeabi_dmul>
 800cd56:	2200      	movs	r2, #0
 800cd58:	2300      	movs	r3, #0
 800cd5a:	4606      	mov	r6, r0
 800cd5c:	460f      	mov	r7, r1
 800cd5e:	f7f3 fe8b 	bl	8000a78 <__aeabi_dcmpeq>
 800cd62:	2800      	cmp	r0, #0
 800cd64:	d09d      	beq.n	800cca2 <_dtoa_r+0x63a>
 800cd66:	e7cf      	b.n	800cd08 <_dtoa_r+0x6a0>
 800cd68:	9a08      	ldr	r2, [sp, #32]
 800cd6a:	2a00      	cmp	r2, #0
 800cd6c:	f000 80d7 	beq.w	800cf1e <_dtoa_r+0x8b6>
 800cd70:	9a06      	ldr	r2, [sp, #24]
 800cd72:	2a01      	cmp	r2, #1
 800cd74:	f300 80ba 	bgt.w	800ceec <_dtoa_r+0x884>
 800cd78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cd7a:	2a00      	cmp	r2, #0
 800cd7c:	f000 80b2 	beq.w	800cee4 <_dtoa_r+0x87c>
 800cd80:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cd84:	9e07      	ldr	r6, [sp, #28]
 800cd86:	9d04      	ldr	r5, [sp, #16]
 800cd88:	9a04      	ldr	r2, [sp, #16]
 800cd8a:	441a      	add	r2, r3
 800cd8c:	9204      	str	r2, [sp, #16]
 800cd8e:	9a05      	ldr	r2, [sp, #20]
 800cd90:	2101      	movs	r1, #1
 800cd92:	441a      	add	r2, r3
 800cd94:	4620      	mov	r0, r4
 800cd96:	9205      	str	r2, [sp, #20]
 800cd98:	f000 fc52 	bl	800d640 <__i2b>
 800cd9c:	4607      	mov	r7, r0
 800cd9e:	2d00      	cmp	r5, #0
 800cda0:	dd0c      	ble.n	800cdbc <_dtoa_r+0x754>
 800cda2:	9b05      	ldr	r3, [sp, #20]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	dd09      	ble.n	800cdbc <_dtoa_r+0x754>
 800cda8:	42ab      	cmp	r3, r5
 800cdaa:	9a04      	ldr	r2, [sp, #16]
 800cdac:	bfa8      	it	ge
 800cdae:	462b      	movge	r3, r5
 800cdb0:	1ad2      	subs	r2, r2, r3
 800cdb2:	9204      	str	r2, [sp, #16]
 800cdb4:	9a05      	ldr	r2, [sp, #20]
 800cdb6:	1aed      	subs	r5, r5, r3
 800cdb8:	1ad3      	subs	r3, r2, r3
 800cdba:	9305      	str	r3, [sp, #20]
 800cdbc:	9b07      	ldr	r3, [sp, #28]
 800cdbe:	b31b      	cbz	r3, 800ce08 <_dtoa_r+0x7a0>
 800cdc0:	9b08      	ldr	r3, [sp, #32]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	f000 80af 	beq.w	800cf26 <_dtoa_r+0x8be>
 800cdc8:	2e00      	cmp	r6, #0
 800cdca:	dd13      	ble.n	800cdf4 <_dtoa_r+0x78c>
 800cdcc:	4639      	mov	r1, r7
 800cdce:	4632      	mov	r2, r6
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f000 fcf5 	bl	800d7c0 <__pow5mult>
 800cdd6:	ee18 2a10 	vmov	r2, s16
 800cdda:	4601      	mov	r1, r0
 800cddc:	4607      	mov	r7, r0
 800cdde:	4620      	mov	r0, r4
 800cde0:	f000 fc44 	bl	800d66c <__multiply>
 800cde4:	ee18 1a10 	vmov	r1, s16
 800cde8:	4680      	mov	r8, r0
 800cdea:	4620      	mov	r0, r4
 800cdec:	f000 fb70 	bl	800d4d0 <_Bfree>
 800cdf0:	ee08 8a10 	vmov	s16, r8
 800cdf4:	9b07      	ldr	r3, [sp, #28]
 800cdf6:	1b9a      	subs	r2, r3, r6
 800cdf8:	d006      	beq.n	800ce08 <_dtoa_r+0x7a0>
 800cdfa:	ee18 1a10 	vmov	r1, s16
 800cdfe:	4620      	mov	r0, r4
 800ce00:	f000 fcde 	bl	800d7c0 <__pow5mult>
 800ce04:	ee08 0a10 	vmov	s16, r0
 800ce08:	2101      	movs	r1, #1
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	f000 fc18 	bl	800d640 <__i2b>
 800ce10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	4606      	mov	r6, r0
 800ce16:	f340 8088 	ble.w	800cf2a <_dtoa_r+0x8c2>
 800ce1a:	461a      	mov	r2, r3
 800ce1c:	4601      	mov	r1, r0
 800ce1e:	4620      	mov	r0, r4
 800ce20:	f000 fcce 	bl	800d7c0 <__pow5mult>
 800ce24:	9b06      	ldr	r3, [sp, #24]
 800ce26:	2b01      	cmp	r3, #1
 800ce28:	4606      	mov	r6, r0
 800ce2a:	f340 8081 	ble.w	800cf30 <_dtoa_r+0x8c8>
 800ce2e:	f04f 0800 	mov.w	r8, #0
 800ce32:	6933      	ldr	r3, [r6, #16]
 800ce34:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ce38:	6918      	ldr	r0, [r3, #16]
 800ce3a:	f000 fbb1 	bl	800d5a0 <__hi0bits>
 800ce3e:	f1c0 0020 	rsb	r0, r0, #32
 800ce42:	9b05      	ldr	r3, [sp, #20]
 800ce44:	4418      	add	r0, r3
 800ce46:	f010 001f 	ands.w	r0, r0, #31
 800ce4a:	f000 8092 	beq.w	800cf72 <_dtoa_r+0x90a>
 800ce4e:	f1c0 0320 	rsb	r3, r0, #32
 800ce52:	2b04      	cmp	r3, #4
 800ce54:	f340 808a 	ble.w	800cf6c <_dtoa_r+0x904>
 800ce58:	f1c0 001c 	rsb	r0, r0, #28
 800ce5c:	9b04      	ldr	r3, [sp, #16]
 800ce5e:	4403      	add	r3, r0
 800ce60:	9304      	str	r3, [sp, #16]
 800ce62:	9b05      	ldr	r3, [sp, #20]
 800ce64:	4403      	add	r3, r0
 800ce66:	4405      	add	r5, r0
 800ce68:	9305      	str	r3, [sp, #20]
 800ce6a:	9b04      	ldr	r3, [sp, #16]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	dd07      	ble.n	800ce80 <_dtoa_r+0x818>
 800ce70:	ee18 1a10 	vmov	r1, s16
 800ce74:	461a      	mov	r2, r3
 800ce76:	4620      	mov	r0, r4
 800ce78:	f000 fcfc 	bl	800d874 <__lshift>
 800ce7c:	ee08 0a10 	vmov	s16, r0
 800ce80:	9b05      	ldr	r3, [sp, #20]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	dd05      	ble.n	800ce92 <_dtoa_r+0x82a>
 800ce86:	4631      	mov	r1, r6
 800ce88:	461a      	mov	r2, r3
 800ce8a:	4620      	mov	r0, r4
 800ce8c:	f000 fcf2 	bl	800d874 <__lshift>
 800ce90:	4606      	mov	r6, r0
 800ce92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d06e      	beq.n	800cf76 <_dtoa_r+0x90e>
 800ce98:	ee18 0a10 	vmov	r0, s16
 800ce9c:	4631      	mov	r1, r6
 800ce9e:	f000 fd59 	bl	800d954 <__mcmp>
 800cea2:	2800      	cmp	r0, #0
 800cea4:	da67      	bge.n	800cf76 <_dtoa_r+0x90e>
 800cea6:	9b00      	ldr	r3, [sp, #0]
 800cea8:	3b01      	subs	r3, #1
 800ceaa:	ee18 1a10 	vmov	r1, s16
 800ceae:	9300      	str	r3, [sp, #0]
 800ceb0:	220a      	movs	r2, #10
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	4620      	mov	r0, r4
 800ceb6:	f000 fb2d 	bl	800d514 <__multadd>
 800ceba:	9b08      	ldr	r3, [sp, #32]
 800cebc:	ee08 0a10 	vmov	s16, r0
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	f000 81b1 	beq.w	800d228 <_dtoa_r+0xbc0>
 800cec6:	2300      	movs	r3, #0
 800cec8:	4639      	mov	r1, r7
 800ceca:	220a      	movs	r2, #10
 800cecc:	4620      	mov	r0, r4
 800cece:	f000 fb21 	bl	800d514 <__multadd>
 800ced2:	9b02      	ldr	r3, [sp, #8]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	4607      	mov	r7, r0
 800ced8:	f300 808e 	bgt.w	800cff8 <_dtoa_r+0x990>
 800cedc:	9b06      	ldr	r3, [sp, #24]
 800cede:	2b02      	cmp	r3, #2
 800cee0:	dc51      	bgt.n	800cf86 <_dtoa_r+0x91e>
 800cee2:	e089      	b.n	800cff8 <_dtoa_r+0x990>
 800cee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cee6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ceea:	e74b      	b.n	800cd84 <_dtoa_r+0x71c>
 800ceec:	9b03      	ldr	r3, [sp, #12]
 800ceee:	1e5e      	subs	r6, r3, #1
 800cef0:	9b07      	ldr	r3, [sp, #28]
 800cef2:	42b3      	cmp	r3, r6
 800cef4:	bfbf      	itttt	lt
 800cef6:	9b07      	ldrlt	r3, [sp, #28]
 800cef8:	9607      	strlt	r6, [sp, #28]
 800cefa:	1af2      	sublt	r2, r6, r3
 800cefc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800cefe:	bfb6      	itet	lt
 800cf00:	189b      	addlt	r3, r3, r2
 800cf02:	1b9e      	subge	r6, r3, r6
 800cf04:	930a      	strlt	r3, [sp, #40]	; 0x28
 800cf06:	9b03      	ldr	r3, [sp, #12]
 800cf08:	bfb8      	it	lt
 800cf0a:	2600      	movlt	r6, #0
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	bfb7      	itett	lt
 800cf10:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800cf14:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800cf18:	1a9d      	sublt	r5, r3, r2
 800cf1a:	2300      	movlt	r3, #0
 800cf1c:	e734      	b.n	800cd88 <_dtoa_r+0x720>
 800cf1e:	9e07      	ldr	r6, [sp, #28]
 800cf20:	9d04      	ldr	r5, [sp, #16]
 800cf22:	9f08      	ldr	r7, [sp, #32]
 800cf24:	e73b      	b.n	800cd9e <_dtoa_r+0x736>
 800cf26:	9a07      	ldr	r2, [sp, #28]
 800cf28:	e767      	b.n	800cdfa <_dtoa_r+0x792>
 800cf2a:	9b06      	ldr	r3, [sp, #24]
 800cf2c:	2b01      	cmp	r3, #1
 800cf2e:	dc18      	bgt.n	800cf62 <_dtoa_r+0x8fa>
 800cf30:	f1ba 0f00 	cmp.w	sl, #0
 800cf34:	d115      	bne.n	800cf62 <_dtoa_r+0x8fa>
 800cf36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf3a:	b993      	cbnz	r3, 800cf62 <_dtoa_r+0x8fa>
 800cf3c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cf40:	0d1b      	lsrs	r3, r3, #20
 800cf42:	051b      	lsls	r3, r3, #20
 800cf44:	b183      	cbz	r3, 800cf68 <_dtoa_r+0x900>
 800cf46:	9b04      	ldr	r3, [sp, #16]
 800cf48:	3301      	adds	r3, #1
 800cf4a:	9304      	str	r3, [sp, #16]
 800cf4c:	9b05      	ldr	r3, [sp, #20]
 800cf4e:	3301      	adds	r3, #1
 800cf50:	9305      	str	r3, [sp, #20]
 800cf52:	f04f 0801 	mov.w	r8, #1
 800cf56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	f47f af6a 	bne.w	800ce32 <_dtoa_r+0x7ca>
 800cf5e:	2001      	movs	r0, #1
 800cf60:	e76f      	b.n	800ce42 <_dtoa_r+0x7da>
 800cf62:	f04f 0800 	mov.w	r8, #0
 800cf66:	e7f6      	b.n	800cf56 <_dtoa_r+0x8ee>
 800cf68:	4698      	mov	r8, r3
 800cf6a:	e7f4      	b.n	800cf56 <_dtoa_r+0x8ee>
 800cf6c:	f43f af7d 	beq.w	800ce6a <_dtoa_r+0x802>
 800cf70:	4618      	mov	r0, r3
 800cf72:	301c      	adds	r0, #28
 800cf74:	e772      	b.n	800ce5c <_dtoa_r+0x7f4>
 800cf76:	9b03      	ldr	r3, [sp, #12]
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	dc37      	bgt.n	800cfec <_dtoa_r+0x984>
 800cf7c:	9b06      	ldr	r3, [sp, #24]
 800cf7e:	2b02      	cmp	r3, #2
 800cf80:	dd34      	ble.n	800cfec <_dtoa_r+0x984>
 800cf82:	9b03      	ldr	r3, [sp, #12]
 800cf84:	9302      	str	r3, [sp, #8]
 800cf86:	9b02      	ldr	r3, [sp, #8]
 800cf88:	b96b      	cbnz	r3, 800cfa6 <_dtoa_r+0x93e>
 800cf8a:	4631      	mov	r1, r6
 800cf8c:	2205      	movs	r2, #5
 800cf8e:	4620      	mov	r0, r4
 800cf90:	f000 fac0 	bl	800d514 <__multadd>
 800cf94:	4601      	mov	r1, r0
 800cf96:	4606      	mov	r6, r0
 800cf98:	ee18 0a10 	vmov	r0, s16
 800cf9c:	f000 fcda 	bl	800d954 <__mcmp>
 800cfa0:	2800      	cmp	r0, #0
 800cfa2:	f73f adbb 	bgt.w	800cb1c <_dtoa_r+0x4b4>
 800cfa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfa8:	9d01      	ldr	r5, [sp, #4]
 800cfaa:	43db      	mvns	r3, r3
 800cfac:	9300      	str	r3, [sp, #0]
 800cfae:	f04f 0800 	mov.w	r8, #0
 800cfb2:	4631      	mov	r1, r6
 800cfb4:	4620      	mov	r0, r4
 800cfb6:	f000 fa8b 	bl	800d4d0 <_Bfree>
 800cfba:	2f00      	cmp	r7, #0
 800cfbc:	f43f aea4 	beq.w	800cd08 <_dtoa_r+0x6a0>
 800cfc0:	f1b8 0f00 	cmp.w	r8, #0
 800cfc4:	d005      	beq.n	800cfd2 <_dtoa_r+0x96a>
 800cfc6:	45b8      	cmp	r8, r7
 800cfc8:	d003      	beq.n	800cfd2 <_dtoa_r+0x96a>
 800cfca:	4641      	mov	r1, r8
 800cfcc:	4620      	mov	r0, r4
 800cfce:	f000 fa7f 	bl	800d4d0 <_Bfree>
 800cfd2:	4639      	mov	r1, r7
 800cfd4:	4620      	mov	r0, r4
 800cfd6:	f000 fa7b 	bl	800d4d0 <_Bfree>
 800cfda:	e695      	b.n	800cd08 <_dtoa_r+0x6a0>
 800cfdc:	2600      	movs	r6, #0
 800cfde:	4637      	mov	r7, r6
 800cfe0:	e7e1      	b.n	800cfa6 <_dtoa_r+0x93e>
 800cfe2:	9700      	str	r7, [sp, #0]
 800cfe4:	4637      	mov	r7, r6
 800cfe6:	e599      	b.n	800cb1c <_dtoa_r+0x4b4>
 800cfe8:	40240000 	.word	0x40240000
 800cfec:	9b08      	ldr	r3, [sp, #32]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	f000 80ca 	beq.w	800d188 <_dtoa_r+0xb20>
 800cff4:	9b03      	ldr	r3, [sp, #12]
 800cff6:	9302      	str	r3, [sp, #8]
 800cff8:	2d00      	cmp	r5, #0
 800cffa:	dd05      	ble.n	800d008 <_dtoa_r+0x9a0>
 800cffc:	4639      	mov	r1, r7
 800cffe:	462a      	mov	r2, r5
 800d000:	4620      	mov	r0, r4
 800d002:	f000 fc37 	bl	800d874 <__lshift>
 800d006:	4607      	mov	r7, r0
 800d008:	f1b8 0f00 	cmp.w	r8, #0
 800d00c:	d05b      	beq.n	800d0c6 <_dtoa_r+0xa5e>
 800d00e:	6879      	ldr	r1, [r7, #4]
 800d010:	4620      	mov	r0, r4
 800d012:	f000 fa1d 	bl	800d450 <_Balloc>
 800d016:	4605      	mov	r5, r0
 800d018:	b928      	cbnz	r0, 800d026 <_dtoa_r+0x9be>
 800d01a:	4b87      	ldr	r3, [pc, #540]	; (800d238 <_dtoa_r+0xbd0>)
 800d01c:	4602      	mov	r2, r0
 800d01e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d022:	f7ff bb3b 	b.w	800c69c <_dtoa_r+0x34>
 800d026:	693a      	ldr	r2, [r7, #16]
 800d028:	3202      	adds	r2, #2
 800d02a:	0092      	lsls	r2, r2, #2
 800d02c:	f107 010c 	add.w	r1, r7, #12
 800d030:	300c      	adds	r0, #12
 800d032:	f7fe fdd3 	bl	800bbdc <memcpy>
 800d036:	2201      	movs	r2, #1
 800d038:	4629      	mov	r1, r5
 800d03a:	4620      	mov	r0, r4
 800d03c:	f000 fc1a 	bl	800d874 <__lshift>
 800d040:	9b01      	ldr	r3, [sp, #4]
 800d042:	f103 0901 	add.w	r9, r3, #1
 800d046:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d04a:	4413      	add	r3, r2
 800d04c:	9305      	str	r3, [sp, #20]
 800d04e:	f00a 0301 	and.w	r3, sl, #1
 800d052:	46b8      	mov	r8, r7
 800d054:	9304      	str	r3, [sp, #16]
 800d056:	4607      	mov	r7, r0
 800d058:	4631      	mov	r1, r6
 800d05a:	ee18 0a10 	vmov	r0, s16
 800d05e:	f7ff fa77 	bl	800c550 <quorem>
 800d062:	4641      	mov	r1, r8
 800d064:	9002      	str	r0, [sp, #8]
 800d066:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d06a:	ee18 0a10 	vmov	r0, s16
 800d06e:	f000 fc71 	bl	800d954 <__mcmp>
 800d072:	463a      	mov	r2, r7
 800d074:	9003      	str	r0, [sp, #12]
 800d076:	4631      	mov	r1, r6
 800d078:	4620      	mov	r0, r4
 800d07a:	f000 fc87 	bl	800d98c <__mdiff>
 800d07e:	68c2      	ldr	r2, [r0, #12]
 800d080:	f109 3bff 	add.w	fp, r9, #4294967295
 800d084:	4605      	mov	r5, r0
 800d086:	bb02      	cbnz	r2, 800d0ca <_dtoa_r+0xa62>
 800d088:	4601      	mov	r1, r0
 800d08a:	ee18 0a10 	vmov	r0, s16
 800d08e:	f000 fc61 	bl	800d954 <__mcmp>
 800d092:	4602      	mov	r2, r0
 800d094:	4629      	mov	r1, r5
 800d096:	4620      	mov	r0, r4
 800d098:	9207      	str	r2, [sp, #28]
 800d09a:	f000 fa19 	bl	800d4d0 <_Bfree>
 800d09e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d0a2:	ea43 0102 	orr.w	r1, r3, r2
 800d0a6:	9b04      	ldr	r3, [sp, #16]
 800d0a8:	430b      	orrs	r3, r1
 800d0aa:	464d      	mov	r5, r9
 800d0ac:	d10f      	bne.n	800d0ce <_dtoa_r+0xa66>
 800d0ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d0b2:	d02a      	beq.n	800d10a <_dtoa_r+0xaa2>
 800d0b4:	9b03      	ldr	r3, [sp, #12]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	dd02      	ble.n	800d0c0 <_dtoa_r+0xa58>
 800d0ba:	9b02      	ldr	r3, [sp, #8]
 800d0bc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d0c0:	f88b a000 	strb.w	sl, [fp]
 800d0c4:	e775      	b.n	800cfb2 <_dtoa_r+0x94a>
 800d0c6:	4638      	mov	r0, r7
 800d0c8:	e7ba      	b.n	800d040 <_dtoa_r+0x9d8>
 800d0ca:	2201      	movs	r2, #1
 800d0cc:	e7e2      	b.n	800d094 <_dtoa_r+0xa2c>
 800d0ce:	9b03      	ldr	r3, [sp, #12]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	db04      	blt.n	800d0de <_dtoa_r+0xa76>
 800d0d4:	9906      	ldr	r1, [sp, #24]
 800d0d6:	430b      	orrs	r3, r1
 800d0d8:	9904      	ldr	r1, [sp, #16]
 800d0da:	430b      	orrs	r3, r1
 800d0dc:	d122      	bne.n	800d124 <_dtoa_r+0xabc>
 800d0de:	2a00      	cmp	r2, #0
 800d0e0:	ddee      	ble.n	800d0c0 <_dtoa_r+0xa58>
 800d0e2:	ee18 1a10 	vmov	r1, s16
 800d0e6:	2201      	movs	r2, #1
 800d0e8:	4620      	mov	r0, r4
 800d0ea:	f000 fbc3 	bl	800d874 <__lshift>
 800d0ee:	4631      	mov	r1, r6
 800d0f0:	ee08 0a10 	vmov	s16, r0
 800d0f4:	f000 fc2e 	bl	800d954 <__mcmp>
 800d0f8:	2800      	cmp	r0, #0
 800d0fa:	dc03      	bgt.n	800d104 <_dtoa_r+0xa9c>
 800d0fc:	d1e0      	bne.n	800d0c0 <_dtoa_r+0xa58>
 800d0fe:	f01a 0f01 	tst.w	sl, #1
 800d102:	d0dd      	beq.n	800d0c0 <_dtoa_r+0xa58>
 800d104:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d108:	d1d7      	bne.n	800d0ba <_dtoa_r+0xa52>
 800d10a:	2339      	movs	r3, #57	; 0x39
 800d10c:	f88b 3000 	strb.w	r3, [fp]
 800d110:	462b      	mov	r3, r5
 800d112:	461d      	mov	r5, r3
 800d114:	3b01      	subs	r3, #1
 800d116:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d11a:	2a39      	cmp	r2, #57	; 0x39
 800d11c:	d071      	beq.n	800d202 <_dtoa_r+0xb9a>
 800d11e:	3201      	adds	r2, #1
 800d120:	701a      	strb	r2, [r3, #0]
 800d122:	e746      	b.n	800cfb2 <_dtoa_r+0x94a>
 800d124:	2a00      	cmp	r2, #0
 800d126:	dd07      	ble.n	800d138 <_dtoa_r+0xad0>
 800d128:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d12c:	d0ed      	beq.n	800d10a <_dtoa_r+0xaa2>
 800d12e:	f10a 0301 	add.w	r3, sl, #1
 800d132:	f88b 3000 	strb.w	r3, [fp]
 800d136:	e73c      	b.n	800cfb2 <_dtoa_r+0x94a>
 800d138:	9b05      	ldr	r3, [sp, #20]
 800d13a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d13e:	4599      	cmp	r9, r3
 800d140:	d047      	beq.n	800d1d2 <_dtoa_r+0xb6a>
 800d142:	ee18 1a10 	vmov	r1, s16
 800d146:	2300      	movs	r3, #0
 800d148:	220a      	movs	r2, #10
 800d14a:	4620      	mov	r0, r4
 800d14c:	f000 f9e2 	bl	800d514 <__multadd>
 800d150:	45b8      	cmp	r8, r7
 800d152:	ee08 0a10 	vmov	s16, r0
 800d156:	f04f 0300 	mov.w	r3, #0
 800d15a:	f04f 020a 	mov.w	r2, #10
 800d15e:	4641      	mov	r1, r8
 800d160:	4620      	mov	r0, r4
 800d162:	d106      	bne.n	800d172 <_dtoa_r+0xb0a>
 800d164:	f000 f9d6 	bl	800d514 <__multadd>
 800d168:	4680      	mov	r8, r0
 800d16a:	4607      	mov	r7, r0
 800d16c:	f109 0901 	add.w	r9, r9, #1
 800d170:	e772      	b.n	800d058 <_dtoa_r+0x9f0>
 800d172:	f000 f9cf 	bl	800d514 <__multadd>
 800d176:	4639      	mov	r1, r7
 800d178:	4680      	mov	r8, r0
 800d17a:	2300      	movs	r3, #0
 800d17c:	220a      	movs	r2, #10
 800d17e:	4620      	mov	r0, r4
 800d180:	f000 f9c8 	bl	800d514 <__multadd>
 800d184:	4607      	mov	r7, r0
 800d186:	e7f1      	b.n	800d16c <_dtoa_r+0xb04>
 800d188:	9b03      	ldr	r3, [sp, #12]
 800d18a:	9302      	str	r3, [sp, #8]
 800d18c:	9d01      	ldr	r5, [sp, #4]
 800d18e:	ee18 0a10 	vmov	r0, s16
 800d192:	4631      	mov	r1, r6
 800d194:	f7ff f9dc 	bl	800c550 <quorem>
 800d198:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d19c:	9b01      	ldr	r3, [sp, #4]
 800d19e:	f805 ab01 	strb.w	sl, [r5], #1
 800d1a2:	1aea      	subs	r2, r5, r3
 800d1a4:	9b02      	ldr	r3, [sp, #8]
 800d1a6:	4293      	cmp	r3, r2
 800d1a8:	dd09      	ble.n	800d1be <_dtoa_r+0xb56>
 800d1aa:	ee18 1a10 	vmov	r1, s16
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	220a      	movs	r2, #10
 800d1b2:	4620      	mov	r0, r4
 800d1b4:	f000 f9ae 	bl	800d514 <__multadd>
 800d1b8:	ee08 0a10 	vmov	s16, r0
 800d1bc:	e7e7      	b.n	800d18e <_dtoa_r+0xb26>
 800d1be:	9b02      	ldr	r3, [sp, #8]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	bfc8      	it	gt
 800d1c4:	461d      	movgt	r5, r3
 800d1c6:	9b01      	ldr	r3, [sp, #4]
 800d1c8:	bfd8      	it	le
 800d1ca:	2501      	movle	r5, #1
 800d1cc:	441d      	add	r5, r3
 800d1ce:	f04f 0800 	mov.w	r8, #0
 800d1d2:	ee18 1a10 	vmov	r1, s16
 800d1d6:	2201      	movs	r2, #1
 800d1d8:	4620      	mov	r0, r4
 800d1da:	f000 fb4b 	bl	800d874 <__lshift>
 800d1de:	4631      	mov	r1, r6
 800d1e0:	ee08 0a10 	vmov	s16, r0
 800d1e4:	f000 fbb6 	bl	800d954 <__mcmp>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	dc91      	bgt.n	800d110 <_dtoa_r+0xaa8>
 800d1ec:	d102      	bne.n	800d1f4 <_dtoa_r+0xb8c>
 800d1ee:	f01a 0f01 	tst.w	sl, #1
 800d1f2:	d18d      	bne.n	800d110 <_dtoa_r+0xaa8>
 800d1f4:	462b      	mov	r3, r5
 800d1f6:	461d      	mov	r5, r3
 800d1f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d1fc:	2a30      	cmp	r2, #48	; 0x30
 800d1fe:	d0fa      	beq.n	800d1f6 <_dtoa_r+0xb8e>
 800d200:	e6d7      	b.n	800cfb2 <_dtoa_r+0x94a>
 800d202:	9a01      	ldr	r2, [sp, #4]
 800d204:	429a      	cmp	r2, r3
 800d206:	d184      	bne.n	800d112 <_dtoa_r+0xaaa>
 800d208:	9b00      	ldr	r3, [sp, #0]
 800d20a:	3301      	adds	r3, #1
 800d20c:	9300      	str	r3, [sp, #0]
 800d20e:	2331      	movs	r3, #49	; 0x31
 800d210:	7013      	strb	r3, [r2, #0]
 800d212:	e6ce      	b.n	800cfb2 <_dtoa_r+0x94a>
 800d214:	4b09      	ldr	r3, [pc, #36]	; (800d23c <_dtoa_r+0xbd4>)
 800d216:	f7ff ba95 	b.w	800c744 <_dtoa_r+0xdc>
 800d21a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	f47f aa6e 	bne.w	800c6fe <_dtoa_r+0x96>
 800d222:	4b07      	ldr	r3, [pc, #28]	; (800d240 <_dtoa_r+0xbd8>)
 800d224:	f7ff ba8e 	b.w	800c744 <_dtoa_r+0xdc>
 800d228:	9b02      	ldr	r3, [sp, #8]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	dcae      	bgt.n	800d18c <_dtoa_r+0xb24>
 800d22e:	9b06      	ldr	r3, [sp, #24]
 800d230:	2b02      	cmp	r3, #2
 800d232:	f73f aea8 	bgt.w	800cf86 <_dtoa_r+0x91e>
 800d236:	e7a9      	b.n	800d18c <_dtoa_r+0xb24>
 800d238:	0800f637 	.word	0x0800f637
 800d23c:	0800f594 	.word	0x0800f594
 800d240:	0800f5b8 	.word	0x0800f5b8

0800d244 <std>:
 800d244:	2300      	movs	r3, #0
 800d246:	b510      	push	{r4, lr}
 800d248:	4604      	mov	r4, r0
 800d24a:	e9c0 3300 	strd	r3, r3, [r0]
 800d24e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d252:	6083      	str	r3, [r0, #8]
 800d254:	8181      	strh	r1, [r0, #12]
 800d256:	6643      	str	r3, [r0, #100]	; 0x64
 800d258:	81c2      	strh	r2, [r0, #14]
 800d25a:	6183      	str	r3, [r0, #24]
 800d25c:	4619      	mov	r1, r3
 800d25e:	2208      	movs	r2, #8
 800d260:	305c      	adds	r0, #92	; 0x5c
 800d262:	f7fe fce3 	bl	800bc2c <memset>
 800d266:	4b05      	ldr	r3, [pc, #20]	; (800d27c <std+0x38>)
 800d268:	6263      	str	r3, [r4, #36]	; 0x24
 800d26a:	4b05      	ldr	r3, [pc, #20]	; (800d280 <std+0x3c>)
 800d26c:	62a3      	str	r3, [r4, #40]	; 0x28
 800d26e:	4b05      	ldr	r3, [pc, #20]	; (800d284 <std+0x40>)
 800d270:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d272:	4b05      	ldr	r3, [pc, #20]	; (800d288 <std+0x44>)
 800d274:	6224      	str	r4, [r4, #32]
 800d276:	6323      	str	r3, [r4, #48]	; 0x30
 800d278:	bd10      	pop	{r4, pc}
 800d27a:	bf00      	nop
 800d27c:	0800e2d1 	.word	0x0800e2d1
 800d280:	0800e2f3 	.word	0x0800e2f3
 800d284:	0800e32b 	.word	0x0800e32b
 800d288:	0800e34f 	.word	0x0800e34f

0800d28c <_cleanup_r>:
 800d28c:	4901      	ldr	r1, [pc, #4]	; (800d294 <_cleanup_r+0x8>)
 800d28e:	f000 b8af 	b.w	800d3f0 <_fwalk_reent>
 800d292:	bf00      	nop
 800d294:	0800e665 	.word	0x0800e665

0800d298 <__sfmoreglue>:
 800d298:	b570      	push	{r4, r5, r6, lr}
 800d29a:	2268      	movs	r2, #104	; 0x68
 800d29c:	1e4d      	subs	r5, r1, #1
 800d29e:	4355      	muls	r5, r2
 800d2a0:	460e      	mov	r6, r1
 800d2a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d2a6:	f000 fcd9 	bl	800dc5c <_malloc_r>
 800d2aa:	4604      	mov	r4, r0
 800d2ac:	b140      	cbz	r0, 800d2c0 <__sfmoreglue+0x28>
 800d2ae:	2100      	movs	r1, #0
 800d2b0:	e9c0 1600 	strd	r1, r6, [r0]
 800d2b4:	300c      	adds	r0, #12
 800d2b6:	60a0      	str	r0, [r4, #8]
 800d2b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d2bc:	f7fe fcb6 	bl	800bc2c <memset>
 800d2c0:	4620      	mov	r0, r4
 800d2c2:	bd70      	pop	{r4, r5, r6, pc}

0800d2c4 <__sfp_lock_acquire>:
 800d2c4:	4801      	ldr	r0, [pc, #4]	; (800d2cc <__sfp_lock_acquire+0x8>)
 800d2c6:	f000 b8b8 	b.w	800d43a <__retarget_lock_acquire_recursive>
 800d2ca:	bf00      	nop
 800d2cc:	20000c0d 	.word	0x20000c0d

0800d2d0 <__sfp_lock_release>:
 800d2d0:	4801      	ldr	r0, [pc, #4]	; (800d2d8 <__sfp_lock_release+0x8>)
 800d2d2:	f000 b8b3 	b.w	800d43c <__retarget_lock_release_recursive>
 800d2d6:	bf00      	nop
 800d2d8:	20000c0d 	.word	0x20000c0d

0800d2dc <__sinit_lock_acquire>:
 800d2dc:	4801      	ldr	r0, [pc, #4]	; (800d2e4 <__sinit_lock_acquire+0x8>)
 800d2de:	f000 b8ac 	b.w	800d43a <__retarget_lock_acquire_recursive>
 800d2e2:	bf00      	nop
 800d2e4:	20000c0e 	.word	0x20000c0e

0800d2e8 <__sinit_lock_release>:
 800d2e8:	4801      	ldr	r0, [pc, #4]	; (800d2f0 <__sinit_lock_release+0x8>)
 800d2ea:	f000 b8a7 	b.w	800d43c <__retarget_lock_release_recursive>
 800d2ee:	bf00      	nop
 800d2f0:	20000c0e 	.word	0x20000c0e

0800d2f4 <__sinit>:
 800d2f4:	b510      	push	{r4, lr}
 800d2f6:	4604      	mov	r4, r0
 800d2f8:	f7ff fff0 	bl	800d2dc <__sinit_lock_acquire>
 800d2fc:	69a3      	ldr	r3, [r4, #24]
 800d2fe:	b11b      	cbz	r3, 800d308 <__sinit+0x14>
 800d300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d304:	f7ff bff0 	b.w	800d2e8 <__sinit_lock_release>
 800d308:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d30c:	6523      	str	r3, [r4, #80]	; 0x50
 800d30e:	4b13      	ldr	r3, [pc, #76]	; (800d35c <__sinit+0x68>)
 800d310:	4a13      	ldr	r2, [pc, #76]	; (800d360 <__sinit+0x6c>)
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	62a2      	str	r2, [r4, #40]	; 0x28
 800d316:	42a3      	cmp	r3, r4
 800d318:	bf04      	itt	eq
 800d31a:	2301      	moveq	r3, #1
 800d31c:	61a3      	streq	r3, [r4, #24]
 800d31e:	4620      	mov	r0, r4
 800d320:	f000 f820 	bl	800d364 <__sfp>
 800d324:	6060      	str	r0, [r4, #4]
 800d326:	4620      	mov	r0, r4
 800d328:	f000 f81c 	bl	800d364 <__sfp>
 800d32c:	60a0      	str	r0, [r4, #8]
 800d32e:	4620      	mov	r0, r4
 800d330:	f000 f818 	bl	800d364 <__sfp>
 800d334:	2200      	movs	r2, #0
 800d336:	60e0      	str	r0, [r4, #12]
 800d338:	2104      	movs	r1, #4
 800d33a:	6860      	ldr	r0, [r4, #4]
 800d33c:	f7ff ff82 	bl	800d244 <std>
 800d340:	68a0      	ldr	r0, [r4, #8]
 800d342:	2201      	movs	r2, #1
 800d344:	2109      	movs	r1, #9
 800d346:	f7ff ff7d 	bl	800d244 <std>
 800d34a:	68e0      	ldr	r0, [r4, #12]
 800d34c:	2202      	movs	r2, #2
 800d34e:	2112      	movs	r1, #18
 800d350:	f7ff ff78 	bl	800d244 <std>
 800d354:	2301      	movs	r3, #1
 800d356:	61a3      	str	r3, [r4, #24]
 800d358:	e7d2      	b.n	800d300 <__sinit+0xc>
 800d35a:	bf00      	nop
 800d35c:	0800f580 	.word	0x0800f580
 800d360:	0800d28d 	.word	0x0800d28d

0800d364 <__sfp>:
 800d364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d366:	4607      	mov	r7, r0
 800d368:	f7ff ffac 	bl	800d2c4 <__sfp_lock_acquire>
 800d36c:	4b1e      	ldr	r3, [pc, #120]	; (800d3e8 <__sfp+0x84>)
 800d36e:	681e      	ldr	r6, [r3, #0]
 800d370:	69b3      	ldr	r3, [r6, #24]
 800d372:	b913      	cbnz	r3, 800d37a <__sfp+0x16>
 800d374:	4630      	mov	r0, r6
 800d376:	f7ff ffbd 	bl	800d2f4 <__sinit>
 800d37a:	3648      	adds	r6, #72	; 0x48
 800d37c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d380:	3b01      	subs	r3, #1
 800d382:	d503      	bpl.n	800d38c <__sfp+0x28>
 800d384:	6833      	ldr	r3, [r6, #0]
 800d386:	b30b      	cbz	r3, 800d3cc <__sfp+0x68>
 800d388:	6836      	ldr	r6, [r6, #0]
 800d38a:	e7f7      	b.n	800d37c <__sfp+0x18>
 800d38c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d390:	b9d5      	cbnz	r5, 800d3c8 <__sfp+0x64>
 800d392:	4b16      	ldr	r3, [pc, #88]	; (800d3ec <__sfp+0x88>)
 800d394:	60e3      	str	r3, [r4, #12]
 800d396:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d39a:	6665      	str	r5, [r4, #100]	; 0x64
 800d39c:	f000 f84c 	bl	800d438 <__retarget_lock_init_recursive>
 800d3a0:	f7ff ff96 	bl	800d2d0 <__sfp_lock_release>
 800d3a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d3a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d3ac:	6025      	str	r5, [r4, #0]
 800d3ae:	61a5      	str	r5, [r4, #24]
 800d3b0:	2208      	movs	r2, #8
 800d3b2:	4629      	mov	r1, r5
 800d3b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d3b8:	f7fe fc38 	bl	800bc2c <memset>
 800d3bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d3c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d3c4:	4620      	mov	r0, r4
 800d3c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3c8:	3468      	adds	r4, #104	; 0x68
 800d3ca:	e7d9      	b.n	800d380 <__sfp+0x1c>
 800d3cc:	2104      	movs	r1, #4
 800d3ce:	4638      	mov	r0, r7
 800d3d0:	f7ff ff62 	bl	800d298 <__sfmoreglue>
 800d3d4:	4604      	mov	r4, r0
 800d3d6:	6030      	str	r0, [r6, #0]
 800d3d8:	2800      	cmp	r0, #0
 800d3da:	d1d5      	bne.n	800d388 <__sfp+0x24>
 800d3dc:	f7ff ff78 	bl	800d2d0 <__sfp_lock_release>
 800d3e0:	230c      	movs	r3, #12
 800d3e2:	603b      	str	r3, [r7, #0]
 800d3e4:	e7ee      	b.n	800d3c4 <__sfp+0x60>
 800d3e6:	bf00      	nop
 800d3e8:	0800f580 	.word	0x0800f580
 800d3ec:	ffff0001 	.word	0xffff0001

0800d3f0 <_fwalk_reent>:
 800d3f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3f4:	4606      	mov	r6, r0
 800d3f6:	4688      	mov	r8, r1
 800d3f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d3fc:	2700      	movs	r7, #0
 800d3fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d402:	f1b9 0901 	subs.w	r9, r9, #1
 800d406:	d505      	bpl.n	800d414 <_fwalk_reent+0x24>
 800d408:	6824      	ldr	r4, [r4, #0]
 800d40a:	2c00      	cmp	r4, #0
 800d40c:	d1f7      	bne.n	800d3fe <_fwalk_reent+0xe>
 800d40e:	4638      	mov	r0, r7
 800d410:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d414:	89ab      	ldrh	r3, [r5, #12]
 800d416:	2b01      	cmp	r3, #1
 800d418:	d907      	bls.n	800d42a <_fwalk_reent+0x3a>
 800d41a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d41e:	3301      	adds	r3, #1
 800d420:	d003      	beq.n	800d42a <_fwalk_reent+0x3a>
 800d422:	4629      	mov	r1, r5
 800d424:	4630      	mov	r0, r6
 800d426:	47c0      	blx	r8
 800d428:	4307      	orrs	r7, r0
 800d42a:	3568      	adds	r5, #104	; 0x68
 800d42c:	e7e9      	b.n	800d402 <_fwalk_reent+0x12>
	...

0800d430 <_localeconv_r>:
 800d430:	4800      	ldr	r0, [pc, #0]	; (800d434 <_localeconv_r+0x4>)
 800d432:	4770      	bx	lr
 800d434:	2000017c 	.word	0x2000017c

0800d438 <__retarget_lock_init_recursive>:
 800d438:	4770      	bx	lr

0800d43a <__retarget_lock_acquire_recursive>:
 800d43a:	4770      	bx	lr

0800d43c <__retarget_lock_release_recursive>:
 800d43c:	4770      	bx	lr
	...

0800d440 <malloc>:
 800d440:	4b02      	ldr	r3, [pc, #8]	; (800d44c <malloc+0xc>)
 800d442:	4601      	mov	r1, r0
 800d444:	6818      	ldr	r0, [r3, #0]
 800d446:	f000 bc09 	b.w	800dc5c <_malloc_r>
 800d44a:	bf00      	nop
 800d44c:	20000028 	.word	0x20000028

0800d450 <_Balloc>:
 800d450:	b570      	push	{r4, r5, r6, lr}
 800d452:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d454:	4604      	mov	r4, r0
 800d456:	460d      	mov	r5, r1
 800d458:	b976      	cbnz	r6, 800d478 <_Balloc+0x28>
 800d45a:	2010      	movs	r0, #16
 800d45c:	f7ff fff0 	bl	800d440 <malloc>
 800d460:	4602      	mov	r2, r0
 800d462:	6260      	str	r0, [r4, #36]	; 0x24
 800d464:	b920      	cbnz	r0, 800d470 <_Balloc+0x20>
 800d466:	4b18      	ldr	r3, [pc, #96]	; (800d4c8 <_Balloc+0x78>)
 800d468:	4818      	ldr	r0, [pc, #96]	; (800d4cc <_Balloc+0x7c>)
 800d46a:	2166      	movs	r1, #102	; 0x66
 800d46c:	f001 f846 	bl	800e4fc <__assert_func>
 800d470:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d474:	6006      	str	r6, [r0, #0]
 800d476:	60c6      	str	r6, [r0, #12]
 800d478:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d47a:	68f3      	ldr	r3, [r6, #12]
 800d47c:	b183      	cbz	r3, 800d4a0 <_Balloc+0x50>
 800d47e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d480:	68db      	ldr	r3, [r3, #12]
 800d482:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d486:	b9b8      	cbnz	r0, 800d4b8 <_Balloc+0x68>
 800d488:	2101      	movs	r1, #1
 800d48a:	fa01 f605 	lsl.w	r6, r1, r5
 800d48e:	1d72      	adds	r2, r6, #5
 800d490:	0092      	lsls	r2, r2, #2
 800d492:	4620      	mov	r0, r4
 800d494:	f000 fb60 	bl	800db58 <_calloc_r>
 800d498:	b160      	cbz	r0, 800d4b4 <_Balloc+0x64>
 800d49a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d49e:	e00e      	b.n	800d4be <_Balloc+0x6e>
 800d4a0:	2221      	movs	r2, #33	; 0x21
 800d4a2:	2104      	movs	r1, #4
 800d4a4:	4620      	mov	r0, r4
 800d4a6:	f000 fb57 	bl	800db58 <_calloc_r>
 800d4aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d4ac:	60f0      	str	r0, [r6, #12]
 800d4ae:	68db      	ldr	r3, [r3, #12]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d1e4      	bne.n	800d47e <_Balloc+0x2e>
 800d4b4:	2000      	movs	r0, #0
 800d4b6:	bd70      	pop	{r4, r5, r6, pc}
 800d4b8:	6802      	ldr	r2, [r0, #0]
 800d4ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d4be:	2300      	movs	r3, #0
 800d4c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d4c4:	e7f7      	b.n	800d4b6 <_Balloc+0x66>
 800d4c6:	bf00      	nop
 800d4c8:	0800f5c5 	.word	0x0800f5c5
 800d4cc:	0800f6a8 	.word	0x0800f6a8

0800d4d0 <_Bfree>:
 800d4d0:	b570      	push	{r4, r5, r6, lr}
 800d4d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d4d4:	4605      	mov	r5, r0
 800d4d6:	460c      	mov	r4, r1
 800d4d8:	b976      	cbnz	r6, 800d4f8 <_Bfree+0x28>
 800d4da:	2010      	movs	r0, #16
 800d4dc:	f7ff ffb0 	bl	800d440 <malloc>
 800d4e0:	4602      	mov	r2, r0
 800d4e2:	6268      	str	r0, [r5, #36]	; 0x24
 800d4e4:	b920      	cbnz	r0, 800d4f0 <_Bfree+0x20>
 800d4e6:	4b09      	ldr	r3, [pc, #36]	; (800d50c <_Bfree+0x3c>)
 800d4e8:	4809      	ldr	r0, [pc, #36]	; (800d510 <_Bfree+0x40>)
 800d4ea:	218a      	movs	r1, #138	; 0x8a
 800d4ec:	f001 f806 	bl	800e4fc <__assert_func>
 800d4f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d4f4:	6006      	str	r6, [r0, #0]
 800d4f6:	60c6      	str	r6, [r0, #12]
 800d4f8:	b13c      	cbz	r4, 800d50a <_Bfree+0x3a>
 800d4fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d4fc:	6862      	ldr	r2, [r4, #4]
 800d4fe:	68db      	ldr	r3, [r3, #12]
 800d500:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d504:	6021      	str	r1, [r4, #0]
 800d506:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d50a:	bd70      	pop	{r4, r5, r6, pc}
 800d50c:	0800f5c5 	.word	0x0800f5c5
 800d510:	0800f6a8 	.word	0x0800f6a8

0800d514 <__multadd>:
 800d514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d518:	690d      	ldr	r5, [r1, #16]
 800d51a:	4607      	mov	r7, r0
 800d51c:	460c      	mov	r4, r1
 800d51e:	461e      	mov	r6, r3
 800d520:	f101 0c14 	add.w	ip, r1, #20
 800d524:	2000      	movs	r0, #0
 800d526:	f8dc 3000 	ldr.w	r3, [ip]
 800d52a:	b299      	uxth	r1, r3
 800d52c:	fb02 6101 	mla	r1, r2, r1, r6
 800d530:	0c1e      	lsrs	r6, r3, #16
 800d532:	0c0b      	lsrs	r3, r1, #16
 800d534:	fb02 3306 	mla	r3, r2, r6, r3
 800d538:	b289      	uxth	r1, r1
 800d53a:	3001      	adds	r0, #1
 800d53c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d540:	4285      	cmp	r5, r0
 800d542:	f84c 1b04 	str.w	r1, [ip], #4
 800d546:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d54a:	dcec      	bgt.n	800d526 <__multadd+0x12>
 800d54c:	b30e      	cbz	r6, 800d592 <__multadd+0x7e>
 800d54e:	68a3      	ldr	r3, [r4, #8]
 800d550:	42ab      	cmp	r3, r5
 800d552:	dc19      	bgt.n	800d588 <__multadd+0x74>
 800d554:	6861      	ldr	r1, [r4, #4]
 800d556:	4638      	mov	r0, r7
 800d558:	3101      	adds	r1, #1
 800d55a:	f7ff ff79 	bl	800d450 <_Balloc>
 800d55e:	4680      	mov	r8, r0
 800d560:	b928      	cbnz	r0, 800d56e <__multadd+0x5a>
 800d562:	4602      	mov	r2, r0
 800d564:	4b0c      	ldr	r3, [pc, #48]	; (800d598 <__multadd+0x84>)
 800d566:	480d      	ldr	r0, [pc, #52]	; (800d59c <__multadd+0x88>)
 800d568:	21b5      	movs	r1, #181	; 0xb5
 800d56a:	f000 ffc7 	bl	800e4fc <__assert_func>
 800d56e:	6922      	ldr	r2, [r4, #16]
 800d570:	3202      	adds	r2, #2
 800d572:	f104 010c 	add.w	r1, r4, #12
 800d576:	0092      	lsls	r2, r2, #2
 800d578:	300c      	adds	r0, #12
 800d57a:	f7fe fb2f 	bl	800bbdc <memcpy>
 800d57e:	4621      	mov	r1, r4
 800d580:	4638      	mov	r0, r7
 800d582:	f7ff ffa5 	bl	800d4d0 <_Bfree>
 800d586:	4644      	mov	r4, r8
 800d588:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d58c:	3501      	adds	r5, #1
 800d58e:	615e      	str	r6, [r3, #20]
 800d590:	6125      	str	r5, [r4, #16]
 800d592:	4620      	mov	r0, r4
 800d594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d598:	0800f637 	.word	0x0800f637
 800d59c:	0800f6a8 	.word	0x0800f6a8

0800d5a0 <__hi0bits>:
 800d5a0:	0c03      	lsrs	r3, r0, #16
 800d5a2:	041b      	lsls	r3, r3, #16
 800d5a4:	b9d3      	cbnz	r3, 800d5dc <__hi0bits+0x3c>
 800d5a6:	0400      	lsls	r0, r0, #16
 800d5a8:	2310      	movs	r3, #16
 800d5aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d5ae:	bf04      	itt	eq
 800d5b0:	0200      	lsleq	r0, r0, #8
 800d5b2:	3308      	addeq	r3, #8
 800d5b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d5b8:	bf04      	itt	eq
 800d5ba:	0100      	lsleq	r0, r0, #4
 800d5bc:	3304      	addeq	r3, #4
 800d5be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d5c2:	bf04      	itt	eq
 800d5c4:	0080      	lsleq	r0, r0, #2
 800d5c6:	3302      	addeq	r3, #2
 800d5c8:	2800      	cmp	r0, #0
 800d5ca:	db05      	blt.n	800d5d8 <__hi0bits+0x38>
 800d5cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d5d0:	f103 0301 	add.w	r3, r3, #1
 800d5d4:	bf08      	it	eq
 800d5d6:	2320      	moveq	r3, #32
 800d5d8:	4618      	mov	r0, r3
 800d5da:	4770      	bx	lr
 800d5dc:	2300      	movs	r3, #0
 800d5de:	e7e4      	b.n	800d5aa <__hi0bits+0xa>

0800d5e0 <__lo0bits>:
 800d5e0:	6803      	ldr	r3, [r0, #0]
 800d5e2:	f013 0207 	ands.w	r2, r3, #7
 800d5e6:	4601      	mov	r1, r0
 800d5e8:	d00b      	beq.n	800d602 <__lo0bits+0x22>
 800d5ea:	07da      	lsls	r2, r3, #31
 800d5ec:	d423      	bmi.n	800d636 <__lo0bits+0x56>
 800d5ee:	0798      	lsls	r0, r3, #30
 800d5f0:	bf49      	itett	mi
 800d5f2:	085b      	lsrmi	r3, r3, #1
 800d5f4:	089b      	lsrpl	r3, r3, #2
 800d5f6:	2001      	movmi	r0, #1
 800d5f8:	600b      	strmi	r3, [r1, #0]
 800d5fa:	bf5c      	itt	pl
 800d5fc:	600b      	strpl	r3, [r1, #0]
 800d5fe:	2002      	movpl	r0, #2
 800d600:	4770      	bx	lr
 800d602:	b298      	uxth	r0, r3
 800d604:	b9a8      	cbnz	r0, 800d632 <__lo0bits+0x52>
 800d606:	0c1b      	lsrs	r3, r3, #16
 800d608:	2010      	movs	r0, #16
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	b90a      	cbnz	r2, 800d612 <__lo0bits+0x32>
 800d60e:	3008      	adds	r0, #8
 800d610:	0a1b      	lsrs	r3, r3, #8
 800d612:	071a      	lsls	r2, r3, #28
 800d614:	bf04      	itt	eq
 800d616:	091b      	lsreq	r3, r3, #4
 800d618:	3004      	addeq	r0, #4
 800d61a:	079a      	lsls	r2, r3, #30
 800d61c:	bf04      	itt	eq
 800d61e:	089b      	lsreq	r3, r3, #2
 800d620:	3002      	addeq	r0, #2
 800d622:	07da      	lsls	r2, r3, #31
 800d624:	d403      	bmi.n	800d62e <__lo0bits+0x4e>
 800d626:	085b      	lsrs	r3, r3, #1
 800d628:	f100 0001 	add.w	r0, r0, #1
 800d62c:	d005      	beq.n	800d63a <__lo0bits+0x5a>
 800d62e:	600b      	str	r3, [r1, #0]
 800d630:	4770      	bx	lr
 800d632:	4610      	mov	r0, r2
 800d634:	e7e9      	b.n	800d60a <__lo0bits+0x2a>
 800d636:	2000      	movs	r0, #0
 800d638:	4770      	bx	lr
 800d63a:	2020      	movs	r0, #32
 800d63c:	4770      	bx	lr
	...

0800d640 <__i2b>:
 800d640:	b510      	push	{r4, lr}
 800d642:	460c      	mov	r4, r1
 800d644:	2101      	movs	r1, #1
 800d646:	f7ff ff03 	bl	800d450 <_Balloc>
 800d64a:	4602      	mov	r2, r0
 800d64c:	b928      	cbnz	r0, 800d65a <__i2b+0x1a>
 800d64e:	4b05      	ldr	r3, [pc, #20]	; (800d664 <__i2b+0x24>)
 800d650:	4805      	ldr	r0, [pc, #20]	; (800d668 <__i2b+0x28>)
 800d652:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d656:	f000 ff51 	bl	800e4fc <__assert_func>
 800d65a:	2301      	movs	r3, #1
 800d65c:	6144      	str	r4, [r0, #20]
 800d65e:	6103      	str	r3, [r0, #16]
 800d660:	bd10      	pop	{r4, pc}
 800d662:	bf00      	nop
 800d664:	0800f637 	.word	0x0800f637
 800d668:	0800f6a8 	.word	0x0800f6a8

0800d66c <__multiply>:
 800d66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d670:	4691      	mov	r9, r2
 800d672:	690a      	ldr	r2, [r1, #16]
 800d674:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d678:	429a      	cmp	r2, r3
 800d67a:	bfb8      	it	lt
 800d67c:	460b      	movlt	r3, r1
 800d67e:	460c      	mov	r4, r1
 800d680:	bfbc      	itt	lt
 800d682:	464c      	movlt	r4, r9
 800d684:	4699      	movlt	r9, r3
 800d686:	6927      	ldr	r7, [r4, #16]
 800d688:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d68c:	68a3      	ldr	r3, [r4, #8]
 800d68e:	6861      	ldr	r1, [r4, #4]
 800d690:	eb07 060a 	add.w	r6, r7, sl
 800d694:	42b3      	cmp	r3, r6
 800d696:	b085      	sub	sp, #20
 800d698:	bfb8      	it	lt
 800d69a:	3101      	addlt	r1, #1
 800d69c:	f7ff fed8 	bl	800d450 <_Balloc>
 800d6a0:	b930      	cbnz	r0, 800d6b0 <__multiply+0x44>
 800d6a2:	4602      	mov	r2, r0
 800d6a4:	4b44      	ldr	r3, [pc, #272]	; (800d7b8 <__multiply+0x14c>)
 800d6a6:	4845      	ldr	r0, [pc, #276]	; (800d7bc <__multiply+0x150>)
 800d6a8:	f240 115d 	movw	r1, #349	; 0x15d
 800d6ac:	f000 ff26 	bl	800e4fc <__assert_func>
 800d6b0:	f100 0514 	add.w	r5, r0, #20
 800d6b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d6b8:	462b      	mov	r3, r5
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	4543      	cmp	r3, r8
 800d6be:	d321      	bcc.n	800d704 <__multiply+0x98>
 800d6c0:	f104 0314 	add.w	r3, r4, #20
 800d6c4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d6c8:	f109 0314 	add.w	r3, r9, #20
 800d6cc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d6d0:	9202      	str	r2, [sp, #8]
 800d6d2:	1b3a      	subs	r2, r7, r4
 800d6d4:	3a15      	subs	r2, #21
 800d6d6:	f022 0203 	bic.w	r2, r2, #3
 800d6da:	3204      	adds	r2, #4
 800d6dc:	f104 0115 	add.w	r1, r4, #21
 800d6e0:	428f      	cmp	r7, r1
 800d6e2:	bf38      	it	cc
 800d6e4:	2204      	movcc	r2, #4
 800d6e6:	9201      	str	r2, [sp, #4]
 800d6e8:	9a02      	ldr	r2, [sp, #8]
 800d6ea:	9303      	str	r3, [sp, #12]
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d80c      	bhi.n	800d70a <__multiply+0x9e>
 800d6f0:	2e00      	cmp	r6, #0
 800d6f2:	dd03      	ble.n	800d6fc <__multiply+0x90>
 800d6f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d05a      	beq.n	800d7b2 <__multiply+0x146>
 800d6fc:	6106      	str	r6, [r0, #16]
 800d6fe:	b005      	add	sp, #20
 800d700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d704:	f843 2b04 	str.w	r2, [r3], #4
 800d708:	e7d8      	b.n	800d6bc <__multiply+0x50>
 800d70a:	f8b3 a000 	ldrh.w	sl, [r3]
 800d70e:	f1ba 0f00 	cmp.w	sl, #0
 800d712:	d024      	beq.n	800d75e <__multiply+0xf2>
 800d714:	f104 0e14 	add.w	lr, r4, #20
 800d718:	46a9      	mov	r9, r5
 800d71a:	f04f 0c00 	mov.w	ip, #0
 800d71e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d722:	f8d9 1000 	ldr.w	r1, [r9]
 800d726:	fa1f fb82 	uxth.w	fp, r2
 800d72a:	b289      	uxth	r1, r1
 800d72c:	fb0a 110b 	mla	r1, sl, fp, r1
 800d730:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d734:	f8d9 2000 	ldr.w	r2, [r9]
 800d738:	4461      	add	r1, ip
 800d73a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d73e:	fb0a c20b 	mla	r2, sl, fp, ip
 800d742:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d746:	b289      	uxth	r1, r1
 800d748:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d74c:	4577      	cmp	r7, lr
 800d74e:	f849 1b04 	str.w	r1, [r9], #4
 800d752:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d756:	d8e2      	bhi.n	800d71e <__multiply+0xb2>
 800d758:	9a01      	ldr	r2, [sp, #4]
 800d75a:	f845 c002 	str.w	ip, [r5, r2]
 800d75e:	9a03      	ldr	r2, [sp, #12]
 800d760:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d764:	3304      	adds	r3, #4
 800d766:	f1b9 0f00 	cmp.w	r9, #0
 800d76a:	d020      	beq.n	800d7ae <__multiply+0x142>
 800d76c:	6829      	ldr	r1, [r5, #0]
 800d76e:	f104 0c14 	add.w	ip, r4, #20
 800d772:	46ae      	mov	lr, r5
 800d774:	f04f 0a00 	mov.w	sl, #0
 800d778:	f8bc b000 	ldrh.w	fp, [ip]
 800d77c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d780:	fb09 220b 	mla	r2, r9, fp, r2
 800d784:	4492      	add	sl, r2
 800d786:	b289      	uxth	r1, r1
 800d788:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d78c:	f84e 1b04 	str.w	r1, [lr], #4
 800d790:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d794:	f8be 1000 	ldrh.w	r1, [lr]
 800d798:	0c12      	lsrs	r2, r2, #16
 800d79a:	fb09 1102 	mla	r1, r9, r2, r1
 800d79e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d7a2:	4567      	cmp	r7, ip
 800d7a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d7a8:	d8e6      	bhi.n	800d778 <__multiply+0x10c>
 800d7aa:	9a01      	ldr	r2, [sp, #4]
 800d7ac:	50a9      	str	r1, [r5, r2]
 800d7ae:	3504      	adds	r5, #4
 800d7b0:	e79a      	b.n	800d6e8 <__multiply+0x7c>
 800d7b2:	3e01      	subs	r6, #1
 800d7b4:	e79c      	b.n	800d6f0 <__multiply+0x84>
 800d7b6:	bf00      	nop
 800d7b8:	0800f637 	.word	0x0800f637
 800d7bc:	0800f6a8 	.word	0x0800f6a8

0800d7c0 <__pow5mult>:
 800d7c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7c4:	4615      	mov	r5, r2
 800d7c6:	f012 0203 	ands.w	r2, r2, #3
 800d7ca:	4606      	mov	r6, r0
 800d7cc:	460f      	mov	r7, r1
 800d7ce:	d007      	beq.n	800d7e0 <__pow5mult+0x20>
 800d7d0:	4c25      	ldr	r4, [pc, #148]	; (800d868 <__pow5mult+0xa8>)
 800d7d2:	3a01      	subs	r2, #1
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d7da:	f7ff fe9b 	bl	800d514 <__multadd>
 800d7de:	4607      	mov	r7, r0
 800d7e0:	10ad      	asrs	r5, r5, #2
 800d7e2:	d03d      	beq.n	800d860 <__pow5mult+0xa0>
 800d7e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d7e6:	b97c      	cbnz	r4, 800d808 <__pow5mult+0x48>
 800d7e8:	2010      	movs	r0, #16
 800d7ea:	f7ff fe29 	bl	800d440 <malloc>
 800d7ee:	4602      	mov	r2, r0
 800d7f0:	6270      	str	r0, [r6, #36]	; 0x24
 800d7f2:	b928      	cbnz	r0, 800d800 <__pow5mult+0x40>
 800d7f4:	4b1d      	ldr	r3, [pc, #116]	; (800d86c <__pow5mult+0xac>)
 800d7f6:	481e      	ldr	r0, [pc, #120]	; (800d870 <__pow5mult+0xb0>)
 800d7f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d7fc:	f000 fe7e 	bl	800e4fc <__assert_func>
 800d800:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d804:	6004      	str	r4, [r0, #0]
 800d806:	60c4      	str	r4, [r0, #12]
 800d808:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d80c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d810:	b94c      	cbnz	r4, 800d826 <__pow5mult+0x66>
 800d812:	f240 2171 	movw	r1, #625	; 0x271
 800d816:	4630      	mov	r0, r6
 800d818:	f7ff ff12 	bl	800d640 <__i2b>
 800d81c:	2300      	movs	r3, #0
 800d81e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d822:	4604      	mov	r4, r0
 800d824:	6003      	str	r3, [r0, #0]
 800d826:	f04f 0900 	mov.w	r9, #0
 800d82a:	07eb      	lsls	r3, r5, #31
 800d82c:	d50a      	bpl.n	800d844 <__pow5mult+0x84>
 800d82e:	4639      	mov	r1, r7
 800d830:	4622      	mov	r2, r4
 800d832:	4630      	mov	r0, r6
 800d834:	f7ff ff1a 	bl	800d66c <__multiply>
 800d838:	4639      	mov	r1, r7
 800d83a:	4680      	mov	r8, r0
 800d83c:	4630      	mov	r0, r6
 800d83e:	f7ff fe47 	bl	800d4d0 <_Bfree>
 800d842:	4647      	mov	r7, r8
 800d844:	106d      	asrs	r5, r5, #1
 800d846:	d00b      	beq.n	800d860 <__pow5mult+0xa0>
 800d848:	6820      	ldr	r0, [r4, #0]
 800d84a:	b938      	cbnz	r0, 800d85c <__pow5mult+0x9c>
 800d84c:	4622      	mov	r2, r4
 800d84e:	4621      	mov	r1, r4
 800d850:	4630      	mov	r0, r6
 800d852:	f7ff ff0b 	bl	800d66c <__multiply>
 800d856:	6020      	str	r0, [r4, #0]
 800d858:	f8c0 9000 	str.w	r9, [r0]
 800d85c:	4604      	mov	r4, r0
 800d85e:	e7e4      	b.n	800d82a <__pow5mult+0x6a>
 800d860:	4638      	mov	r0, r7
 800d862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d866:	bf00      	nop
 800d868:	0800f7f8 	.word	0x0800f7f8
 800d86c:	0800f5c5 	.word	0x0800f5c5
 800d870:	0800f6a8 	.word	0x0800f6a8

0800d874 <__lshift>:
 800d874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d878:	460c      	mov	r4, r1
 800d87a:	6849      	ldr	r1, [r1, #4]
 800d87c:	6923      	ldr	r3, [r4, #16]
 800d87e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d882:	68a3      	ldr	r3, [r4, #8]
 800d884:	4607      	mov	r7, r0
 800d886:	4691      	mov	r9, r2
 800d888:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d88c:	f108 0601 	add.w	r6, r8, #1
 800d890:	42b3      	cmp	r3, r6
 800d892:	db0b      	blt.n	800d8ac <__lshift+0x38>
 800d894:	4638      	mov	r0, r7
 800d896:	f7ff fddb 	bl	800d450 <_Balloc>
 800d89a:	4605      	mov	r5, r0
 800d89c:	b948      	cbnz	r0, 800d8b2 <__lshift+0x3e>
 800d89e:	4602      	mov	r2, r0
 800d8a0:	4b2a      	ldr	r3, [pc, #168]	; (800d94c <__lshift+0xd8>)
 800d8a2:	482b      	ldr	r0, [pc, #172]	; (800d950 <__lshift+0xdc>)
 800d8a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d8a8:	f000 fe28 	bl	800e4fc <__assert_func>
 800d8ac:	3101      	adds	r1, #1
 800d8ae:	005b      	lsls	r3, r3, #1
 800d8b0:	e7ee      	b.n	800d890 <__lshift+0x1c>
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	f100 0114 	add.w	r1, r0, #20
 800d8b8:	f100 0210 	add.w	r2, r0, #16
 800d8bc:	4618      	mov	r0, r3
 800d8be:	4553      	cmp	r3, sl
 800d8c0:	db37      	blt.n	800d932 <__lshift+0xbe>
 800d8c2:	6920      	ldr	r0, [r4, #16]
 800d8c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d8c8:	f104 0314 	add.w	r3, r4, #20
 800d8cc:	f019 091f 	ands.w	r9, r9, #31
 800d8d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d8d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d8d8:	d02f      	beq.n	800d93a <__lshift+0xc6>
 800d8da:	f1c9 0e20 	rsb	lr, r9, #32
 800d8de:	468a      	mov	sl, r1
 800d8e0:	f04f 0c00 	mov.w	ip, #0
 800d8e4:	681a      	ldr	r2, [r3, #0]
 800d8e6:	fa02 f209 	lsl.w	r2, r2, r9
 800d8ea:	ea42 020c 	orr.w	r2, r2, ip
 800d8ee:	f84a 2b04 	str.w	r2, [sl], #4
 800d8f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8f6:	4298      	cmp	r0, r3
 800d8f8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d8fc:	d8f2      	bhi.n	800d8e4 <__lshift+0x70>
 800d8fe:	1b03      	subs	r3, r0, r4
 800d900:	3b15      	subs	r3, #21
 800d902:	f023 0303 	bic.w	r3, r3, #3
 800d906:	3304      	adds	r3, #4
 800d908:	f104 0215 	add.w	r2, r4, #21
 800d90c:	4290      	cmp	r0, r2
 800d90e:	bf38      	it	cc
 800d910:	2304      	movcc	r3, #4
 800d912:	f841 c003 	str.w	ip, [r1, r3]
 800d916:	f1bc 0f00 	cmp.w	ip, #0
 800d91a:	d001      	beq.n	800d920 <__lshift+0xac>
 800d91c:	f108 0602 	add.w	r6, r8, #2
 800d920:	3e01      	subs	r6, #1
 800d922:	4638      	mov	r0, r7
 800d924:	612e      	str	r6, [r5, #16]
 800d926:	4621      	mov	r1, r4
 800d928:	f7ff fdd2 	bl	800d4d0 <_Bfree>
 800d92c:	4628      	mov	r0, r5
 800d92e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d932:	f842 0f04 	str.w	r0, [r2, #4]!
 800d936:	3301      	adds	r3, #1
 800d938:	e7c1      	b.n	800d8be <__lshift+0x4a>
 800d93a:	3904      	subs	r1, #4
 800d93c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d940:	f841 2f04 	str.w	r2, [r1, #4]!
 800d944:	4298      	cmp	r0, r3
 800d946:	d8f9      	bhi.n	800d93c <__lshift+0xc8>
 800d948:	e7ea      	b.n	800d920 <__lshift+0xac>
 800d94a:	bf00      	nop
 800d94c:	0800f637 	.word	0x0800f637
 800d950:	0800f6a8 	.word	0x0800f6a8

0800d954 <__mcmp>:
 800d954:	b530      	push	{r4, r5, lr}
 800d956:	6902      	ldr	r2, [r0, #16]
 800d958:	690c      	ldr	r4, [r1, #16]
 800d95a:	1b12      	subs	r2, r2, r4
 800d95c:	d10e      	bne.n	800d97c <__mcmp+0x28>
 800d95e:	f100 0314 	add.w	r3, r0, #20
 800d962:	3114      	adds	r1, #20
 800d964:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d968:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d96c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d970:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d974:	42a5      	cmp	r5, r4
 800d976:	d003      	beq.n	800d980 <__mcmp+0x2c>
 800d978:	d305      	bcc.n	800d986 <__mcmp+0x32>
 800d97a:	2201      	movs	r2, #1
 800d97c:	4610      	mov	r0, r2
 800d97e:	bd30      	pop	{r4, r5, pc}
 800d980:	4283      	cmp	r3, r0
 800d982:	d3f3      	bcc.n	800d96c <__mcmp+0x18>
 800d984:	e7fa      	b.n	800d97c <__mcmp+0x28>
 800d986:	f04f 32ff 	mov.w	r2, #4294967295
 800d98a:	e7f7      	b.n	800d97c <__mcmp+0x28>

0800d98c <__mdiff>:
 800d98c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d990:	460c      	mov	r4, r1
 800d992:	4606      	mov	r6, r0
 800d994:	4611      	mov	r1, r2
 800d996:	4620      	mov	r0, r4
 800d998:	4690      	mov	r8, r2
 800d99a:	f7ff ffdb 	bl	800d954 <__mcmp>
 800d99e:	1e05      	subs	r5, r0, #0
 800d9a0:	d110      	bne.n	800d9c4 <__mdiff+0x38>
 800d9a2:	4629      	mov	r1, r5
 800d9a4:	4630      	mov	r0, r6
 800d9a6:	f7ff fd53 	bl	800d450 <_Balloc>
 800d9aa:	b930      	cbnz	r0, 800d9ba <__mdiff+0x2e>
 800d9ac:	4b3a      	ldr	r3, [pc, #232]	; (800da98 <__mdiff+0x10c>)
 800d9ae:	4602      	mov	r2, r0
 800d9b0:	f240 2132 	movw	r1, #562	; 0x232
 800d9b4:	4839      	ldr	r0, [pc, #228]	; (800da9c <__mdiff+0x110>)
 800d9b6:	f000 fda1 	bl	800e4fc <__assert_func>
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d9c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9c4:	bfa4      	itt	ge
 800d9c6:	4643      	movge	r3, r8
 800d9c8:	46a0      	movge	r8, r4
 800d9ca:	4630      	mov	r0, r6
 800d9cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d9d0:	bfa6      	itte	ge
 800d9d2:	461c      	movge	r4, r3
 800d9d4:	2500      	movge	r5, #0
 800d9d6:	2501      	movlt	r5, #1
 800d9d8:	f7ff fd3a 	bl	800d450 <_Balloc>
 800d9dc:	b920      	cbnz	r0, 800d9e8 <__mdiff+0x5c>
 800d9de:	4b2e      	ldr	r3, [pc, #184]	; (800da98 <__mdiff+0x10c>)
 800d9e0:	4602      	mov	r2, r0
 800d9e2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d9e6:	e7e5      	b.n	800d9b4 <__mdiff+0x28>
 800d9e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d9ec:	6926      	ldr	r6, [r4, #16]
 800d9ee:	60c5      	str	r5, [r0, #12]
 800d9f0:	f104 0914 	add.w	r9, r4, #20
 800d9f4:	f108 0514 	add.w	r5, r8, #20
 800d9f8:	f100 0e14 	add.w	lr, r0, #20
 800d9fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800da00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800da04:	f108 0210 	add.w	r2, r8, #16
 800da08:	46f2      	mov	sl, lr
 800da0a:	2100      	movs	r1, #0
 800da0c:	f859 3b04 	ldr.w	r3, [r9], #4
 800da10:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800da14:	fa1f f883 	uxth.w	r8, r3
 800da18:	fa11 f18b 	uxtah	r1, r1, fp
 800da1c:	0c1b      	lsrs	r3, r3, #16
 800da1e:	eba1 0808 	sub.w	r8, r1, r8
 800da22:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800da26:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800da2a:	fa1f f888 	uxth.w	r8, r8
 800da2e:	1419      	asrs	r1, r3, #16
 800da30:	454e      	cmp	r6, r9
 800da32:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800da36:	f84a 3b04 	str.w	r3, [sl], #4
 800da3a:	d8e7      	bhi.n	800da0c <__mdiff+0x80>
 800da3c:	1b33      	subs	r3, r6, r4
 800da3e:	3b15      	subs	r3, #21
 800da40:	f023 0303 	bic.w	r3, r3, #3
 800da44:	3304      	adds	r3, #4
 800da46:	3415      	adds	r4, #21
 800da48:	42a6      	cmp	r6, r4
 800da4a:	bf38      	it	cc
 800da4c:	2304      	movcc	r3, #4
 800da4e:	441d      	add	r5, r3
 800da50:	4473      	add	r3, lr
 800da52:	469e      	mov	lr, r3
 800da54:	462e      	mov	r6, r5
 800da56:	4566      	cmp	r6, ip
 800da58:	d30e      	bcc.n	800da78 <__mdiff+0xec>
 800da5a:	f10c 0203 	add.w	r2, ip, #3
 800da5e:	1b52      	subs	r2, r2, r5
 800da60:	f022 0203 	bic.w	r2, r2, #3
 800da64:	3d03      	subs	r5, #3
 800da66:	45ac      	cmp	ip, r5
 800da68:	bf38      	it	cc
 800da6a:	2200      	movcc	r2, #0
 800da6c:	441a      	add	r2, r3
 800da6e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800da72:	b17b      	cbz	r3, 800da94 <__mdiff+0x108>
 800da74:	6107      	str	r7, [r0, #16]
 800da76:	e7a3      	b.n	800d9c0 <__mdiff+0x34>
 800da78:	f856 8b04 	ldr.w	r8, [r6], #4
 800da7c:	fa11 f288 	uxtah	r2, r1, r8
 800da80:	1414      	asrs	r4, r2, #16
 800da82:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800da86:	b292      	uxth	r2, r2
 800da88:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800da8c:	f84e 2b04 	str.w	r2, [lr], #4
 800da90:	1421      	asrs	r1, r4, #16
 800da92:	e7e0      	b.n	800da56 <__mdiff+0xca>
 800da94:	3f01      	subs	r7, #1
 800da96:	e7ea      	b.n	800da6e <__mdiff+0xe2>
 800da98:	0800f637 	.word	0x0800f637
 800da9c:	0800f6a8 	.word	0x0800f6a8

0800daa0 <__d2b>:
 800daa0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800daa4:	4689      	mov	r9, r1
 800daa6:	2101      	movs	r1, #1
 800daa8:	ec57 6b10 	vmov	r6, r7, d0
 800daac:	4690      	mov	r8, r2
 800daae:	f7ff fccf 	bl	800d450 <_Balloc>
 800dab2:	4604      	mov	r4, r0
 800dab4:	b930      	cbnz	r0, 800dac4 <__d2b+0x24>
 800dab6:	4602      	mov	r2, r0
 800dab8:	4b25      	ldr	r3, [pc, #148]	; (800db50 <__d2b+0xb0>)
 800daba:	4826      	ldr	r0, [pc, #152]	; (800db54 <__d2b+0xb4>)
 800dabc:	f240 310a 	movw	r1, #778	; 0x30a
 800dac0:	f000 fd1c 	bl	800e4fc <__assert_func>
 800dac4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800dac8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dacc:	bb35      	cbnz	r5, 800db1c <__d2b+0x7c>
 800dace:	2e00      	cmp	r6, #0
 800dad0:	9301      	str	r3, [sp, #4]
 800dad2:	d028      	beq.n	800db26 <__d2b+0x86>
 800dad4:	4668      	mov	r0, sp
 800dad6:	9600      	str	r6, [sp, #0]
 800dad8:	f7ff fd82 	bl	800d5e0 <__lo0bits>
 800dadc:	9900      	ldr	r1, [sp, #0]
 800dade:	b300      	cbz	r0, 800db22 <__d2b+0x82>
 800dae0:	9a01      	ldr	r2, [sp, #4]
 800dae2:	f1c0 0320 	rsb	r3, r0, #32
 800dae6:	fa02 f303 	lsl.w	r3, r2, r3
 800daea:	430b      	orrs	r3, r1
 800daec:	40c2      	lsrs	r2, r0
 800daee:	6163      	str	r3, [r4, #20]
 800daf0:	9201      	str	r2, [sp, #4]
 800daf2:	9b01      	ldr	r3, [sp, #4]
 800daf4:	61a3      	str	r3, [r4, #24]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	bf14      	ite	ne
 800dafa:	2202      	movne	r2, #2
 800dafc:	2201      	moveq	r2, #1
 800dafe:	6122      	str	r2, [r4, #16]
 800db00:	b1d5      	cbz	r5, 800db38 <__d2b+0x98>
 800db02:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800db06:	4405      	add	r5, r0
 800db08:	f8c9 5000 	str.w	r5, [r9]
 800db0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800db10:	f8c8 0000 	str.w	r0, [r8]
 800db14:	4620      	mov	r0, r4
 800db16:	b003      	add	sp, #12
 800db18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db20:	e7d5      	b.n	800dace <__d2b+0x2e>
 800db22:	6161      	str	r1, [r4, #20]
 800db24:	e7e5      	b.n	800daf2 <__d2b+0x52>
 800db26:	a801      	add	r0, sp, #4
 800db28:	f7ff fd5a 	bl	800d5e0 <__lo0bits>
 800db2c:	9b01      	ldr	r3, [sp, #4]
 800db2e:	6163      	str	r3, [r4, #20]
 800db30:	2201      	movs	r2, #1
 800db32:	6122      	str	r2, [r4, #16]
 800db34:	3020      	adds	r0, #32
 800db36:	e7e3      	b.n	800db00 <__d2b+0x60>
 800db38:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800db3c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800db40:	f8c9 0000 	str.w	r0, [r9]
 800db44:	6918      	ldr	r0, [r3, #16]
 800db46:	f7ff fd2b 	bl	800d5a0 <__hi0bits>
 800db4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800db4e:	e7df      	b.n	800db10 <__d2b+0x70>
 800db50:	0800f637 	.word	0x0800f637
 800db54:	0800f6a8 	.word	0x0800f6a8

0800db58 <_calloc_r>:
 800db58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db5a:	fba1 2402 	umull	r2, r4, r1, r2
 800db5e:	b94c      	cbnz	r4, 800db74 <_calloc_r+0x1c>
 800db60:	4611      	mov	r1, r2
 800db62:	9201      	str	r2, [sp, #4]
 800db64:	f000 f87a 	bl	800dc5c <_malloc_r>
 800db68:	9a01      	ldr	r2, [sp, #4]
 800db6a:	4605      	mov	r5, r0
 800db6c:	b930      	cbnz	r0, 800db7c <_calloc_r+0x24>
 800db6e:	4628      	mov	r0, r5
 800db70:	b003      	add	sp, #12
 800db72:	bd30      	pop	{r4, r5, pc}
 800db74:	220c      	movs	r2, #12
 800db76:	6002      	str	r2, [r0, #0]
 800db78:	2500      	movs	r5, #0
 800db7a:	e7f8      	b.n	800db6e <_calloc_r+0x16>
 800db7c:	4621      	mov	r1, r4
 800db7e:	f7fe f855 	bl	800bc2c <memset>
 800db82:	e7f4      	b.n	800db6e <_calloc_r+0x16>

0800db84 <_free_r>:
 800db84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db86:	2900      	cmp	r1, #0
 800db88:	d044      	beq.n	800dc14 <_free_r+0x90>
 800db8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db8e:	9001      	str	r0, [sp, #4]
 800db90:	2b00      	cmp	r3, #0
 800db92:	f1a1 0404 	sub.w	r4, r1, #4
 800db96:	bfb8      	it	lt
 800db98:	18e4      	addlt	r4, r4, r3
 800db9a:	f000 fe3b 	bl	800e814 <__malloc_lock>
 800db9e:	4a1e      	ldr	r2, [pc, #120]	; (800dc18 <_free_r+0x94>)
 800dba0:	9801      	ldr	r0, [sp, #4]
 800dba2:	6813      	ldr	r3, [r2, #0]
 800dba4:	b933      	cbnz	r3, 800dbb4 <_free_r+0x30>
 800dba6:	6063      	str	r3, [r4, #4]
 800dba8:	6014      	str	r4, [r2, #0]
 800dbaa:	b003      	add	sp, #12
 800dbac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dbb0:	f000 be36 	b.w	800e820 <__malloc_unlock>
 800dbb4:	42a3      	cmp	r3, r4
 800dbb6:	d908      	bls.n	800dbca <_free_r+0x46>
 800dbb8:	6825      	ldr	r5, [r4, #0]
 800dbba:	1961      	adds	r1, r4, r5
 800dbbc:	428b      	cmp	r3, r1
 800dbbe:	bf01      	itttt	eq
 800dbc0:	6819      	ldreq	r1, [r3, #0]
 800dbc2:	685b      	ldreq	r3, [r3, #4]
 800dbc4:	1949      	addeq	r1, r1, r5
 800dbc6:	6021      	streq	r1, [r4, #0]
 800dbc8:	e7ed      	b.n	800dba6 <_free_r+0x22>
 800dbca:	461a      	mov	r2, r3
 800dbcc:	685b      	ldr	r3, [r3, #4]
 800dbce:	b10b      	cbz	r3, 800dbd4 <_free_r+0x50>
 800dbd0:	42a3      	cmp	r3, r4
 800dbd2:	d9fa      	bls.n	800dbca <_free_r+0x46>
 800dbd4:	6811      	ldr	r1, [r2, #0]
 800dbd6:	1855      	adds	r5, r2, r1
 800dbd8:	42a5      	cmp	r5, r4
 800dbda:	d10b      	bne.n	800dbf4 <_free_r+0x70>
 800dbdc:	6824      	ldr	r4, [r4, #0]
 800dbde:	4421      	add	r1, r4
 800dbe0:	1854      	adds	r4, r2, r1
 800dbe2:	42a3      	cmp	r3, r4
 800dbe4:	6011      	str	r1, [r2, #0]
 800dbe6:	d1e0      	bne.n	800dbaa <_free_r+0x26>
 800dbe8:	681c      	ldr	r4, [r3, #0]
 800dbea:	685b      	ldr	r3, [r3, #4]
 800dbec:	6053      	str	r3, [r2, #4]
 800dbee:	4421      	add	r1, r4
 800dbf0:	6011      	str	r1, [r2, #0]
 800dbf2:	e7da      	b.n	800dbaa <_free_r+0x26>
 800dbf4:	d902      	bls.n	800dbfc <_free_r+0x78>
 800dbf6:	230c      	movs	r3, #12
 800dbf8:	6003      	str	r3, [r0, #0]
 800dbfa:	e7d6      	b.n	800dbaa <_free_r+0x26>
 800dbfc:	6825      	ldr	r5, [r4, #0]
 800dbfe:	1961      	adds	r1, r4, r5
 800dc00:	428b      	cmp	r3, r1
 800dc02:	bf04      	itt	eq
 800dc04:	6819      	ldreq	r1, [r3, #0]
 800dc06:	685b      	ldreq	r3, [r3, #4]
 800dc08:	6063      	str	r3, [r4, #4]
 800dc0a:	bf04      	itt	eq
 800dc0c:	1949      	addeq	r1, r1, r5
 800dc0e:	6021      	streq	r1, [r4, #0]
 800dc10:	6054      	str	r4, [r2, #4]
 800dc12:	e7ca      	b.n	800dbaa <_free_r+0x26>
 800dc14:	b003      	add	sp, #12
 800dc16:	bd30      	pop	{r4, r5, pc}
 800dc18:	20000c10 	.word	0x20000c10

0800dc1c <sbrk_aligned>:
 800dc1c:	b570      	push	{r4, r5, r6, lr}
 800dc1e:	4e0e      	ldr	r6, [pc, #56]	; (800dc58 <sbrk_aligned+0x3c>)
 800dc20:	460c      	mov	r4, r1
 800dc22:	6831      	ldr	r1, [r6, #0]
 800dc24:	4605      	mov	r5, r0
 800dc26:	b911      	cbnz	r1, 800dc2e <sbrk_aligned+0x12>
 800dc28:	f000 fb42 	bl	800e2b0 <_sbrk_r>
 800dc2c:	6030      	str	r0, [r6, #0]
 800dc2e:	4621      	mov	r1, r4
 800dc30:	4628      	mov	r0, r5
 800dc32:	f000 fb3d 	bl	800e2b0 <_sbrk_r>
 800dc36:	1c43      	adds	r3, r0, #1
 800dc38:	d00a      	beq.n	800dc50 <sbrk_aligned+0x34>
 800dc3a:	1cc4      	adds	r4, r0, #3
 800dc3c:	f024 0403 	bic.w	r4, r4, #3
 800dc40:	42a0      	cmp	r0, r4
 800dc42:	d007      	beq.n	800dc54 <sbrk_aligned+0x38>
 800dc44:	1a21      	subs	r1, r4, r0
 800dc46:	4628      	mov	r0, r5
 800dc48:	f000 fb32 	bl	800e2b0 <_sbrk_r>
 800dc4c:	3001      	adds	r0, #1
 800dc4e:	d101      	bne.n	800dc54 <sbrk_aligned+0x38>
 800dc50:	f04f 34ff 	mov.w	r4, #4294967295
 800dc54:	4620      	mov	r0, r4
 800dc56:	bd70      	pop	{r4, r5, r6, pc}
 800dc58:	20000c14 	.word	0x20000c14

0800dc5c <_malloc_r>:
 800dc5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc60:	1ccd      	adds	r5, r1, #3
 800dc62:	f025 0503 	bic.w	r5, r5, #3
 800dc66:	3508      	adds	r5, #8
 800dc68:	2d0c      	cmp	r5, #12
 800dc6a:	bf38      	it	cc
 800dc6c:	250c      	movcc	r5, #12
 800dc6e:	2d00      	cmp	r5, #0
 800dc70:	4607      	mov	r7, r0
 800dc72:	db01      	blt.n	800dc78 <_malloc_r+0x1c>
 800dc74:	42a9      	cmp	r1, r5
 800dc76:	d905      	bls.n	800dc84 <_malloc_r+0x28>
 800dc78:	230c      	movs	r3, #12
 800dc7a:	603b      	str	r3, [r7, #0]
 800dc7c:	2600      	movs	r6, #0
 800dc7e:	4630      	mov	r0, r6
 800dc80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc84:	4e2e      	ldr	r6, [pc, #184]	; (800dd40 <_malloc_r+0xe4>)
 800dc86:	f000 fdc5 	bl	800e814 <__malloc_lock>
 800dc8a:	6833      	ldr	r3, [r6, #0]
 800dc8c:	461c      	mov	r4, r3
 800dc8e:	bb34      	cbnz	r4, 800dcde <_malloc_r+0x82>
 800dc90:	4629      	mov	r1, r5
 800dc92:	4638      	mov	r0, r7
 800dc94:	f7ff ffc2 	bl	800dc1c <sbrk_aligned>
 800dc98:	1c43      	adds	r3, r0, #1
 800dc9a:	4604      	mov	r4, r0
 800dc9c:	d14d      	bne.n	800dd3a <_malloc_r+0xde>
 800dc9e:	6834      	ldr	r4, [r6, #0]
 800dca0:	4626      	mov	r6, r4
 800dca2:	2e00      	cmp	r6, #0
 800dca4:	d140      	bne.n	800dd28 <_malloc_r+0xcc>
 800dca6:	6823      	ldr	r3, [r4, #0]
 800dca8:	4631      	mov	r1, r6
 800dcaa:	4638      	mov	r0, r7
 800dcac:	eb04 0803 	add.w	r8, r4, r3
 800dcb0:	f000 fafe 	bl	800e2b0 <_sbrk_r>
 800dcb4:	4580      	cmp	r8, r0
 800dcb6:	d13a      	bne.n	800dd2e <_malloc_r+0xd2>
 800dcb8:	6821      	ldr	r1, [r4, #0]
 800dcba:	3503      	adds	r5, #3
 800dcbc:	1a6d      	subs	r5, r5, r1
 800dcbe:	f025 0503 	bic.w	r5, r5, #3
 800dcc2:	3508      	adds	r5, #8
 800dcc4:	2d0c      	cmp	r5, #12
 800dcc6:	bf38      	it	cc
 800dcc8:	250c      	movcc	r5, #12
 800dcca:	4629      	mov	r1, r5
 800dccc:	4638      	mov	r0, r7
 800dcce:	f7ff ffa5 	bl	800dc1c <sbrk_aligned>
 800dcd2:	3001      	adds	r0, #1
 800dcd4:	d02b      	beq.n	800dd2e <_malloc_r+0xd2>
 800dcd6:	6823      	ldr	r3, [r4, #0]
 800dcd8:	442b      	add	r3, r5
 800dcda:	6023      	str	r3, [r4, #0]
 800dcdc:	e00e      	b.n	800dcfc <_malloc_r+0xa0>
 800dcde:	6822      	ldr	r2, [r4, #0]
 800dce0:	1b52      	subs	r2, r2, r5
 800dce2:	d41e      	bmi.n	800dd22 <_malloc_r+0xc6>
 800dce4:	2a0b      	cmp	r2, #11
 800dce6:	d916      	bls.n	800dd16 <_malloc_r+0xba>
 800dce8:	1961      	adds	r1, r4, r5
 800dcea:	42a3      	cmp	r3, r4
 800dcec:	6025      	str	r5, [r4, #0]
 800dcee:	bf18      	it	ne
 800dcf0:	6059      	strne	r1, [r3, #4]
 800dcf2:	6863      	ldr	r3, [r4, #4]
 800dcf4:	bf08      	it	eq
 800dcf6:	6031      	streq	r1, [r6, #0]
 800dcf8:	5162      	str	r2, [r4, r5]
 800dcfa:	604b      	str	r3, [r1, #4]
 800dcfc:	4638      	mov	r0, r7
 800dcfe:	f104 060b 	add.w	r6, r4, #11
 800dd02:	f000 fd8d 	bl	800e820 <__malloc_unlock>
 800dd06:	f026 0607 	bic.w	r6, r6, #7
 800dd0a:	1d23      	adds	r3, r4, #4
 800dd0c:	1af2      	subs	r2, r6, r3
 800dd0e:	d0b6      	beq.n	800dc7e <_malloc_r+0x22>
 800dd10:	1b9b      	subs	r3, r3, r6
 800dd12:	50a3      	str	r3, [r4, r2]
 800dd14:	e7b3      	b.n	800dc7e <_malloc_r+0x22>
 800dd16:	6862      	ldr	r2, [r4, #4]
 800dd18:	42a3      	cmp	r3, r4
 800dd1a:	bf0c      	ite	eq
 800dd1c:	6032      	streq	r2, [r6, #0]
 800dd1e:	605a      	strne	r2, [r3, #4]
 800dd20:	e7ec      	b.n	800dcfc <_malloc_r+0xa0>
 800dd22:	4623      	mov	r3, r4
 800dd24:	6864      	ldr	r4, [r4, #4]
 800dd26:	e7b2      	b.n	800dc8e <_malloc_r+0x32>
 800dd28:	4634      	mov	r4, r6
 800dd2a:	6876      	ldr	r6, [r6, #4]
 800dd2c:	e7b9      	b.n	800dca2 <_malloc_r+0x46>
 800dd2e:	230c      	movs	r3, #12
 800dd30:	603b      	str	r3, [r7, #0]
 800dd32:	4638      	mov	r0, r7
 800dd34:	f000 fd74 	bl	800e820 <__malloc_unlock>
 800dd38:	e7a1      	b.n	800dc7e <_malloc_r+0x22>
 800dd3a:	6025      	str	r5, [r4, #0]
 800dd3c:	e7de      	b.n	800dcfc <_malloc_r+0xa0>
 800dd3e:	bf00      	nop
 800dd40:	20000c10 	.word	0x20000c10

0800dd44 <__ssputs_r>:
 800dd44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd48:	688e      	ldr	r6, [r1, #8]
 800dd4a:	429e      	cmp	r6, r3
 800dd4c:	4682      	mov	sl, r0
 800dd4e:	460c      	mov	r4, r1
 800dd50:	4690      	mov	r8, r2
 800dd52:	461f      	mov	r7, r3
 800dd54:	d838      	bhi.n	800ddc8 <__ssputs_r+0x84>
 800dd56:	898a      	ldrh	r2, [r1, #12]
 800dd58:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dd5c:	d032      	beq.n	800ddc4 <__ssputs_r+0x80>
 800dd5e:	6825      	ldr	r5, [r4, #0]
 800dd60:	6909      	ldr	r1, [r1, #16]
 800dd62:	eba5 0901 	sub.w	r9, r5, r1
 800dd66:	6965      	ldr	r5, [r4, #20]
 800dd68:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dd6c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dd70:	3301      	adds	r3, #1
 800dd72:	444b      	add	r3, r9
 800dd74:	106d      	asrs	r5, r5, #1
 800dd76:	429d      	cmp	r5, r3
 800dd78:	bf38      	it	cc
 800dd7a:	461d      	movcc	r5, r3
 800dd7c:	0553      	lsls	r3, r2, #21
 800dd7e:	d531      	bpl.n	800dde4 <__ssputs_r+0xa0>
 800dd80:	4629      	mov	r1, r5
 800dd82:	f7ff ff6b 	bl	800dc5c <_malloc_r>
 800dd86:	4606      	mov	r6, r0
 800dd88:	b950      	cbnz	r0, 800dda0 <__ssputs_r+0x5c>
 800dd8a:	230c      	movs	r3, #12
 800dd8c:	f8ca 3000 	str.w	r3, [sl]
 800dd90:	89a3      	ldrh	r3, [r4, #12]
 800dd92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd96:	81a3      	strh	r3, [r4, #12]
 800dd98:	f04f 30ff 	mov.w	r0, #4294967295
 800dd9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dda0:	6921      	ldr	r1, [r4, #16]
 800dda2:	464a      	mov	r2, r9
 800dda4:	f7fd ff1a 	bl	800bbdc <memcpy>
 800dda8:	89a3      	ldrh	r3, [r4, #12]
 800ddaa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ddae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddb2:	81a3      	strh	r3, [r4, #12]
 800ddb4:	6126      	str	r6, [r4, #16]
 800ddb6:	6165      	str	r5, [r4, #20]
 800ddb8:	444e      	add	r6, r9
 800ddba:	eba5 0509 	sub.w	r5, r5, r9
 800ddbe:	6026      	str	r6, [r4, #0]
 800ddc0:	60a5      	str	r5, [r4, #8]
 800ddc2:	463e      	mov	r6, r7
 800ddc4:	42be      	cmp	r6, r7
 800ddc6:	d900      	bls.n	800ddca <__ssputs_r+0x86>
 800ddc8:	463e      	mov	r6, r7
 800ddca:	6820      	ldr	r0, [r4, #0]
 800ddcc:	4632      	mov	r2, r6
 800ddce:	4641      	mov	r1, r8
 800ddd0:	f7fd ff12 	bl	800bbf8 <memmove>
 800ddd4:	68a3      	ldr	r3, [r4, #8]
 800ddd6:	1b9b      	subs	r3, r3, r6
 800ddd8:	60a3      	str	r3, [r4, #8]
 800ddda:	6823      	ldr	r3, [r4, #0]
 800dddc:	4433      	add	r3, r6
 800ddde:	6023      	str	r3, [r4, #0]
 800dde0:	2000      	movs	r0, #0
 800dde2:	e7db      	b.n	800dd9c <__ssputs_r+0x58>
 800dde4:	462a      	mov	r2, r5
 800dde6:	f000 fd21 	bl	800e82c <_realloc_r>
 800ddea:	4606      	mov	r6, r0
 800ddec:	2800      	cmp	r0, #0
 800ddee:	d1e1      	bne.n	800ddb4 <__ssputs_r+0x70>
 800ddf0:	6921      	ldr	r1, [r4, #16]
 800ddf2:	4650      	mov	r0, sl
 800ddf4:	f7ff fec6 	bl	800db84 <_free_r>
 800ddf8:	e7c7      	b.n	800dd8a <__ssputs_r+0x46>
	...

0800ddfc <_svfiprintf_r>:
 800ddfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de00:	4698      	mov	r8, r3
 800de02:	898b      	ldrh	r3, [r1, #12]
 800de04:	061b      	lsls	r3, r3, #24
 800de06:	b09d      	sub	sp, #116	; 0x74
 800de08:	4607      	mov	r7, r0
 800de0a:	460d      	mov	r5, r1
 800de0c:	4614      	mov	r4, r2
 800de0e:	d50e      	bpl.n	800de2e <_svfiprintf_r+0x32>
 800de10:	690b      	ldr	r3, [r1, #16]
 800de12:	b963      	cbnz	r3, 800de2e <_svfiprintf_r+0x32>
 800de14:	2140      	movs	r1, #64	; 0x40
 800de16:	f7ff ff21 	bl	800dc5c <_malloc_r>
 800de1a:	6028      	str	r0, [r5, #0]
 800de1c:	6128      	str	r0, [r5, #16]
 800de1e:	b920      	cbnz	r0, 800de2a <_svfiprintf_r+0x2e>
 800de20:	230c      	movs	r3, #12
 800de22:	603b      	str	r3, [r7, #0]
 800de24:	f04f 30ff 	mov.w	r0, #4294967295
 800de28:	e0d1      	b.n	800dfce <_svfiprintf_r+0x1d2>
 800de2a:	2340      	movs	r3, #64	; 0x40
 800de2c:	616b      	str	r3, [r5, #20]
 800de2e:	2300      	movs	r3, #0
 800de30:	9309      	str	r3, [sp, #36]	; 0x24
 800de32:	2320      	movs	r3, #32
 800de34:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800de38:	f8cd 800c 	str.w	r8, [sp, #12]
 800de3c:	2330      	movs	r3, #48	; 0x30
 800de3e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dfe8 <_svfiprintf_r+0x1ec>
 800de42:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800de46:	f04f 0901 	mov.w	r9, #1
 800de4a:	4623      	mov	r3, r4
 800de4c:	469a      	mov	sl, r3
 800de4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de52:	b10a      	cbz	r2, 800de58 <_svfiprintf_r+0x5c>
 800de54:	2a25      	cmp	r2, #37	; 0x25
 800de56:	d1f9      	bne.n	800de4c <_svfiprintf_r+0x50>
 800de58:	ebba 0b04 	subs.w	fp, sl, r4
 800de5c:	d00b      	beq.n	800de76 <_svfiprintf_r+0x7a>
 800de5e:	465b      	mov	r3, fp
 800de60:	4622      	mov	r2, r4
 800de62:	4629      	mov	r1, r5
 800de64:	4638      	mov	r0, r7
 800de66:	f7ff ff6d 	bl	800dd44 <__ssputs_r>
 800de6a:	3001      	adds	r0, #1
 800de6c:	f000 80aa 	beq.w	800dfc4 <_svfiprintf_r+0x1c8>
 800de70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de72:	445a      	add	r2, fp
 800de74:	9209      	str	r2, [sp, #36]	; 0x24
 800de76:	f89a 3000 	ldrb.w	r3, [sl]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	f000 80a2 	beq.w	800dfc4 <_svfiprintf_r+0x1c8>
 800de80:	2300      	movs	r3, #0
 800de82:	f04f 32ff 	mov.w	r2, #4294967295
 800de86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de8a:	f10a 0a01 	add.w	sl, sl, #1
 800de8e:	9304      	str	r3, [sp, #16]
 800de90:	9307      	str	r3, [sp, #28]
 800de92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800de96:	931a      	str	r3, [sp, #104]	; 0x68
 800de98:	4654      	mov	r4, sl
 800de9a:	2205      	movs	r2, #5
 800de9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dea0:	4851      	ldr	r0, [pc, #324]	; (800dfe8 <_svfiprintf_r+0x1ec>)
 800dea2:	f7f2 f975 	bl	8000190 <memchr>
 800dea6:	9a04      	ldr	r2, [sp, #16]
 800dea8:	b9d8      	cbnz	r0, 800dee2 <_svfiprintf_r+0xe6>
 800deaa:	06d0      	lsls	r0, r2, #27
 800deac:	bf44      	itt	mi
 800deae:	2320      	movmi	r3, #32
 800deb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800deb4:	0711      	lsls	r1, r2, #28
 800deb6:	bf44      	itt	mi
 800deb8:	232b      	movmi	r3, #43	; 0x2b
 800deba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800debe:	f89a 3000 	ldrb.w	r3, [sl]
 800dec2:	2b2a      	cmp	r3, #42	; 0x2a
 800dec4:	d015      	beq.n	800def2 <_svfiprintf_r+0xf6>
 800dec6:	9a07      	ldr	r2, [sp, #28]
 800dec8:	4654      	mov	r4, sl
 800deca:	2000      	movs	r0, #0
 800decc:	f04f 0c0a 	mov.w	ip, #10
 800ded0:	4621      	mov	r1, r4
 800ded2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ded6:	3b30      	subs	r3, #48	; 0x30
 800ded8:	2b09      	cmp	r3, #9
 800deda:	d94e      	bls.n	800df7a <_svfiprintf_r+0x17e>
 800dedc:	b1b0      	cbz	r0, 800df0c <_svfiprintf_r+0x110>
 800dede:	9207      	str	r2, [sp, #28]
 800dee0:	e014      	b.n	800df0c <_svfiprintf_r+0x110>
 800dee2:	eba0 0308 	sub.w	r3, r0, r8
 800dee6:	fa09 f303 	lsl.w	r3, r9, r3
 800deea:	4313      	orrs	r3, r2
 800deec:	9304      	str	r3, [sp, #16]
 800deee:	46a2      	mov	sl, r4
 800def0:	e7d2      	b.n	800de98 <_svfiprintf_r+0x9c>
 800def2:	9b03      	ldr	r3, [sp, #12]
 800def4:	1d19      	adds	r1, r3, #4
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	9103      	str	r1, [sp, #12]
 800defa:	2b00      	cmp	r3, #0
 800defc:	bfbb      	ittet	lt
 800defe:	425b      	neglt	r3, r3
 800df00:	f042 0202 	orrlt.w	r2, r2, #2
 800df04:	9307      	strge	r3, [sp, #28]
 800df06:	9307      	strlt	r3, [sp, #28]
 800df08:	bfb8      	it	lt
 800df0a:	9204      	strlt	r2, [sp, #16]
 800df0c:	7823      	ldrb	r3, [r4, #0]
 800df0e:	2b2e      	cmp	r3, #46	; 0x2e
 800df10:	d10c      	bne.n	800df2c <_svfiprintf_r+0x130>
 800df12:	7863      	ldrb	r3, [r4, #1]
 800df14:	2b2a      	cmp	r3, #42	; 0x2a
 800df16:	d135      	bne.n	800df84 <_svfiprintf_r+0x188>
 800df18:	9b03      	ldr	r3, [sp, #12]
 800df1a:	1d1a      	adds	r2, r3, #4
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	9203      	str	r2, [sp, #12]
 800df20:	2b00      	cmp	r3, #0
 800df22:	bfb8      	it	lt
 800df24:	f04f 33ff 	movlt.w	r3, #4294967295
 800df28:	3402      	adds	r4, #2
 800df2a:	9305      	str	r3, [sp, #20]
 800df2c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dff8 <_svfiprintf_r+0x1fc>
 800df30:	7821      	ldrb	r1, [r4, #0]
 800df32:	2203      	movs	r2, #3
 800df34:	4650      	mov	r0, sl
 800df36:	f7f2 f92b 	bl	8000190 <memchr>
 800df3a:	b140      	cbz	r0, 800df4e <_svfiprintf_r+0x152>
 800df3c:	2340      	movs	r3, #64	; 0x40
 800df3e:	eba0 000a 	sub.w	r0, r0, sl
 800df42:	fa03 f000 	lsl.w	r0, r3, r0
 800df46:	9b04      	ldr	r3, [sp, #16]
 800df48:	4303      	orrs	r3, r0
 800df4a:	3401      	adds	r4, #1
 800df4c:	9304      	str	r3, [sp, #16]
 800df4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df52:	4826      	ldr	r0, [pc, #152]	; (800dfec <_svfiprintf_r+0x1f0>)
 800df54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800df58:	2206      	movs	r2, #6
 800df5a:	f7f2 f919 	bl	8000190 <memchr>
 800df5e:	2800      	cmp	r0, #0
 800df60:	d038      	beq.n	800dfd4 <_svfiprintf_r+0x1d8>
 800df62:	4b23      	ldr	r3, [pc, #140]	; (800dff0 <_svfiprintf_r+0x1f4>)
 800df64:	bb1b      	cbnz	r3, 800dfae <_svfiprintf_r+0x1b2>
 800df66:	9b03      	ldr	r3, [sp, #12]
 800df68:	3307      	adds	r3, #7
 800df6a:	f023 0307 	bic.w	r3, r3, #7
 800df6e:	3308      	adds	r3, #8
 800df70:	9303      	str	r3, [sp, #12]
 800df72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df74:	4433      	add	r3, r6
 800df76:	9309      	str	r3, [sp, #36]	; 0x24
 800df78:	e767      	b.n	800de4a <_svfiprintf_r+0x4e>
 800df7a:	fb0c 3202 	mla	r2, ip, r2, r3
 800df7e:	460c      	mov	r4, r1
 800df80:	2001      	movs	r0, #1
 800df82:	e7a5      	b.n	800ded0 <_svfiprintf_r+0xd4>
 800df84:	2300      	movs	r3, #0
 800df86:	3401      	adds	r4, #1
 800df88:	9305      	str	r3, [sp, #20]
 800df8a:	4619      	mov	r1, r3
 800df8c:	f04f 0c0a 	mov.w	ip, #10
 800df90:	4620      	mov	r0, r4
 800df92:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df96:	3a30      	subs	r2, #48	; 0x30
 800df98:	2a09      	cmp	r2, #9
 800df9a:	d903      	bls.n	800dfa4 <_svfiprintf_r+0x1a8>
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d0c5      	beq.n	800df2c <_svfiprintf_r+0x130>
 800dfa0:	9105      	str	r1, [sp, #20]
 800dfa2:	e7c3      	b.n	800df2c <_svfiprintf_r+0x130>
 800dfa4:	fb0c 2101 	mla	r1, ip, r1, r2
 800dfa8:	4604      	mov	r4, r0
 800dfaa:	2301      	movs	r3, #1
 800dfac:	e7f0      	b.n	800df90 <_svfiprintf_r+0x194>
 800dfae:	ab03      	add	r3, sp, #12
 800dfb0:	9300      	str	r3, [sp, #0]
 800dfb2:	462a      	mov	r2, r5
 800dfb4:	4b0f      	ldr	r3, [pc, #60]	; (800dff4 <_svfiprintf_r+0x1f8>)
 800dfb6:	a904      	add	r1, sp, #16
 800dfb8:	4638      	mov	r0, r7
 800dfba:	f7fd fedf 	bl	800bd7c <_printf_float>
 800dfbe:	1c42      	adds	r2, r0, #1
 800dfc0:	4606      	mov	r6, r0
 800dfc2:	d1d6      	bne.n	800df72 <_svfiprintf_r+0x176>
 800dfc4:	89ab      	ldrh	r3, [r5, #12]
 800dfc6:	065b      	lsls	r3, r3, #25
 800dfc8:	f53f af2c 	bmi.w	800de24 <_svfiprintf_r+0x28>
 800dfcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dfce:	b01d      	add	sp, #116	; 0x74
 800dfd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfd4:	ab03      	add	r3, sp, #12
 800dfd6:	9300      	str	r3, [sp, #0]
 800dfd8:	462a      	mov	r2, r5
 800dfda:	4b06      	ldr	r3, [pc, #24]	; (800dff4 <_svfiprintf_r+0x1f8>)
 800dfdc:	a904      	add	r1, sp, #16
 800dfde:	4638      	mov	r0, r7
 800dfe0:	f7fe f970 	bl	800c2c4 <_printf_i>
 800dfe4:	e7eb      	b.n	800dfbe <_svfiprintf_r+0x1c2>
 800dfe6:	bf00      	nop
 800dfe8:	0800f804 	.word	0x0800f804
 800dfec:	0800f80e 	.word	0x0800f80e
 800dff0:	0800bd7d 	.word	0x0800bd7d
 800dff4:	0800dd45 	.word	0x0800dd45
 800dff8:	0800f80a 	.word	0x0800f80a

0800dffc <__sfputc_r>:
 800dffc:	6893      	ldr	r3, [r2, #8]
 800dffe:	3b01      	subs	r3, #1
 800e000:	2b00      	cmp	r3, #0
 800e002:	b410      	push	{r4}
 800e004:	6093      	str	r3, [r2, #8]
 800e006:	da08      	bge.n	800e01a <__sfputc_r+0x1e>
 800e008:	6994      	ldr	r4, [r2, #24]
 800e00a:	42a3      	cmp	r3, r4
 800e00c:	db01      	blt.n	800e012 <__sfputc_r+0x16>
 800e00e:	290a      	cmp	r1, #10
 800e010:	d103      	bne.n	800e01a <__sfputc_r+0x1e>
 800e012:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e016:	f000 b99f 	b.w	800e358 <__swbuf_r>
 800e01a:	6813      	ldr	r3, [r2, #0]
 800e01c:	1c58      	adds	r0, r3, #1
 800e01e:	6010      	str	r0, [r2, #0]
 800e020:	7019      	strb	r1, [r3, #0]
 800e022:	4608      	mov	r0, r1
 800e024:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e028:	4770      	bx	lr

0800e02a <__sfputs_r>:
 800e02a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e02c:	4606      	mov	r6, r0
 800e02e:	460f      	mov	r7, r1
 800e030:	4614      	mov	r4, r2
 800e032:	18d5      	adds	r5, r2, r3
 800e034:	42ac      	cmp	r4, r5
 800e036:	d101      	bne.n	800e03c <__sfputs_r+0x12>
 800e038:	2000      	movs	r0, #0
 800e03a:	e007      	b.n	800e04c <__sfputs_r+0x22>
 800e03c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e040:	463a      	mov	r2, r7
 800e042:	4630      	mov	r0, r6
 800e044:	f7ff ffda 	bl	800dffc <__sfputc_r>
 800e048:	1c43      	adds	r3, r0, #1
 800e04a:	d1f3      	bne.n	800e034 <__sfputs_r+0xa>
 800e04c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e050 <_vfiprintf_r>:
 800e050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e054:	460d      	mov	r5, r1
 800e056:	b09d      	sub	sp, #116	; 0x74
 800e058:	4614      	mov	r4, r2
 800e05a:	4698      	mov	r8, r3
 800e05c:	4606      	mov	r6, r0
 800e05e:	b118      	cbz	r0, 800e068 <_vfiprintf_r+0x18>
 800e060:	6983      	ldr	r3, [r0, #24]
 800e062:	b90b      	cbnz	r3, 800e068 <_vfiprintf_r+0x18>
 800e064:	f7ff f946 	bl	800d2f4 <__sinit>
 800e068:	4b89      	ldr	r3, [pc, #548]	; (800e290 <_vfiprintf_r+0x240>)
 800e06a:	429d      	cmp	r5, r3
 800e06c:	d11b      	bne.n	800e0a6 <_vfiprintf_r+0x56>
 800e06e:	6875      	ldr	r5, [r6, #4]
 800e070:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e072:	07d9      	lsls	r1, r3, #31
 800e074:	d405      	bmi.n	800e082 <_vfiprintf_r+0x32>
 800e076:	89ab      	ldrh	r3, [r5, #12]
 800e078:	059a      	lsls	r2, r3, #22
 800e07a:	d402      	bmi.n	800e082 <_vfiprintf_r+0x32>
 800e07c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e07e:	f7ff f9dc 	bl	800d43a <__retarget_lock_acquire_recursive>
 800e082:	89ab      	ldrh	r3, [r5, #12]
 800e084:	071b      	lsls	r3, r3, #28
 800e086:	d501      	bpl.n	800e08c <_vfiprintf_r+0x3c>
 800e088:	692b      	ldr	r3, [r5, #16]
 800e08a:	b9eb      	cbnz	r3, 800e0c8 <_vfiprintf_r+0x78>
 800e08c:	4629      	mov	r1, r5
 800e08e:	4630      	mov	r0, r6
 800e090:	f000 f9c6 	bl	800e420 <__swsetup_r>
 800e094:	b1c0      	cbz	r0, 800e0c8 <_vfiprintf_r+0x78>
 800e096:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e098:	07dc      	lsls	r4, r3, #31
 800e09a:	d50e      	bpl.n	800e0ba <_vfiprintf_r+0x6a>
 800e09c:	f04f 30ff 	mov.w	r0, #4294967295
 800e0a0:	b01d      	add	sp, #116	; 0x74
 800e0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0a6:	4b7b      	ldr	r3, [pc, #492]	; (800e294 <_vfiprintf_r+0x244>)
 800e0a8:	429d      	cmp	r5, r3
 800e0aa:	d101      	bne.n	800e0b0 <_vfiprintf_r+0x60>
 800e0ac:	68b5      	ldr	r5, [r6, #8]
 800e0ae:	e7df      	b.n	800e070 <_vfiprintf_r+0x20>
 800e0b0:	4b79      	ldr	r3, [pc, #484]	; (800e298 <_vfiprintf_r+0x248>)
 800e0b2:	429d      	cmp	r5, r3
 800e0b4:	bf08      	it	eq
 800e0b6:	68f5      	ldreq	r5, [r6, #12]
 800e0b8:	e7da      	b.n	800e070 <_vfiprintf_r+0x20>
 800e0ba:	89ab      	ldrh	r3, [r5, #12]
 800e0bc:	0598      	lsls	r0, r3, #22
 800e0be:	d4ed      	bmi.n	800e09c <_vfiprintf_r+0x4c>
 800e0c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e0c2:	f7ff f9bb 	bl	800d43c <__retarget_lock_release_recursive>
 800e0c6:	e7e9      	b.n	800e09c <_vfiprintf_r+0x4c>
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	9309      	str	r3, [sp, #36]	; 0x24
 800e0cc:	2320      	movs	r3, #32
 800e0ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e0d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e0d6:	2330      	movs	r3, #48	; 0x30
 800e0d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e29c <_vfiprintf_r+0x24c>
 800e0dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e0e0:	f04f 0901 	mov.w	r9, #1
 800e0e4:	4623      	mov	r3, r4
 800e0e6:	469a      	mov	sl, r3
 800e0e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e0ec:	b10a      	cbz	r2, 800e0f2 <_vfiprintf_r+0xa2>
 800e0ee:	2a25      	cmp	r2, #37	; 0x25
 800e0f0:	d1f9      	bne.n	800e0e6 <_vfiprintf_r+0x96>
 800e0f2:	ebba 0b04 	subs.w	fp, sl, r4
 800e0f6:	d00b      	beq.n	800e110 <_vfiprintf_r+0xc0>
 800e0f8:	465b      	mov	r3, fp
 800e0fa:	4622      	mov	r2, r4
 800e0fc:	4629      	mov	r1, r5
 800e0fe:	4630      	mov	r0, r6
 800e100:	f7ff ff93 	bl	800e02a <__sfputs_r>
 800e104:	3001      	adds	r0, #1
 800e106:	f000 80aa 	beq.w	800e25e <_vfiprintf_r+0x20e>
 800e10a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e10c:	445a      	add	r2, fp
 800e10e:	9209      	str	r2, [sp, #36]	; 0x24
 800e110:	f89a 3000 	ldrb.w	r3, [sl]
 800e114:	2b00      	cmp	r3, #0
 800e116:	f000 80a2 	beq.w	800e25e <_vfiprintf_r+0x20e>
 800e11a:	2300      	movs	r3, #0
 800e11c:	f04f 32ff 	mov.w	r2, #4294967295
 800e120:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e124:	f10a 0a01 	add.w	sl, sl, #1
 800e128:	9304      	str	r3, [sp, #16]
 800e12a:	9307      	str	r3, [sp, #28]
 800e12c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e130:	931a      	str	r3, [sp, #104]	; 0x68
 800e132:	4654      	mov	r4, sl
 800e134:	2205      	movs	r2, #5
 800e136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e13a:	4858      	ldr	r0, [pc, #352]	; (800e29c <_vfiprintf_r+0x24c>)
 800e13c:	f7f2 f828 	bl	8000190 <memchr>
 800e140:	9a04      	ldr	r2, [sp, #16]
 800e142:	b9d8      	cbnz	r0, 800e17c <_vfiprintf_r+0x12c>
 800e144:	06d1      	lsls	r1, r2, #27
 800e146:	bf44      	itt	mi
 800e148:	2320      	movmi	r3, #32
 800e14a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e14e:	0713      	lsls	r3, r2, #28
 800e150:	bf44      	itt	mi
 800e152:	232b      	movmi	r3, #43	; 0x2b
 800e154:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e158:	f89a 3000 	ldrb.w	r3, [sl]
 800e15c:	2b2a      	cmp	r3, #42	; 0x2a
 800e15e:	d015      	beq.n	800e18c <_vfiprintf_r+0x13c>
 800e160:	9a07      	ldr	r2, [sp, #28]
 800e162:	4654      	mov	r4, sl
 800e164:	2000      	movs	r0, #0
 800e166:	f04f 0c0a 	mov.w	ip, #10
 800e16a:	4621      	mov	r1, r4
 800e16c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e170:	3b30      	subs	r3, #48	; 0x30
 800e172:	2b09      	cmp	r3, #9
 800e174:	d94e      	bls.n	800e214 <_vfiprintf_r+0x1c4>
 800e176:	b1b0      	cbz	r0, 800e1a6 <_vfiprintf_r+0x156>
 800e178:	9207      	str	r2, [sp, #28]
 800e17a:	e014      	b.n	800e1a6 <_vfiprintf_r+0x156>
 800e17c:	eba0 0308 	sub.w	r3, r0, r8
 800e180:	fa09 f303 	lsl.w	r3, r9, r3
 800e184:	4313      	orrs	r3, r2
 800e186:	9304      	str	r3, [sp, #16]
 800e188:	46a2      	mov	sl, r4
 800e18a:	e7d2      	b.n	800e132 <_vfiprintf_r+0xe2>
 800e18c:	9b03      	ldr	r3, [sp, #12]
 800e18e:	1d19      	adds	r1, r3, #4
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	9103      	str	r1, [sp, #12]
 800e194:	2b00      	cmp	r3, #0
 800e196:	bfbb      	ittet	lt
 800e198:	425b      	neglt	r3, r3
 800e19a:	f042 0202 	orrlt.w	r2, r2, #2
 800e19e:	9307      	strge	r3, [sp, #28]
 800e1a0:	9307      	strlt	r3, [sp, #28]
 800e1a2:	bfb8      	it	lt
 800e1a4:	9204      	strlt	r2, [sp, #16]
 800e1a6:	7823      	ldrb	r3, [r4, #0]
 800e1a8:	2b2e      	cmp	r3, #46	; 0x2e
 800e1aa:	d10c      	bne.n	800e1c6 <_vfiprintf_r+0x176>
 800e1ac:	7863      	ldrb	r3, [r4, #1]
 800e1ae:	2b2a      	cmp	r3, #42	; 0x2a
 800e1b0:	d135      	bne.n	800e21e <_vfiprintf_r+0x1ce>
 800e1b2:	9b03      	ldr	r3, [sp, #12]
 800e1b4:	1d1a      	adds	r2, r3, #4
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	9203      	str	r2, [sp, #12]
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	bfb8      	it	lt
 800e1be:	f04f 33ff 	movlt.w	r3, #4294967295
 800e1c2:	3402      	adds	r4, #2
 800e1c4:	9305      	str	r3, [sp, #20]
 800e1c6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e2ac <_vfiprintf_r+0x25c>
 800e1ca:	7821      	ldrb	r1, [r4, #0]
 800e1cc:	2203      	movs	r2, #3
 800e1ce:	4650      	mov	r0, sl
 800e1d0:	f7f1 ffde 	bl	8000190 <memchr>
 800e1d4:	b140      	cbz	r0, 800e1e8 <_vfiprintf_r+0x198>
 800e1d6:	2340      	movs	r3, #64	; 0x40
 800e1d8:	eba0 000a 	sub.w	r0, r0, sl
 800e1dc:	fa03 f000 	lsl.w	r0, r3, r0
 800e1e0:	9b04      	ldr	r3, [sp, #16]
 800e1e2:	4303      	orrs	r3, r0
 800e1e4:	3401      	adds	r4, #1
 800e1e6:	9304      	str	r3, [sp, #16]
 800e1e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1ec:	482c      	ldr	r0, [pc, #176]	; (800e2a0 <_vfiprintf_r+0x250>)
 800e1ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e1f2:	2206      	movs	r2, #6
 800e1f4:	f7f1 ffcc 	bl	8000190 <memchr>
 800e1f8:	2800      	cmp	r0, #0
 800e1fa:	d03f      	beq.n	800e27c <_vfiprintf_r+0x22c>
 800e1fc:	4b29      	ldr	r3, [pc, #164]	; (800e2a4 <_vfiprintf_r+0x254>)
 800e1fe:	bb1b      	cbnz	r3, 800e248 <_vfiprintf_r+0x1f8>
 800e200:	9b03      	ldr	r3, [sp, #12]
 800e202:	3307      	adds	r3, #7
 800e204:	f023 0307 	bic.w	r3, r3, #7
 800e208:	3308      	adds	r3, #8
 800e20a:	9303      	str	r3, [sp, #12]
 800e20c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e20e:	443b      	add	r3, r7
 800e210:	9309      	str	r3, [sp, #36]	; 0x24
 800e212:	e767      	b.n	800e0e4 <_vfiprintf_r+0x94>
 800e214:	fb0c 3202 	mla	r2, ip, r2, r3
 800e218:	460c      	mov	r4, r1
 800e21a:	2001      	movs	r0, #1
 800e21c:	e7a5      	b.n	800e16a <_vfiprintf_r+0x11a>
 800e21e:	2300      	movs	r3, #0
 800e220:	3401      	adds	r4, #1
 800e222:	9305      	str	r3, [sp, #20]
 800e224:	4619      	mov	r1, r3
 800e226:	f04f 0c0a 	mov.w	ip, #10
 800e22a:	4620      	mov	r0, r4
 800e22c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e230:	3a30      	subs	r2, #48	; 0x30
 800e232:	2a09      	cmp	r2, #9
 800e234:	d903      	bls.n	800e23e <_vfiprintf_r+0x1ee>
 800e236:	2b00      	cmp	r3, #0
 800e238:	d0c5      	beq.n	800e1c6 <_vfiprintf_r+0x176>
 800e23a:	9105      	str	r1, [sp, #20]
 800e23c:	e7c3      	b.n	800e1c6 <_vfiprintf_r+0x176>
 800e23e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e242:	4604      	mov	r4, r0
 800e244:	2301      	movs	r3, #1
 800e246:	e7f0      	b.n	800e22a <_vfiprintf_r+0x1da>
 800e248:	ab03      	add	r3, sp, #12
 800e24a:	9300      	str	r3, [sp, #0]
 800e24c:	462a      	mov	r2, r5
 800e24e:	4b16      	ldr	r3, [pc, #88]	; (800e2a8 <_vfiprintf_r+0x258>)
 800e250:	a904      	add	r1, sp, #16
 800e252:	4630      	mov	r0, r6
 800e254:	f7fd fd92 	bl	800bd7c <_printf_float>
 800e258:	4607      	mov	r7, r0
 800e25a:	1c78      	adds	r0, r7, #1
 800e25c:	d1d6      	bne.n	800e20c <_vfiprintf_r+0x1bc>
 800e25e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e260:	07d9      	lsls	r1, r3, #31
 800e262:	d405      	bmi.n	800e270 <_vfiprintf_r+0x220>
 800e264:	89ab      	ldrh	r3, [r5, #12]
 800e266:	059a      	lsls	r2, r3, #22
 800e268:	d402      	bmi.n	800e270 <_vfiprintf_r+0x220>
 800e26a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e26c:	f7ff f8e6 	bl	800d43c <__retarget_lock_release_recursive>
 800e270:	89ab      	ldrh	r3, [r5, #12]
 800e272:	065b      	lsls	r3, r3, #25
 800e274:	f53f af12 	bmi.w	800e09c <_vfiprintf_r+0x4c>
 800e278:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e27a:	e711      	b.n	800e0a0 <_vfiprintf_r+0x50>
 800e27c:	ab03      	add	r3, sp, #12
 800e27e:	9300      	str	r3, [sp, #0]
 800e280:	462a      	mov	r2, r5
 800e282:	4b09      	ldr	r3, [pc, #36]	; (800e2a8 <_vfiprintf_r+0x258>)
 800e284:	a904      	add	r1, sp, #16
 800e286:	4630      	mov	r0, r6
 800e288:	f7fe f81c 	bl	800c2c4 <_printf_i>
 800e28c:	e7e4      	b.n	800e258 <_vfiprintf_r+0x208>
 800e28e:	bf00      	nop
 800e290:	0800f668 	.word	0x0800f668
 800e294:	0800f688 	.word	0x0800f688
 800e298:	0800f648 	.word	0x0800f648
 800e29c:	0800f804 	.word	0x0800f804
 800e2a0:	0800f80e 	.word	0x0800f80e
 800e2a4:	0800bd7d 	.word	0x0800bd7d
 800e2a8:	0800e02b 	.word	0x0800e02b
 800e2ac:	0800f80a 	.word	0x0800f80a

0800e2b0 <_sbrk_r>:
 800e2b0:	b538      	push	{r3, r4, r5, lr}
 800e2b2:	4d06      	ldr	r5, [pc, #24]	; (800e2cc <_sbrk_r+0x1c>)
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	4604      	mov	r4, r0
 800e2b8:	4608      	mov	r0, r1
 800e2ba:	602b      	str	r3, [r5, #0]
 800e2bc:	f7f5 f90e 	bl	80034dc <_sbrk>
 800e2c0:	1c43      	adds	r3, r0, #1
 800e2c2:	d102      	bne.n	800e2ca <_sbrk_r+0x1a>
 800e2c4:	682b      	ldr	r3, [r5, #0]
 800e2c6:	b103      	cbz	r3, 800e2ca <_sbrk_r+0x1a>
 800e2c8:	6023      	str	r3, [r4, #0]
 800e2ca:	bd38      	pop	{r3, r4, r5, pc}
 800e2cc:	20000c18 	.word	0x20000c18

0800e2d0 <__sread>:
 800e2d0:	b510      	push	{r4, lr}
 800e2d2:	460c      	mov	r4, r1
 800e2d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2d8:	f000 fad8 	bl	800e88c <_read_r>
 800e2dc:	2800      	cmp	r0, #0
 800e2de:	bfab      	itete	ge
 800e2e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e2e2:	89a3      	ldrhlt	r3, [r4, #12]
 800e2e4:	181b      	addge	r3, r3, r0
 800e2e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e2ea:	bfac      	ite	ge
 800e2ec:	6563      	strge	r3, [r4, #84]	; 0x54
 800e2ee:	81a3      	strhlt	r3, [r4, #12]
 800e2f0:	bd10      	pop	{r4, pc}

0800e2f2 <__swrite>:
 800e2f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2f6:	461f      	mov	r7, r3
 800e2f8:	898b      	ldrh	r3, [r1, #12]
 800e2fa:	05db      	lsls	r3, r3, #23
 800e2fc:	4605      	mov	r5, r0
 800e2fe:	460c      	mov	r4, r1
 800e300:	4616      	mov	r6, r2
 800e302:	d505      	bpl.n	800e310 <__swrite+0x1e>
 800e304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e308:	2302      	movs	r3, #2
 800e30a:	2200      	movs	r2, #0
 800e30c:	f000 f9f8 	bl	800e700 <_lseek_r>
 800e310:	89a3      	ldrh	r3, [r4, #12]
 800e312:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e316:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e31a:	81a3      	strh	r3, [r4, #12]
 800e31c:	4632      	mov	r2, r6
 800e31e:	463b      	mov	r3, r7
 800e320:	4628      	mov	r0, r5
 800e322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e326:	f000 b869 	b.w	800e3fc <_write_r>

0800e32a <__sseek>:
 800e32a:	b510      	push	{r4, lr}
 800e32c:	460c      	mov	r4, r1
 800e32e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e332:	f000 f9e5 	bl	800e700 <_lseek_r>
 800e336:	1c43      	adds	r3, r0, #1
 800e338:	89a3      	ldrh	r3, [r4, #12]
 800e33a:	bf15      	itete	ne
 800e33c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e33e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e342:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e346:	81a3      	strheq	r3, [r4, #12]
 800e348:	bf18      	it	ne
 800e34a:	81a3      	strhne	r3, [r4, #12]
 800e34c:	bd10      	pop	{r4, pc}

0800e34e <__sclose>:
 800e34e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e352:	f000 b8f1 	b.w	800e538 <_close_r>
	...

0800e358 <__swbuf_r>:
 800e358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e35a:	460e      	mov	r6, r1
 800e35c:	4614      	mov	r4, r2
 800e35e:	4605      	mov	r5, r0
 800e360:	b118      	cbz	r0, 800e36a <__swbuf_r+0x12>
 800e362:	6983      	ldr	r3, [r0, #24]
 800e364:	b90b      	cbnz	r3, 800e36a <__swbuf_r+0x12>
 800e366:	f7fe ffc5 	bl	800d2f4 <__sinit>
 800e36a:	4b21      	ldr	r3, [pc, #132]	; (800e3f0 <__swbuf_r+0x98>)
 800e36c:	429c      	cmp	r4, r3
 800e36e:	d12b      	bne.n	800e3c8 <__swbuf_r+0x70>
 800e370:	686c      	ldr	r4, [r5, #4]
 800e372:	69a3      	ldr	r3, [r4, #24]
 800e374:	60a3      	str	r3, [r4, #8]
 800e376:	89a3      	ldrh	r3, [r4, #12]
 800e378:	071a      	lsls	r2, r3, #28
 800e37a:	d52f      	bpl.n	800e3dc <__swbuf_r+0x84>
 800e37c:	6923      	ldr	r3, [r4, #16]
 800e37e:	b36b      	cbz	r3, 800e3dc <__swbuf_r+0x84>
 800e380:	6923      	ldr	r3, [r4, #16]
 800e382:	6820      	ldr	r0, [r4, #0]
 800e384:	1ac0      	subs	r0, r0, r3
 800e386:	6963      	ldr	r3, [r4, #20]
 800e388:	b2f6      	uxtb	r6, r6
 800e38a:	4283      	cmp	r3, r0
 800e38c:	4637      	mov	r7, r6
 800e38e:	dc04      	bgt.n	800e39a <__swbuf_r+0x42>
 800e390:	4621      	mov	r1, r4
 800e392:	4628      	mov	r0, r5
 800e394:	f000 f966 	bl	800e664 <_fflush_r>
 800e398:	bb30      	cbnz	r0, 800e3e8 <__swbuf_r+0x90>
 800e39a:	68a3      	ldr	r3, [r4, #8]
 800e39c:	3b01      	subs	r3, #1
 800e39e:	60a3      	str	r3, [r4, #8]
 800e3a0:	6823      	ldr	r3, [r4, #0]
 800e3a2:	1c5a      	adds	r2, r3, #1
 800e3a4:	6022      	str	r2, [r4, #0]
 800e3a6:	701e      	strb	r6, [r3, #0]
 800e3a8:	6963      	ldr	r3, [r4, #20]
 800e3aa:	3001      	adds	r0, #1
 800e3ac:	4283      	cmp	r3, r0
 800e3ae:	d004      	beq.n	800e3ba <__swbuf_r+0x62>
 800e3b0:	89a3      	ldrh	r3, [r4, #12]
 800e3b2:	07db      	lsls	r3, r3, #31
 800e3b4:	d506      	bpl.n	800e3c4 <__swbuf_r+0x6c>
 800e3b6:	2e0a      	cmp	r6, #10
 800e3b8:	d104      	bne.n	800e3c4 <__swbuf_r+0x6c>
 800e3ba:	4621      	mov	r1, r4
 800e3bc:	4628      	mov	r0, r5
 800e3be:	f000 f951 	bl	800e664 <_fflush_r>
 800e3c2:	b988      	cbnz	r0, 800e3e8 <__swbuf_r+0x90>
 800e3c4:	4638      	mov	r0, r7
 800e3c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3c8:	4b0a      	ldr	r3, [pc, #40]	; (800e3f4 <__swbuf_r+0x9c>)
 800e3ca:	429c      	cmp	r4, r3
 800e3cc:	d101      	bne.n	800e3d2 <__swbuf_r+0x7a>
 800e3ce:	68ac      	ldr	r4, [r5, #8]
 800e3d0:	e7cf      	b.n	800e372 <__swbuf_r+0x1a>
 800e3d2:	4b09      	ldr	r3, [pc, #36]	; (800e3f8 <__swbuf_r+0xa0>)
 800e3d4:	429c      	cmp	r4, r3
 800e3d6:	bf08      	it	eq
 800e3d8:	68ec      	ldreq	r4, [r5, #12]
 800e3da:	e7ca      	b.n	800e372 <__swbuf_r+0x1a>
 800e3dc:	4621      	mov	r1, r4
 800e3de:	4628      	mov	r0, r5
 800e3e0:	f000 f81e 	bl	800e420 <__swsetup_r>
 800e3e4:	2800      	cmp	r0, #0
 800e3e6:	d0cb      	beq.n	800e380 <__swbuf_r+0x28>
 800e3e8:	f04f 37ff 	mov.w	r7, #4294967295
 800e3ec:	e7ea      	b.n	800e3c4 <__swbuf_r+0x6c>
 800e3ee:	bf00      	nop
 800e3f0:	0800f668 	.word	0x0800f668
 800e3f4:	0800f688 	.word	0x0800f688
 800e3f8:	0800f648 	.word	0x0800f648

0800e3fc <_write_r>:
 800e3fc:	b538      	push	{r3, r4, r5, lr}
 800e3fe:	4d07      	ldr	r5, [pc, #28]	; (800e41c <_write_r+0x20>)
 800e400:	4604      	mov	r4, r0
 800e402:	4608      	mov	r0, r1
 800e404:	4611      	mov	r1, r2
 800e406:	2200      	movs	r2, #0
 800e408:	602a      	str	r2, [r5, #0]
 800e40a:	461a      	mov	r2, r3
 800e40c:	f7f5 f815 	bl	800343a <_write>
 800e410:	1c43      	adds	r3, r0, #1
 800e412:	d102      	bne.n	800e41a <_write_r+0x1e>
 800e414:	682b      	ldr	r3, [r5, #0]
 800e416:	b103      	cbz	r3, 800e41a <_write_r+0x1e>
 800e418:	6023      	str	r3, [r4, #0]
 800e41a:	bd38      	pop	{r3, r4, r5, pc}
 800e41c:	20000c18 	.word	0x20000c18

0800e420 <__swsetup_r>:
 800e420:	4b32      	ldr	r3, [pc, #200]	; (800e4ec <__swsetup_r+0xcc>)
 800e422:	b570      	push	{r4, r5, r6, lr}
 800e424:	681d      	ldr	r5, [r3, #0]
 800e426:	4606      	mov	r6, r0
 800e428:	460c      	mov	r4, r1
 800e42a:	b125      	cbz	r5, 800e436 <__swsetup_r+0x16>
 800e42c:	69ab      	ldr	r3, [r5, #24]
 800e42e:	b913      	cbnz	r3, 800e436 <__swsetup_r+0x16>
 800e430:	4628      	mov	r0, r5
 800e432:	f7fe ff5f 	bl	800d2f4 <__sinit>
 800e436:	4b2e      	ldr	r3, [pc, #184]	; (800e4f0 <__swsetup_r+0xd0>)
 800e438:	429c      	cmp	r4, r3
 800e43a:	d10f      	bne.n	800e45c <__swsetup_r+0x3c>
 800e43c:	686c      	ldr	r4, [r5, #4]
 800e43e:	89a3      	ldrh	r3, [r4, #12]
 800e440:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e444:	0719      	lsls	r1, r3, #28
 800e446:	d42c      	bmi.n	800e4a2 <__swsetup_r+0x82>
 800e448:	06dd      	lsls	r5, r3, #27
 800e44a:	d411      	bmi.n	800e470 <__swsetup_r+0x50>
 800e44c:	2309      	movs	r3, #9
 800e44e:	6033      	str	r3, [r6, #0]
 800e450:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e454:	81a3      	strh	r3, [r4, #12]
 800e456:	f04f 30ff 	mov.w	r0, #4294967295
 800e45a:	e03e      	b.n	800e4da <__swsetup_r+0xba>
 800e45c:	4b25      	ldr	r3, [pc, #148]	; (800e4f4 <__swsetup_r+0xd4>)
 800e45e:	429c      	cmp	r4, r3
 800e460:	d101      	bne.n	800e466 <__swsetup_r+0x46>
 800e462:	68ac      	ldr	r4, [r5, #8]
 800e464:	e7eb      	b.n	800e43e <__swsetup_r+0x1e>
 800e466:	4b24      	ldr	r3, [pc, #144]	; (800e4f8 <__swsetup_r+0xd8>)
 800e468:	429c      	cmp	r4, r3
 800e46a:	bf08      	it	eq
 800e46c:	68ec      	ldreq	r4, [r5, #12]
 800e46e:	e7e6      	b.n	800e43e <__swsetup_r+0x1e>
 800e470:	0758      	lsls	r0, r3, #29
 800e472:	d512      	bpl.n	800e49a <__swsetup_r+0x7a>
 800e474:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e476:	b141      	cbz	r1, 800e48a <__swsetup_r+0x6a>
 800e478:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e47c:	4299      	cmp	r1, r3
 800e47e:	d002      	beq.n	800e486 <__swsetup_r+0x66>
 800e480:	4630      	mov	r0, r6
 800e482:	f7ff fb7f 	bl	800db84 <_free_r>
 800e486:	2300      	movs	r3, #0
 800e488:	6363      	str	r3, [r4, #52]	; 0x34
 800e48a:	89a3      	ldrh	r3, [r4, #12]
 800e48c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e490:	81a3      	strh	r3, [r4, #12]
 800e492:	2300      	movs	r3, #0
 800e494:	6063      	str	r3, [r4, #4]
 800e496:	6923      	ldr	r3, [r4, #16]
 800e498:	6023      	str	r3, [r4, #0]
 800e49a:	89a3      	ldrh	r3, [r4, #12]
 800e49c:	f043 0308 	orr.w	r3, r3, #8
 800e4a0:	81a3      	strh	r3, [r4, #12]
 800e4a2:	6923      	ldr	r3, [r4, #16]
 800e4a4:	b94b      	cbnz	r3, 800e4ba <__swsetup_r+0x9a>
 800e4a6:	89a3      	ldrh	r3, [r4, #12]
 800e4a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e4ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e4b0:	d003      	beq.n	800e4ba <__swsetup_r+0x9a>
 800e4b2:	4621      	mov	r1, r4
 800e4b4:	4630      	mov	r0, r6
 800e4b6:	f000 f95b 	bl	800e770 <__smakebuf_r>
 800e4ba:	89a0      	ldrh	r0, [r4, #12]
 800e4bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e4c0:	f010 0301 	ands.w	r3, r0, #1
 800e4c4:	d00a      	beq.n	800e4dc <__swsetup_r+0xbc>
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	60a3      	str	r3, [r4, #8]
 800e4ca:	6963      	ldr	r3, [r4, #20]
 800e4cc:	425b      	negs	r3, r3
 800e4ce:	61a3      	str	r3, [r4, #24]
 800e4d0:	6923      	ldr	r3, [r4, #16]
 800e4d2:	b943      	cbnz	r3, 800e4e6 <__swsetup_r+0xc6>
 800e4d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e4d8:	d1ba      	bne.n	800e450 <__swsetup_r+0x30>
 800e4da:	bd70      	pop	{r4, r5, r6, pc}
 800e4dc:	0781      	lsls	r1, r0, #30
 800e4de:	bf58      	it	pl
 800e4e0:	6963      	ldrpl	r3, [r4, #20]
 800e4e2:	60a3      	str	r3, [r4, #8]
 800e4e4:	e7f4      	b.n	800e4d0 <__swsetup_r+0xb0>
 800e4e6:	2000      	movs	r0, #0
 800e4e8:	e7f7      	b.n	800e4da <__swsetup_r+0xba>
 800e4ea:	bf00      	nop
 800e4ec:	20000028 	.word	0x20000028
 800e4f0:	0800f668 	.word	0x0800f668
 800e4f4:	0800f688 	.word	0x0800f688
 800e4f8:	0800f648 	.word	0x0800f648

0800e4fc <__assert_func>:
 800e4fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e4fe:	4614      	mov	r4, r2
 800e500:	461a      	mov	r2, r3
 800e502:	4b09      	ldr	r3, [pc, #36]	; (800e528 <__assert_func+0x2c>)
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	4605      	mov	r5, r0
 800e508:	68d8      	ldr	r0, [r3, #12]
 800e50a:	b14c      	cbz	r4, 800e520 <__assert_func+0x24>
 800e50c:	4b07      	ldr	r3, [pc, #28]	; (800e52c <__assert_func+0x30>)
 800e50e:	9100      	str	r1, [sp, #0]
 800e510:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e514:	4906      	ldr	r1, [pc, #24]	; (800e530 <__assert_func+0x34>)
 800e516:	462b      	mov	r3, r5
 800e518:	f000 f8e0 	bl	800e6dc <fiprintf>
 800e51c:	f000 f9d5 	bl	800e8ca <abort>
 800e520:	4b04      	ldr	r3, [pc, #16]	; (800e534 <__assert_func+0x38>)
 800e522:	461c      	mov	r4, r3
 800e524:	e7f3      	b.n	800e50e <__assert_func+0x12>
 800e526:	bf00      	nop
 800e528:	20000028 	.word	0x20000028
 800e52c:	0800f815 	.word	0x0800f815
 800e530:	0800f822 	.word	0x0800f822
 800e534:	0800f850 	.word	0x0800f850

0800e538 <_close_r>:
 800e538:	b538      	push	{r3, r4, r5, lr}
 800e53a:	4d06      	ldr	r5, [pc, #24]	; (800e554 <_close_r+0x1c>)
 800e53c:	2300      	movs	r3, #0
 800e53e:	4604      	mov	r4, r0
 800e540:	4608      	mov	r0, r1
 800e542:	602b      	str	r3, [r5, #0]
 800e544:	f7f4 ff95 	bl	8003472 <_close>
 800e548:	1c43      	adds	r3, r0, #1
 800e54a:	d102      	bne.n	800e552 <_close_r+0x1a>
 800e54c:	682b      	ldr	r3, [r5, #0]
 800e54e:	b103      	cbz	r3, 800e552 <_close_r+0x1a>
 800e550:	6023      	str	r3, [r4, #0]
 800e552:	bd38      	pop	{r3, r4, r5, pc}
 800e554:	20000c18 	.word	0x20000c18

0800e558 <__sflush_r>:
 800e558:	898a      	ldrh	r2, [r1, #12]
 800e55a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e55e:	4605      	mov	r5, r0
 800e560:	0710      	lsls	r0, r2, #28
 800e562:	460c      	mov	r4, r1
 800e564:	d458      	bmi.n	800e618 <__sflush_r+0xc0>
 800e566:	684b      	ldr	r3, [r1, #4]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	dc05      	bgt.n	800e578 <__sflush_r+0x20>
 800e56c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e56e:	2b00      	cmp	r3, #0
 800e570:	dc02      	bgt.n	800e578 <__sflush_r+0x20>
 800e572:	2000      	movs	r0, #0
 800e574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e578:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e57a:	2e00      	cmp	r6, #0
 800e57c:	d0f9      	beq.n	800e572 <__sflush_r+0x1a>
 800e57e:	2300      	movs	r3, #0
 800e580:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e584:	682f      	ldr	r7, [r5, #0]
 800e586:	602b      	str	r3, [r5, #0]
 800e588:	d032      	beq.n	800e5f0 <__sflush_r+0x98>
 800e58a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e58c:	89a3      	ldrh	r3, [r4, #12]
 800e58e:	075a      	lsls	r2, r3, #29
 800e590:	d505      	bpl.n	800e59e <__sflush_r+0x46>
 800e592:	6863      	ldr	r3, [r4, #4]
 800e594:	1ac0      	subs	r0, r0, r3
 800e596:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e598:	b10b      	cbz	r3, 800e59e <__sflush_r+0x46>
 800e59a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e59c:	1ac0      	subs	r0, r0, r3
 800e59e:	2300      	movs	r3, #0
 800e5a0:	4602      	mov	r2, r0
 800e5a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e5a4:	6a21      	ldr	r1, [r4, #32]
 800e5a6:	4628      	mov	r0, r5
 800e5a8:	47b0      	blx	r6
 800e5aa:	1c43      	adds	r3, r0, #1
 800e5ac:	89a3      	ldrh	r3, [r4, #12]
 800e5ae:	d106      	bne.n	800e5be <__sflush_r+0x66>
 800e5b0:	6829      	ldr	r1, [r5, #0]
 800e5b2:	291d      	cmp	r1, #29
 800e5b4:	d82c      	bhi.n	800e610 <__sflush_r+0xb8>
 800e5b6:	4a2a      	ldr	r2, [pc, #168]	; (800e660 <__sflush_r+0x108>)
 800e5b8:	40ca      	lsrs	r2, r1
 800e5ba:	07d6      	lsls	r6, r2, #31
 800e5bc:	d528      	bpl.n	800e610 <__sflush_r+0xb8>
 800e5be:	2200      	movs	r2, #0
 800e5c0:	6062      	str	r2, [r4, #4]
 800e5c2:	04d9      	lsls	r1, r3, #19
 800e5c4:	6922      	ldr	r2, [r4, #16]
 800e5c6:	6022      	str	r2, [r4, #0]
 800e5c8:	d504      	bpl.n	800e5d4 <__sflush_r+0x7c>
 800e5ca:	1c42      	adds	r2, r0, #1
 800e5cc:	d101      	bne.n	800e5d2 <__sflush_r+0x7a>
 800e5ce:	682b      	ldr	r3, [r5, #0]
 800e5d0:	b903      	cbnz	r3, 800e5d4 <__sflush_r+0x7c>
 800e5d2:	6560      	str	r0, [r4, #84]	; 0x54
 800e5d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e5d6:	602f      	str	r7, [r5, #0]
 800e5d8:	2900      	cmp	r1, #0
 800e5da:	d0ca      	beq.n	800e572 <__sflush_r+0x1a>
 800e5dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e5e0:	4299      	cmp	r1, r3
 800e5e2:	d002      	beq.n	800e5ea <__sflush_r+0x92>
 800e5e4:	4628      	mov	r0, r5
 800e5e6:	f7ff facd 	bl	800db84 <_free_r>
 800e5ea:	2000      	movs	r0, #0
 800e5ec:	6360      	str	r0, [r4, #52]	; 0x34
 800e5ee:	e7c1      	b.n	800e574 <__sflush_r+0x1c>
 800e5f0:	6a21      	ldr	r1, [r4, #32]
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	4628      	mov	r0, r5
 800e5f6:	47b0      	blx	r6
 800e5f8:	1c41      	adds	r1, r0, #1
 800e5fa:	d1c7      	bne.n	800e58c <__sflush_r+0x34>
 800e5fc:	682b      	ldr	r3, [r5, #0]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d0c4      	beq.n	800e58c <__sflush_r+0x34>
 800e602:	2b1d      	cmp	r3, #29
 800e604:	d001      	beq.n	800e60a <__sflush_r+0xb2>
 800e606:	2b16      	cmp	r3, #22
 800e608:	d101      	bne.n	800e60e <__sflush_r+0xb6>
 800e60a:	602f      	str	r7, [r5, #0]
 800e60c:	e7b1      	b.n	800e572 <__sflush_r+0x1a>
 800e60e:	89a3      	ldrh	r3, [r4, #12]
 800e610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e614:	81a3      	strh	r3, [r4, #12]
 800e616:	e7ad      	b.n	800e574 <__sflush_r+0x1c>
 800e618:	690f      	ldr	r7, [r1, #16]
 800e61a:	2f00      	cmp	r7, #0
 800e61c:	d0a9      	beq.n	800e572 <__sflush_r+0x1a>
 800e61e:	0793      	lsls	r3, r2, #30
 800e620:	680e      	ldr	r6, [r1, #0]
 800e622:	bf08      	it	eq
 800e624:	694b      	ldreq	r3, [r1, #20]
 800e626:	600f      	str	r7, [r1, #0]
 800e628:	bf18      	it	ne
 800e62a:	2300      	movne	r3, #0
 800e62c:	eba6 0807 	sub.w	r8, r6, r7
 800e630:	608b      	str	r3, [r1, #8]
 800e632:	f1b8 0f00 	cmp.w	r8, #0
 800e636:	dd9c      	ble.n	800e572 <__sflush_r+0x1a>
 800e638:	6a21      	ldr	r1, [r4, #32]
 800e63a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e63c:	4643      	mov	r3, r8
 800e63e:	463a      	mov	r2, r7
 800e640:	4628      	mov	r0, r5
 800e642:	47b0      	blx	r6
 800e644:	2800      	cmp	r0, #0
 800e646:	dc06      	bgt.n	800e656 <__sflush_r+0xfe>
 800e648:	89a3      	ldrh	r3, [r4, #12]
 800e64a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e64e:	81a3      	strh	r3, [r4, #12]
 800e650:	f04f 30ff 	mov.w	r0, #4294967295
 800e654:	e78e      	b.n	800e574 <__sflush_r+0x1c>
 800e656:	4407      	add	r7, r0
 800e658:	eba8 0800 	sub.w	r8, r8, r0
 800e65c:	e7e9      	b.n	800e632 <__sflush_r+0xda>
 800e65e:	bf00      	nop
 800e660:	20400001 	.word	0x20400001

0800e664 <_fflush_r>:
 800e664:	b538      	push	{r3, r4, r5, lr}
 800e666:	690b      	ldr	r3, [r1, #16]
 800e668:	4605      	mov	r5, r0
 800e66a:	460c      	mov	r4, r1
 800e66c:	b913      	cbnz	r3, 800e674 <_fflush_r+0x10>
 800e66e:	2500      	movs	r5, #0
 800e670:	4628      	mov	r0, r5
 800e672:	bd38      	pop	{r3, r4, r5, pc}
 800e674:	b118      	cbz	r0, 800e67e <_fflush_r+0x1a>
 800e676:	6983      	ldr	r3, [r0, #24]
 800e678:	b90b      	cbnz	r3, 800e67e <_fflush_r+0x1a>
 800e67a:	f7fe fe3b 	bl	800d2f4 <__sinit>
 800e67e:	4b14      	ldr	r3, [pc, #80]	; (800e6d0 <_fflush_r+0x6c>)
 800e680:	429c      	cmp	r4, r3
 800e682:	d11b      	bne.n	800e6bc <_fflush_r+0x58>
 800e684:	686c      	ldr	r4, [r5, #4]
 800e686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d0ef      	beq.n	800e66e <_fflush_r+0xa>
 800e68e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e690:	07d0      	lsls	r0, r2, #31
 800e692:	d404      	bmi.n	800e69e <_fflush_r+0x3a>
 800e694:	0599      	lsls	r1, r3, #22
 800e696:	d402      	bmi.n	800e69e <_fflush_r+0x3a>
 800e698:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e69a:	f7fe fece 	bl	800d43a <__retarget_lock_acquire_recursive>
 800e69e:	4628      	mov	r0, r5
 800e6a0:	4621      	mov	r1, r4
 800e6a2:	f7ff ff59 	bl	800e558 <__sflush_r>
 800e6a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e6a8:	07da      	lsls	r2, r3, #31
 800e6aa:	4605      	mov	r5, r0
 800e6ac:	d4e0      	bmi.n	800e670 <_fflush_r+0xc>
 800e6ae:	89a3      	ldrh	r3, [r4, #12]
 800e6b0:	059b      	lsls	r3, r3, #22
 800e6b2:	d4dd      	bmi.n	800e670 <_fflush_r+0xc>
 800e6b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e6b6:	f7fe fec1 	bl	800d43c <__retarget_lock_release_recursive>
 800e6ba:	e7d9      	b.n	800e670 <_fflush_r+0xc>
 800e6bc:	4b05      	ldr	r3, [pc, #20]	; (800e6d4 <_fflush_r+0x70>)
 800e6be:	429c      	cmp	r4, r3
 800e6c0:	d101      	bne.n	800e6c6 <_fflush_r+0x62>
 800e6c2:	68ac      	ldr	r4, [r5, #8]
 800e6c4:	e7df      	b.n	800e686 <_fflush_r+0x22>
 800e6c6:	4b04      	ldr	r3, [pc, #16]	; (800e6d8 <_fflush_r+0x74>)
 800e6c8:	429c      	cmp	r4, r3
 800e6ca:	bf08      	it	eq
 800e6cc:	68ec      	ldreq	r4, [r5, #12]
 800e6ce:	e7da      	b.n	800e686 <_fflush_r+0x22>
 800e6d0:	0800f668 	.word	0x0800f668
 800e6d4:	0800f688 	.word	0x0800f688
 800e6d8:	0800f648 	.word	0x0800f648

0800e6dc <fiprintf>:
 800e6dc:	b40e      	push	{r1, r2, r3}
 800e6de:	b503      	push	{r0, r1, lr}
 800e6e0:	4601      	mov	r1, r0
 800e6e2:	ab03      	add	r3, sp, #12
 800e6e4:	4805      	ldr	r0, [pc, #20]	; (800e6fc <fiprintf+0x20>)
 800e6e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6ea:	6800      	ldr	r0, [r0, #0]
 800e6ec:	9301      	str	r3, [sp, #4]
 800e6ee:	f7ff fcaf 	bl	800e050 <_vfiprintf_r>
 800e6f2:	b002      	add	sp, #8
 800e6f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e6f8:	b003      	add	sp, #12
 800e6fa:	4770      	bx	lr
 800e6fc:	20000028 	.word	0x20000028

0800e700 <_lseek_r>:
 800e700:	b538      	push	{r3, r4, r5, lr}
 800e702:	4d07      	ldr	r5, [pc, #28]	; (800e720 <_lseek_r+0x20>)
 800e704:	4604      	mov	r4, r0
 800e706:	4608      	mov	r0, r1
 800e708:	4611      	mov	r1, r2
 800e70a:	2200      	movs	r2, #0
 800e70c:	602a      	str	r2, [r5, #0]
 800e70e:	461a      	mov	r2, r3
 800e710:	f7f4 fed6 	bl	80034c0 <_lseek>
 800e714:	1c43      	adds	r3, r0, #1
 800e716:	d102      	bne.n	800e71e <_lseek_r+0x1e>
 800e718:	682b      	ldr	r3, [r5, #0]
 800e71a:	b103      	cbz	r3, 800e71e <_lseek_r+0x1e>
 800e71c:	6023      	str	r3, [r4, #0]
 800e71e:	bd38      	pop	{r3, r4, r5, pc}
 800e720:	20000c18 	.word	0x20000c18

0800e724 <__swhatbuf_r>:
 800e724:	b570      	push	{r4, r5, r6, lr}
 800e726:	460e      	mov	r6, r1
 800e728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e72c:	2900      	cmp	r1, #0
 800e72e:	b096      	sub	sp, #88	; 0x58
 800e730:	4614      	mov	r4, r2
 800e732:	461d      	mov	r5, r3
 800e734:	da08      	bge.n	800e748 <__swhatbuf_r+0x24>
 800e736:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e73a:	2200      	movs	r2, #0
 800e73c:	602a      	str	r2, [r5, #0]
 800e73e:	061a      	lsls	r2, r3, #24
 800e740:	d410      	bmi.n	800e764 <__swhatbuf_r+0x40>
 800e742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e746:	e00e      	b.n	800e766 <__swhatbuf_r+0x42>
 800e748:	466a      	mov	r2, sp
 800e74a:	f000 f8c5 	bl	800e8d8 <_fstat_r>
 800e74e:	2800      	cmp	r0, #0
 800e750:	dbf1      	blt.n	800e736 <__swhatbuf_r+0x12>
 800e752:	9a01      	ldr	r2, [sp, #4]
 800e754:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e758:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e75c:	425a      	negs	r2, r3
 800e75e:	415a      	adcs	r2, r3
 800e760:	602a      	str	r2, [r5, #0]
 800e762:	e7ee      	b.n	800e742 <__swhatbuf_r+0x1e>
 800e764:	2340      	movs	r3, #64	; 0x40
 800e766:	2000      	movs	r0, #0
 800e768:	6023      	str	r3, [r4, #0]
 800e76a:	b016      	add	sp, #88	; 0x58
 800e76c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e770 <__smakebuf_r>:
 800e770:	898b      	ldrh	r3, [r1, #12]
 800e772:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e774:	079d      	lsls	r5, r3, #30
 800e776:	4606      	mov	r6, r0
 800e778:	460c      	mov	r4, r1
 800e77a:	d507      	bpl.n	800e78c <__smakebuf_r+0x1c>
 800e77c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e780:	6023      	str	r3, [r4, #0]
 800e782:	6123      	str	r3, [r4, #16]
 800e784:	2301      	movs	r3, #1
 800e786:	6163      	str	r3, [r4, #20]
 800e788:	b002      	add	sp, #8
 800e78a:	bd70      	pop	{r4, r5, r6, pc}
 800e78c:	ab01      	add	r3, sp, #4
 800e78e:	466a      	mov	r2, sp
 800e790:	f7ff ffc8 	bl	800e724 <__swhatbuf_r>
 800e794:	9900      	ldr	r1, [sp, #0]
 800e796:	4605      	mov	r5, r0
 800e798:	4630      	mov	r0, r6
 800e79a:	f7ff fa5f 	bl	800dc5c <_malloc_r>
 800e79e:	b948      	cbnz	r0, 800e7b4 <__smakebuf_r+0x44>
 800e7a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7a4:	059a      	lsls	r2, r3, #22
 800e7a6:	d4ef      	bmi.n	800e788 <__smakebuf_r+0x18>
 800e7a8:	f023 0303 	bic.w	r3, r3, #3
 800e7ac:	f043 0302 	orr.w	r3, r3, #2
 800e7b0:	81a3      	strh	r3, [r4, #12]
 800e7b2:	e7e3      	b.n	800e77c <__smakebuf_r+0xc>
 800e7b4:	4b0d      	ldr	r3, [pc, #52]	; (800e7ec <__smakebuf_r+0x7c>)
 800e7b6:	62b3      	str	r3, [r6, #40]	; 0x28
 800e7b8:	89a3      	ldrh	r3, [r4, #12]
 800e7ba:	6020      	str	r0, [r4, #0]
 800e7bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e7c0:	81a3      	strh	r3, [r4, #12]
 800e7c2:	9b00      	ldr	r3, [sp, #0]
 800e7c4:	6163      	str	r3, [r4, #20]
 800e7c6:	9b01      	ldr	r3, [sp, #4]
 800e7c8:	6120      	str	r0, [r4, #16]
 800e7ca:	b15b      	cbz	r3, 800e7e4 <__smakebuf_r+0x74>
 800e7cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e7d0:	4630      	mov	r0, r6
 800e7d2:	f000 f893 	bl	800e8fc <_isatty_r>
 800e7d6:	b128      	cbz	r0, 800e7e4 <__smakebuf_r+0x74>
 800e7d8:	89a3      	ldrh	r3, [r4, #12]
 800e7da:	f023 0303 	bic.w	r3, r3, #3
 800e7de:	f043 0301 	orr.w	r3, r3, #1
 800e7e2:	81a3      	strh	r3, [r4, #12]
 800e7e4:	89a0      	ldrh	r0, [r4, #12]
 800e7e6:	4305      	orrs	r5, r0
 800e7e8:	81a5      	strh	r5, [r4, #12]
 800e7ea:	e7cd      	b.n	800e788 <__smakebuf_r+0x18>
 800e7ec:	0800d28d 	.word	0x0800d28d

0800e7f0 <__ascii_mbtowc>:
 800e7f0:	b082      	sub	sp, #8
 800e7f2:	b901      	cbnz	r1, 800e7f6 <__ascii_mbtowc+0x6>
 800e7f4:	a901      	add	r1, sp, #4
 800e7f6:	b142      	cbz	r2, 800e80a <__ascii_mbtowc+0x1a>
 800e7f8:	b14b      	cbz	r3, 800e80e <__ascii_mbtowc+0x1e>
 800e7fa:	7813      	ldrb	r3, [r2, #0]
 800e7fc:	600b      	str	r3, [r1, #0]
 800e7fe:	7812      	ldrb	r2, [r2, #0]
 800e800:	1e10      	subs	r0, r2, #0
 800e802:	bf18      	it	ne
 800e804:	2001      	movne	r0, #1
 800e806:	b002      	add	sp, #8
 800e808:	4770      	bx	lr
 800e80a:	4610      	mov	r0, r2
 800e80c:	e7fb      	b.n	800e806 <__ascii_mbtowc+0x16>
 800e80e:	f06f 0001 	mvn.w	r0, #1
 800e812:	e7f8      	b.n	800e806 <__ascii_mbtowc+0x16>

0800e814 <__malloc_lock>:
 800e814:	4801      	ldr	r0, [pc, #4]	; (800e81c <__malloc_lock+0x8>)
 800e816:	f7fe be10 	b.w	800d43a <__retarget_lock_acquire_recursive>
 800e81a:	bf00      	nop
 800e81c:	20000c0c 	.word	0x20000c0c

0800e820 <__malloc_unlock>:
 800e820:	4801      	ldr	r0, [pc, #4]	; (800e828 <__malloc_unlock+0x8>)
 800e822:	f7fe be0b 	b.w	800d43c <__retarget_lock_release_recursive>
 800e826:	bf00      	nop
 800e828:	20000c0c 	.word	0x20000c0c

0800e82c <_realloc_r>:
 800e82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e830:	4680      	mov	r8, r0
 800e832:	4614      	mov	r4, r2
 800e834:	460e      	mov	r6, r1
 800e836:	b921      	cbnz	r1, 800e842 <_realloc_r+0x16>
 800e838:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e83c:	4611      	mov	r1, r2
 800e83e:	f7ff ba0d 	b.w	800dc5c <_malloc_r>
 800e842:	b92a      	cbnz	r2, 800e850 <_realloc_r+0x24>
 800e844:	f7ff f99e 	bl	800db84 <_free_r>
 800e848:	4625      	mov	r5, r4
 800e84a:	4628      	mov	r0, r5
 800e84c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e850:	f000 f864 	bl	800e91c <_malloc_usable_size_r>
 800e854:	4284      	cmp	r4, r0
 800e856:	4607      	mov	r7, r0
 800e858:	d802      	bhi.n	800e860 <_realloc_r+0x34>
 800e85a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e85e:	d812      	bhi.n	800e886 <_realloc_r+0x5a>
 800e860:	4621      	mov	r1, r4
 800e862:	4640      	mov	r0, r8
 800e864:	f7ff f9fa 	bl	800dc5c <_malloc_r>
 800e868:	4605      	mov	r5, r0
 800e86a:	2800      	cmp	r0, #0
 800e86c:	d0ed      	beq.n	800e84a <_realloc_r+0x1e>
 800e86e:	42bc      	cmp	r4, r7
 800e870:	4622      	mov	r2, r4
 800e872:	4631      	mov	r1, r6
 800e874:	bf28      	it	cs
 800e876:	463a      	movcs	r2, r7
 800e878:	f7fd f9b0 	bl	800bbdc <memcpy>
 800e87c:	4631      	mov	r1, r6
 800e87e:	4640      	mov	r0, r8
 800e880:	f7ff f980 	bl	800db84 <_free_r>
 800e884:	e7e1      	b.n	800e84a <_realloc_r+0x1e>
 800e886:	4635      	mov	r5, r6
 800e888:	e7df      	b.n	800e84a <_realloc_r+0x1e>
	...

0800e88c <_read_r>:
 800e88c:	b538      	push	{r3, r4, r5, lr}
 800e88e:	4d07      	ldr	r5, [pc, #28]	; (800e8ac <_read_r+0x20>)
 800e890:	4604      	mov	r4, r0
 800e892:	4608      	mov	r0, r1
 800e894:	4611      	mov	r1, r2
 800e896:	2200      	movs	r2, #0
 800e898:	602a      	str	r2, [r5, #0]
 800e89a:	461a      	mov	r2, r3
 800e89c:	f7f4 fdb0 	bl	8003400 <_read>
 800e8a0:	1c43      	adds	r3, r0, #1
 800e8a2:	d102      	bne.n	800e8aa <_read_r+0x1e>
 800e8a4:	682b      	ldr	r3, [r5, #0]
 800e8a6:	b103      	cbz	r3, 800e8aa <_read_r+0x1e>
 800e8a8:	6023      	str	r3, [r4, #0]
 800e8aa:	bd38      	pop	{r3, r4, r5, pc}
 800e8ac:	20000c18 	.word	0x20000c18

0800e8b0 <__ascii_wctomb>:
 800e8b0:	b149      	cbz	r1, 800e8c6 <__ascii_wctomb+0x16>
 800e8b2:	2aff      	cmp	r2, #255	; 0xff
 800e8b4:	bf85      	ittet	hi
 800e8b6:	238a      	movhi	r3, #138	; 0x8a
 800e8b8:	6003      	strhi	r3, [r0, #0]
 800e8ba:	700a      	strbls	r2, [r1, #0]
 800e8bc:	f04f 30ff 	movhi.w	r0, #4294967295
 800e8c0:	bf98      	it	ls
 800e8c2:	2001      	movls	r0, #1
 800e8c4:	4770      	bx	lr
 800e8c6:	4608      	mov	r0, r1
 800e8c8:	4770      	bx	lr

0800e8ca <abort>:
 800e8ca:	b508      	push	{r3, lr}
 800e8cc:	2006      	movs	r0, #6
 800e8ce:	f000 f855 	bl	800e97c <raise>
 800e8d2:	2001      	movs	r0, #1
 800e8d4:	f7f4 fd8a 	bl	80033ec <_exit>

0800e8d8 <_fstat_r>:
 800e8d8:	b538      	push	{r3, r4, r5, lr}
 800e8da:	4d07      	ldr	r5, [pc, #28]	; (800e8f8 <_fstat_r+0x20>)
 800e8dc:	2300      	movs	r3, #0
 800e8de:	4604      	mov	r4, r0
 800e8e0:	4608      	mov	r0, r1
 800e8e2:	4611      	mov	r1, r2
 800e8e4:	602b      	str	r3, [r5, #0]
 800e8e6:	f7f4 fdd0 	bl	800348a <_fstat>
 800e8ea:	1c43      	adds	r3, r0, #1
 800e8ec:	d102      	bne.n	800e8f4 <_fstat_r+0x1c>
 800e8ee:	682b      	ldr	r3, [r5, #0]
 800e8f0:	b103      	cbz	r3, 800e8f4 <_fstat_r+0x1c>
 800e8f2:	6023      	str	r3, [r4, #0]
 800e8f4:	bd38      	pop	{r3, r4, r5, pc}
 800e8f6:	bf00      	nop
 800e8f8:	20000c18 	.word	0x20000c18

0800e8fc <_isatty_r>:
 800e8fc:	b538      	push	{r3, r4, r5, lr}
 800e8fe:	4d06      	ldr	r5, [pc, #24]	; (800e918 <_isatty_r+0x1c>)
 800e900:	2300      	movs	r3, #0
 800e902:	4604      	mov	r4, r0
 800e904:	4608      	mov	r0, r1
 800e906:	602b      	str	r3, [r5, #0]
 800e908:	f7f4 fdcf 	bl	80034aa <_isatty>
 800e90c:	1c43      	adds	r3, r0, #1
 800e90e:	d102      	bne.n	800e916 <_isatty_r+0x1a>
 800e910:	682b      	ldr	r3, [r5, #0]
 800e912:	b103      	cbz	r3, 800e916 <_isatty_r+0x1a>
 800e914:	6023      	str	r3, [r4, #0]
 800e916:	bd38      	pop	{r3, r4, r5, pc}
 800e918:	20000c18 	.word	0x20000c18

0800e91c <_malloc_usable_size_r>:
 800e91c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e920:	1f18      	subs	r0, r3, #4
 800e922:	2b00      	cmp	r3, #0
 800e924:	bfbc      	itt	lt
 800e926:	580b      	ldrlt	r3, [r1, r0]
 800e928:	18c0      	addlt	r0, r0, r3
 800e92a:	4770      	bx	lr

0800e92c <_raise_r>:
 800e92c:	291f      	cmp	r1, #31
 800e92e:	b538      	push	{r3, r4, r5, lr}
 800e930:	4604      	mov	r4, r0
 800e932:	460d      	mov	r5, r1
 800e934:	d904      	bls.n	800e940 <_raise_r+0x14>
 800e936:	2316      	movs	r3, #22
 800e938:	6003      	str	r3, [r0, #0]
 800e93a:	f04f 30ff 	mov.w	r0, #4294967295
 800e93e:	bd38      	pop	{r3, r4, r5, pc}
 800e940:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e942:	b112      	cbz	r2, 800e94a <_raise_r+0x1e>
 800e944:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e948:	b94b      	cbnz	r3, 800e95e <_raise_r+0x32>
 800e94a:	4620      	mov	r0, r4
 800e94c:	f000 f830 	bl	800e9b0 <_getpid_r>
 800e950:	462a      	mov	r2, r5
 800e952:	4601      	mov	r1, r0
 800e954:	4620      	mov	r0, r4
 800e956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e95a:	f000 b817 	b.w	800e98c <_kill_r>
 800e95e:	2b01      	cmp	r3, #1
 800e960:	d00a      	beq.n	800e978 <_raise_r+0x4c>
 800e962:	1c59      	adds	r1, r3, #1
 800e964:	d103      	bne.n	800e96e <_raise_r+0x42>
 800e966:	2316      	movs	r3, #22
 800e968:	6003      	str	r3, [r0, #0]
 800e96a:	2001      	movs	r0, #1
 800e96c:	e7e7      	b.n	800e93e <_raise_r+0x12>
 800e96e:	2400      	movs	r4, #0
 800e970:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e974:	4628      	mov	r0, r5
 800e976:	4798      	blx	r3
 800e978:	2000      	movs	r0, #0
 800e97a:	e7e0      	b.n	800e93e <_raise_r+0x12>

0800e97c <raise>:
 800e97c:	4b02      	ldr	r3, [pc, #8]	; (800e988 <raise+0xc>)
 800e97e:	4601      	mov	r1, r0
 800e980:	6818      	ldr	r0, [r3, #0]
 800e982:	f7ff bfd3 	b.w	800e92c <_raise_r>
 800e986:	bf00      	nop
 800e988:	20000028 	.word	0x20000028

0800e98c <_kill_r>:
 800e98c:	b538      	push	{r3, r4, r5, lr}
 800e98e:	4d07      	ldr	r5, [pc, #28]	; (800e9ac <_kill_r+0x20>)
 800e990:	2300      	movs	r3, #0
 800e992:	4604      	mov	r4, r0
 800e994:	4608      	mov	r0, r1
 800e996:	4611      	mov	r1, r2
 800e998:	602b      	str	r3, [r5, #0]
 800e99a:	f7f4 fd17 	bl	80033cc <_kill>
 800e99e:	1c43      	adds	r3, r0, #1
 800e9a0:	d102      	bne.n	800e9a8 <_kill_r+0x1c>
 800e9a2:	682b      	ldr	r3, [r5, #0]
 800e9a4:	b103      	cbz	r3, 800e9a8 <_kill_r+0x1c>
 800e9a6:	6023      	str	r3, [r4, #0]
 800e9a8:	bd38      	pop	{r3, r4, r5, pc}
 800e9aa:	bf00      	nop
 800e9ac:	20000c18 	.word	0x20000c18

0800e9b0 <_getpid_r>:
 800e9b0:	f7f4 bd04 	b.w	80033bc <_getpid>

0800e9b4 <_init>:
 800e9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9b6:	bf00      	nop
 800e9b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9ba:	bc08      	pop	{r3}
 800e9bc:	469e      	mov	lr, r3
 800e9be:	4770      	bx	lr

0800e9c0 <_fini>:
 800e9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9c2:	bf00      	nop
 800e9c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9c6:	bc08      	pop	{r3}
 800e9c8:	469e      	mov	lr, r3
 800e9ca:	4770      	bx	lr
