
WarhammerMeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021d8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08002298  08002298  00012298  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080022fc  080022fc  000122fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002300  08002300  00012300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08002304  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000198  20000004  08002308  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000019c  08002308  0002019c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00018668  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002c81  00000000  00000000  00038694  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000b01b  00000000  00000000  0003b315  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bb0  00000000  00000000  00046330  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001110  00000000  00000000  00046ee0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000707b  00000000  00000000  00047ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000434c  00000000  00000000  0004f06b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000533b7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000025d4  00000000  00000000  00053434  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002280 	.word	0x08002280

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08002280 	.word	0x08002280

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b510      	push	{r4, lr}
 800024a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800024c:	f000 ff32 	bl	80010b4 <HAL_RCC_GetHCLKFreq>
 8000250:	21fa      	movs	r1, #250	; 0xfa
 8000252:	0089      	lsls	r1, r1, #2
 8000254:	f7ff ff6c 	bl	8000130 <__udivsi3>
 8000258:	f000 f860 	bl	800031c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800025c:	2001      	movs	r0, #1
 800025e:	2200      	movs	r2, #0
 8000260:	0021      	movs	r1, r4
 8000262:	4240      	negs	r0, r0
 8000264:	f000 f820 	bl	80002a8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000268:	2000      	movs	r0, #0
 800026a:	bd10      	pop	{r4, pc}

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	2310      	movs	r3, #16
 800026e:	4a06      	ldr	r2, [pc, #24]	; (8000288 <HAL_Init+0x1c>)
{
 8000270:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000274:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000276:	430b      	orrs	r3, r1
 8000278:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800027a:	f7ff ffe5 	bl	8000248 <HAL_InitTick>
  HAL_MspInit();
 800027e:	f001 fe29 	bl	8001ed4 <HAL_MspInit>
}
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	40022000 	.word	0x40022000

0800028c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800028c:	4a02      	ldr	r2, [pc, #8]	; (8000298 <HAL_IncTick+0xc>)
 800028e:	6813      	ldr	r3, [r2, #0]
 8000290:	3301      	adds	r3, #1
 8000292:	6013      	str	r3, [r2, #0]
}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	20000024 	.word	0x20000024

0800029c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <HAL_GetTick+0x8>)
 800029e:	6818      	ldr	r0, [r3, #0]
}
 80002a0:	4770      	bx	lr
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	20000024 	.word	0x20000024

080002a8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002a8:	b570      	push	{r4, r5, r6, lr}
 80002aa:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002ac:	2800      	cmp	r0, #0
 80002ae:	da14      	bge.n	80002da <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b0:	230f      	movs	r3, #15
 80002b2:	b2c0      	uxtb	r0, r0
 80002b4:	4003      	ands	r3, r0
 80002b6:	3b08      	subs	r3, #8
 80002b8:	4a11      	ldr	r2, [pc, #68]	; (8000300 <HAL_NVIC_SetPriority+0x58>)
 80002ba:	089b      	lsrs	r3, r3, #2
 80002bc:	009b      	lsls	r3, r3, #2
 80002be:	189b      	adds	r3, r3, r2
 80002c0:	2203      	movs	r2, #3
 80002c2:	4010      	ands	r0, r2
 80002c4:	4090      	lsls	r0, r2
 80002c6:	32fc      	adds	r2, #252	; 0xfc
 80002c8:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ca:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002cc:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ce:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d0:	69dc      	ldr	r4, [r3, #28]
 80002d2:	43ac      	bics	r4, r5
 80002d4:	4321      	orrs	r1, r4
 80002d6:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002d8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002da:	2503      	movs	r5, #3
 80002dc:	0883      	lsrs	r3, r0, #2
 80002de:	4028      	ands	r0, r5
 80002e0:	40a8      	lsls	r0, r5
 80002e2:	35fc      	adds	r5, #252	; 0xfc
 80002e4:	002e      	movs	r6, r5
 80002e6:	4a07      	ldr	r2, [pc, #28]	; (8000304 <HAL_NVIC_SetPriority+0x5c>)
 80002e8:	009b      	lsls	r3, r3, #2
 80002ea:	189b      	adds	r3, r3, r2
 80002ec:	22c0      	movs	r2, #192	; 0xc0
 80002ee:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002f0:	4029      	ands	r1, r5
 80002f2:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002f4:	0092      	lsls	r2, r2, #2
 80002f6:	589c      	ldr	r4, [r3, r2]
 80002f8:	43b4      	bics	r4, r6
 80002fa:	4321      	orrs	r1, r4
 80002fc:	5099      	str	r1, [r3, r2]
 80002fe:	e7eb      	b.n	80002d8 <HAL_NVIC_SetPriority+0x30>
 8000300:	e000ed00 	.word	0xe000ed00
 8000304:	e000e100 	.word	0xe000e100

08000308 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000308:	231f      	movs	r3, #31
 800030a:	4018      	ands	r0, r3
 800030c:	3b1e      	subs	r3, #30
 800030e:	4083      	lsls	r3, r0
 8000310:	4a01      	ldr	r2, [pc, #4]	; (8000318 <HAL_NVIC_EnableIRQ+0x10>)
 8000312:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000314:	4770      	bx	lr
 8000316:	46c0      	nop			; (mov r8, r8)
 8000318:	e000e100 	.word	0xe000e100

0800031c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800031c:	4a09      	ldr	r2, [pc, #36]	; (8000344 <HAL_SYSTICK_Config+0x28>)
 800031e:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000320:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000322:	4293      	cmp	r3, r2
 8000324:	d80d      	bhi.n	8000342 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000326:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000328:	4a07      	ldr	r2, [pc, #28]	; (8000348 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800032a:	4808      	ldr	r0, [pc, #32]	; (800034c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800032c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800032e:	6a03      	ldr	r3, [r0, #32]
 8000330:	0609      	lsls	r1, r1, #24
 8000332:	021b      	lsls	r3, r3, #8
 8000334:	0a1b      	lsrs	r3, r3, #8
 8000336:	430b      	orrs	r3, r1
 8000338:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800033a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800033c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800033e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000340:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000342:	4770      	bx	lr
 8000344:	00ffffff 	.word	0x00ffffff
 8000348:	e000e010 	.word	0xe000e010
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000350:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000352:	1c84      	adds	r4, r0, #2
 8000354:	7fe3      	ldrb	r3, [r4, #31]
 8000356:	2b02      	cmp	r3, #2
 8000358:	d004      	beq.n	8000364 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800035a:	2304      	movs	r3, #4
 800035c:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800035e:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000360:	0018      	movs	r0, r3
 8000362:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000364:	210e      	movs	r1, #14
 8000366:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000368:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800036a:	681a      	ldr	r2, [r3, #0]
 800036c:	438a      	bics	r2, r1
 800036e:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000370:	2201      	movs	r2, #1
 8000372:	6819      	ldr	r1, [r3, #0]
 8000374:	4391      	bics	r1, r2
 8000376:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000378:	0011      	movs	r1, r2
 800037a:	40a9      	lsls	r1, r5
 800037c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800037e:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000380:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8000382:	2400      	movs	r4, #0
 8000384:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 8000386:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000388:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 800038a:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 800038c:	42a2      	cmp	r2, r4
 800038e:	d0e7      	beq.n	8000360 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8000390:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8000392:	0023      	movs	r3, r4
 8000394:	e7e4      	b.n	8000360 <HAL_DMA_Abort_IT+0x10>
	...

08000398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000398:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800039a:	4a56      	ldr	r2, [pc, #344]	; (80004f4 <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 800039c:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800039e:	1882      	adds	r2, r0, r2
 80003a0:	1e54      	subs	r4, r2, #1
 80003a2:	41a2      	sbcs	r2, r4
{ 
 80003a4:	b089      	sub	sp, #36	; 0x24
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003a6:	9303      	str	r3, [sp, #12]
  uint32_t position = 0x00U;
 80003a8:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80003aa:	3204      	adds	r2, #4
 80003ac:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003ae:	9a03      	ldr	r2, [sp, #12]
 80003b0:	40da      	lsrs	r2, r3
 80003b2:	d101      	bne.n	80003b8 <HAL_GPIO_Init+0x20>
      }
    }
    
    position++;
  } 
}
 80003b4:	b009      	add	sp, #36	; 0x24
 80003b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80003b8:	2201      	movs	r2, #1
 80003ba:	409a      	lsls	r2, r3
 80003bc:	4694      	mov	ip, r2
 80003be:	4664      	mov	r4, ip
 80003c0:	9a03      	ldr	r2, [sp, #12]
 80003c2:	4022      	ands	r2, r4
 80003c4:	9202      	str	r2, [sp, #8]
    if(iocurrent)
 80003c6:	d100      	bne.n	80003ca <HAL_GPIO_Init+0x32>
 80003c8:	e092      	b.n	80004f0 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80003ca:	684a      	ldr	r2, [r1, #4]
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	2210      	movs	r2, #16
 80003d0:	9e01      	ldr	r6, [sp, #4]
 80003d2:	4396      	bics	r6, r2
 80003d4:	2e02      	cmp	r6, #2
 80003d6:	d10d      	bne.n	80003f4 <HAL_GPIO_Init+0x5c>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003d8:	2407      	movs	r4, #7
 80003da:	270f      	movs	r7, #15
 80003dc:	401c      	ands	r4, r3
 80003de:	00a4      	lsls	r4, r4, #2
 80003e0:	40a7      	lsls	r7, r4
        temp = GPIOx->AFR[position >> 3];
 80003e2:	08da      	lsrs	r2, r3, #3
 80003e4:	0092      	lsls	r2, r2, #2
 80003e6:	1882      	adds	r2, r0, r2
 80003e8:	6a15      	ldr	r5, [r2, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80003ea:	43bd      	bics	r5, r7
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80003ec:	690f      	ldr	r7, [r1, #16]
 80003ee:	40a7      	lsls	r7, r4
 80003f0:	433d      	orrs	r5, r7
        GPIOx->AFR[position >> 3U] = temp;
 80003f2:	6215      	str	r5, [r2, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80003f4:	2203      	movs	r2, #3
 80003f6:	0014      	movs	r4, r2
 80003f8:	005d      	lsls	r5, r3, #1
 80003fa:	40ac      	lsls	r4, r5
 80003fc:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003fe:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000400:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000402:	4027      	ands	r7, r4
 8000404:	9704      	str	r7, [sp, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000406:	9f01      	ldr	r7, [sp, #4]
 8000408:	403a      	ands	r2, r7
 800040a:	40aa      	lsls	r2, r5
 800040c:	9f04      	ldr	r7, [sp, #16]
 800040e:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;
 8000410:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000412:	2e01      	cmp	r6, #1
 8000414:	d80e      	bhi.n	8000434 <HAL_GPIO_Init+0x9c>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000416:	68ca      	ldr	r2, [r1, #12]
        temp = GPIOx->OSPEEDR; 
 8000418:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800041a:	40aa      	lsls	r2, r5
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800041c:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800041e:	4332      	orrs	r2, r6
        GPIOx->OSPEEDR = temp;
 8000420:	6082      	str	r2, [r0, #8]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000422:	4662      	mov	r2, ip
        temp = GPIOx->OTYPER;
 8000424:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000426:	4396      	bics	r6, r2
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000428:	9a01      	ldr	r2, [sp, #4]
 800042a:	06d2      	lsls	r2, r2, #27
 800042c:	0fd2      	lsrs	r2, r2, #31
 800042e:	409a      	lsls	r2, r3
 8000430:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8000432:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8000434:	68c2      	ldr	r2, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000436:	4014      	ands	r4, r2
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000438:	688a      	ldr	r2, [r1, #8]
 800043a:	40aa      	lsls	r2, r5
 800043c:	4314      	orrs	r4, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800043e:	9a01      	ldr	r2, [sp, #4]
      GPIOx->PUPDR = temp;
 8000440:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000442:	00d2      	lsls	r2, r2, #3
 8000444:	d554      	bpl.n	80004f0 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000446:	2601      	movs	r6, #1
 8000448:	4a2b      	ldr	r2, [pc, #172]	; (80004f8 <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800044a:	001d      	movs	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800044c:	6994      	ldr	r4, [r2, #24]
 800044e:	4334      	orrs	r4, r6
 8000450:	6194      	str	r4, [r2, #24]
 8000452:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8000454:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000456:	4032      	ands	r2, r6
 8000458:	9207      	str	r2, [sp, #28]
 800045a:	9a07      	ldr	r2, [sp, #28]
 800045c:	4a27      	ldr	r2, [pc, #156]	; (80004fc <HAL_GPIO_Init+0x164>)
 800045e:	00a4      	lsls	r4, r4, #2
 8000460:	18a4      	adds	r4, r4, r2
        temp = SYSCFG->EXTICR[position >> 2];
 8000462:	68a2      	ldr	r2, [r4, #8]
 8000464:	4694      	mov	ip, r2
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000466:	2203      	movs	r2, #3
 8000468:	4015      	ands	r5, r2
 800046a:	00ad      	lsls	r5, r5, #2
 800046c:	320c      	adds	r2, #12
 800046e:	40aa      	lsls	r2, r5
 8000470:	4667      	mov	r7, ip
 8000472:	4397      	bics	r7, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000474:	2290      	movs	r2, #144	; 0x90
 8000476:	05d2      	lsls	r2, r2, #23
 8000478:	4694      	mov	ip, r2
 800047a:	2200      	movs	r2, #0
 800047c:	4560      	cmp	r0, ip
 800047e:	d00d      	beq.n	800049c <HAL_GPIO_Init+0x104>
 8000480:	4a1f      	ldr	r2, [pc, #124]	; (8000500 <HAL_GPIO_Init+0x168>)
 8000482:	4694      	mov	ip, r2
 8000484:	0032      	movs	r2, r6
 8000486:	4560      	cmp	r0, ip
 8000488:	d008      	beq.n	800049c <HAL_GPIO_Init+0x104>
 800048a:	4e1e      	ldr	r6, [pc, #120]	; (8000504 <HAL_GPIO_Init+0x16c>)
 800048c:	1892      	adds	r2, r2, r2
 800048e:	42b0      	cmp	r0, r6
 8000490:	d004      	beq.n	800049c <HAL_GPIO_Init+0x104>
 8000492:	4e1d      	ldr	r6, [pc, #116]	; (8000508 <HAL_GPIO_Init+0x170>)
 8000494:	3201      	adds	r2, #1
 8000496:	42b0      	cmp	r0, r6
 8000498:	d000      	beq.n	800049c <HAL_GPIO_Init+0x104>
 800049a:	9a05      	ldr	r2, [sp, #20]
 800049c:	40aa      	lsls	r2, r5
 800049e:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 80004a0:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 80004a2:	4a1a      	ldr	r2, [pc, #104]	; (800050c <HAL_GPIO_Init+0x174>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004a4:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 80004a6:	6816      	ldr	r6, [r2, #0]
          SET_BIT(temp, iocurrent); 
 80004a8:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004aa:	9f01      	ldr	r7, [sp, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004ac:	43e4      	mvns	r4, r4
          SET_BIT(temp, iocurrent); 
 80004ae:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004b0:	03ff      	lsls	r7, r7, #15
 80004b2:	d401      	bmi.n	80004b8 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80004b4:	0035      	movs	r5, r6
 80004b6:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 80004b8:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80004ba:	6856      	ldr	r6, [r2, #4]
          SET_BIT(temp, iocurrent); 
 80004bc:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004be:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80004c0:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004c2:	03bf      	lsls	r7, r7, #14
 80004c4:	d401      	bmi.n	80004ca <HAL_GPIO_Init+0x132>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80004c6:	0035      	movs	r5, r6
 80004c8:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 80004ca:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 80004cc:	6896      	ldr	r6, [r2, #8]
          SET_BIT(temp, iocurrent); 
 80004ce:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004d0:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80004d2:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004d4:	02ff      	lsls	r7, r7, #11
 80004d6:	d401      	bmi.n	80004dc <HAL_GPIO_Init+0x144>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004d8:	0035      	movs	r5, r6
 80004da:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 80004dc:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80004de:	68d5      	ldr	r5, [r2, #12]
          SET_BIT(temp, iocurrent); 
 80004e0:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004e2:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 80004e4:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004e6:	02bf      	lsls	r7, r7, #10
 80004e8:	d401      	bmi.n	80004ee <HAL_GPIO_Init+0x156>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80004ea:	4025      	ands	r5, r4
 80004ec:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 80004ee:	60d6      	str	r6, [r2, #12]
    position++;
 80004f0:	3301      	adds	r3, #1
 80004f2:	e75c      	b.n	80003ae <HAL_GPIO_Init+0x16>
 80004f4:	b7fff000 	.word	0xb7fff000
 80004f8:	40021000 	.word	0x40021000
 80004fc:	40010000 	.word	0x40010000
 8000500:	48000400 	.word	0x48000400
 8000504:	48000800 	.word	0x48000800
 8000508:	48000c00 	.word	0x48000c00
 800050c:	40010400 	.word	0x40010400

08000510 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000510:	2a00      	cmp	r2, #0
 8000512:	d001      	beq.n	8000518 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000514:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000516:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000518:	6281      	str	r1, [r0, #40]	; 0x28
}
 800051a:	e7fc      	b.n	8000516 <HAL_GPIO_WritePin+0x6>

0800051c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800051c:	6943      	ldr	r3, [r0, #20]
 800051e:	4059      	eors	r1, r3
 8000520:	6141      	str	r1, [r0, #20]
}
 8000522:	4770      	bx	lr

08000524 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000524:	6803      	ldr	r3, [r0, #0]
 8000526:	699a      	ldr	r2, [r3, #24]
 8000528:	0792      	lsls	r2, r2, #30
 800052a:	d501      	bpl.n	8000530 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 800052c:	2200      	movs	r2, #0
 800052e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000530:	2201      	movs	r2, #1
 8000532:	6999      	ldr	r1, [r3, #24]
 8000534:	4211      	tst	r1, r2
 8000536:	d102      	bne.n	800053e <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000538:	6999      	ldr	r1, [r3, #24]
 800053a:	430a      	orrs	r2, r1
 800053c:	619a      	str	r2, [r3, #24]
  }
}
 800053e:	4770      	bx	lr

08000540 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8000540:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8000542:	6804      	ldr	r4, [r0, #0]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8000544:	4806      	ldr	r0, [pc, #24]	; (8000560 <I2C_TransferConfig+0x20>)
  tmpreg = hi2c->Instance->CR2;
 8000546:	6865      	ldr	r5, [r4, #4]

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8000548:	0589      	lsls	r1, r1, #22
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800054a:	4028      	ands	r0, r5
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 800054c:	9d03      	ldr	r5, [sp, #12]
 800054e:	0d89      	lsrs	r1, r1, #22
 8000550:	432b      	orrs	r3, r5
 8000552:	4319      	orrs	r1, r3
 8000554:	0412      	lsls	r2, r2, #16
 8000556:	430a      	orrs	r2, r1
 8000558:	4302      	orrs	r2, r0
                       (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 800055a:	6062      	str	r2, [r4, #4]
}
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	fc009800 	.word	0xfc009800

08000564 <I2C_WaitOnFlagUntilTimeout>:
{
 8000564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000566:	0004      	movs	r4, r0
 8000568:	000e      	movs	r6, r1
 800056a:	0017      	movs	r7, r2
 800056c:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800056e:	6822      	ldr	r2, [r4, #0]
 8000570:	6993      	ldr	r3, [r2, #24]
 8000572:	4033      	ands	r3, r6
 8000574:	1b9b      	subs	r3, r3, r6
 8000576:	4259      	negs	r1, r3
 8000578:	414b      	adcs	r3, r1
 800057a:	42bb      	cmp	r3, r7
 800057c:	d001      	beq.n	8000582 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800057e:	2000      	movs	r0, #0
 8000580:	e00e      	b.n	80005a0 <I2C_WaitOnFlagUntilTimeout+0x3c>
    if (Timeout != HAL_MAX_DELAY)
 8000582:	1c6b      	adds	r3, r5, #1
 8000584:	d0f4      	beq.n	8000570 <I2C_WaitOnFlagUntilTimeout+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000586:	2d00      	cmp	r5, #0
 8000588:	d10b      	bne.n	80005a2 <I2C_WaitOnFlagUntilTimeout+0x3e>
        hi2c->State = HAL_I2C_STATE_READY;
 800058a:	0023      	movs	r3, r4
 800058c:	2220      	movs	r2, #32
 800058e:	3341      	adds	r3, #65	; 0x41
 8000590:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000592:	0022      	movs	r2, r4
 8000594:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8000596:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000598:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 800059a:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800059c:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800059e:	7023      	strb	r3, [r4, #0]
}
 80005a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80005a2:	f7ff fe7b 	bl	800029c <HAL_GetTick>
 80005a6:	9b06      	ldr	r3, [sp, #24]
 80005a8:	1ac0      	subs	r0, r0, r3
 80005aa:	4285      	cmp	r5, r0
 80005ac:	d2df      	bcs.n	800056e <I2C_WaitOnFlagUntilTimeout+0xa>
 80005ae:	e7ec      	b.n	800058a <I2C_WaitOnFlagUntilTimeout+0x26>

080005b0 <I2C_IsAcknowledgeFailed>:
{
 80005b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80005b2:	6803      	ldr	r3, [r0, #0]
{
 80005b4:	0004      	movs	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80005b6:	6998      	ldr	r0, [r3, #24]
 80005b8:	2310      	movs	r3, #16
{
 80005ba:	000e      	movs	r6, r1
 80005bc:	0017      	movs	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80005be:	4018      	ands	r0, r3
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80005c0:	2520      	movs	r5, #32
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80005c2:	2800      	cmp	r0, #0
 80005c4:	d115      	bne.n	80005f2 <I2C_IsAcknowledgeFailed+0x42>
}
 80005c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (Timeout != HAL_MAX_DELAY)
 80005c8:	1c72      	adds	r2, r6, #1
 80005ca:	d013      	beq.n	80005f4 <I2C_IsAcknowledgeFailed+0x44>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80005cc:	2e00      	cmp	r6, #0
 80005ce:	d10b      	bne.n	80005e8 <I2C_IsAcknowledgeFailed+0x38>
          hi2c->State = HAL_I2C_STATE_READY;
 80005d0:	0023      	movs	r3, r4
 80005d2:	2220      	movs	r2, #32
 80005d4:	3341      	adds	r3, #65	; 0x41
 80005d6:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80005d8:	0022      	movs	r2, r4
 80005da:	2300      	movs	r3, #0
 80005dc:	3242      	adds	r2, #66	; 0x42
          __HAL_UNLOCK(hi2c);
 80005de:	3440      	adds	r4, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80005e0:	7013      	strb	r3, [r2, #0]
          return HAL_TIMEOUT;
 80005e2:	2003      	movs	r0, #3
          __HAL_UNLOCK(hi2c);
 80005e4:	7023      	strb	r3, [r4, #0]
 80005e6:	e7ee      	b.n	80005c6 <I2C_IsAcknowledgeFailed+0x16>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80005e8:	f7ff fe58 	bl	800029c <HAL_GetTick>
 80005ec:	1bc0      	subs	r0, r0, r7
 80005ee:	4286      	cmp	r6, r0
 80005f0:	d3ee      	bcc.n	80005d0 <I2C_IsAcknowledgeFailed+0x20>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80005f2:	6823      	ldr	r3, [r4, #0]
 80005f4:	699a      	ldr	r2, [r3, #24]
 80005f6:	422a      	tst	r2, r5
 80005f8:	d0e6      	beq.n	80005c8 <I2C_IsAcknowledgeFailed+0x18>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80005fa:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 80005fc:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80005fe:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000600:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8000602:	f7ff ff8f 	bl	8000524 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8000606:	6822      	ldr	r2, [r4, #0]
 8000608:	4908      	ldr	r1, [pc, #32]	; (800062c <I2C_IsAcknowledgeFailed+0x7c>)
 800060a:	6853      	ldr	r3, [r2, #4]
    return HAL_ERROR;
 800060c:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 800060e:	400b      	ands	r3, r1
 8000610:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000612:	2304      	movs	r3, #4
 8000614:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8000616:	0023      	movs	r3, r4
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000618:	0022      	movs	r2, r4
    hi2c->State = HAL_I2C_STATE_READY;
 800061a:	3341      	adds	r3, #65	; 0x41
 800061c:	701d      	strb	r5, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800061e:	2300      	movs	r3, #0
 8000620:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 8000622:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000624:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8000626:	7023      	strb	r3, [r4, #0]
 8000628:	e7cd      	b.n	80005c6 <I2C_IsAcknowledgeFailed+0x16>
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	fe00e800 	.word	0xfe00e800

08000630 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8000630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000632:	0004      	movs	r4, r0
 8000634:	000d      	movs	r5, r1
 8000636:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000638:	2702      	movs	r7, #2
 800063a:	6823      	ldr	r3, [r4, #0]
 800063c:	699b      	ldr	r3, [r3, #24]
 800063e:	423b      	tst	r3, r7
 8000640:	d001      	beq.n	8000646 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8000642:	2000      	movs	r0, #0
 8000644:	e018      	b.n	8000678 <I2C_WaitOnTXISFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000646:	0032      	movs	r2, r6
 8000648:	0029      	movs	r1, r5
 800064a:	0020      	movs	r0, r4
 800064c:	f7ff ffb0 	bl	80005b0 <I2C_IsAcknowledgeFailed>
 8000650:	2800      	cmp	r0, #0
 8000652:	d118      	bne.n	8000686 <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8000654:	1c6b      	adds	r3, r5, #1
 8000656:	d0f0      	beq.n	800063a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000658:	2d00      	cmp	r5, #0
 800065a:	d10e      	bne.n	800067a <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800065c:	2220      	movs	r2, #32
 800065e:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8000660:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000662:	4313      	orrs	r3, r2
 8000664:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000666:	0023      	movs	r3, r4
 8000668:	3341      	adds	r3, #65	; 0x41
 800066a:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800066c:	0022      	movs	r2, r4
 800066e:	2300      	movs	r3, #0
 8000670:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 8000672:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000674:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8000676:	7023      	strb	r3, [r4, #0]
}
 8000678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800067a:	f7ff fe0f 	bl	800029c <HAL_GetTick>
 800067e:	1b80      	subs	r0, r0, r6
 8000680:	4285      	cmp	r5, r0
 8000682:	d2da      	bcs.n	800063a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
 8000684:	e7ea      	b.n	800065c <I2C_WaitOnTXISFlagUntilTimeout+0x2c>
      return HAL_ERROR;
 8000686:	2001      	movs	r0, #1
 8000688:	e7f6      	b.n	8000678 <I2C_WaitOnTXISFlagUntilTimeout+0x48>

0800068a <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800068a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800068c:	0004      	movs	r4, r0
 800068e:	000d      	movs	r5, r1
 8000690:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000692:	2720      	movs	r7, #32
 8000694:	6823      	ldr	r3, [r4, #0]
 8000696:	699b      	ldr	r3, [r3, #24]
 8000698:	423b      	tst	r3, r7
 800069a:	d001      	beq.n	80006a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 800069c:	2000      	movs	r0, #0
 800069e:	e016      	b.n	80006ce <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80006a0:	0032      	movs	r2, r6
 80006a2:	0029      	movs	r1, r5
 80006a4:	0020      	movs	r0, r4
 80006a6:	f7ff ff83 	bl	80005b0 <I2C_IsAcknowledgeFailed>
 80006aa:	2800      	cmp	r0, #0
 80006ac:	d116      	bne.n	80006dc <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80006ae:	2d00      	cmp	r5, #0
 80006b0:	d10e      	bne.n	80006d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80006b2:	2220      	movs	r2, #32
 80006b4:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80006b6:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80006b8:	4313      	orrs	r3, r2
 80006ba:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80006bc:	0023      	movs	r3, r4
 80006be:	3341      	adds	r3, #65	; 0x41
 80006c0:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80006c2:	0022      	movs	r2, r4
 80006c4:	2300      	movs	r3, #0
 80006c6:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 80006c8:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80006ca:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80006cc:	7023      	strb	r3, [r4, #0]
}
 80006ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80006d0:	f7ff fde4 	bl	800029c <HAL_GetTick>
 80006d4:	1b80      	subs	r0, r0, r6
 80006d6:	4285      	cmp	r5, r0
 80006d8:	d2dc      	bcs.n	8000694 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 80006da:	e7ea      	b.n	80006b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
      return HAL_ERROR;
 80006dc:	2001      	movs	r0, #1
 80006de:	e7f6      	b.n	80006ce <I2C_WaitOnSTOPFlagUntilTimeout+0x44>

080006e0 <HAL_I2C_Init>:
{
 80006e0:	b570      	push	{r4, r5, r6, lr}
 80006e2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80006e4:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80006e6:	2c00      	cmp	r4, #0
 80006e8:	d03f      	beq.n	800076a <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80006ea:	0025      	movs	r5, r4
 80006ec:	3541      	adds	r5, #65	; 0x41
 80006ee:	782b      	ldrb	r3, [r5, #0]
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d105      	bne.n	8000702 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 80006f6:	0022      	movs	r2, r4
 80006f8:	3240      	adds	r2, #64	; 0x40
 80006fa:	7013      	strb	r3, [r2, #0]
    HAL_I2C_MspInit(hi2c);
 80006fc:	0020      	movs	r0, r4
 80006fe:	f001 fc01 	bl	8001f04 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000702:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8000704:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000706:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8000708:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800070a:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	68a6      	ldr	r6, [r4, #8]
 8000710:	438a      	bics	r2, r1
 8000712:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000714:	6861      	ldr	r1, [r4, #4]
 8000716:	4a1a      	ldr	r2, [pc, #104]	; (8000780 <HAL_I2C_Init+0xa0>)
 8000718:	400a      	ands	r2, r1
 800071a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800071c:	6899      	ldr	r1, [r3, #8]
 800071e:	4a19      	ldr	r2, [pc, #100]	; (8000784 <HAL_I2C_Init+0xa4>)
 8000720:	4011      	ands	r1, r2
 8000722:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000724:	2801      	cmp	r0, #1
 8000726:	d121      	bne.n	800076c <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000728:	2180      	movs	r1, #128	; 0x80
 800072a:	0209      	lsls	r1, r1, #8
 800072c:	4331      	orrs	r1, r6
 800072e:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000730:	6858      	ldr	r0, [r3, #4]
 8000732:	4915      	ldr	r1, [pc, #84]	; (8000788 <HAL_I2C_Init+0xa8>)
 8000734:	4301      	orrs	r1, r0
 8000736:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000738:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800073a:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800073c:	400a      	ands	r2, r1
 800073e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000740:	6961      	ldr	r1, [r4, #20]
 8000742:	6922      	ldr	r2, [r4, #16]
 8000744:	430a      	orrs	r2, r1
 8000746:	69a1      	ldr	r1, [r4, #24]
 8000748:	0209      	lsls	r1, r1, #8
 800074a:	430a      	orrs	r2, r1
 800074c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800074e:	6a21      	ldr	r1, [r4, #32]
 8000750:	69e2      	ldr	r2, [r4, #28]
 8000752:	430a      	orrs	r2, r1
 8000754:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000756:	2201      	movs	r2, #1
 8000758:	6819      	ldr	r1, [r3, #0]
 800075a:	430a      	orrs	r2, r1
 800075c:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800075e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000760:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000762:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000764:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000766:	3442      	adds	r4, #66	; 0x42
 8000768:	7020      	strb	r0, [r4, #0]
}
 800076a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800076c:	2184      	movs	r1, #132	; 0x84
 800076e:	0209      	lsls	r1, r1, #8
 8000770:	4331      	orrs	r1, r6
 8000772:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000774:	2802      	cmp	r0, #2
 8000776:	d1db      	bne.n	8000730 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000778:	2180      	movs	r1, #128	; 0x80
 800077a:	0109      	lsls	r1, r1, #4
 800077c:	6059      	str	r1, [r3, #4]
 800077e:	e7d7      	b.n	8000730 <HAL_I2C_Init+0x50>
 8000780:	f0ffffff 	.word	0xf0ffffff
 8000784:	ffff7fff 	.word	0xffff7fff
 8000788:	02008000 	.word	0x02008000

0800078c <HAL_I2C_Master_Transmit>:
{
 800078c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800078e:	0005      	movs	r5, r0
{
 8000790:	b087      	sub	sp, #28
 8000792:	9103      	str	r1, [sp, #12]
 8000794:	9204      	str	r2, [sp, #16]
 8000796:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000798:	3541      	adds	r5, #65	; 0x41
 800079a:	782b      	ldrb	r3, [r5, #0]
{
 800079c:	0004      	movs	r4, r0
    return HAL_BUSY;
 800079e:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80007a0:	2b20      	cmp	r3, #32
 80007a2:	d157      	bne.n	8000854 <HAL_I2C_Master_Transmit+0xc8>
    __HAL_LOCK(hi2c);
 80007a4:	0023      	movs	r3, r4
 80007a6:	3340      	adds	r3, #64	; 0x40
 80007a8:	781a      	ldrb	r2, [r3, #0]
 80007aa:	2a01      	cmp	r2, #1
 80007ac:	d052      	beq.n	8000854 <HAL_I2C_Master_Transmit+0xc8>
 80007ae:	2601      	movs	r6, #1
 80007b0:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 80007b2:	f7ff fd73 	bl	800029c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80007b6:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 80007b8:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80007ba:	9000      	str	r0, [sp, #0]
 80007bc:	2319      	movs	r3, #25
 80007be:	0032      	movs	r2, r6
 80007c0:	0209      	lsls	r1, r1, #8
 80007c2:	0020      	movs	r0, r4
 80007c4:	f7ff fece 	bl	8000564 <I2C_WaitOnFlagUntilTimeout>
 80007c8:	2800      	cmp	r0, #0
 80007ca:	d142      	bne.n	8000852 <HAL_I2C_Master_Transmit+0xc6>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80007cc:	2321      	movs	r3, #33	; 0x21
 80007ce:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80007d0:	3b11      	subs	r3, #17
 80007d2:	19ad      	adds	r5, r5, r6
 80007d4:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 80007d6:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80007d8:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80007da:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80007dc:	466b      	mov	r3, sp
 80007de:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 80007e0:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80007e2:	8563      	strh	r3, [r4, #42]	; 0x2a
 80007e4:	2380      	movs	r3, #128	; 0x80
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80007e6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80007e8:	019b      	lsls	r3, r3, #6
 80007ea:	2aff      	cmp	r2, #255	; 0xff
 80007ec:	d921      	bls.n	8000832 <HAL_I2C_Master_Transmit+0xa6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80007ee:	22ff      	movs	r2, #255	; 0xff
 80007f0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80007f2:	9300      	str	r3, [sp, #0]
 80007f4:	2380      	movs	r3, #128	; 0x80
 80007f6:	045b      	lsls	r3, r3, #17
 80007f8:	9903      	ldr	r1, [sp, #12]
 80007fa:	0020      	movs	r0, r4
 80007fc:	f7ff fea0 	bl	8000540 <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000800:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 8000802:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000804:	003a      	movs	r2, r7
 8000806:	990c      	ldr	r1, [sp, #48]	; 0x30
 8000808:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 800080a:	2b00      	cmp	r3, #0
 800080c:	d119      	bne.n	8000842 <HAL_I2C_Master_Transmit+0xb6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800080e:	f7ff ff3c 	bl	800068a <I2C_WaitOnSTOPFlagUntilTimeout>
 8000812:	2800      	cmp	r0, #0
 8000814:	d119      	bne.n	800084a <HAL_I2C_Master_Transmit+0xbe>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000816:	2120      	movs	r1, #32
 8000818:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 800081a:	4e27      	ldr	r6, [pc, #156]	; (80008b8 <HAL_I2C_Master_Transmit+0x12c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800081c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800081e:	685a      	ldr	r2, [r3, #4]
 8000820:	4032      	ands	r2, r6
 8000822:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000824:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8000826:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8000828:	3341      	adds	r3, #65	; 0x41
 800082a:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800082c:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 800082e:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8000830:	e010      	b.n	8000854 <HAL_I2C_Master_Transmit+0xc8>
      hi2c->XferSize = hi2c->XferCount;
 8000832:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000834:	b292      	uxth	r2, r2
 8000836:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	2380      	movs	r3, #128	; 0x80
 800083c:	b2d2      	uxtb	r2, r2
 800083e:	049b      	lsls	r3, r3, #18
 8000840:	e7da      	b.n	80007f8 <HAL_I2C_Master_Transmit+0x6c>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000842:	f7ff fef5 	bl	8000630 <I2C_WaitOnTXISFlagUntilTimeout>
 8000846:	2800      	cmp	r0, #0
 8000848:	d006      	beq.n	8000858 <HAL_I2C_Master_Transmit+0xcc>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800084a:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 800084c:	2001      	movs	r0, #1
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800084e:	2b04      	cmp	r3, #4
 8000850:	d000      	beq.n	8000854 <HAL_I2C_Master_Transmit+0xc8>
          return HAL_TIMEOUT;
 8000852:	2003      	movs	r0, #3
}
 8000854:	b007      	add	sp, #28
 8000856:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8000858:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800085a:	6822      	ldr	r2, [r4, #0]
 800085c:	1c59      	adds	r1, r3, #1
 800085e:	6261      	str	r1, [r4, #36]	; 0x24
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8000864:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000866:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000868:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800086a:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800086c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800086e:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8000870:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000872:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8000874:	2a00      	cmp	r2, #0
 8000876:	d1c4      	bne.n	8000802 <HAL_I2C_Master_Transmit+0x76>
 8000878:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800087a:	2b00      	cmp	r3, #0
 800087c:	d0c1      	beq.n	8000802 <HAL_I2C_Master_Transmit+0x76>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800087e:	9700      	str	r7, [sp, #0]
 8000880:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000882:	2180      	movs	r1, #128	; 0x80
 8000884:	0020      	movs	r0, r4
 8000886:	f7ff fe6d 	bl	8000564 <I2C_WaitOnFlagUntilTimeout>
 800088a:	2800      	cmp	r0, #0
 800088c:	d1e1      	bne.n	8000852 <HAL_I2C_Master_Transmit+0xc6>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800088e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000890:	2bff      	cmp	r3, #255	; 0xff
 8000892:	d909      	bls.n	80008a8 <HAL_I2C_Master_Transmit+0x11c>
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000894:	2380      	movs	r3, #128	; 0x80
 8000896:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000898:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800089a:	045b      	lsls	r3, r3, #17
 800089c:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800089e:	9903      	ldr	r1, [sp, #12]
 80008a0:	0020      	movs	r0, r4
 80008a2:	f7ff fe4d 	bl	8000540 <I2C_TransferConfig>
 80008a6:	e7ac      	b.n	8000802 <HAL_I2C_Master_Transmit+0x76>
 80008a8:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 80008aa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80008ac:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 80008ae:	b292      	uxth	r2, r2
 80008b0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80008b2:	b2d2      	uxtb	r2, r2
 80008b4:	9000      	str	r0, [sp, #0]
 80008b6:	e7f2      	b.n	800089e <HAL_I2C_Master_Transmit+0x112>
 80008b8:	fe00e800 	.word	0xfe00e800

080008bc <HAL_I2C_IsDeviceReady>:
{
 80008bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008be:	b089      	sub	sp, #36	; 0x24
 80008c0:	9105      	str	r1, [sp, #20]
 80008c2:	001d      	movs	r5, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80008c4:	0001      	movs	r1, r0
  __IO uint32_t I2C_Trials = 0U;
 80008c6:	2300      	movs	r3, #0
{
 80008c8:	9204      	str	r2, [sp, #16]
  __IO uint32_t I2C_Trials = 0U;
 80008ca:	9307      	str	r3, [sp, #28]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80008cc:	3141      	adds	r1, #65	; 0x41
 80008ce:	780b      	ldrb	r3, [r1, #0]
{
 80008d0:	0004      	movs	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80008d2:	b2db      	uxtb	r3, r3
    return HAL_BUSY;
 80008d4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80008d6:	2b20      	cmp	r3, #32
 80008d8:	d155      	bne.n	8000986 <HAL_I2C_IsDeviceReady+0xca>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80008da:	6822      	ldr	r2, [r4, #0]
 80008dc:	6996      	ldr	r6, [r2, #24]
 80008de:	2280      	movs	r2, #128	; 0x80
 80008e0:	0212      	lsls	r2, r2, #8
 80008e2:	4032      	ands	r2, r6
 80008e4:	d14f      	bne.n	8000986 <HAL_I2C_IsDeviceReady+0xca>
    __HAL_LOCK(hi2c);
 80008e6:	0026      	movs	r6, r4
 80008e8:	3640      	adds	r6, #64	; 0x40
 80008ea:	7837      	ldrb	r7, [r6, #0]
 80008ec:	2f01      	cmp	r7, #1
 80008ee:	d04a      	beq.n	8000986 <HAL_I2C_IsDeviceReady+0xca>
 80008f0:	3801      	subs	r0, #1
 80008f2:	7030      	strb	r0, [r6, #0]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 80008f4:	001e      	movs	r6, r3
    hi2c->State = HAL_I2C_STATE_BUSY;
 80008f6:	3023      	adds	r0, #35	; 0x23
 80008f8:	7008      	strb	r0, [r1, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008fa:	6462      	str	r2, [r4, #68]	; 0x44
 80008fc:	9b05      	ldr	r3, [sp, #20]
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80008fe:	68e1      	ldr	r1, [r4, #12]
 8000900:	059b      	lsls	r3, r3, #22
 8000902:	6822      	ldr	r2, [r4, #0]
 8000904:	0d9b      	lsrs	r3, r3, #22
 8000906:	2901      	cmp	r1, #1
 8000908:	d11a      	bne.n	8000940 <HAL_I2C_IsDeviceReady+0x84>
 800090a:	4936      	ldr	r1, [pc, #216]	; (80009e4 <HAL_I2C_IsDeviceReady+0x128>)
 800090c:	430b      	orrs	r3, r1
 800090e:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 8000910:	f7ff fcc4 	bl	800029c <HAL_GetTick>
 8000914:	9003      	str	r0, [sp, #12]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8000916:	0027      	movs	r7, r4
 8000918:	6823      	ldr	r3, [r4, #0]
 800091a:	3741      	adds	r7, #65	; 0x41
 800091c:	699a      	ldr	r2, [r3, #24]
 800091e:	4232      	tst	r2, r6
 8000920:	d018      	beq.n	8000954 <HAL_I2C_IsDeviceReady+0x98>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8000922:	2710      	movs	r7, #16
 8000924:	699a      	ldr	r2, [r3, #24]
 8000926:	403a      	ands	r2, r7
 8000928:	d12f      	bne.n	800098a <HAL_I2C_IsDeviceReady+0xce>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800092a:	9b03      	ldr	r3, [sp, #12]
 800092c:	2120      	movs	r1, #32
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	0020      	movs	r0, r4
 8000932:	002b      	movs	r3, r5
 8000934:	f7ff fe16 	bl	8000564 <I2C_WaitOnFlagUntilTimeout>
 8000938:	2800      	cmp	r0, #0
 800093a:	d01c      	beq.n	8000976 <HAL_I2C_IsDeviceReady+0xba>
    return HAL_TIMEOUT;
 800093c:	2003      	movs	r0, #3
 800093e:	e022      	b.n	8000986 <HAL_I2C_IsDeviceReady+0xca>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8000940:	21a0      	movs	r1, #160	; 0xa0
 8000942:	0189      	lsls	r1, r1, #6
 8000944:	e7e2      	b.n	800090c <HAL_I2C_IsDeviceReady+0x50>
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000946:	f7ff fca9 	bl	800029c <HAL_GetTick>
 800094a:	9b03      	ldr	r3, [sp, #12]
 800094c:	1ac0      	subs	r0, r0, r3
 800094e:	4285      	cmp	r5, r0
 8000950:	d2e1      	bcs.n	8000916 <HAL_I2C_IsDeviceReady+0x5a>
 8000952:	e00a      	b.n	800096a <HAL_I2C_IsDeviceReady+0xae>
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8000954:	2110      	movs	r1, #16
 8000956:	699a      	ldr	r2, [r3, #24]
 8000958:	420a      	tst	r2, r1
 800095a:	d1e2      	bne.n	8000922 <HAL_I2C_IsDeviceReady+0x66>
 800095c:	783a      	ldrb	r2, [r7, #0]
 800095e:	2aa0      	cmp	r2, #160	; 0xa0
 8000960:	d0df      	beq.n	8000922 <HAL_I2C_IsDeviceReady+0x66>
        if (Timeout != HAL_MAX_DELAY)
 8000962:	1c6a      	adds	r2, r5, #1
 8000964:	d0da      	beq.n	800091c <HAL_I2C_IsDeviceReady+0x60>
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000966:	2d00      	cmp	r5, #0
 8000968:	d1ed      	bne.n	8000946 <HAL_I2C_IsDeviceReady+0x8a>
            hi2c->State = HAL_I2C_STATE_READY;
 800096a:	2320      	movs	r3, #32
 800096c:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(hi2c);
 800096e:	2300      	movs	r3, #0
 8000970:	3440      	adds	r4, #64	; 0x40
 8000972:	7023      	strb	r3, [r4, #0]
 8000974:	e7e2      	b.n	800093c <HAL_I2C_IsDeviceReady+0x80>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000976:	2320      	movs	r3, #32
 8000978:	6822      	ldr	r2, [r4, #0]
 800097a:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 800097c:	0022      	movs	r2, r4
        __HAL_UNLOCK(hi2c);
 800097e:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8000980:	3241      	adds	r2, #65	; 0x41
 8000982:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8000984:	7020      	strb	r0, [r4, #0]
}
 8000986:	b009      	add	sp, #36	; 0x24
 8000988:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800098a:	9b03      	ldr	r3, [sp, #12]
 800098c:	2200      	movs	r2, #0
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	0031      	movs	r1, r6
 8000992:	002b      	movs	r3, r5
 8000994:	0020      	movs	r0, r4
 8000996:	f7ff fde5 	bl	8000564 <I2C_WaitOnFlagUntilTimeout>
 800099a:	1e02      	subs	r2, r0, #0
 800099c:	d1ce      	bne.n	800093c <HAL_I2C_IsDeviceReady+0x80>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800099e:	6823      	ldr	r3, [r4, #0]
 80009a0:	61df      	str	r7, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80009a2:	61de      	str	r6, [r3, #28]
      if (I2C_Trials++ == Trials)
 80009a4:	9907      	ldr	r1, [sp, #28]
 80009a6:	1c48      	adds	r0, r1, #1
 80009a8:	9007      	str	r0, [sp, #28]
 80009aa:	9804      	ldr	r0, [sp, #16]
 80009ac:	4281      	cmp	r1, r0
 80009ae:	d10f      	bne.n	80009d0 <HAL_I2C_IsDeviceReady+0x114>
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80009b0:	2180      	movs	r1, #128	; 0x80
 80009b2:	6858      	ldr	r0, [r3, #4]
 80009b4:	01c9      	lsls	r1, r1, #7
 80009b6:	4301      	orrs	r1, r0
 80009b8:	6059      	str	r1, [r3, #4]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80009ba:	9b03      	ldr	r3, [sp, #12]
 80009bc:	0031      	movs	r1, r6
 80009be:	9300      	str	r3, [sp, #0]
 80009c0:	0020      	movs	r0, r4
 80009c2:	002b      	movs	r3, r5
 80009c4:	f7ff fdce 	bl	8000564 <I2C_WaitOnFlagUntilTimeout>
 80009c8:	2800      	cmp	r0, #0
 80009ca:	d1b7      	bne.n	800093c <HAL_I2C_IsDeviceReady+0x80>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80009cc:	6823      	ldr	r3, [r4, #0]
 80009ce:	61de      	str	r6, [r3, #28]
    while (I2C_Trials < Trials);
 80009d0:	9b07      	ldr	r3, [sp, #28]
 80009d2:	9a04      	ldr	r2, [sp, #16]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d900      	bls.n	80009da <HAL_I2C_IsDeviceReady+0x11e>
 80009d8:	e790      	b.n	80008fc <HAL_I2C_IsDeviceReady+0x40>
    hi2c->State = HAL_I2C_STATE_READY;
 80009da:	0023      	movs	r3, r4
 80009dc:	2220      	movs	r2, #32
 80009de:	3341      	adds	r3, #65	; 0x41
 80009e0:	701a      	strb	r2, [r3, #0]
 80009e2:	e7c4      	b.n	800096e <HAL_I2C_IsDeviceReady+0xb2>
 80009e4:	02002000 	.word	0x02002000

080009e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80009e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80009ea:	0004      	movs	r4, r0
 80009ec:	3441      	adds	r4, #65	; 0x41
 80009ee:	7822      	ldrb	r2, [r4, #0]
{
 80009f0:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80009f2:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80009f4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80009f6:	2a20      	cmp	r2, #32
 80009f8:	d118      	bne.n	8000a2c <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 80009fa:	001d      	movs	r5, r3
 80009fc:	3540      	adds	r5, #64	; 0x40
 80009fe:	782e      	ldrb	r6, [r5, #0]
 8000a00:	2e01      	cmp	r6, #1
 8000a02:	d013      	beq.n	8000a2c <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 8000a04:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000a06:	3022      	adds	r0, #34	; 0x22
 8000a08:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000a0a:	681e      	ldr	r6, [r3, #0]
 8000a0c:	3823      	subs	r0, #35	; 0x23
 8000a0e:	4386      	bics	r6, r0
 8000a10:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000a12:	681e      	ldr	r6, [r3, #0]
 8000a14:	4f06      	ldr	r7, [pc, #24]	; (8000a30 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 8000a16:	403e      	ands	r6, r7
 8000a18:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8000a1a:	681e      	ldr	r6, [r3, #0]
 8000a1c:	4331      	orrs	r1, r6
 8000a1e:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8000a20:	6819      	ldr	r1, [r3, #0]
 8000a22:	4308      	orrs	r0, r1
 8000a24:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8000a26:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000a28:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8000a2a:	7028      	strb	r0, [r5, #0]
  }
}
 8000a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	ffffefff 	.word	0xffffefff

08000a34 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000a34:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000a36:	0005      	movs	r5, r0
 8000a38:	3541      	adds	r5, #65	; 0x41
 8000a3a:	782a      	ldrb	r2, [r5, #0]
{
 8000a3c:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000a3e:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8000a40:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000a42:	2a20      	cmp	r2, #32
 8000a44:	d117      	bne.n	8000a76 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8000a46:	001c      	movs	r4, r3
 8000a48:	3440      	adds	r4, #64	; 0x40
 8000a4a:	7826      	ldrb	r6, [r4, #0]
 8000a4c:	2e01      	cmp	r6, #1
 8000a4e:	d012      	beq.n	8000a76 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 8000a50:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000a52:	3022      	adds	r0, #34	; 0x22
 8000a54:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000a56:	681e      	ldr	r6, [r3, #0]
 8000a58:	3823      	subs	r0, #35	; 0x23
 8000a5a:	4386      	bics	r6, r0
 8000a5c:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8000a5e:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8000a60:	4f05      	ldr	r7, [pc, #20]	; (8000a78 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 8000a62:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8000a64:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8000a66:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8000a68:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8000a6a:	6819      	ldr	r1, [r3, #0]
 8000a6c:	4308      	orrs	r0, r1
 8000a6e:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8000a70:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000a72:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8000a74:	7020      	strb	r0, [r4, #0]
  }
}
 8000a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a78:	fffff0ff 	.word	0xfffff0ff

08000a7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a7e:	6803      	ldr	r3, [r0, #0]
{
 8000a80:	b085      	sub	sp, #20
 8000a82:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a84:	07db      	lsls	r3, r3, #31
 8000a86:	d433      	bmi.n	8000af0 <HAL_RCC_OscConfig+0x74>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a88:	682b      	ldr	r3, [r5, #0]
 8000a8a:	079b      	lsls	r3, r3, #30
 8000a8c:	d500      	bpl.n	8000a90 <HAL_RCC_OscConfig+0x14>
 8000a8e:	e08a      	b.n	8000ba6 <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a90:	682b      	ldr	r3, [r5, #0]
 8000a92:	071b      	lsls	r3, r3, #28
 8000a94:	d500      	bpl.n	8000a98 <HAL_RCC_OscConfig+0x1c>
 8000a96:	e0ca      	b.n	8000c2e <HAL_RCC_OscConfig+0x1b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a98:	682b      	ldr	r3, [r5, #0]
 8000a9a:	075b      	lsls	r3, r3, #29
 8000a9c:	d500      	bpl.n	8000aa0 <HAL_RCC_OscConfig+0x24>
 8000a9e:	e0ed      	b.n	8000c7c <HAL_RCC_OscConfig+0x200>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000aa0:	682b      	ldr	r3, [r5, #0]
 8000aa2:	06db      	lsls	r3, r3, #27
 8000aa4:	d51a      	bpl.n	8000adc <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000aa6:	696a      	ldr	r2, [r5, #20]
 8000aa8:	4cbc      	ldr	r4, [pc, #752]	; (8000d9c <HAL_RCC_OscConfig+0x320>)
 8000aaa:	2304      	movs	r3, #4
 8000aac:	2a01      	cmp	r2, #1
 8000aae:	d000      	beq.n	8000ab2 <HAL_RCC_OscConfig+0x36>
 8000ab0:	e159      	b.n	8000d66 <HAL_RCC_OscConfig+0x2ea>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ab2:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ab4:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ab6:	430b      	orrs	r3, r1
 8000ab8:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000aba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000abc:	431a      	orrs	r2, r3
 8000abe:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000ac0:	f7ff fbec 	bl	800029c <HAL_GetTick>
 8000ac4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ac6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000ac8:	4233      	tst	r3, r6
 8000aca:	d100      	bne.n	8000ace <HAL_RCC_OscConfig+0x52>
 8000acc:	e144      	b.n	8000d58 <HAL_RCC_OscConfig+0x2dc>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000ace:	21f8      	movs	r1, #248	; 0xf8
 8000ad0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000ad2:	69ab      	ldr	r3, [r5, #24]
 8000ad4:	438a      	bics	r2, r1
 8000ad6:	00db      	lsls	r3, r3, #3
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	6363      	str	r3, [r4, #52]	; 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000adc:	682b      	ldr	r3, [r5, #0]
 8000ade:	069b      	lsls	r3, r3, #26
 8000ae0:	d500      	bpl.n	8000ae4 <HAL_RCC_OscConfig+0x68>
 8000ae2:	e167      	b.n	8000db4 <HAL_RCC_OscConfig+0x338>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ae4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000ae6:	2900      	cmp	r1, #0
 8000ae8:	d000      	beq.n	8000aec <HAL_RCC_OscConfig+0x70>
 8000aea:	e1a4      	b.n	8000e36 <HAL_RCC_OscConfig+0x3ba>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000aec:	2000      	movs	r0, #0
 8000aee:	e018      	b.n	8000b22 <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000af0:	210c      	movs	r1, #12
 8000af2:	4caa      	ldr	r4, [pc, #680]	; (8000d9c <HAL_RCC_OscConfig+0x320>)
 8000af4:	6862      	ldr	r2, [r4, #4]
 8000af6:	400a      	ands	r2, r1
 8000af8:	2a04      	cmp	r2, #4
 8000afa:	d00b      	beq.n	8000b14 <HAL_RCC_OscConfig+0x98>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000afc:	6863      	ldr	r3, [r4, #4]
 8000afe:	400b      	ands	r3, r1
 8000b00:	2b08      	cmp	r3, #8
 8000b02:	d110      	bne.n	8000b26 <HAL_RCC_OscConfig+0xaa>
 8000b04:	22c0      	movs	r2, #192	; 0xc0
 8000b06:	6863      	ldr	r3, [r4, #4]
 8000b08:	0252      	lsls	r2, r2, #9
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	2280      	movs	r2, #128	; 0x80
 8000b0e:	0252      	lsls	r2, r2, #9
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d108      	bne.n	8000b26 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b14:	6823      	ldr	r3, [r4, #0]
 8000b16:	039b      	lsls	r3, r3, #14
 8000b18:	d5b6      	bpl.n	8000a88 <HAL_RCC_OscConfig+0xc>
 8000b1a:	686b      	ldr	r3, [r5, #4]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d1b3      	bne.n	8000a88 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000b20:	2001      	movs	r0, #1
}
 8000b22:	b005      	add	sp, #20
 8000b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b26:	686b      	ldr	r3, [r5, #4]
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d113      	bne.n	8000b54 <HAL_RCC_OscConfig+0xd8>
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	6822      	ldr	r2, [r4, #0]
 8000b30:	025b      	lsls	r3, r3, #9
 8000b32:	4313      	orrs	r3, r2
 8000b34:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b36:	f7ff fbb1 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b3a:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000b3c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b3e:	02b6      	lsls	r6, r6, #10
 8000b40:	6823      	ldr	r3, [r4, #0]
 8000b42:	4233      	tst	r3, r6
 8000b44:	d1a0      	bne.n	8000a88 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b46:	f7ff fba9 	bl	800029c <HAL_GetTick>
 8000b4a:	1bc0      	subs	r0, r0, r7
 8000b4c:	2864      	cmp	r0, #100	; 0x64
 8000b4e:	d9f7      	bls.n	8000b40 <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
 8000b50:	2003      	movs	r0, #3
 8000b52:	e7e6      	b.n	8000b22 <HAL_RCC_OscConfig+0xa6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d116      	bne.n	8000b86 <HAL_RCC_OscConfig+0x10a>
 8000b58:	6823      	ldr	r3, [r4, #0]
 8000b5a:	4a91      	ldr	r2, [pc, #580]	; (8000da0 <HAL_RCC_OscConfig+0x324>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b5c:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b5e:	4013      	ands	r3, r2
 8000b60:	6023      	str	r3, [r4, #0]
 8000b62:	6823      	ldr	r3, [r4, #0]
 8000b64:	4a8f      	ldr	r2, [pc, #572]	; (8000da4 <HAL_RCC_OscConfig+0x328>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b66:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b68:	4013      	ands	r3, r2
 8000b6a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b6c:	f7ff fb96 	bl	800029c <HAL_GetTick>
 8000b70:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b72:	6823      	ldr	r3, [r4, #0]
 8000b74:	4233      	tst	r3, r6
 8000b76:	d100      	bne.n	8000b7a <HAL_RCC_OscConfig+0xfe>
 8000b78:	e786      	b.n	8000a88 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b7a:	f7ff fb8f 	bl	800029c <HAL_GetTick>
 8000b7e:	1bc0      	subs	r0, r0, r7
 8000b80:	2864      	cmp	r0, #100	; 0x64
 8000b82:	d9f6      	bls.n	8000b72 <HAL_RCC_OscConfig+0xf6>
 8000b84:	e7e4      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b86:	2b05      	cmp	r3, #5
 8000b88:	d105      	bne.n	8000b96 <HAL_RCC_OscConfig+0x11a>
 8000b8a:	2380      	movs	r3, #128	; 0x80
 8000b8c:	6822      	ldr	r2, [r4, #0]
 8000b8e:	02db      	lsls	r3, r3, #11
 8000b90:	4313      	orrs	r3, r2
 8000b92:	6023      	str	r3, [r4, #0]
 8000b94:	e7ca      	b.n	8000b2c <HAL_RCC_OscConfig+0xb0>
 8000b96:	6823      	ldr	r3, [r4, #0]
 8000b98:	4a81      	ldr	r2, [pc, #516]	; (8000da0 <HAL_RCC_OscConfig+0x324>)
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	6023      	str	r3, [r4, #0]
 8000b9e:	6823      	ldr	r3, [r4, #0]
 8000ba0:	4a80      	ldr	r2, [pc, #512]	; (8000da4 <HAL_RCC_OscConfig+0x328>)
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	e7c6      	b.n	8000b34 <HAL_RCC_OscConfig+0xb8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ba6:	220c      	movs	r2, #12
 8000ba8:	4c7c      	ldr	r4, [pc, #496]	; (8000d9c <HAL_RCC_OscConfig+0x320>)
 8000baa:	6863      	ldr	r3, [r4, #4]
 8000bac:	4213      	tst	r3, r2
 8000bae:	d00b      	beq.n	8000bc8 <HAL_RCC_OscConfig+0x14c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000bb0:	6863      	ldr	r3, [r4, #4]
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	2b08      	cmp	r3, #8
 8000bb6:	d115      	bne.n	8000be4 <HAL_RCC_OscConfig+0x168>
 8000bb8:	22c0      	movs	r2, #192	; 0xc0
 8000bba:	6863      	ldr	r3, [r4, #4]
 8000bbc:	0252      	lsls	r2, r2, #9
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	2280      	movs	r2, #128	; 0x80
 8000bc2:	0212      	lsls	r2, r2, #8
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d10d      	bne.n	8000be4 <HAL_RCC_OscConfig+0x168>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bc8:	6823      	ldr	r3, [r4, #0]
 8000bca:	079b      	lsls	r3, r3, #30
 8000bcc:	d502      	bpl.n	8000bd4 <HAL_RCC_OscConfig+0x158>
 8000bce:	68eb      	ldr	r3, [r5, #12]
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d1a5      	bne.n	8000b20 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bd4:	21f8      	movs	r1, #248	; 0xf8
 8000bd6:	6822      	ldr	r2, [r4, #0]
 8000bd8:	692b      	ldr	r3, [r5, #16]
 8000bda:	438a      	bics	r2, r1
 8000bdc:	00db      	lsls	r3, r3, #3
 8000bde:	4313      	orrs	r3, r2
 8000be0:	6023      	str	r3, [r4, #0]
 8000be2:	e755      	b.n	8000a90 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000be4:	68ea      	ldr	r2, [r5, #12]
 8000be6:	2301      	movs	r3, #1
 8000be8:	2a00      	cmp	r2, #0
 8000bea:	d00f      	beq.n	8000c0c <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8000bec:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bee:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000bf4:	f7ff fb52 	bl	800029c <HAL_GetTick>
 8000bf8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bfa:	6823      	ldr	r3, [r4, #0]
 8000bfc:	4233      	tst	r3, r6
 8000bfe:	d1e9      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x158>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c00:	f7ff fb4c 	bl	800029c <HAL_GetTick>
 8000c04:	1bc0      	subs	r0, r0, r7
 8000c06:	2802      	cmp	r0, #2
 8000c08:	d9f7      	bls.n	8000bfa <HAL_RCC_OscConfig+0x17e>
 8000c0a:	e7a1      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI_DISABLE();
 8000c0c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c0e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000c10:	439a      	bics	r2, r3
 8000c12:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000c14:	f7ff fb42 	bl	800029c <HAL_GetTick>
 8000c18:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c1a:	6823      	ldr	r3, [r4, #0]
 8000c1c:	4233      	tst	r3, r6
 8000c1e:	d100      	bne.n	8000c22 <HAL_RCC_OscConfig+0x1a6>
 8000c20:	e736      	b.n	8000a90 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c22:	f7ff fb3b 	bl	800029c <HAL_GetTick>
 8000c26:	1bc0      	subs	r0, r0, r7
 8000c28:	2802      	cmp	r0, #2
 8000c2a:	d9f6      	bls.n	8000c1a <HAL_RCC_OscConfig+0x19e>
 8000c2c:	e790      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c2e:	69ea      	ldr	r2, [r5, #28]
 8000c30:	2301      	movs	r3, #1
 8000c32:	4c5a      	ldr	r4, [pc, #360]	; (8000d9c <HAL_RCC_OscConfig+0x320>)
 8000c34:	2a00      	cmp	r2, #0
 8000c36:	d010      	beq.n	8000c5a <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_LSI_ENABLE();
 8000c38:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c3a:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000c40:	f7ff fb2c 	bl	800029c <HAL_GetTick>
 8000c44:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c48:	4233      	tst	r3, r6
 8000c4a:	d000      	beq.n	8000c4e <HAL_RCC_OscConfig+0x1d2>
 8000c4c:	e724      	b.n	8000a98 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c4e:	f7ff fb25 	bl	800029c <HAL_GetTick>
 8000c52:	1bc0      	subs	r0, r0, r7
 8000c54:	2802      	cmp	r0, #2
 8000c56:	d9f6      	bls.n	8000c46 <HAL_RCC_OscConfig+0x1ca>
 8000c58:	e77a      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
      __HAL_RCC_LSI_DISABLE();
 8000c5a:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c5c:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000c5e:	439a      	bics	r2, r3
 8000c60:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000c62:	f7ff fb1b 	bl	800029c <HAL_GetTick>
 8000c66:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c6a:	4233      	tst	r3, r6
 8000c6c:	d100      	bne.n	8000c70 <HAL_RCC_OscConfig+0x1f4>
 8000c6e:	e713      	b.n	8000a98 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c70:	f7ff fb14 	bl	800029c <HAL_GetTick>
 8000c74:	1bc0      	subs	r0, r0, r7
 8000c76:	2802      	cmp	r0, #2
 8000c78:	d9f6      	bls.n	8000c68 <HAL_RCC_OscConfig+0x1ec>
 8000c7a:	e769      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c7c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000c7e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c80:	4c46      	ldr	r4, [pc, #280]	; (8000d9c <HAL_RCC_OscConfig+0x320>)
 8000c82:	0552      	lsls	r2, r2, #21
 8000c84:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000c86:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c88:	4213      	tst	r3, r2
 8000c8a:	d108      	bne.n	8000c9e <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c8c:	69e3      	ldr	r3, [r4, #28]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	61e3      	str	r3, [r4, #28]
 8000c92:	69e3      	ldr	r3, [r4, #28]
 8000c94:	4013      	ands	r3, r2
 8000c96:	9303      	str	r3, [sp, #12]
 8000c98:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c9e:	2780      	movs	r7, #128	; 0x80
 8000ca0:	4e41      	ldr	r6, [pc, #260]	; (8000da8 <HAL_RCC_OscConfig+0x32c>)
 8000ca2:	007f      	lsls	r7, r7, #1
 8000ca4:	6833      	ldr	r3, [r6, #0]
 8000ca6:	423b      	tst	r3, r7
 8000ca8:	d006      	beq.n	8000cb8 <HAL_RCC_OscConfig+0x23c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000caa:	68ab      	ldr	r3, [r5, #8]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d113      	bne.n	8000cd8 <HAL_RCC_OscConfig+0x25c>
 8000cb0:	6a22      	ldr	r2, [r4, #32]
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	6223      	str	r3, [r4, #32]
 8000cb6:	e030      	b.n	8000d1a <HAL_RCC_OscConfig+0x29e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cb8:	6833      	ldr	r3, [r6, #0]
 8000cba:	433b      	orrs	r3, r7
 8000cbc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000cbe:	f7ff faed 	bl	800029c <HAL_GetTick>
 8000cc2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cc4:	6833      	ldr	r3, [r6, #0]
 8000cc6:	423b      	tst	r3, r7
 8000cc8:	d1ef      	bne.n	8000caa <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cca:	f7ff fae7 	bl	800029c <HAL_GetTick>
 8000cce:	9b01      	ldr	r3, [sp, #4]
 8000cd0:	1ac0      	subs	r0, r0, r3
 8000cd2:	2864      	cmp	r0, #100	; 0x64
 8000cd4:	d9f6      	bls.n	8000cc4 <HAL_RCC_OscConfig+0x248>
 8000cd6:	e73b      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
 8000cd8:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d114      	bne.n	8000d08 <HAL_RCC_OscConfig+0x28c>
 8000cde:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ce0:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ce2:	4393      	bics	r3, r2
 8000ce4:	6223      	str	r3, [r4, #32]
 8000ce6:	6a23      	ldr	r3, [r4, #32]
 8000ce8:	3203      	adds	r2, #3
 8000cea:	4393      	bics	r3, r2
 8000cec:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000cee:	f7ff fad5 	bl	800029c <HAL_GetTick>
 8000cf2:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cf4:	6a23      	ldr	r3, [r4, #32]
 8000cf6:	423b      	tst	r3, r7
 8000cf8:	d025      	beq.n	8000d46 <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cfa:	f7ff facf 	bl	800029c <HAL_GetTick>
 8000cfe:	4b2b      	ldr	r3, [pc, #172]	; (8000dac <HAL_RCC_OscConfig+0x330>)
 8000d00:	1b80      	subs	r0, r0, r6
 8000d02:	4298      	cmp	r0, r3
 8000d04:	d9f6      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x278>
 8000d06:	e723      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d08:	2b05      	cmp	r3, #5
 8000d0a:	d10b      	bne.n	8000d24 <HAL_RCC_OscConfig+0x2a8>
 8000d0c:	6a21      	ldr	r1, [r4, #32]
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	430b      	orrs	r3, r1
 8000d12:	6223      	str	r3, [r4, #32]
 8000d14:	6a23      	ldr	r3, [r4, #32]
 8000d16:	431a      	orrs	r2, r3
 8000d18:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8000d1a:	f7ff fabf 	bl	800029c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d1e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000d20:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d22:	e00d      	b.n	8000d40 <HAL_RCC_OscConfig+0x2c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d24:	6a23      	ldr	r3, [r4, #32]
 8000d26:	4393      	bics	r3, r2
 8000d28:	2204      	movs	r2, #4
 8000d2a:	6223      	str	r3, [r4, #32]
 8000d2c:	6a23      	ldr	r3, [r4, #32]
 8000d2e:	4393      	bics	r3, r2
 8000d30:	e7c0      	b.n	8000cb4 <HAL_RCC_OscConfig+0x238>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d32:	f7ff fab3 	bl	800029c <HAL_GetTick>
 8000d36:	4b1d      	ldr	r3, [pc, #116]	; (8000dac <HAL_RCC_OscConfig+0x330>)
 8000d38:	1b80      	subs	r0, r0, r6
 8000d3a:	4298      	cmp	r0, r3
 8000d3c:	d900      	bls.n	8000d40 <HAL_RCC_OscConfig+0x2c4>
 8000d3e:	e707      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d40:	6a23      	ldr	r3, [r4, #32]
 8000d42:	423b      	tst	r3, r7
 8000d44:	d0f5      	beq.n	8000d32 <HAL_RCC_OscConfig+0x2b6>
    if(pwrclkchanged == SET)
 8000d46:	9b00      	ldr	r3, [sp, #0]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d000      	beq.n	8000d4e <HAL_RCC_OscConfig+0x2d2>
 8000d4c:	e6a8      	b.n	8000aa0 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d4e:	69e3      	ldr	r3, [r4, #28]
 8000d50:	4a17      	ldr	r2, [pc, #92]	; (8000db0 <HAL_RCC_OscConfig+0x334>)
 8000d52:	4013      	ands	r3, r2
 8000d54:	61e3      	str	r3, [r4, #28]
 8000d56:	e6a3      	b.n	8000aa0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000d58:	f7ff faa0 	bl	800029c <HAL_GetTick>
 8000d5c:	1bc0      	subs	r0, r0, r7
 8000d5e:	2802      	cmp	r0, #2
 8000d60:	d800      	bhi.n	8000d64 <HAL_RCC_OscConfig+0x2e8>
 8000d62:	e6b0      	b.n	8000ac6 <HAL_RCC_OscConfig+0x4a>
 8000d64:	e6f4      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000d66:	3205      	adds	r2, #5
 8000d68:	d103      	bne.n	8000d72 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000d6a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000d6c:	439a      	bics	r2, r3
 8000d6e:	6362      	str	r2, [r4, #52]	; 0x34
 8000d70:	e6ad      	b.n	8000ace <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000d72:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000d74:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000d76:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000d78:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000d7a:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000d7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000d7e:	4393      	bics	r3, r2
 8000d80:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000d82:	f7ff fa8b 	bl	800029c <HAL_GetTick>
 8000d86:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000d88:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000d8a:	4233      	tst	r3, r6
 8000d8c:	d100      	bne.n	8000d90 <HAL_RCC_OscConfig+0x314>
 8000d8e:	e6a5      	b.n	8000adc <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000d90:	f7ff fa84 	bl	800029c <HAL_GetTick>
 8000d94:	1bc0      	subs	r0, r0, r7
 8000d96:	2802      	cmp	r0, #2
 8000d98:	d9f6      	bls.n	8000d88 <HAL_RCC_OscConfig+0x30c>
 8000d9a:	e6d9      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	fffeffff 	.word	0xfffeffff
 8000da4:	fffbffff 	.word	0xfffbffff
 8000da8:	40007000 	.word	0x40007000
 8000dac:	00001388 	.word	0x00001388
 8000db0:	efffffff 	.word	0xefffffff
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000db4:	210c      	movs	r1, #12
 8000db6:	4c46      	ldr	r4, [pc, #280]	; (8000ed0 <HAL_RCC_OscConfig+0x454>)
 8000db8:	6862      	ldr	r2, [r4, #4]
 8000dba:	400a      	ands	r2, r1
 8000dbc:	428a      	cmp	r2, r1
 8000dbe:	d009      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x358>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000dc0:	6863      	ldr	r3, [r4, #4]
 8000dc2:	400b      	ands	r3, r1
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000dc4:	2b08      	cmp	r3, #8
 8000dc6:	d10e      	bne.n	8000de6 <HAL_RCC_OscConfig+0x36a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000dc8:	22c0      	movs	r2, #192	; 0xc0
 8000dca:	6863      	ldr	r3, [r4, #4]
 8000dcc:	0252      	lsls	r2, r2, #9
 8000dce:	4013      	ands	r3, r2
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d108      	bne.n	8000de6 <HAL_RCC_OscConfig+0x36a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000dd4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000dd6:	03db      	lsls	r3, r3, #15
 8000dd8:	d400      	bmi.n	8000ddc <HAL_RCC_OscConfig+0x360>
 8000dda:	e683      	b.n	8000ae4 <HAL_RCC_OscConfig+0x68>
 8000ddc:	6a2b      	ldr	r3, [r5, #32]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d000      	beq.n	8000de4 <HAL_RCC_OscConfig+0x368>
 8000de2:	e69d      	b.n	8000b20 <HAL_RCC_OscConfig+0xa4>
 8000de4:	e67e      	b.n	8000ae4 <HAL_RCC_OscConfig+0x68>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000de6:	6a2b      	ldr	r3, [r5, #32]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d011      	beq.n	8000e10 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_HSI48_ENABLE();
 8000dec:	2680      	movs	r6, #128	; 0x80
 8000dee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000df0:	0276      	lsls	r6, r6, #9
 8000df2:	4333      	orrs	r3, r6
 8000df4:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 8000df6:	f7ff fa51 	bl	800029c <HAL_GetTick>
 8000dfa:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000dfc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000dfe:	4233      	tst	r3, r6
 8000e00:	d000      	beq.n	8000e04 <HAL_RCC_OscConfig+0x388>
 8000e02:	e66f      	b.n	8000ae4 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e04:	f7ff fa4a 	bl	800029c <HAL_GetTick>
 8000e08:	1bc0      	subs	r0, r0, r7
 8000e0a:	2802      	cmp	r0, #2
 8000e0c:	d9f6      	bls.n	8000dfc <HAL_RCC_OscConfig+0x380>
 8000e0e:	e69f      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI48_DISABLE();
 8000e10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000e12:	4a30      	ldr	r2, [pc, #192]	; (8000ed4 <HAL_RCC_OscConfig+0x458>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000e14:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_HSI48_DISABLE();
 8000e16:	4013      	ands	r3, r2
 8000e18:	6363      	str	r3, [r4, #52]	; 0x34
        tickstart = HAL_GetTick();
 8000e1a:	f7ff fa3f 	bl	800029c <HAL_GetTick>
 8000e1e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000e20:	0276      	lsls	r6, r6, #9
 8000e22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000e24:	4233      	tst	r3, r6
 8000e26:	d100      	bne.n	8000e2a <HAL_RCC_OscConfig+0x3ae>
 8000e28:	e65c      	b.n	8000ae4 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e2a:	f7ff fa37 	bl	800029c <HAL_GetTick>
 8000e2e:	1bc0      	subs	r0, r0, r7
 8000e30:	2802      	cmp	r0, #2
 8000e32:	d9f6      	bls.n	8000e22 <HAL_RCC_OscConfig+0x3a6>
 8000e34:	e68c      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e36:	220c      	movs	r2, #12
 8000e38:	4c25      	ldr	r4, [pc, #148]	; (8000ed0 <HAL_RCC_OscConfig+0x454>)
 8000e3a:	6863      	ldr	r3, [r4, #4]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	2b08      	cmp	r3, #8
 8000e40:	d100      	bne.n	8000e44 <HAL_RCC_OscConfig+0x3c8>
 8000e42:	e66d      	b.n	8000b20 <HAL_RCC_OscConfig+0xa4>
        __HAL_RCC_PLL_DISABLE();
 8000e44:	6823      	ldr	r3, [r4, #0]
 8000e46:	4a24      	ldr	r2, [pc, #144]	; (8000ed8 <HAL_RCC_OscConfig+0x45c>)
 8000e48:	4013      	ands	r3, r2
 8000e4a:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e4c:	2902      	cmp	r1, #2
 8000e4e:	d12f      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x434>
        tickstart = HAL_GetTick();
 8000e50:	f7ff fa24 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e54:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000e56:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e58:	04b6      	lsls	r6, r6, #18
 8000e5a:	6823      	ldr	r3, [r4, #0]
 8000e5c:	4233      	tst	r3, r6
 8000e5e:	d121      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x428>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e60:	220f      	movs	r2, #15
 8000e62:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e64:	4393      	bics	r3, r2
 8000e66:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e6c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8000e6e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000e70:	6862      	ldr	r2, [r4, #4]
 8000e72:	430b      	orrs	r3, r1
 8000e74:	4919      	ldr	r1, [pc, #100]	; (8000edc <HAL_RCC_OscConfig+0x460>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e76:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e78:	400a      	ands	r2, r1
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e7e:	2380      	movs	r3, #128	; 0x80
 8000e80:	6822      	ldr	r2, [r4, #0]
 8000e82:	045b      	lsls	r3, r3, #17
 8000e84:	4313      	orrs	r3, r2
 8000e86:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000e88:	f7ff fa08 	bl	800029c <HAL_GetTick>
 8000e8c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e8e:	04ad      	lsls	r5, r5, #18
 8000e90:	6823      	ldr	r3, [r4, #0]
 8000e92:	422b      	tst	r3, r5
 8000e94:	d000      	beq.n	8000e98 <HAL_RCC_OscConfig+0x41c>
 8000e96:	e629      	b.n	8000aec <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e98:	f7ff fa00 	bl	800029c <HAL_GetTick>
 8000e9c:	1b80      	subs	r0, r0, r6
 8000e9e:	2802      	cmp	r0, #2
 8000ea0:	d9f6      	bls.n	8000e90 <HAL_RCC_OscConfig+0x414>
 8000ea2:	e655      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ea4:	f7ff f9fa 	bl	800029c <HAL_GetTick>
 8000ea8:	1bc0      	subs	r0, r0, r7
 8000eaa:	2802      	cmp	r0, #2
 8000eac:	d9d5      	bls.n	8000e5a <HAL_RCC_OscConfig+0x3de>
 8000eae:	e64f      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8000eb0:	f7ff f9f4 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eb4:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000eb6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eb8:	04ad      	lsls	r5, r5, #18
 8000eba:	6823      	ldr	r3, [r4, #0]
 8000ebc:	422b      	tst	r3, r5
 8000ebe:	d100      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x446>
 8000ec0:	e614      	b.n	8000aec <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ec2:	f7ff f9eb 	bl	800029c <HAL_GetTick>
 8000ec6:	1b80      	subs	r0, r0, r6
 8000ec8:	2802      	cmp	r0, #2
 8000eca:	d9f6      	bls.n	8000eba <HAL_RCC_OscConfig+0x43e>
 8000ecc:	e640      	b.n	8000b50 <HAL_RCC_OscConfig+0xd4>
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	fffeffff 	.word	0xfffeffff
 8000ed8:	feffffff 	.word	0xfeffffff
 8000edc:	ffc27fff 	.word	0xffc27fff

08000ee0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ee0:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000ee2:	4c19      	ldr	r4, [pc, #100]	; (8000f48 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000ee4:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000ee6:	2210      	movs	r2, #16
 8000ee8:	0021      	movs	r1, r4
 8000eea:	4668      	mov	r0, sp
 8000eec:	f001 f97c 	bl	80021e8 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000ef0:	0021      	movs	r1, r4
 8000ef2:	ad04      	add	r5, sp, #16
 8000ef4:	2210      	movs	r2, #16
 8000ef6:	3110      	adds	r1, #16
 8000ef8:	0028      	movs	r0, r5
 8000efa:	f001 f975 	bl	80021e8 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000efe:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000f00:	4e12      	ldr	r6, [pc, #72]	; (8000f4c <HAL_RCC_GetSysClockFreq+0x6c>)
 8000f02:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000f04:	401a      	ands	r2, r3
 8000f06:	2a08      	cmp	r2, #8
 8000f08:	d004      	beq.n	8000f14 <HAL_RCC_GetSysClockFreq+0x34>
 8000f0a:	2a0c      	cmp	r2, #12
 8000f0c:	d11a      	bne.n	8000f44 <HAL_RCC_GetSysClockFreq+0x64>
      break;
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8000f0e:	4810      	ldr	r0, [pc, #64]	; (8000f50 <HAL_RCC_GetSysClockFreq+0x70>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000f10:	b008      	add	sp, #32
 8000f12:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000f14:	200f      	movs	r0, #15
 8000f16:	466a      	mov	r2, sp
 8000f18:	0c99      	lsrs	r1, r3, #18
 8000f1a:	4001      	ands	r1, r0
 8000f1c:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000f1e:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000f20:	4002      	ands	r2, r0
 8000f22:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000f24:	22c0      	movs	r2, #192	; 0xc0
 8000f26:	2080      	movs	r0, #128	; 0x80
 8000f28:	0252      	lsls	r2, r2, #9
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	0240      	lsls	r0, r0, #9
 8000f2e:	4283      	cmp	r3, r0
 8000f30:	d101      	bne.n	8000f36 <HAL_RCC_GetSysClockFreq+0x56>
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000f32:	4808      	ldr	r0, [pc, #32]	; (8000f54 <HAL_RCC_GetSysClockFreq+0x74>)
 8000f34:	e002      	b.n	8000f3c <HAL_RCC_GetSysClockFreq+0x5c>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d1fb      	bne.n	8000f32 <HAL_RCC_GetSysClockFreq+0x52>
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8000f3a:	4805      	ldr	r0, [pc, #20]	; (8000f50 <HAL_RCC_GetSysClockFreq+0x70>)
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000f3c:	f7ff f8f8 	bl	8000130 <__udivsi3>
 8000f40:	4360      	muls	r0, r4
 8000f42:	e7e5      	b.n	8000f10 <HAL_RCC_GetSysClockFreq+0x30>
      sysclockfreq = HSE_VALUE;
 8000f44:	4803      	ldr	r0, [pc, #12]	; (8000f54 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8000f46:	e7e3      	b.n	8000f10 <HAL_RCC_GetSysClockFreq+0x30>
 8000f48:	08002298 	.word	0x08002298
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	02dc6c00 	.word	0x02dc6c00
 8000f54:	007a1200 	.word	0x007a1200

08000f58 <HAL_RCC_ClockConfig>:
{
 8000f58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	4c4f      	ldr	r4, [pc, #316]	; (800109c <HAL_RCC_ClockConfig+0x144>)
{
 8000f5e:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f60:	6823      	ldr	r3, [r4, #0]
{
 8000f62:	9101      	str	r1, [sp, #4]
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f64:	4013      	ands	r3, r2
 8000f66:	428b      	cmp	r3, r1
 8000f68:	d31f      	bcc.n	8000faa <HAL_RCC_ClockConfig+0x52>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f6a:	6832      	ldr	r2, [r6, #0]
 8000f6c:	0793      	lsls	r3, r2, #30
 8000f6e:	d428      	bmi.n	8000fc2 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f70:	07d3      	lsls	r3, r2, #31
 8000f72:	d42e      	bmi.n	8000fd2 <HAL_RCC_ClockConfig+0x7a>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f74:	2301      	movs	r3, #1
 8000f76:	6822      	ldr	r2, [r4, #0]
 8000f78:	9901      	ldr	r1, [sp, #4]
 8000f7a:	401a      	ands	r2, r3
 8000f7c:	4291      	cmp	r1, r2
 8000f7e:	d200      	bcs.n	8000f82 <HAL_RCC_ClockConfig+0x2a>
 8000f80:	e07e      	b.n	8001080 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f82:	6833      	ldr	r3, [r6, #0]
 8000f84:	4c46      	ldr	r4, [pc, #280]	; (80010a0 <HAL_RCC_ClockConfig+0x148>)
 8000f86:	075b      	lsls	r3, r3, #29
 8000f88:	d500      	bpl.n	8000f8c <HAL_RCC_ClockConfig+0x34>
 8000f8a:	e080      	b.n	800108e <HAL_RCC_ClockConfig+0x136>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000f8c:	f7ff ffa8 	bl	8000ee0 <HAL_RCC_GetSysClockFreq>
 8000f90:	6863      	ldr	r3, [r4, #4]
 8000f92:	4a44      	ldr	r2, [pc, #272]	; (80010a4 <HAL_RCC_ClockConfig+0x14c>)
 8000f94:	061b      	lsls	r3, r3, #24
 8000f96:	0f1b      	lsrs	r3, r3, #28
 8000f98:	5cd3      	ldrb	r3, [r2, r3]
 8000f9a:	40d8      	lsrs	r0, r3
 8000f9c:	4b42      	ldr	r3, [pc, #264]	; (80010a8 <HAL_RCC_ClockConfig+0x150>)
 8000f9e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f7ff f951 	bl	8000248 <HAL_InitTick>
  return HAL_OK;
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	e00a      	b.n	8000fc0 <HAL_RCC_ClockConfig+0x68>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000faa:	6823      	ldr	r3, [r4, #0]
 8000fac:	9901      	ldr	r1, [sp, #4]
 8000fae:	4393      	bics	r3, r2
 8000fb0:	430b      	orrs	r3, r1
 8000fb2:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000fb4:	6823      	ldr	r3, [r4, #0]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	9a01      	ldr	r2, [sp, #4]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d0d5      	beq.n	8000f6a <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000fbe:	2001      	movs	r0, #1
}
 8000fc0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fc2:	20f0      	movs	r0, #240	; 0xf0
 8000fc4:	4936      	ldr	r1, [pc, #216]	; (80010a0 <HAL_RCC_ClockConfig+0x148>)
 8000fc6:	684b      	ldr	r3, [r1, #4]
 8000fc8:	4383      	bics	r3, r0
 8000fca:	68b0      	ldr	r0, [r6, #8]
 8000fcc:	4303      	orrs	r3, r0
 8000fce:	604b      	str	r3, [r1, #4]
 8000fd0:	e7ce      	b.n	8000f70 <HAL_RCC_ClockConfig+0x18>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fd2:	6872      	ldr	r2, [r6, #4]
 8000fd4:	4d32      	ldr	r5, [pc, #200]	; (80010a0 <HAL_RCC_ClockConfig+0x148>)
 8000fd6:	2a01      	cmp	r2, #1
 8000fd8:	d11a      	bne.n	8001010 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fda:	682b      	ldr	r3, [r5, #0]
 8000fdc:	039b      	lsls	r3, r3, #14
 8000fde:	d5ee      	bpl.n	8000fbe <HAL_RCC_ClockConfig+0x66>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fe0:	2103      	movs	r1, #3
 8000fe2:	686b      	ldr	r3, [r5, #4]
 8000fe4:	438b      	bics	r3, r1
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000fea:	f7ff f957 	bl	800029c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fee:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000ff0:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d11c      	bne.n	8001030 <HAL_RCC_ClockConfig+0xd8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ff6:	220c      	movs	r2, #12
 8000ff8:	686b      	ldr	r3, [r5, #4]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	2b04      	cmp	r3, #4
 8000ffe:	d0b9      	beq.n	8000f74 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001000:	f7ff f94c 	bl	800029c <HAL_GetTick>
 8001004:	4b29      	ldr	r3, [pc, #164]	; (80010ac <HAL_RCC_ClockConfig+0x154>)
 8001006:	1bc0      	subs	r0, r0, r7
 8001008:	4298      	cmp	r0, r3
 800100a:	d9f4      	bls.n	8000ff6 <HAL_RCC_ClockConfig+0x9e>
          return HAL_TIMEOUT;
 800100c:	2003      	movs	r0, #3
 800100e:	e7d7      	b.n	8000fc0 <HAL_RCC_ClockConfig+0x68>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001010:	2a02      	cmp	r2, #2
 8001012:	d103      	bne.n	800101c <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001014:	682b      	ldr	r3, [r5, #0]
 8001016:	019b      	lsls	r3, r3, #6
 8001018:	d4e2      	bmi.n	8000fe0 <HAL_RCC_ClockConfig+0x88>
 800101a:	e7d0      	b.n	8000fbe <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800101c:	2a03      	cmp	r2, #3
 800101e:	d103      	bne.n	8001028 <HAL_RCC_ClockConfig+0xd0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001020:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001022:	03db      	lsls	r3, r3, #15
 8001024:	d4dc      	bmi.n	8000fe0 <HAL_RCC_ClockConfig+0x88>
 8001026:	e7ca      	b.n	8000fbe <HAL_RCC_ClockConfig+0x66>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001028:	682b      	ldr	r3, [r5, #0]
 800102a:	079b      	lsls	r3, r3, #30
 800102c:	d4d8      	bmi.n	8000fe0 <HAL_RCC_ClockConfig+0x88>
 800102e:	e7c6      	b.n	8000fbe <HAL_RCC_ClockConfig+0x66>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001030:	2b02      	cmp	r3, #2
 8001032:	d10b      	bne.n	800104c <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001034:	220c      	movs	r2, #12
 8001036:	686b      	ldr	r3, [r5, #4]
 8001038:	4013      	ands	r3, r2
 800103a:	2b08      	cmp	r3, #8
 800103c:	d09a      	beq.n	8000f74 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800103e:	f7ff f92d 	bl	800029c <HAL_GetTick>
 8001042:	4b1a      	ldr	r3, [pc, #104]	; (80010ac <HAL_RCC_ClockConfig+0x154>)
 8001044:	1bc0      	subs	r0, r0, r7
 8001046:	4298      	cmp	r0, r3
 8001048:	d9f4      	bls.n	8001034 <HAL_RCC_ClockConfig+0xdc>
 800104a:	e7df      	b.n	800100c <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800104c:	2b03      	cmp	r3, #3
 800104e:	d011      	beq.n	8001074 <HAL_RCC_ClockConfig+0x11c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001050:	220c      	movs	r2, #12
 8001052:	686b      	ldr	r3, [r5, #4]
 8001054:	4213      	tst	r3, r2
 8001056:	d100      	bne.n	800105a <HAL_RCC_ClockConfig+0x102>
 8001058:	e78c      	b.n	8000f74 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800105a:	f7ff f91f 	bl	800029c <HAL_GetTick>
 800105e:	4b13      	ldr	r3, [pc, #76]	; (80010ac <HAL_RCC_ClockConfig+0x154>)
 8001060:	1bc0      	subs	r0, r0, r7
 8001062:	4298      	cmp	r0, r3
 8001064:	d9f4      	bls.n	8001050 <HAL_RCC_ClockConfig+0xf8>
 8001066:	e7d1      	b.n	800100c <HAL_RCC_ClockConfig+0xb4>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001068:	f7ff f918 	bl	800029c <HAL_GetTick>
 800106c:	4b0f      	ldr	r3, [pc, #60]	; (80010ac <HAL_RCC_ClockConfig+0x154>)
 800106e:	1bc0      	subs	r0, r0, r7
 8001070:	4298      	cmp	r0, r3
 8001072:	d8cb      	bhi.n	800100c <HAL_RCC_ClockConfig+0xb4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8001074:	220c      	movs	r2, #12
 8001076:	686b      	ldr	r3, [r5, #4]
 8001078:	4013      	ands	r3, r2
 800107a:	4293      	cmp	r3, r2
 800107c:	d1f4      	bne.n	8001068 <HAL_RCC_ClockConfig+0x110>
 800107e:	e779      	b.n	8000f74 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001080:	6822      	ldr	r2, [r4, #0]
 8001082:	439a      	bics	r2, r3
 8001084:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001086:	6822      	ldr	r2, [r4, #0]
 8001088:	421a      	tst	r2, r3
 800108a:	d198      	bne.n	8000fbe <HAL_RCC_ClockConfig+0x66>
 800108c:	e779      	b.n	8000f82 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800108e:	6863      	ldr	r3, [r4, #4]
 8001090:	4a07      	ldr	r2, [pc, #28]	; (80010b0 <HAL_RCC_ClockConfig+0x158>)
 8001092:	4013      	ands	r3, r2
 8001094:	68f2      	ldr	r2, [r6, #12]
 8001096:	4313      	orrs	r3, r2
 8001098:	6063      	str	r3, [r4, #4]
 800109a:	e777      	b.n	8000f8c <HAL_RCC_ClockConfig+0x34>
 800109c:	40022000 	.word	0x40022000
 80010a0:	40021000 	.word	0x40021000
 80010a4:	080022bc 	.word	0x080022bc
 80010a8:	20000000 	.word	0x20000000
 80010ac:	00001388 	.word	0x00001388
 80010b0:	fffff8ff 	.word	0xfffff8ff

080010b4 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80010b4:	4b01      	ldr	r3, [pc, #4]	; (80010bc <HAL_RCC_GetHCLKFreq+0x8>)
 80010b6:	6818      	ldr	r0, [r3, #0]
}
 80010b8:	4770      	bx	lr
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	20000000 	.word	0x20000000

080010c0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80010c0:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <HAL_RCC_GetPCLK1Freq+0x14>)
 80010c2:	4a05      	ldr	r2, [pc, #20]	; (80010d8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	055b      	lsls	r3, r3, #21
 80010c8:	0f5b      	lsrs	r3, r3, #29
 80010ca:	5cd3      	ldrb	r3, [r2, r3]
 80010cc:	4a03      	ldr	r2, [pc, #12]	; (80010dc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80010ce:	6810      	ldr	r0, [r2, #0]
 80010d0:	40d8      	lsrs	r0, r3
}    
 80010d2:	4770      	bx	lr
 80010d4:	40021000 	.word	0x40021000
 80010d8:	080022cc 	.word	0x080022cc
 80010dc:	20000000 	.word	0x20000000

080010e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80010e0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80010e2:	6803      	ldr	r3, [r0, #0]
{
 80010e4:	b085      	sub	sp, #20
 80010e6:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80010e8:	03db      	lsls	r3, r3, #15
 80010ea:	d528      	bpl.n	800113e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010ec:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80010ee:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010f0:	4c44      	ldr	r4, [pc, #272]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80010f2:	0552      	lsls	r2, r2, #21
 80010f4:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80010f6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010f8:	4213      	tst	r3, r2
 80010fa:	d108      	bne.n	800110e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80010fc:	69e3      	ldr	r3, [r4, #28]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61e3      	str	r3, [r4, #28]
 8001102:	69e3      	ldr	r3, [r4, #28]
 8001104:	4013      	ands	r3, r2
 8001106:	9303      	str	r3, [sp, #12]
 8001108:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800110a:	2301      	movs	r3, #1
 800110c:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800110e:	2780      	movs	r7, #128	; 0x80
 8001110:	4e3d      	ldr	r6, [pc, #244]	; (8001208 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001112:	007f      	lsls	r7, r7, #1
 8001114:	6833      	ldr	r3, [r6, #0]
 8001116:	423b      	tst	r3, r7
 8001118:	d041      	beq.n	800119e <HAL_RCCEx_PeriphCLKConfig+0xbe>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800111a:	22c0      	movs	r2, #192	; 0xc0
 800111c:	6a23      	ldr	r3, [r4, #32]
 800111e:	0092      	lsls	r2, r2, #2
 8001120:	4013      	ands	r3, r2
 8001122:	4e3a      	ldr	r6, [pc, #232]	; (800120c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001124:	d14d      	bne.n	80011c2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001126:	6a23      	ldr	r3, [r4, #32]
 8001128:	401e      	ands	r6, r3
 800112a:	686b      	ldr	r3, [r5, #4]
 800112c:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800112e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001130:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8001132:	2b01      	cmp	r3, #1
 8001134:	d103      	bne.n	800113e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001136:	69e3      	ldr	r3, [r4, #28]
 8001138:	4a35      	ldr	r2, [pc, #212]	; (8001210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800113a:	4013      	ands	r3, r2
 800113c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800113e:	682b      	ldr	r3, [r5, #0]
 8001140:	07da      	lsls	r2, r3, #31
 8001142:	d506      	bpl.n	8001152 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001144:	2003      	movs	r0, #3
 8001146:	492f      	ldr	r1, [pc, #188]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001148:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800114a:	4382      	bics	r2, r0
 800114c:	68a8      	ldr	r0, [r5, #8]
 800114e:	4302      	orrs	r2, r0
 8001150:	630a      	str	r2, [r1, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001152:	079a      	lsls	r2, r3, #30
 8001154:	d506      	bpl.n	8001164 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001156:	492b      	ldr	r1, [pc, #172]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001158:	482e      	ldr	r0, [pc, #184]	; (8001214 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800115a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800115c:	4002      	ands	r2, r0
 800115e:	68e8      	ldr	r0, [r5, #12]
 8001160:	4302      	orrs	r2, r0
 8001162:	630a      	str	r2, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001164:	069a      	lsls	r2, r3, #26
 8001166:	d506      	bpl.n	8001176 <HAL_RCCEx_PeriphCLKConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001168:	2010      	movs	r0, #16
 800116a:	4926      	ldr	r1, [pc, #152]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800116c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800116e:	4382      	bics	r2, r0
 8001170:	6928      	ldr	r0, [r5, #16]
 8001172:	4302      	orrs	r2, r0
 8001174:	630a      	str	r2, [r1, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001176:	039a      	lsls	r2, r3, #14
 8001178:	d506      	bpl.n	8001188 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800117a:	2080      	movs	r0, #128	; 0x80
 800117c:	4921      	ldr	r1, [pc, #132]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800117e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001180:	4382      	bics	r2, r0
 8001182:	69a8      	ldr	r0, [r5, #24]
 8001184:	4302      	orrs	r2, r0
 8001186:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001188:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800118a:	055b      	lsls	r3, r3, #21
 800118c:	d517      	bpl.n	80011be <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800118e:	2140      	movs	r1, #64	; 0x40
 8001190:	4a1c      	ldr	r2, [pc, #112]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8001192:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001194:	438b      	bics	r3, r1
 8001196:	6969      	ldr	r1, [r5, #20]
 8001198:	430b      	orrs	r3, r1
 800119a:	6313      	str	r3, [r2, #48]	; 0x30
 800119c:	e00f      	b.n	80011be <HAL_RCCEx_PeriphCLKConfig+0xde>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800119e:	6833      	ldr	r3, [r6, #0]
 80011a0:	433b      	orrs	r3, r7
 80011a2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80011a4:	f7ff f87a 	bl	800029c <HAL_GetTick>
 80011a8:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011aa:	6833      	ldr	r3, [r6, #0]
 80011ac:	423b      	tst	r3, r7
 80011ae:	d1b4      	bne.n	800111a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011b0:	f7ff f874 	bl	800029c <HAL_GetTick>
 80011b4:	9b01      	ldr	r3, [sp, #4]
 80011b6:	1ac0      	subs	r0, r0, r3
 80011b8:	2864      	cmp	r0, #100	; 0x64
 80011ba:	d9f6      	bls.n	80011aa <HAL_RCCEx_PeriphCLKConfig+0xca>
          return HAL_TIMEOUT;
 80011bc:	2003      	movs	r0, #3
}
 80011be:	b005      	add	sp, #20
 80011c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80011c2:	6869      	ldr	r1, [r5, #4]
 80011c4:	400a      	ands	r2, r1
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d0ad      	beq.n	8001126 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 80011ca:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80011cc:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80011ce:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80011d0:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 80011d2:	025b      	lsls	r3, r3, #9
 80011d4:	4303      	orrs	r3, r0
 80011d6:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80011d8:	6a23      	ldr	r3, [r4, #32]
 80011da:	480f      	ldr	r0, [pc, #60]	; (8001218 <HAL_RCCEx_PeriphCLKConfig+0x138>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80011dc:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 80011de:	4003      	ands	r3, r0
 80011e0:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 80011e2:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80011e4:	07d3      	lsls	r3, r2, #31
 80011e6:	d59e      	bpl.n	8001126 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 80011e8:	f7ff f858 	bl	800029c <HAL_GetTick>
 80011ec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011ee:	2202      	movs	r2, #2
 80011f0:	6a23      	ldr	r3, [r4, #32]
 80011f2:	4213      	tst	r3, r2
 80011f4:	d197      	bne.n	8001126 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011f6:	f7ff f851 	bl	800029c <HAL_GetTick>
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80011fc:	1bc0      	subs	r0, r0, r7
 80011fe:	4298      	cmp	r0, r3
 8001200:	d9f5      	bls.n	80011ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8001202:	e7db      	b.n	80011bc <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8001204:	40021000 	.word	0x40021000
 8001208:	40007000 	.word	0x40007000
 800120c:	fffffcff 	.word	0xfffffcff
 8001210:	efffffff 	.word	0xefffffff
 8001214:	fffcffff 	.word	0xfffcffff
 8001218:	fffeffff 	.word	0xfffeffff
 800121c:	00001388 	.word	0x00001388

08001220 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001220:	2201      	movs	r2, #1
 8001222:	6803      	ldr	r3, [r0, #0]
 8001224:	68d9      	ldr	r1, [r3, #12]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8001226:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001228:	4311      	orrs	r1, r2
 800122a:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800122c:	6819      	ldr	r1, [r3, #0]
 800122e:	430a      	orrs	r2, r1
 8001230:	601a      	str	r2, [r3, #0]
}
 8001232:	4770      	bx	lr

08001234 <HAL_TIM_OC_DelayElapsedCallback>:
 8001234:	4770      	bx	lr

08001236 <HAL_TIM_IC_CaptureCallback>:
 8001236:	4770      	bx	lr

08001238 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001238:	4770      	bx	lr

0800123a <HAL_TIM_TriggerCallback>:
 800123a:	4770      	bx	lr

0800123c <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800123c:	2202      	movs	r2, #2
 800123e:	6803      	ldr	r3, [r0, #0]
{
 8001240:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001242:	6919      	ldr	r1, [r3, #16]
{
 8001244:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001246:	4211      	tst	r1, r2
 8001248:	d00e      	beq.n	8001268 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800124a:	68d9      	ldr	r1, [r3, #12]
 800124c:	4211      	tst	r1, r2
 800124e:	d00b      	beq.n	8001268 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001250:	3a05      	subs	r2, #5
 8001252:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001254:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001256:	3204      	adds	r2, #4
 8001258:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800125a:	079b      	lsls	r3, r3, #30
 800125c:	d100      	bne.n	8001260 <HAL_TIM_IRQHandler+0x24>
 800125e:	e079      	b.n	8001354 <HAL_TIM_IRQHandler+0x118>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001260:	f7ff ffe9 	bl	8001236 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001264:	2300      	movs	r3, #0
 8001266:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001268:	2204      	movs	r2, #4
 800126a:	6823      	ldr	r3, [r4, #0]
 800126c:	6919      	ldr	r1, [r3, #16]
 800126e:	4211      	tst	r1, r2
 8001270:	d010      	beq.n	8001294 <HAL_TIM_IRQHandler+0x58>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001272:	68d9      	ldr	r1, [r3, #12]
 8001274:	4211      	tst	r1, r2
 8001276:	d00d      	beq.n	8001294 <HAL_TIM_IRQHandler+0x58>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001278:	3a09      	subs	r2, #9
 800127a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800127c:	3207      	adds	r2, #7
 800127e:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001280:	699a      	ldr	r2, [r3, #24]
 8001282:	23c0      	movs	r3, #192	; 0xc0
 8001284:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001286:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001288:	421a      	tst	r2, r3
 800128a:	d069      	beq.n	8001360 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 800128c:	f7ff ffd3 	bl	8001236 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001290:	2300      	movs	r3, #0
 8001292:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001294:	2208      	movs	r2, #8
 8001296:	6823      	ldr	r3, [r4, #0]
 8001298:	6919      	ldr	r1, [r3, #16]
 800129a:	4211      	tst	r1, r2
 800129c:	d00e      	beq.n	80012bc <HAL_TIM_IRQHandler+0x80>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800129e:	68d9      	ldr	r1, [r3, #12]
 80012a0:	4211      	tst	r1, r2
 80012a2:	d00b      	beq.n	80012bc <HAL_TIM_IRQHandler+0x80>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80012a4:	3a11      	subs	r2, #17
 80012a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80012a8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80012aa:	320d      	adds	r2, #13
 80012ac:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80012ae:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80012b0:	079b      	lsls	r3, r3, #30
 80012b2:	d05b      	beq.n	800136c <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 80012b4:	f7ff ffbf 	bl	8001236 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80012b8:	2300      	movs	r3, #0
 80012ba:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80012bc:	2210      	movs	r2, #16
 80012be:	6823      	ldr	r3, [r4, #0]
 80012c0:	6919      	ldr	r1, [r3, #16]
 80012c2:	4211      	tst	r1, r2
 80012c4:	d010      	beq.n	80012e8 <HAL_TIM_IRQHandler+0xac>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80012c6:	68d9      	ldr	r1, [r3, #12]
 80012c8:	4211      	tst	r1, r2
 80012ca:	d00d      	beq.n	80012e8 <HAL_TIM_IRQHandler+0xac>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80012cc:	3a21      	subs	r2, #33	; 0x21
 80012ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80012d0:	3219      	adds	r2, #25
 80012d2:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80012d4:	69da      	ldr	r2, [r3, #28]
 80012d6:	23c0      	movs	r3, #192	; 0xc0
 80012d8:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80012da:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80012dc:	421a      	tst	r2, r3
 80012de:	d04b      	beq.n	8001378 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 80012e0:	f7ff ffa9 	bl	8001236 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80012e4:	2300      	movs	r3, #0
 80012e6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80012e8:	2201      	movs	r2, #1
 80012ea:	6823      	ldr	r3, [r4, #0]
 80012ec:	6919      	ldr	r1, [r3, #16]
 80012ee:	4211      	tst	r1, r2
 80012f0:	d007      	beq.n	8001302 <HAL_TIM_IRQHandler+0xc6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80012f2:	68d9      	ldr	r1, [r3, #12]
 80012f4:	4211      	tst	r1, r2
 80012f6:	d004      	beq.n	8001302 <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80012f8:	3a03      	subs	r2, #3
 80012fa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80012fc:	0020      	movs	r0, r4
 80012fe:	f000 fc9f 	bl	8001c40 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001302:	2280      	movs	r2, #128	; 0x80
 8001304:	6823      	ldr	r3, [r4, #0]
 8001306:	6919      	ldr	r1, [r3, #16]
 8001308:	4211      	tst	r1, r2
 800130a:	d008      	beq.n	800131e <HAL_TIM_IRQHandler+0xe2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800130c:	68d9      	ldr	r1, [r3, #12]
 800130e:	4211      	tst	r1, r2
 8001310:	d005      	beq.n	800131e <HAL_TIM_IRQHandler+0xe2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001312:	3a02      	subs	r2, #2
 8001314:	3aff      	subs	r2, #255	; 0xff
 8001316:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001318:	0020      	movs	r0, r4
 800131a:	f000 f8c0 	bl	800149e <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800131e:	2240      	movs	r2, #64	; 0x40
 8001320:	6823      	ldr	r3, [r4, #0]
 8001322:	6919      	ldr	r1, [r3, #16]
 8001324:	4211      	tst	r1, r2
 8001326:	d007      	beq.n	8001338 <HAL_TIM_IRQHandler+0xfc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001328:	68d9      	ldr	r1, [r3, #12]
 800132a:	4211      	tst	r1, r2
 800132c:	d004      	beq.n	8001338 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800132e:	3a81      	subs	r2, #129	; 0x81
 8001330:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001332:	0020      	movs	r0, r4
 8001334:	f7ff ff81 	bl	800123a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001338:	2220      	movs	r2, #32
 800133a:	6823      	ldr	r3, [r4, #0]
 800133c:	6919      	ldr	r1, [r3, #16]
 800133e:	4211      	tst	r1, r2
 8001340:	d007      	beq.n	8001352 <HAL_TIM_IRQHandler+0x116>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001342:	68d9      	ldr	r1, [r3, #12]
 8001344:	4211      	tst	r1, r2
 8001346:	d004      	beq.n	8001352 <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001348:	3a41      	subs	r2, #65	; 0x41
 800134a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800134c:	0020      	movs	r0, r4
 800134e:	f000 f8a5 	bl	800149c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8001352:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001354:	f7ff ff6e 	bl	8001234 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001358:	0020      	movs	r0, r4
 800135a:	f7ff ff6d 	bl	8001238 <HAL_TIM_PWM_PulseFinishedCallback>
 800135e:	e781      	b.n	8001264 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001360:	f7ff ff68 	bl	8001234 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001364:	0020      	movs	r0, r4
 8001366:	f7ff ff67 	bl	8001238 <HAL_TIM_PWM_PulseFinishedCallback>
 800136a:	e791      	b.n	8001290 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800136c:	f7ff ff62 	bl	8001234 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001370:	0020      	movs	r0, r4
 8001372:	f7ff ff61 	bl	8001238 <HAL_TIM_PWM_PulseFinishedCallback>
 8001376:	e79f      	b.n	80012b8 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001378:	f7ff ff5c 	bl	8001234 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800137c:	0020      	movs	r0, r4
 800137e:	f7ff ff5b 	bl	8001238 <HAL_TIM_PWM_PulseFinishedCallback>
 8001382:	e7af      	b.n	80012e4 <HAL_TIM_IRQHandler+0xa8>

08001384 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001384:	4a20      	ldr	r2, [pc, #128]	; (8001408 <TIM_Base_SetConfig+0x84>)
{
 8001386:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8001388:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800138a:	4290      	cmp	r0, r2
 800138c:	d006      	beq.n	800139c <TIM_Base_SetConfig+0x18>
 800138e:	2480      	movs	r4, #128	; 0x80
 8001390:	05e4      	lsls	r4, r4, #23
 8001392:	42a0      	cmp	r0, r4
 8001394:	d002      	beq.n	800139c <TIM_Base_SetConfig+0x18>
 8001396:	4c1d      	ldr	r4, [pc, #116]	; (800140c <TIM_Base_SetConfig+0x88>)
 8001398:	42a0      	cmp	r0, r4
 800139a:	d10c      	bne.n	80013b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800139c:	2470      	movs	r4, #112	; 0x70
 800139e:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 80013a0:	684c      	ldr	r4, [r1, #4]
 80013a2:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80013a4:	4290      	cmp	r0, r2
 80013a6:	d012      	beq.n	80013ce <TIM_Base_SetConfig+0x4a>
 80013a8:	2480      	movs	r4, #128	; 0x80
 80013aa:	05e4      	lsls	r4, r4, #23
 80013ac:	42a0      	cmp	r0, r4
 80013ae:	d00e      	beq.n	80013ce <TIM_Base_SetConfig+0x4a>
 80013b0:	4c16      	ldr	r4, [pc, #88]	; (800140c <TIM_Base_SetConfig+0x88>)
 80013b2:	42a0      	cmp	r0, r4
 80013b4:	d00b      	beq.n	80013ce <TIM_Base_SetConfig+0x4a>
 80013b6:	4c16      	ldr	r4, [pc, #88]	; (8001410 <TIM_Base_SetConfig+0x8c>)
 80013b8:	42a0      	cmp	r0, r4
 80013ba:	d008      	beq.n	80013ce <TIM_Base_SetConfig+0x4a>
 80013bc:	4c15      	ldr	r4, [pc, #84]	; (8001414 <TIM_Base_SetConfig+0x90>)
 80013be:	42a0      	cmp	r0, r4
 80013c0:	d005      	beq.n	80013ce <TIM_Base_SetConfig+0x4a>
 80013c2:	4c15      	ldr	r4, [pc, #84]	; (8001418 <TIM_Base_SetConfig+0x94>)
 80013c4:	42a0      	cmp	r0, r4
 80013c6:	d002      	beq.n	80013ce <TIM_Base_SetConfig+0x4a>
 80013c8:	4c14      	ldr	r4, [pc, #80]	; (800141c <TIM_Base_SetConfig+0x98>)
 80013ca:	42a0      	cmp	r0, r4
 80013cc:	d103      	bne.n	80013d6 <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80013ce:	4c14      	ldr	r4, [pc, #80]	; (8001420 <TIM_Base_SetConfig+0x9c>)
 80013d0:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80013d2:	68cc      	ldr	r4, [r1, #12]
 80013d4:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80013d6:	2480      	movs	r4, #128	; 0x80
 80013d8:	43a3      	bics	r3, r4
 80013da:	694c      	ldr	r4, [r1, #20]
 80013dc:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 80013de:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80013e0:	688b      	ldr	r3, [r1, #8]
 80013e2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80013e4:	680b      	ldr	r3, [r1, #0]
 80013e6:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80013e8:	4290      	cmp	r0, r2
 80013ea:	d008      	beq.n	80013fe <TIM_Base_SetConfig+0x7a>
 80013ec:	4b09      	ldr	r3, [pc, #36]	; (8001414 <TIM_Base_SetConfig+0x90>)
 80013ee:	4298      	cmp	r0, r3
 80013f0:	d005      	beq.n	80013fe <TIM_Base_SetConfig+0x7a>
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <TIM_Base_SetConfig+0x94>)
 80013f4:	4298      	cmp	r0, r3
 80013f6:	d002      	beq.n	80013fe <TIM_Base_SetConfig+0x7a>
 80013f8:	4b08      	ldr	r3, [pc, #32]	; (800141c <TIM_Base_SetConfig+0x98>)
 80013fa:	4298      	cmp	r0, r3
 80013fc:	d101      	bne.n	8001402 <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80013fe:	690b      	ldr	r3, [r1, #16]
 8001400:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001402:	2301      	movs	r3, #1
 8001404:	6143      	str	r3, [r0, #20]
}
 8001406:	bd10      	pop	{r4, pc}
 8001408:	40012c00 	.word	0x40012c00
 800140c:	40000400 	.word	0x40000400
 8001410:	40002000 	.word	0x40002000
 8001414:	40014000 	.word	0x40014000
 8001418:	40014400 	.word	0x40014400
 800141c:	40014800 	.word	0x40014800
 8001420:	fffffcff 	.word	0xfffffcff

08001424 <HAL_TIM_Base_Init>:
{
 8001424:	b570      	push	{r4, r5, r6, lr}
 8001426:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001428:	2001      	movs	r0, #1
  if(htim == NULL)
 800142a:	2c00      	cmp	r4, #0
 800142c:	d014      	beq.n	8001458 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 800142e:	0025      	movs	r5, r4
 8001430:	353d      	adds	r5, #61	; 0x3d
 8001432:	782b      	ldrb	r3, [r5, #0]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d105      	bne.n	8001446 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800143a:	0022      	movs	r2, r4
 800143c:	323c      	adds	r2, #60	; 0x3c
 800143e:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8001440:	0020      	movs	r0, r4
 8001442:	f000 fd95 	bl	8001f70 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001446:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001448:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800144a:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800144c:	1d21      	adds	r1, r4, #4
 800144e:	f7ff ff99 	bl	8001384 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001452:	2301      	movs	r3, #1
  return HAL_OK;
 8001454:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001456:	702b      	strb	r3, [r5, #0]
}
 8001458:	bd70      	pop	{r4, r5, r6, pc}

0800145a <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800145a:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800145c:	0004      	movs	r4, r0
 800145e:	343c      	adds	r4, #60	; 0x3c
 8001460:	7822      	ldrb	r2, [r4, #0]
{
 8001462:	0003      	movs	r3, r0
 8001464:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8001466:	2a01      	cmp	r2, #1
 8001468:	d017      	beq.n	800149a <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 800146a:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800146c:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800146e:	353d      	adds	r5, #61	; 0x3d
 8001470:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	306e      	adds	r0, #110	; 0x6e
 8001476:	4382      	bics	r2, r0
 8001478:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800147e:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001480:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001482:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001484:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001486:	689a      	ldr	r2, [r3, #8]
 8001488:	4382      	bics	r2, r0
 800148a:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800148c:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800148e:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001490:	430a      	orrs	r2, r1
 8001492:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001494:	2301      	movs	r3, #1
 8001496:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8001498:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800149a:	bd30      	pop	{r4, r5, pc}

0800149c <HAL_TIMEx_CommutationCallback>:
 800149c:	4770      	bx	lr

0800149e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800149e:	4770      	bx	lr

080014a0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80014a0:	6803      	ldr	r3, [r0, #0]
 80014a2:	4906      	ldr	r1, [pc, #24]	; (80014bc <UART_EndRxTransfer+0x1c>)
 80014a4:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80014a6:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80014a8:	400a      	ands	r2, r1
 80014aa:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014ac:	689a      	ldr	r2, [r3, #8]
 80014ae:	3123      	adds	r1, #35	; 0x23
 80014b0:	31ff      	adds	r1, #255	; 0xff
 80014b2:	438a      	bics	r2, r1
 80014b4:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 80014b6:	2320      	movs	r3, #32
 80014b8:	7003      	strb	r3, [r0, #0]
}
 80014ba:	4770      	bx	lr
 80014bc:	fffffedf 	.word	0xfffffedf

080014c0 <HAL_UART_Receive_IT>:
{
 80014c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 80014c2:	0006      	movs	r6, r0
 80014c4:	366a      	adds	r6, #106	; 0x6a
 80014c6:	7834      	ldrb	r4, [r6, #0]
{
 80014c8:	0003      	movs	r3, r0
    return HAL_BUSY;
 80014ca:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 80014cc:	2c20      	cmp	r4, #32
 80014ce:	d135      	bne.n	800153c <HAL_UART_Receive_IT+0x7c>
      return HAL_ERROR;
 80014d0:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 80014d2:	2900      	cmp	r1, #0
 80014d4:	d032      	beq.n	800153c <HAL_UART_Receive_IT+0x7c>
 80014d6:	2a00      	cmp	r2, #0
 80014d8:	d030      	beq.n	800153c <HAL_UART_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80014da:	2580      	movs	r5, #128	; 0x80
 80014dc:	689c      	ldr	r4, [r3, #8]
 80014de:	016d      	lsls	r5, r5, #5
 80014e0:	42ac      	cmp	r4, r5
 80014e2:	d104      	bne.n	80014ee <HAL_UART_Receive_IT+0x2e>
 80014e4:	691d      	ldr	r5, [r3, #16]
 80014e6:	2d00      	cmp	r5, #0
 80014e8:	d101      	bne.n	80014ee <HAL_UART_Receive_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 80014ea:	4201      	tst	r1, r0
 80014ec:	d126      	bne.n	800153c <HAL_UART_Receive_IT+0x7c>
    __HAL_LOCK(huart);
 80014ee:	001d      	movs	r5, r3
 80014f0:	3568      	adds	r5, #104	; 0x68
 80014f2:	782f      	ldrb	r7, [r5, #0]
    return HAL_BUSY;
 80014f4:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80014f6:	2f01      	cmp	r7, #1
 80014f8:	d020      	beq.n	800153c <HAL_UART_Receive_IT+0x7c>
 80014fa:	3801      	subs	r0, #1
 80014fc:	7028      	strb	r0, [r5, #0]
    huart->pRxBuffPtr = pData;
 80014fe:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8001500:	0019      	movs	r1, r3
 8001502:	3158      	adds	r1, #88	; 0x58
 8001504:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 8001506:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 8001508:	2280      	movs	r2, #128	; 0x80
 800150a:	0152      	lsls	r2, r2, #5
 800150c:	4294      	cmp	r4, r2
 800150e:	d118      	bne.n	8001542 <HAL_UART_Receive_IT+0x82>
 8001510:	691a      	ldr	r2, [r3, #16]
 8001512:	2a00      	cmp	r2, #0
 8001514:	d113      	bne.n	800153e <HAL_UART_Receive_IT+0x7e>
 8001516:	4913      	ldr	r1, [pc, #76]	; (8001564 <HAL_UART_Receive_IT+0xa4>)
 8001518:	001a      	movs	r2, r3
 800151a:	325c      	adds	r2, #92	; 0x5c
 800151c:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800151e:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001520:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001522:	66d8      	str	r0, [r3, #108]	; 0x6c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001524:	681b      	ldr	r3, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001526:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001528:	6899      	ldr	r1, [r3, #8]
 800152a:	3a21      	subs	r2, #33	; 0x21
 800152c:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 800152e:	7028      	strb	r0, [r5, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001530:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001532:	2290      	movs	r2, #144	; 0x90
 8001534:	6819      	ldr	r1, [r3, #0]
 8001536:	0052      	lsls	r2, r2, #1
 8001538:	430a      	orrs	r2, r1
 800153a:	601a      	str	r2, [r3, #0]
}
 800153c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 800153e:	21ff      	movs	r1, #255	; 0xff
 8001540:	e7ea      	b.n	8001518 <HAL_UART_Receive_IT+0x58>
 8001542:	2c00      	cmp	r4, #0
 8001544:	d104      	bne.n	8001550 <HAL_UART_Receive_IT+0x90>
 8001546:	691a      	ldr	r2, [r3, #16]
 8001548:	2a00      	cmp	r2, #0
 800154a:	d0f8      	beq.n	800153e <HAL_UART_Receive_IT+0x7e>
 800154c:	217f      	movs	r1, #127	; 0x7f
 800154e:	e7e3      	b.n	8001518 <HAL_UART_Receive_IT+0x58>
 8001550:	2280      	movs	r2, #128	; 0x80
 8001552:	0552      	lsls	r2, r2, #21
 8001554:	4294      	cmp	r4, r2
 8001556:	d1e2      	bne.n	800151e <HAL_UART_Receive_IT+0x5e>
 8001558:	691a      	ldr	r2, [r3, #16]
 800155a:	2a00      	cmp	r2, #0
 800155c:	d0f6      	beq.n	800154c <HAL_UART_Receive_IT+0x8c>
 800155e:	213f      	movs	r1, #63	; 0x3f
 8001560:	e7da      	b.n	8001518 <HAL_UART_Receive_IT+0x58>
 8001562:	46c0      	nop			; (mov r8, r8)
 8001564:	000001ff 	.word	0x000001ff

08001568 <HAL_UART_TxCpltCallback>:
 8001568:	4770      	bx	lr

0800156a <HAL_UART_ErrorCallback>:
 800156a:	4770      	bx	lr

0800156c <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800156c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 800156e:	2300      	movs	r3, #0
 8001570:	0002      	movs	r2, r0
{
 8001572:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8001574:	325a      	adds	r2, #90	; 0x5a
 8001576:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8001578:	3a08      	subs	r2, #8
 800157a:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 800157c:	f7ff fff5 	bl	800156a <HAL_UART_ErrorCallback>
}
 8001580:	bd10      	pop	{r4, pc}
	...

08001584 <UART_SetConfig>:
{
 8001584:	b570      	push	{r4, r5, r6, lr}
 8001586:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001588:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800158a:	69c2      	ldr	r2, [r0, #28]
 800158c:	6883      	ldr	r3, [r0, #8]
 800158e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001590:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001592:	4303      	orrs	r3, r0
 8001594:	6960      	ldr	r0, [r4, #20]
 8001596:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001598:	484a      	ldr	r0, [pc, #296]	; (80016c4 <UART_SetConfig+0x140>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800159a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800159c:	4001      	ands	r1, r0
 800159e:	430b      	orrs	r3, r1
 80015a0:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015a2:	686b      	ldr	r3, [r5, #4]
 80015a4:	4948      	ldr	r1, [pc, #288]	; (80016c8 <UART_SetConfig+0x144>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80015a6:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015a8:	400b      	ands	r3, r1
 80015aa:	68e1      	ldr	r1, [r4, #12]
 80015ac:	430b      	orrs	r3, r1
 80015ae:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80015b0:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80015b2:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80015b4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80015b6:	4845      	ldr	r0, [pc, #276]	; (80016cc <UART_SetConfig+0x148>)
 80015b8:	4001      	ands	r1, r0
 80015ba:	430b      	orrs	r3, r1
 80015bc:	2180      	movs	r1, #128	; 0x80
 80015be:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80015c0:	4b43      	ldr	r3, [pc, #268]	; (80016d0 <UART_SetConfig+0x14c>)
 80015c2:	0209      	lsls	r1, r1, #8
 80015c4:	429d      	cmp	r5, r3
 80015c6:	d110      	bne.n	80015ea <UART_SetConfig+0x66>
 80015c8:	2003      	movs	r0, #3
 80015ca:	4b42      	ldr	r3, [pc, #264]	; (80016d4 <UART_SetConfig+0x150>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	4003      	ands	r3, r0
 80015d0:	4841      	ldr	r0, [pc, #260]	; (80016d8 <UART_SetConfig+0x154>)
 80015d2:	5cc0      	ldrb	r0, [r0, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80015d4:	428a      	cmp	r2, r1
 80015d6:	d046      	beq.n	8001666 <UART_SetConfig+0xe2>
    switch (clocksource)
 80015d8:	2808      	cmp	r0, #8
 80015da:	d819      	bhi.n	8001610 <UART_SetConfig+0x8c>
 80015dc:	f7fe fd9e 	bl	800011c <__gnu_thumb1_case_uqi>
 80015e0:	1854184f 	.word	0x1854184f
 80015e4:	1818185e 	.word	0x1818185e
 80015e8:	61          	.byte	0x61
 80015e9:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80015ea:	4b3c      	ldr	r3, [pc, #240]	; (80016dc <UART_SetConfig+0x158>)
 80015ec:	429d      	cmp	r5, r3
 80015ee:	d12c      	bne.n	800164a <UART_SetConfig+0xc6>
 80015f0:	20c0      	movs	r0, #192	; 0xc0
 80015f2:	2680      	movs	r6, #128	; 0x80
 80015f4:	4b37      	ldr	r3, [pc, #220]	; (80016d4 <UART_SetConfig+0x150>)
 80015f6:	0280      	lsls	r0, r0, #10
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	0276      	lsls	r6, r6, #9
 80015fc:	4003      	ands	r3, r0
 80015fe:	42b3      	cmp	r3, r6
 8001600:	d054      	beq.n	80016ac <UART_SetConfig+0x128>
 8001602:	d807      	bhi.n	8001614 <UART_SetConfig+0x90>
 8001604:	2b00      	cmp	r3, #0
 8001606:	d026      	beq.n	8001656 <UART_SetConfig+0xd2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001608:	2380      	movs	r3, #128	; 0x80
 800160a:	021b      	lsls	r3, r3, #8
 800160c:	429a      	cmp	r2, r3
 800160e:	d033      	beq.n	8001678 <UART_SetConfig+0xf4>
        ret = HAL_ERROR;
 8001610:	2001      	movs	r0, #1
  return ret;
 8001612:	e019      	b.n	8001648 <UART_SetConfig+0xc4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001614:	2680      	movs	r6, #128	; 0x80
 8001616:	02b6      	lsls	r6, r6, #10
 8001618:	42b3      	cmp	r3, r6
 800161a:	d04c      	beq.n	80016b6 <UART_SetConfig+0x132>
 800161c:	4283      	cmp	r3, r0
 800161e:	d1f3      	bne.n	8001608 <UART_SetConfig+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001620:	428a      	cmp	r2, r1
 8001622:	d131      	bne.n	8001688 <UART_SetConfig+0x104>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001624:	6863      	ldr	r3, [r4, #4]
 8001626:	0858      	lsrs	r0, r3, #1
 8001628:	4b2d      	ldr	r3, [pc, #180]	; (80016e0 <UART_SetConfig+0x15c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800162a:	18c0      	adds	r0, r0, r3
 800162c:	6861      	ldr	r1, [r4, #4]
 800162e:	f7fe fd7f 	bl	8000130 <__udivsi3>
 8001632:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8001634:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8001636:	220f      	movs	r2, #15
 8001638:	0019      	movs	r1, r3
 800163a:	4391      	bics	r1, r2
 800163c:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800163e:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8001640:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001642:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8001644:	4313      	orrs	r3, r2
 8001646:	60cb      	str	r3, [r1, #12]
}
 8001648:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800164a:	4b26      	ldr	r3, [pc, #152]	; (80016e4 <UART_SetConfig+0x160>)
 800164c:	429d      	cmp	r5, r3
 800164e:	d002      	beq.n	8001656 <UART_SetConfig+0xd2>
 8001650:	4b25      	ldr	r3, [pc, #148]	; (80016e8 <UART_SetConfig+0x164>)
 8001652:	429d      	cmp	r5, r3
 8001654:	d1d8      	bne.n	8001608 <UART_SetConfig+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001656:	428a      	cmp	r2, r1
 8001658:	d111      	bne.n	800167e <UART_SetConfig+0xfa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800165a:	f7ff fd31 	bl	80010c0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800165e:	6863      	ldr	r3, [r4, #4]
 8001660:	0040      	lsls	r0, r0, #1
 8001662:	085b      	lsrs	r3, r3, #1
 8001664:	e7e1      	b.n	800162a <UART_SetConfig+0xa6>
    switch (clocksource)
 8001666:	2808      	cmp	r0, #8
 8001668:	d806      	bhi.n	8001678 <UART_SetConfig+0xf4>
 800166a:	f7fe fd4d 	bl	8000108 <__gnu_thumb1_case_sqi>
 800166e:	05f6      	.short	0x05f6
 8001670:	052105db 	.word	0x052105db
 8001674:	0505      	.short	0x0505
 8001676:	26          	.byte	0x26
 8001677:	00          	.byte	0x00
        ret = HAL_ERROR;
 8001678:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800167a:	2300      	movs	r3, #0
 800167c:	e7db      	b.n	8001636 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800167e:	f7ff fd1f 	bl	80010c0 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001682:	6861      	ldr	r1, [r4, #4]
 8001684:	084b      	lsrs	r3, r1, #1
 8001686:	e002      	b.n	800168e <UART_SetConfig+0x10a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001688:	6861      	ldr	r1, [r4, #4]
 800168a:	4b18      	ldr	r3, [pc, #96]	; (80016ec <UART_SetConfig+0x168>)
 800168c:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800168e:	18c0      	adds	r0, r0, r3
 8001690:	f7fe fd4e 	bl	8000130 <__udivsi3>
 8001694:	b280      	uxth	r0, r0
 8001696:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001698:	2000      	movs	r0, #0
        break;
 800169a:	e7d5      	b.n	8001648 <UART_SetConfig+0xc4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800169c:	f7ff fc20 	bl	8000ee0 <HAL_RCC_GetSysClockFreq>
 80016a0:	e7ef      	b.n	8001682 <UART_SetConfig+0xfe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80016a2:	2380      	movs	r3, #128	; 0x80
 80016a4:	6861      	ldr	r1, [r4, #4]
 80016a6:	021b      	lsls	r3, r3, #8
 80016a8:	0848      	lsrs	r0, r1, #1
 80016aa:	e7f0      	b.n	800168e <UART_SetConfig+0x10a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80016ac:	428a      	cmp	r2, r1
 80016ae:	d1f5      	bne.n	800169c <UART_SetConfig+0x118>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80016b0:	f7ff fc16 	bl	8000ee0 <HAL_RCC_GetSysClockFreq>
 80016b4:	e7d3      	b.n	800165e <UART_SetConfig+0xda>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80016b6:	428a      	cmp	r2, r1
 80016b8:	d1f3      	bne.n	80016a2 <UART_SetConfig+0x11e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80016ba:	6863      	ldr	r3, [r4, #4]
 80016bc:	0858      	lsrs	r0, r3, #1
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	025b      	lsls	r3, r3, #9
 80016c2:	e7b2      	b.n	800162a <UART_SetConfig+0xa6>
 80016c4:	efff69f3 	.word	0xefff69f3
 80016c8:	ffffcfff 	.word	0xffffcfff
 80016cc:	fffff4ff 	.word	0xfffff4ff
 80016d0:	40013800 	.word	0x40013800
 80016d4:	40021000 	.word	0x40021000
 80016d8:	080022b8 	.word	0x080022b8
 80016dc:	40004400 	.word	0x40004400
 80016e0:	00f42400 	.word	0x00f42400
 80016e4:	40004800 	.word	0x40004800
 80016e8:	40004c00 	.word	0x40004c00
 80016ec:	007a1200 	.word	0x007a1200

080016f0 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80016f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80016f2:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80016f4:	07da      	lsls	r2, r3, #31
 80016f6:	d506      	bpl.n	8001706 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80016f8:	6801      	ldr	r1, [r0, #0]
 80016fa:	4c28      	ldr	r4, [pc, #160]	; (800179c <UART_AdvFeatureConfig+0xac>)
 80016fc:	684a      	ldr	r2, [r1, #4]
 80016fe:	4022      	ands	r2, r4
 8001700:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001702:	4322      	orrs	r2, r4
 8001704:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001706:	079a      	lsls	r2, r3, #30
 8001708:	d506      	bpl.n	8001718 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800170a:	6801      	ldr	r1, [r0, #0]
 800170c:	4c24      	ldr	r4, [pc, #144]	; (80017a0 <UART_AdvFeatureConfig+0xb0>)
 800170e:	684a      	ldr	r2, [r1, #4]
 8001710:	4022      	ands	r2, r4
 8001712:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001714:	4322      	orrs	r2, r4
 8001716:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001718:	075a      	lsls	r2, r3, #29
 800171a:	d506      	bpl.n	800172a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800171c:	6801      	ldr	r1, [r0, #0]
 800171e:	4c21      	ldr	r4, [pc, #132]	; (80017a4 <UART_AdvFeatureConfig+0xb4>)
 8001720:	684a      	ldr	r2, [r1, #4]
 8001722:	4022      	ands	r2, r4
 8001724:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001726:	4322      	orrs	r2, r4
 8001728:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800172a:	071a      	lsls	r2, r3, #28
 800172c:	d506      	bpl.n	800173c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800172e:	6801      	ldr	r1, [r0, #0]
 8001730:	4c1d      	ldr	r4, [pc, #116]	; (80017a8 <UART_AdvFeatureConfig+0xb8>)
 8001732:	684a      	ldr	r2, [r1, #4]
 8001734:	4022      	ands	r2, r4
 8001736:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001738:	4322      	orrs	r2, r4
 800173a:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800173c:	06da      	lsls	r2, r3, #27
 800173e:	d506      	bpl.n	800174e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001740:	6801      	ldr	r1, [r0, #0]
 8001742:	4c1a      	ldr	r4, [pc, #104]	; (80017ac <UART_AdvFeatureConfig+0xbc>)
 8001744:	688a      	ldr	r2, [r1, #8]
 8001746:	4022      	ands	r2, r4
 8001748:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800174a:	4322      	orrs	r2, r4
 800174c:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800174e:	069a      	lsls	r2, r3, #26
 8001750:	d506      	bpl.n	8001760 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001752:	6801      	ldr	r1, [r0, #0]
 8001754:	4c16      	ldr	r4, [pc, #88]	; (80017b0 <UART_AdvFeatureConfig+0xc0>)
 8001756:	688a      	ldr	r2, [r1, #8]
 8001758:	4022      	ands	r2, r4
 800175a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800175c:	4322      	orrs	r2, r4
 800175e:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001760:	065a      	lsls	r2, r3, #25
 8001762:	d510      	bpl.n	8001786 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001764:	6801      	ldr	r1, [r0, #0]
 8001766:	4d13      	ldr	r5, [pc, #76]	; (80017b4 <UART_AdvFeatureConfig+0xc4>)
 8001768:	684a      	ldr	r2, [r1, #4]
 800176a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800176c:	402a      	ands	r2, r5
 800176e:	4322      	orrs	r2, r4
 8001770:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001772:	2280      	movs	r2, #128	; 0x80
 8001774:	0352      	lsls	r2, r2, #13
 8001776:	4294      	cmp	r4, r2
 8001778:	d105      	bne.n	8001786 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800177a:	684a      	ldr	r2, [r1, #4]
 800177c:	4c0e      	ldr	r4, [pc, #56]	; (80017b8 <UART_AdvFeatureConfig+0xc8>)
 800177e:	4022      	ands	r2, r4
 8001780:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001782:	4322      	orrs	r2, r4
 8001784:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001786:	061b      	lsls	r3, r3, #24
 8001788:	d506      	bpl.n	8001798 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800178a:	6802      	ldr	r2, [r0, #0]
 800178c:	490b      	ldr	r1, [pc, #44]	; (80017bc <UART_AdvFeatureConfig+0xcc>)
 800178e:	6853      	ldr	r3, [r2, #4]
 8001790:	400b      	ands	r3, r1
 8001792:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001794:	430b      	orrs	r3, r1
 8001796:	6053      	str	r3, [r2, #4]
}
 8001798:	bd30      	pop	{r4, r5, pc}
 800179a:	46c0      	nop			; (mov r8, r8)
 800179c:	fffdffff 	.word	0xfffdffff
 80017a0:	fffeffff 	.word	0xfffeffff
 80017a4:	fffbffff 	.word	0xfffbffff
 80017a8:	ffff7fff 	.word	0xffff7fff
 80017ac:	ffffefff 	.word	0xffffefff
 80017b0:	ffffdfff 	.word	0xffffdfff
 80017b4:	ffefffff 	.word	0xffefffff
 80017b8:	ff9fffff 	.word	0xff9fffff
 80017bc:	fff7ffff 	.word	0xfff7ffff

080017c0 <UART_WaitOnFlagUntilTimeout>:
{
 80017c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017c2:	0004      	movs	r4, r0
 80017c4:	000e      	movs	r6, r1
 80017c6:	0015      	movs	r5, r2
 80017c8:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80017ca:	6822      	ldr	r2, [r4, #0]
 80017cc:	69d3      	ldr	r3, [r2, #28]
 80017ce:	4033      	ands	r3, r6
 80017d0:	1b9b      	subs	r3, r3, r6
 80017d2:	4259      	negs	r1, r3
 80017d4:	414b      	adcs	r3, r1
 80017d6:	42ab      	cmp	r3, r5
 80017d8:	d001      	beq.n	80017de <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80017da:	2000      	movs	r0, #0
 80017dc:	e018      	b.n	8001810 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 80017de:	9b06      	ldr	r3, [sp, #24]
 80017e0:	3301      	adds	r3, #1
 80017e2:	d0f3      	beq.n	80017cc <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80017e4:	9b06      	ldr	r3, [sp, #24]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d113      	bne.n	8001812 <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80017ea:	6823      	ldr	r3, [r4, #0]
 80017ec:	490c      	ldr	r1, [pc, #48]	; (8001820 <UART_WaitOnFlagUntilTimeout+0x60>)
 80017ee:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 80017f0:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80017f2:	400a      	ands	r2, r1
 80017f4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80017f6:	689a      	ldr	r2, [r3, #8]
 80017f8:	31a3      	adds	r1, #163	; 0xa3
 80017fa:	31ff      	adds	r1, #255	; 0xff
 80017fc:	438a      	bics	r2, r1
 80017fe:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001800:	0022      	movs	r2, r4
 8001802:	2320      	movs	r3, #32
 8001804:	3269      	adds	r2, #105	; 0x69
 8001806:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8001808:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 800180a:	2300      	movs	r3, #0
 800180c:	3468      	adds	r4, #104	; 0x68
 800180e:	7023      	strb	r3, [r4, #0]
}
 8001810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001812:	f7fe fd43 	bl	800029c <HAL_GetTick>
 8001816:	9b06      	ldr	r3, [sp, #24]
 8001818:	1bc0      	subs	r0, r0, r7
 800181a:	4283      	cmp	r3, r0
 800181c:	d2d5      	bcs.n	80017ca <UART_WaitOnFlagUntilTimeout+0xa>
 800181e:	e7e4      	b.n	80017ea <UART_WaitOnFlagUntilTimeout+0x2a>
 8001820:	fffffe5f 	.word	0xfffffe5f

08001824 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001824:	2300      	movs	r3, #0
{
 8001826:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001828:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800182a:	66c3      	str	r3, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 800182c:	f7fe fd36 	bl	800029c <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001830:	6823      	ldr	r3, [r4, #0]
 8001832:	4a18      	ldr	r2, [pc, #96]	; (8001894 <UART_CheckIdleState+0x70>)
  tickstart = HAL_GetTick();
 8001834:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8001836:	4293      	cmp	r3, r2
 8001838:	d00b      	beq.n	8001852 <UART_CheckIdleState+0x2e>
 800183a:	4a17      	ldr	r2, [pc, #92]	; (8001898 <UART_CheckIdleState+0x74>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d008      	beq.n	8001852 <UART_CheckIdleState+0x2e>
  huart->gState  = HAL_UART_STATE_READY;
 8001840:	0022      	movs	r2, r4
 8001842:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001844:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8001846:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 8001848:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 800184a:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800184c:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 800184e:	7020      	strb	r0, [r4, #0]
}
 8001850:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	071b      	lsls	r3, r3, #28
 8001856:	d40f      	bmi.n	8001878 <UART_CheckIdleState+0x54>
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001858:	6823      	ldr	r3, [r4, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	075b      	lsls	r3, r3, #29
 800185e:	d5ef      	bpl.n	8001840 <UART_CheckIdleState+0x1c>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001860:	2180      	movs	r1, #128	; 0x80
 8001862:	4b0e      	ldr	r3, [pc, #56]	; (800189c <UART_CheckIdleState+0x78>)
 8001864:	2200      	movs	r2, #0
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	03c9      	lsls	r1, r1, #15
 800186a:	002b      	movs	r3, r5
 800186c:	0020      	movs	r0, r4
 800186e:	f7ff ffa7 	bl	80017c0 <UART_WaitOnFlagUntilTimeout>
 8001872:	2800      	cmp	r0, #0
 8001874:	d10b      	bne.n	800188e <UART_CheckIdleState+0x6a>
 8001876:	e7e3      	b.n	8001840 <UART_CheckIdleState+0x1c>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001878:	2180      	movs	r1, #128	; 0x80
 800187a:	4b08      	ldr	r3, [pc, #32]	; (800189c <UART_CheckIdleState+0x78>)
 800187c:	2200      	movs	r2, #0
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	0389      	lsls	r1, r1, #14
 8001882:	002b      	movs	r3, r5
 8001884:	0020      	movs	r0, r4
 8001886:	f7ff ff9b 	bl	80017c0 <UART_WaitOnFlagUntilTimeout>
 800188a:	2800      	cmp	r0, #0
 800188c:	d0e4      	beq.n	8001858 <UART_CheckIdleState+0x34>
        return HAL_TIMEOUT;
 800188e:	2003      	movs	r0, #3
 8001890:	e7de      	b.n	8001850 <UART_CheckIdleState+0x2c>
 8001892:	46c0      	nop			; (mov r8, r8)
 8001894:	40013800 	.word	0x40013800
 8001898:	40004400 	.word	0x40004400
 800189c:	01ffffff 	.word	0x01ffffff

080018a0 <HAL_UART_Init>:
{
 80018a0:	b570      	push	{r4, r5, r6, lr}
 80018a2:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 80018a4:	d101      	bne.n	80018aa <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80018a6:	2001      	movs	r0, #1
}
 80018a8:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80018aa:	0005      	movs	r5, r0
 80018ac:	3569      	adds	r5, #105	; 0x69
 80018ae:	782b      	ldrb	r3, [r5, #0]
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d104      	bne.n	80018c0 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80018b6:	0002      	movs	r2, r0
 80018b8:	3268      	adds	r2, #104	; 0x68
 80018ba:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80018bc:	f000 fb74 	bl	8001fa8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80018c0:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80018c2:	2101      	movs	r1, #1
 80018c4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80018c6:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80018c8:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80018ca:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80018cc:	438b      	bics	r3, r1
 80018ce:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80018d0:	f7ff fe58 	bl	8001584 <UART_SetConfig>
 80018d4:	2801      	cmp	r0, #1
 80018d6:	d0e6      	beq.n	80018a6 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80018d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d002      	beq.n	80018e4 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 80018de:	0020      	movs	r0, r4
 80018e0:	f7ff ff06 	bl	80016f0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80018e4:	6823      	ldr	r3, [r4, #0]
 80018e6:	4908      	ldr	r1, [pc, #32]	; (8001908 <HAL_UART_Init+0x68>)
 80018e8:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80018ea:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80018ec:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80018ee:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80018f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80018f2:	689a      	ldr	r2, [r3, #8]
 80018f4:	438a      	bics	r2, r1
 80018f6:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80018f8:	2201      	movs	r2, #1
 80018fa:	6819      	ldr	r1, [r3, #0]
 80018fc:	430a      	orrs	r2, r1
 80018fe:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001900:	f7ff ff90 	bl	8001824 <UART_CheckIdleState>
 8001904:	e7d0      	b.n	80018a8 <HAL_UART_Init+0x8>
 8001906:	46c0      	nop			; (mov r8, r8)
 8001908:	ffffb7ff 	.word	0xffffb7ff

0800190c <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800190c:	0003      	movs	r3, r0
{
 800190e:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001910:	3369      	adds	r3, #105	; 0x69
 8001912:	781b      	ldrb	r3, [r3, #0]
{
 8001914:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8001916:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001918:	2b21      	cmp	r3, #33	; 0x21
 800191a:	d10f      	bne.n	800193c <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 800191c:	0014      	movs	r4, r2
 800191e:	3452      	adds	r4, #82	; 0x52
 8001920:	8823      	ldrh	r3, [r4, #0]
 8001922:	6811      	ldr	r1, [r2, #0]
 8001924:	b29b      	uxth	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d109      	bne.n	800193e <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800192a:	680a      	ldr	r2, [r1, #0]
 800192c:	307e      	adds	r0, #126	; 0x7e
 800192e:	4382      	bics	r2, r0
 8001930:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001932:	2240      	movs	r2, #64	; 0x40
 8001934:	6808      	ldr	r0, [r1, #0]
 8001936:	4302      	orrs	r2, r0
 8001938:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 800193a:	2000      	movs	r0, #0
  }
}
 800193c:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800193e:	2080      	movs	r0, #128	; 0x80
 8001940:	6895      	ldr	r5, [r2, #8]
 8001942:	0140      	lsls	r0, r0, #5
 8001944:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001946:	4285      	cmp	r5, r0
 8001948:	d10d      	bne.n	8001966 <UART_Transmit_IT+0x5a>
 800194a:	6910      	ldr	r0, [r2, #16]
 800194c:	2800      	cmp	r0, #0
 800194e:	d10a      	bne.n	8001966 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001950:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 8001952:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001954:	05c0      	lsls	r0, r0, #23
 8001956:	0dc0      	lsrs	r0, r0, #23
 8001958:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800195a:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 800195c:	8823      	ldrh	r3, [r4, #0]
 800195e:	3b01      	subs	r3, #1
 8001960:	b29b      	uxth	r3, r3
 8001962:	8023      	strh	r3, [r4, #0]
 8001964:	e7e9      	b.n	800193a <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8001966:	1c58      	adds	r0, r3, #1
 8001968:	64d0      	str	r0, [r2, #76]	; 0x4c
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	850b      	strh	r3, [r1, #40]	; 0x28
 800196e:	e7f5      	b.n	800195c <UART_Transmit_IT+0x50>

08001970 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001970:	2140      	movs	r1, #64	; 0x40
 8001972:	6802      	ldr	r2, [r0, #0]
{
 8001974:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001976:	6813      	ldr	r3, [r2, #0]
 8001978:	438b      	bics	r3, r1
 800197a:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800197c:	0003      	movs	r3, r0
 800197e:	2220      	movs	r2, #32
 8001980:	3369      	adds	r3, #105	; 0x69
 8001982:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8001984:	f7ff fdf0 	bl	8001568 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8001988:	2000      	movs	r0, #0
 800198a:	bd10      	pop	{r4, pc}

0800198c <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800198c:	0002      	movs	r2, r0
{
 800198e:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001990:	326a      	adds	r2, #106	; 0x6a
 8001992:	7811      	ldrb	r1, [r2, #0]
 8001994:	6803      	ldr	r3, [r0, #0]
 8001996:	2922      	cmp	r1, #34	; 0x22
 8001998:	d12d      	bne.n	80019f6 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 800199a:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800199c:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 800199e:	315c      	adds	r1, #92	; 0x5c
 80019a0:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80019a2:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019a4:	0164      	lsls	r4, r4, #5
 80019a6:	4029      	ands	r1, r5
 80019a8:	6885      	ldr	r5, [r0, #8]
 80019aa:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80019ac:	42a5      	cmp	r5, r4
 80019ae:	d11e      	bne.n	80019ee <UART_Receive_IT+0x62>
 80019b0:	6904      	ldr	r4, [r0, #16]
 80019b2:	2c00      	cmp	r4, #0
 80019b4:	d11b      	bne.n	80019ee <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 80019b6:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 80019b8:	3302      	adds	r3, #2
 80019ba:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 80019bc:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 80019be:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 80019c0:	315a      	adds	r1, #90	; 0x5a
 80019c2:	880b      	ldrh	r3, [r1, #0]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	800b      	strh	r3, [r1, #0]
 80019ca:	42a3      	cmp	r3, r4
 80019cc:	d10d      	bne.n	80019ea <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80019ce:	6803      	ldr	r3, [r0, #0]
 80019d0:	4d0c      	ldr	r5, [pc, #48]	; (8001a04 <UART_Receive_IT+0x78>)
 80019d2:	6819      	ldr	r1, [r3, #0]
 80019d4:	4029      	ands	r1, r5
 80019d6:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019d8:	6899      	ldr	r1, [r3, #8]
 80019da:	3523      	adds	r5, #35	; 0x23
 80019dc:	35ff      	adds	r5, #255	; 0xff
 80019de:	43a9      	bics	r1, r5
 80019e0:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80019e2:	2320      	movs	r3, #32
 80019e4:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 80019e6:	f000 f8ad 	bl	8001b44 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 80019ea:	0020      	movs	r0, r4
 80019ec:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80019ee:	1c5c      	adds	r4, r3, #1
 80019f0:	6544      	str	r4, [r0, #84]	; 0x54
 80019f2:	7019      	strb	r1, [r3, #0]
 80019f4:	e7e2      	b.n	80019bc <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80019f6:	2208      	movs	r2, #8
 80019f8:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 80019fa:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80019fc:	430a      	orrs	r2, r1
 80019fe:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8001a00:	e7f3      	b.n	80019ea <UART_Receive_IT+0x5e>
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	fffffedf 	.word	0xfffffedf

08001a08 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001a08:	210f      	movs	r1, #15
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001a0a:	6802      	ldr	r2, [r0, #0]
{
 8001a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001a0e:	69d3      	ldr	r3, [r2, #28]
{
 8001a10:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001a12:	4019      	ands	r1, r3
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001a14:	6810      	ldr	r0, [r2, #0]
  if (errorflags == RESET)
 8001a16:	d108      	bne.n	8001a2a <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001a18:	2520      	movs	r5, #32
 8001a1a:	422b      	tst	r3, r5
 8001a1c:	d005      	beq.n	8001a2a <HAL_UART_IRQHandler+0x22>
 8001a1e:	4228      	tst	r0, r5
 8001a20:	d003      	beq.n	8001a2a <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 8001a22:	0020      	movs	r0, r4
 8001a24:	f7ff ffb2 	bl	800198c <UART_Receive_IT>
}
 8001a28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 8001a2a:	6896      	ldr	r6, [r2, #8]
  if(   (errorflags != RESET)
 8001a2c:	2900      	cmp	r1, #0
 8001a2e:	d061      	beq.n	8001af4 <HAL_UART_IRQHandler+0xec>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8001a30:	2101      	movs	r1, #1
 8001a32:	0035      	movs	r5, r6
 8001a34:	400d      	ands	r5, r1
 8001a36:	d103      	bne.n	8001a40 <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8001a38:	2790      	movs	r7, #144	; 0x90
 8001a3a:	007f      	lsls	r7, r7, #1
 8001a3c:	4238      	tst	r0, r7
 8001a3e:	d059      	beq.n	8001af4 <HAL_UART_IRQHandler+0xec>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001a40:	420b      	tst	r3, r1
 8001a42:	d005      	beq.n	8001a50 <HAL_UART_IRQHandler+0x48>
 8001a44:	05c6      	lsls	r6, r0, #23
 8001a46:	d503      	bpl.n	8001a50 <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8001a48:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001a4a:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001a4c:	4331      	orrs	r1, r6
 8001a4e:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a50:	2102      	movs	r1, #2
 8001a52:	420b      	tst	r3, r1
 8001a54:	d006      	beq.n	8001a64 <HAL_UART_IRQHandler+0x5c>
 8001a56:	2d00      	cmp	r5, #0
 8001a58:	d004      	beq.n	8001a64 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8001a5a:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001a5c:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001a5e:	1849      	adds	r1, r1, r1
 8001a60:	4331      	orrs	r1, r6
 8001a62:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001a64:	2104      	movs	r1, #4
 8001a66:	420b      	tst	r3, r1
 8001a68:	d006      	beq.n	8001a78 <HAL_UART_IRQHandler+0x70>
 8001a6a:	2d00      	cmp	r5, #0
 8001a6c:	d004      	beq.n	8001a78 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8001a6e:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001a70:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8001a72:	3902      	subs	r1, #2
 8001a74:	4331      	orrs	r1, r6
 8001a76:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8001a78:	0719      	lsls	r1, r3, #28
 8001a7a:	d508      	bpl.n	8001a8e <HAL_UART_IRQHandler+0x86>
 8001a7c:	0681      	lsls	r1, r0, #26
 8001a7e:	d401      	bmi.n	8001a84 <HAL_UART_IRQHandler+0x7c>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001a80:	2d00      	cmp	r5, #0
 8001a82:	d004      	beq.n	8001a8e <HAL_UART_IRQHandler+0x86>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8001a84:	2108      	movs	r1, #8
 8001a86:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001a88:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001a8a:	4311      	orrs	r1, r2
 8001a8c:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001a8e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001a90:	2a00      	cmp	r2, #0
 8001a92:	d0c9      	beq.n	8001a28 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001a94:	2220      	movs	r2, #32
 8001a96:	4213      	tst	r3, r2
 8001a98:	d004      	beq.n	8001aa4 <HAL_UART_IRQHandler+0x9c>
 8001a9a:	4210      	tst	r0, r2
 8001a9c:	d002      	beq.n	8001aa4 <HAL_UART_IRQHandler+0x9c>
        UART_Receive_IT(huart);
 8001a9e:	0020      	movs	r0, r4
 8001aa0:	f7ff ff74 	bl	800198c <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001aa4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8001aa6:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001aa8:	071b      	lsls	r3, r3, #28
 8001aaa:	d404      	bmi.n	8001ab6 <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8001aac:	6823      	ldr	r3, [r4, #0]
 8001aae:	689d      	ldr	r5, [r3, #8]
 8001ab0:	2340      	movs	r3, #64	; 0x40
 8001ab2:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001ab4:	d01a      	beq.n	8001aec <HAL_UART_IRQHandler+0xe4>
        UART_EndRxTransfer(huart);
 8001ab6:	f7ff fcf3 	bl	80014a0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001aba:	2140      	movs	r1, #64	; 0x40
 8001abc:	6823      	ldr	r3, [r4, #0]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	420a      	tst	r2, r1
 8001ac2:	d00f      	beq.n	8001ae4 <HAL_UART_IRQHandler+0xdc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ac4:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001ac6:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ac8:	438a      	bics	r2, r1
 8001aca:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8001acc:	2800      	cmp	r0, #0
 8001ace:	d009      	beq.n	8001ae4 <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <HAL_UART_IRQHandler+0x134>)
 8001ad2:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001ad4:	f7fe fc3c 	bl	8000350 <HAL_DMA_Abort_IT>
 8001ad8:	2800      	cmp	r0, #0
 8001ada:	d0a5      	beq.n	8001a28 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001adc:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001ade:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001ae0:	4798      	blx	r3
 8001ae2:	e7a1      	b.n	8001a28 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8001ae4:	0020      	movs	r0, r4
 8001ae6:	f7ff fd40 	bl	800156a <HAL_UART_ErrorCallback>
 8001aea:	e79d      	b.n	8001a28 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 8001aec:	f7ff fd3d 	bl	800156a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001af0:	66e5      	str	r5, [r4, #108]	; 0x6c
 8001af2:	e799      	b.n	8001a28 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8001af4:	2180      	movs	r1, #128	; 0x80
 8001af6:	0349      	lsls	r1, r1, #13
 8001af8:	420b      	tst	r3, r1
 8001afa:	d00b      	beq.n	8001b14 <HAL_UART_IRQHandler+0x10c>
 8001afc:	0275      	lsls	r5, r6, #9
 8001afe:	d509      	bpl.n	8001b14 <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8001b00:	6211      	str	r1, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8001b02:	0022      	movs	r2, r4
 8001b04:	2320      	movs	r3, #32
 8001b06:	3269      	adds	r2, #105	; 0x69
 8001b08:	7013      	strb	r3, [r2, #0]
    HAL_UARTEx_WakeupCallback(huart);
 8001b0a:	0020      	movs	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8001b0c:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 8001b0e:	f000 f817 	bl	8001b40 <HAL_UARTEx_WakeupCallback>
    return;
 8001b12:	e789      	b.n	8001a28 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001b14:	2280      	movs	r2, #128	; 0x80
 8001b16:	4213      	tst	r3, r2
 8001b18:	d005      	beq.n	8001b26 <HAL_UART_IRQHandler+0x11e>
 8001b1a:	4210      	tst	r0, r2
 8001b1c:	d003      	beq.n	8001b26 <HAL_UART_IRQHandler+0x11e>
    UART_Transmit_IT(huart);
 8001b1e:	0020      	movs	r0, r4
 8001b20:	f7ff fef4 	bl	800190c <UART_Transmit_IT>
    return;
 8001b24:	e780      	b.n	8001a28 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001b26:	2240      	movs	r2, #64	; 0x40
 8001b28:	4213      	tst	r3, r2
 8001b2a:	d100      	bne.n	8001b2e <HAL_UART_IRQHandler+0x126>
 8001b2c:	e77c      	b.n	8001a28 <HAL_UART_IRQHandler+0x20>
 8001b2e:	4210      	tst	r0, r2
 8001b30:	d100      	bne.n	8001b34 <HAL_UART_IRQHandler+0x12c>
 8001b32:	e779      	b.n	8001a28 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8001b34:	0020      	movs	r0, r4
 8001b36:	f7ff ff1b 	bl	8001970 <UART_EndTransmit_IT>
    return;
 8001b3a:	e775      	b.n	8001a28 <HAL_UART_IRQHandler+0x20>
 8001b3c:	0800156d 	.word	0x0800156d

08001b40 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8001b40:	4770      	bx	lr
	...

08001b44 <HAL_UART_RxCpltCallback>:
	  lcd_send_string (buffer);


}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001b44:	b570      	push	{r4, r5, r6, lr}

 if(huart->Instance == USART1){
 8001b46:	6803      	ldr	r3, [r0, #0]
 8001b48:	4d0f      	ldr	r5, [pc, #60]	; (8001b88 <HAL_UART_RxCpltCallback+0x44>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001b4a:	0004      	movs	r4, r0
 if(huart->Instance == USART1){
 8001b4c:	42ab      	cmp	r3, r5
 8001b4e:	d108      	bne.n	8001b62 <HAL_UART_RxCpltCallback+0x1e>
	 if(Received1 != 0x00){
 8001b50:	4b0e      	ldr	r3, [pc, #56]	; (8001b8c <HAL_UART_RxCpltCallback+0x48>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d004      	beq.n	8001b62 <HAL_UART_RxCpltCallback+0x1e>
		 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001b58:	2090      	movs	r0, #144	; 0x90
 8001b5a:	2120      	movs	r1, #32
 8001b5c:	05c0      	lsls	r0, r0, #23
 8001b5e:	f7fe fcdd 	bl	800051c <HAL_GPIO_TogglePin>
	 if(Received2 != 0x00){

	 }
 }

 if(huart->Instance == USART1){
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	42ab      	cmp	r3, r5
 8001b66:	d104      	bne.n	8001b72 <HAL_UART_RxCpltCallback+0x2e>

	 HAL_UART_Receive_IT(&huart1, &Received1, 8); // Ponowne wczenie nasuchiwania
 8001b68:	2208      	movs	r2, #8
 8001b6a:	4908      	ldr	r1, [pc, #32]	; (8001b8c <HAL_UART_RxCpltCallback+0x48>)
 8001b6c:	4808      	ldr	r0, [pc, #32]	; (8001b90 <HAL_UART_RxCpltCallback+0x4c>)
 8001b6e:	f7ff fca7 	bl	80014c0 <HAL_UART_Receive_IT>
 }
 if(huart->Instance == USART4){
 8001b72:	4b08      	ldr	r3, [pc, #32]	; (8001b94 <HAL_UART_RxCpltCallback+0x50>)
 8001b74:	6822      	ldr	r2, [r4, #0]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d104      	bne.n	8001b84 <HAL_UART_RxCpltCallback+0x40>

	 HAL_UART_Receive_IT(&huart4, &Received2, 8); // Ponowne wczenie nasuchiwania
 8001b7a:	2208      	movs	r2, #8
 8001b7c:	4906      	ldr	r1, [pc, #24]	; (8001b98 <HAL_UART_RxCpltCallback+0x54>)
 8001b7e:	4807      	ldr	r0, [pc, #28]	; (8001b9c <HAL_UART_RxCpltCallback+0x58>)
 8001b80:	f7ff fc9e 	bl	80014c0 <HAL_UART_Receive_IT>
 }


}
 8001b84:	bd70      	pop	{r4, r5, r6, pc}
 8001b86:	46c0      	nop			; (mov r8, r8)
 8001b88:	40013800 	.word	0x40013800
 8001b8c:	20000020 	.word	0x20000020
 8001b90:	20000074 	.word	0x20000074
 8001b94:	40004c00 	.word	0x40004c00
 8001b98:	20000021 	.word	0x20000021
 8001b9c:	200000ec 	.word	0x200000ec

08001ba0 <lcd_send_cmd>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void lcd_send_cmd (char cmd)
   {
 8001ba0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
        char data_u, data_l;
	uint8_t data_t[4];
	data_u = cmd&0xf0;    // select only upper nibble
 8001ba2:	230f      	movs	r3, #15
 8001ba4:	0001      	movs	r1, r0
 8001ba6:	4399      	bics	r1, r3
	data_l = (cmd<<4)&0xf0;    // select only lower nibble
	data_t[0] = data_u|0x04;  //en=1, rs=0
 8001ba8:	3b0b      	subs	r3, #11
 8001baa:	001c      	movs	r4, r3
 8001bac:	aa03      	add	r2, sp, #12
	data_t[1] = data_u;  //en=0, rs=0
 8001bae:	7051      	strb	r1, [r2, #1]
	data_t[0] = data_u|0x04;  //en=1, rs=0
 8001bb0:	430c      	orrs	r4, r1
	data_t[2] = data_l|0x04;  //en=1, rs=0
 8001bb2:	0019      	movs	r1, r3
	data_l = (cmd<<4)&0xf0;    // select only lower nibble
 8001bb4:	0100      	lsls	r0, r0, #4
 8001bb6:	b2c0      	uxtb	r0, r0
	data_t[2] = data_l|0x04;  //en=1, rs=0
 8001bb8:	4301      	orrs	r1, r0
 8001bba:	7091      	strb	r1, [r2, #2]
	data_t[3] = data_l;  //en=0, rs=0
	HAL_I2C_Master_Transmit (&hi2c1, 0x4E, (uint8_t *) data_t, 4, 100);
 8001bbc:	2164      	movs	r1, #100	; 0x64
	data_t[3] = data_l;  //en=0, rs=0
 8001bbe:	70d0      	strb	r0, [r2, #3]
	data_t[0] = data_u|0x04;  //en=1, rs=0
 8001bc0:	7014      	strb	r4, [r2, #0]
	HAL_I2C_Master_Transmit (&hi2c1, 0x4E, (uint8_t *) data_t, 4, 100);
 8001bc2:	4803      	ldr	r0, [pc, #12]	; (8001bd0 <lcd_send_cmd+0x30>)
 8001bc4:	9100      	str	r1, [sp, #0]
 8001bc6:	3916      	subs	r1, #22
 8001bc8:	f7fe fde0 	bl	800078c <HAL_I2C_Master_Transmit>
   }
 8001bcc:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8001bce:	46c0      	nop			; (mov r8, r8)
 8001bd0:	20000028 	.word	0x20000028

08001bd4 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001bd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = data&0xf0;    // upper data nibble
 8001bd6:	230f      	movs	r3, #15
 8001bd8:	0004      	movs	r4, r0
 8001bda:	439c      	bics	r4, r3
	data_l = (data<<4)&0xf0;    // lower data nibble
	data_t[0] = data_u|0x05;  //en=1, rs=0
 8001bdc:	3b0a      	subs	r3, #10
 8001bde:	0019      	movs	r1, r3
	data_l = (data<<4)&0xf0;    // lower data nibble
 8001be0:	0100      	lsls	r0, r0, #4
 8001be2:	b2c0      	uxtb	r0, r0
	data_t[0] = data_u|0x05;  //en=1, rs=0
 8001be4:	aa03      	add	r2, sp, #12
 8001be6:	4321      	orrs	r1, r4
	data_t[1] = data_u|0x01;  //en=0, rs=0
	data_t[2] = data_l|0x05;  //en=1, rs=0
 8001be8:	4303      	orrs	r3, r0
	data_t[0] = data_u|0x05;  //en=1, rs=0
 8001bea:	7011      	strb	r1, [r2, #0]
	data_t[2] = data_l|0x05;  //en=1, rs=0
 8001bec:	7093      	strb	r3, [r2, #2]
	data_t[1] = data_u|0x01;  //en=0, rs=0
 8001bee:	2101      	movs	r1, #1
	data_t[3] = data_l|0x09;  //en=0, rs=0 //bylo 01
 8001bf0:	2309      	movs	r3, #9
	data_t[1] = data_u|0x01;  //en=0, rs=0
 8001bf2:	4321      	orrs	r1, r4
	data_t[3] = data_l|0x09;  //en=0, rs=0 //bylo 01
 8001bf4:	4318      	orrs	r0, r3
	HAL_I2C_Master_Transmit (&hi2c1, 0x4E,(uint8_t *) data_t, 4, 100);
 8001bf6:	335b      	adds	r3, #91	; 0x5b
	data_t[1] = data_u|0x01;  //en=0, rs=0
 8001bf8:	7051      	strb	r1, [r2, #1]
	data_t[3] = data_l|0x09;  //en=0, rs=0 //bylo 01
 8001bfa:	70d0      	strb	r0, [r2, #3]
	HAL_I2C_Master_Transmit (&hi2c1, 0x4E,(uint8_t *) data_t, 4, 100);
 8001bfc:	214e      	movs	r1, #78	; 0x4e
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	4802      	ldr	r0, [pc, #8]	; (8001c0c <lcd_send_data+0x38>)
 8001c02:	3b60      	subs	r3, #96	; 0x60
 8001c04:	f7fe fdc2 	bl	800078c <HAL_I2C_Master_Transmit>
}
 8001c08:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8001c0a:	46c0      	nop			; (mov r8, r8)
 8001c0c:	20000028 	.word	0x20000028

08001c10 <lcd_init>:

void lcd_init (void)
{
 8001c10:	b510      	push	{r4, lr}

	lcd_send_cmd (0x02);
 8001c12:	2002      	movs	r0, #2
 8001c14:	f7ff ffc4 	bl	8001ba0 <lcd_send_cmd>
	lcd_send_cmd (0x28);
 8001c18:	2028      	movs	r0, #40	; 0x28
 8001c1a:	f7ff ffc1 	bl	8001ba0 <lcd_send_cmd>
	lcd_send_cmd (0x0C);
 8001c1e:	200c      	movs	r0, #12
 8001c20:	f7ff ffbe 	bl	8001ba0 <lcd_send_cmd>
	lcd_send_cmd (0x80);
 8001c24:	2080      	movs	r0, #128	; 0x80
 8001c26:	f7ff ffbb 	bl	8001ba0 <lcd_send_cmd>
}
 8001c2a:	bd10      	pop	{r4, pc}

08001c2c <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001c2c:	b510      	push	{r4, lr}
 8001c2e:	0004      	movs	r4, r0
	while (*str) lcd_send_data (*str++);
 8001c30:	7820      	ldrb	r0, [r4, #0]
 8001c32:	2800      	cmp	r0, #0
 8001c34:	d100      	bne.n	8001c38 <lcd_send_string+0xc>
}
 8001c36:	bd10      	pop	{r4, pc}
	while (*str) lcd_send_data (*str++);
 8001c38:	3401      	adds	r4, #1
 8001c3a:	f7ff ffcb 	bl	8001bd4 <lcd_send_data>
 8001c3e:	e7f7      	b.n	8001c30 <lcd_send_string+0x4>

08001c40 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001c40:	b510      	push	{r4, lr}
	  itoa(Received1, buffer, 10);    // make the string
 8001c42:	4b0b      	ldr	r3, [pc, #44]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001c44:	4c0b      	ldr	r4, [pc, #44]	; (8001c74 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001c46:	7818      	ldrb	r0, [r3, #0]
 8001c48:	220a      	movs	r2, #10
 8001c4a:	0021      	movs	r1, r4
 8001c4c:	f000 fac8 	bl	80021e0 <itoa>
	  lcd_send_cmd(0x01);
 8001c50:	2001      	movs	r0, #1
 8001c52:	f7ff ffa5 	bl	8001ba0 <lcd_send_cmd>
	  lcd_send_cmd(0x80);
 8001c56:	2080      	movs	r0, #128	; 0x80
 8001c58:	f7ff ffa2 	bl	8001ba0 <lcd_send_cmd>
	  lcd_send_cmd(0x14);
 8001c5c:	2014      	movs	r0, #20
 8001c5e:	f7ff ff9f 	bl	8001ba0 <lcd_send_cmd>
	  lcd_send_cmd(0x14);
 8001c62:	2014      	movs	r0, #20
 8001c64:	f7ff ff9c 	bl	8001ba0 <lcd_send_cmd>
	  lcd_send_string (buffer);
 8001c68:	0020      	movs	r0, r4
 8001c6a:	f7ff ffdf 	bl	8001c2c <lcd_send_string>
}
 8001c6e:	bd10      	pop	{r4, pc}
 8001c70:	20000020 	.word	0x20000020
 8001c74:	200000e4 	.word	0x200000e4

08001c78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c78:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c7a:	2410      	movs	r4, #16
{
 8001c7c:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c7e:	2234      	movs	r2, #52	; 0x34
 8001c80:	2100      	movs	r1, #0
 8001c82:	a80b      	add	r0, sp, #44	; 0x2c
 8001c84:	f000 fab9 	bl	80021fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c88:	0022      	movs	r2, r4
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4668      	mov	r0, sp
 8001c8e:	f000 fab4 	bl	80021fa <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c92:	221c      	movs	r2, #28
 8001c94:	2100      	movs	r1, #0
 8001c96:	a804      	add	r0, sp, #16
 8001c98:	f000 faaf 	bl	80021fa <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ca0:	2380      	movs	r3, #128	; 0x80
 8001ca2:	025b      	lsls	r3, r3, #9
 8001ca4:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001ca6:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ca8:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001caa:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001cac:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cae:	3c0e      	subs	r4, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cb0:	a80b      	add	r0, sp, #44	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cb2:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001cb4:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cb6:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cb8:	950e      	str	r5, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cba:	f7fe fedf 	bl	8000a7c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cbe:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cc0:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cc2:	2400      	movs	r4, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001cc4:	0029      	movs	r1, r5
 8001cc6:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cc8:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cca:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ccc:	9403      	str	r4, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001cce:	f7ff f943 	bl	8000f58 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001cd2:	2321      	movs	r3, #33	; 0x21
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cd4:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8001cd6:	9304      	str	r3, [sp, #16]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001cd8:	9406      	str	r4, [sp, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001cda:	9408      	str	r4, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cdc:	f7ff fa00 	bl	80010e0 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001ce0:	b019      	add	sp, #100	; 0x64
 8001ce2:	bd30      	pop	{r4, r5, pc}

08001ce4 <main>:
{
 8001ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ce6:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8001ce8:	f7fe fac0 	bl	800026c <HAL_Init>
  SystemClock_Config();
 8001cec:	f7ff ffc4 	bl	8001c78 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf0:	2214      	movs	r2, #20
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	a805      	add	r0, sp, #20
 8001cf6:	f000 fa80 	bl	80021fa <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cfa:	2080      	movs	r0, #128	; 0x80
 8001cfc:	4b65      	ldr	r3, [pc, #404]	; (8001e94 <main+0x1b0>)
 8001cfe:	0300      	lsls	r0, r0, #12
 8001d00:	6959      	ldr	r1, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d04:	4301      	orrs	r1, r0
 8001d06:	6159      	str	r1, [r3, #20]
 8001d08:	695a      	ldr	r2, [r3, #20]
  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001d0a:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0c:	4002      	ands	r2, r0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d0e:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d10:	9201      	str	r2, [sp, #4]
 8001d12:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d14:	6959      	ldr	r1, [r3, #20]
 8001d16:	03c0      	lsls	r0, r0, #15
 8001d18:	4301      	orrs	r1, r0
 8001d1a:	6159      	str	r1, [r3, #20]
 8001d1c:	695a      	ldr	r2, [r3, #20]
 8001d1e:	4002      	ands	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d20:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d22:	9202      	str	r2, [sp, #8]
 8001d24:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d26:	6959      	ldr	r1, [r3, #20]
 8001d28:	0280      	lsls	r0, r0, #10
 8001d2a:	4301      	orrs	r1, r0
 8001d2c:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2e:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d30:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d32:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d34:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001d36:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d38:	9203      	str	r2, [sp, #12]
 8001d3a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d3c:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001d3e:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d40:	430a      	orrs	r2, r1
 8001d42:	615a      	str	r2, [r3, #20]
 8001d44:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001d46:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d48:	400b      	ands	r3, r1
 8001d4a:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001d4c:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d4e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001d50:	f7fe fbde 	bl	8000510 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001d54:	2200      	movs	r2, #0
 8001d56:	2130      	movs	r1, #48	; 0x30
 8001d58:	484f      	ldr	r0, [pc, #316]	; (8001e98 <main+0x1b4>)
 8001d5a:	f7fe fbd9 	bl	8000510 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8001d5e:	2380      	movs	r3, #128	; 0x80
 8001d60:	019b      	lsls	r3, r3, #6
 8001d62:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d64:	4b4d      	ldr	r3, [pc, #308]	; (8001e9c <main+0x1b8>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d66:	a905      	add	r1, sp, #20
 8001d68:	484d      	ldr	r0, [pc, #308]	; (8001ea0 <main+0x1bc>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d6a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d6e:	f7fe fb13 	bl	8000398 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d72:	230c      	movs	r3, #12
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d74:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d76:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d78:	3b0a      	subs	r3, #10
 8001d7a:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d7c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d7e:	3301      	adds	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d80:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d82:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001d84:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d88:	f7fe fb06 	bl	8000398 <HAL_GPIO_Init>
  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8c:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d8e:	2320      	movs	r3, #32
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d90:	a905      	add	r1, sp, #20
 8001d92:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d94:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d96:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9c:	f7fe fafc 	bl	8000398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001da0:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da2:	a905      	add	r1, sp, #20
 8001da4:	483c      	ldr	r0, [pc, #240]	; (8001e98 <main+0x1b4>)
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001da6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da8:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dac:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dae:	f7fe faf3 	bl	8000398 <HAL_GPIO_Init>
  hi2c1.Instance = I2C1;
 8001db2:	4d3c      	ldr	r5, [pc, #240]	; (8001ea4 <main+0x1c0>)
 8001db4:	4b3c      	ldr	r3, [pc, #240]	; (8001ea8 <main+0x1c4>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001db6:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 8001db8:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001dba:	4b3c      	ldr	r3, [pc, #240]	; (8001eac <main+0x1c8>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dbc:	60ee      	str	r6, [r5, #12]
  hi2c1.Init.Timing = 0x2000090E;
 8001dbe:	606b      	str	r3, [r5, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001dc0:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dc2:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001dc4:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001dc6:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dc8:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dca:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001dcc:	f7fe fc88 	bl	80006e0 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001dd0:	0021      	movs	r1, r4
 8001dd2:	0028      	movs	r0, r5
 8001dd4:	f7fe fe08 	bl	80009e8 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001dd8:	0021      	movs	r1, r4
 8001dda:	0028      	movs	r0, r5
 8001ddc:	f7fe fe2a 	bl	8000a34 <HAL_I2CEx_ConfigDigitalFilter>
  huart1.Instance = USART1;
 8001de0:	4f33      	ldr	r7, [pc, #204]	; (8001eb0 <main+0x1cc>)
 8001de2:	4b34      	ldr	r3, [pc, #208]	; (8001eb4 <main+0x1d0>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001de4:	0038      	movs	r0, r7
  huart1.Instance = USART1;
 8001de6:	603b      	str	r3, [r7, #0]
  huart1.Init.BaudRate = 115200;
 8001de8:	23e1      	movs	r3, #225	; 0xe1
 8001dea:	025b      	lsls	r3, r3, #9
 8001dec:	607b      	str	r3, [r7, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dee:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001df0:	60bc      	str	r4, [r7, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001df2:	617b      	str	r3, [r7, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001df4:	60fc      	str	r4, [r7, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001df6:	613c      	str	r4, [r7, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001df8:	61bc      	str	r4, [r7, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dfa:	61fc      	str	r4, [r7, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dfc:	623c      	str	r4, [r7, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dfe:	627c      	str	r4, [r7, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e00:	f7ff fd4e 	bl	80018a0 <HAL_UART_Init>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e04:	0021      	movs	r1, r4
 8001e06:	2208      	movs	r2, #8
 8001e08:	a805      	add	r0, sp, #20
 8001e0a:	f000 f9f6 	bl	80021fa <memset>
  htim7.Instance = TIM7;
 8001e0e:	4a2a      	ldr	r2, [pc, #168]	; (8001eb8 <main+0x1d4>)
 8001e10:	4b2a      	ldr	r3, [pc, #168]	; (8001ebc <main+0x1d8>)
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e12:	0010      	movs	r0, r2
  htim7.Instance = TIM7;
 8001e14:	6013      	str	r3, [r2, #0]
  htim7.Init.Prescaler = 9999;
 8001e16:	4b2a      	ldr	r3, [pc, #168]	; (8001ec0 <main+0x1dc>)
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e18:	6094      	str	r4, [r2, #8]
  htim7.Init.Prescaler = 9999;
 8001e1a:	6053      	str	r3, [r2, #4]
  htim7.Init.Period = 9999;
 8001e1c:	60d3      	str	r3, [r2, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e1e:	6194      	str	r4, [r2, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e20:	f7ff fb00 	bl	8001424 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e24:	a905      	add	r1, sp, #20
 8001e26:	4824      	ldr	r0, [pc, #144]	; (8001eb8 <main+0x1d4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e28:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e2a:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e2c:	f7ff fb15 	bl	800145a <HAL_TIMEx_MasterConfigSynchronization>
  huart4.Instance = USART4;
 8001e30:	4e24      	ldr	r6, [pc, #144]	; (8001ec4 <main+0x1e0>)
 8001e32:	4b25      	ldr	r3, [pc, #148]	; (8001ec8 <main+0x1e4>)
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001e34:	0030      	movs	r0, r6
  huart4.Instance = USART4;
 8001e36:	6033      	str	r3, [r6, #0]
  huart4.Init.BaudRate = 115200;
 8001e38:	23e1      	movs	r3, #225	; 0xe1
 8001e3a:	025b      	lsls	r3, r3, #9
 8001e3c:	6073      	str	r3, [r6, #4]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001e3e:	230c      	movs	r3, #12
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001e40:	60b4      	str	r4, [r6, #8]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001e42:	6173      	str	r3, [r6, #20]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001e44:	60f4      	str	r4, [r6, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001e46:	6134      	str	r4, [r6, #16]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e48:	61b4      	str	r4, [r6, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e4a:	61f4      	str	r4, [r6, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e4c:	6234      	str	r4, [r6, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e4e:	6274      	str	r4, [r6, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001e50:	f7ff fd26 	bl	80018a0 <HAL_UART_Init>
  lcd_init ();
 8001e54:	f7ff fedc 	bl	8001c10 <lcd_init>
  HAL_TIM_Base_Start_IT(&htim7);
 8001e58:	4817      	ldr	r0, [pc, #92]	; (8001eb8 <main+0x1d4>)
 8001e5a:	f7ff f9e1 	bl	8001220 <HAL_TIM_Base_Start_IT>
 HAL_UART_Receive_IT(&huart1, &Received1, 8); // Wczenie nasuchiwania
 8001e5e:	2208      	movs	r2, #8
 8001e60:	491a      	ldr	r1, [pc, #104]	; (8001ecc <main+0x1e8>)
 8001e62:	0038      	movs	r0, r7
 8001e64:	f7ff fb2c 	bl	80014c0 <HAL_UART_Receive_IT>
 HAL_UART_Receive_IT(&huart4, &Received2, 8); // Wczenie nasuchiwania
 8001e68:	2208      	movs	r2, #8
 8001e6a:	4919      	ldr	r1, [pc, #100]	; (8001ed0 <main+0x1ec>)
 8001e6c:	0030      	movs	r0, r6
 8001e6e:	f7ff fb27 	bl	80014c0 <HAL_UART_Receive_IT>
  if(HAL_I2C_IsDeviceReady(&hi2c1,0x4E,2,10) == HAL_OK) // DIODA LD2 Swieci sie przy dobrze skonfigurowanym I2C
 8001e72:	230a      	movs	r3, #10
 8001e74:	2202      	movs	r2, #2
 8001e76:	214e      	movs	r1, #78	; 0x4e
 8001e78:	0028      	movs	r0, r5
 8001e7a:	f7fe fd1f 	bl	80008bc <HAL_I2C_IsDeviceReady>
 8001e7e:	42a0      	cmp	r0, r4
 8001e80:	d107      	bne.n	8001e92 <main+0x1ae>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8001e82:	2110      	movs	r1, #16
 8001e84:	4804      	ldr	r0, [pc, #16]	; (8001e98 <main+0x1b4>)
 8001e86:	f7fe fb49 	bl	800051c <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001e8a:	2120      	movs	r1, #32
 8001e8c:	4802      	ldr	r0, [pc, #8]	; (8001e98 <main+0x1b4>)
 8001e8e:	f7fe fb45 	bl	800051c <HAL_GPIO_TogglePin>
 8001e92:	e7fe      	b.n	8001e92 <main+0x1ae>
 8001e94:	40021000 	.word	0x40021000
 8001e98:	48000400 	.word	0x48000400
 8001e9c:	10210000 	.word	0x10210000
 8001ea0:	48000800 	.word	0x48000800
 8001ea4:	20000028 	.word	0x20000028
 8001ea8:	40005400 	.word	0x40005400
 8001eac:	2000090e 	.word	0x2000090e
 8001eb0:	20000074 	.word	0x20000074
 8001eb4:	40013800 	.word	0x40013800
 8001eb8:	2000015c 	.word	0x2000015c
 8001ebc:	40001400 	.word	0x40001400
 8001ec0:	0000270f 	.word	0x0000270f
 8001ec4:	200000ec 	.word	0x200000ec
 8001ec8:	40004c00 	.word	0x40004c00
 8001ecc:	20000020 	.word	0x20000020
 8001ed0:	20000021 	.word	0x20000021

08001ed4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed4:	2001      	movs	r0, #1
 8001ed6:	4b0a      	ldr	r3, [pc, #40]	; (8001f00 <HAL_MspInit+0x2c>)
{
 8001ed8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eda:	6999      	ldr	r1, [r3, #24]
 8001edc:	4301      	orrs	r1, r0
 8001ede:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee4:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee6:	4002      	ands	r2, r0
 8001ee8:	9200      	str	r2, [sp, #0]
 8001eea:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eec:	69da      	ldr	r2, [r3, #28]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	61da      	str	r2, [r3, #28]
 8001ef2:	69db      	ldr	r3, [r3, #28]
 8001ef4:	400b      	ands	r3, r1
 8001ef6:	9301      	str	r3, [sp, #4]
 8001ef8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001efa:	b002      	add	sp, #8
 8001efc:	4770      	bx	lr
 8001efe:	46c0      	nop			; (mov r8, r8)
 8001f00:	40021000 	.word	0x40021000

08001f04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f04:	b510      	push	{r4, lr}
 8001f06:	0004      	movs	r4, r0
 8001f08:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0a:	2214      	movs	r2, #20
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	a803      	add	r0, sp, #12
 8001f10:	f000 f973 	bl	80021fa <memset>
  if(hi2c->Instance==I2C1)
 8001f14:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <HAL_I2C_MspInit+0x60>)
 8001f16:	6822      	ldr	r2, [r4, #0]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d120      	bne.n	8001f5e <HAL_I2C_MspInit+0x5a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1c:	2180      	movs	r1, #128	; 0x80
 8001f1e:	4c12      	ldr	r4, [pc, #72]	; (8001f68 <HAL_I2C_MspInit+0x64>)
 8001f20:	02c9      	lsls	r1, r1, #11
 8001f22:	6962      	ldr	r2, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f24:	4811      	ldr	r0, [pc, #68]	; (8001f6c <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f26:	430a      	orrs	r2, r1
 8001f28:	6162      	str	r2, [r4, #20]
 8001f2a:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f2c:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f2e:	400b      	ands	r3, r1
 8001f30:	9301      	str	r3, [sp, #4]
 8001f32:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f34:	23c0      	movs	r3, #192	; 0xc0
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f3a:	2312      	movs	r3, #18
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f3e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f40:	3b11      	subs	r3, #17
 8001f42:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f44:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001f46:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f48:	f7fe fa26 	bl	8000398 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f4c:	2180      	movs	r1, #128	; 0x80
 8001f4e:	69e2      	ldr	r2, [r4, #28]
 8001f50:	0389      	lsls	r1, r1, #14
 8001f52:	430a      	orrs	r2, r1
 8001f54:	61e2      	str	r2, [r4, #28]
 8001f56:	69e3      	ldr	r3, [r4, #28]
 8001f58:	400b      	ands	r3, r1
 8001f5a:	9302      	str	r3, [sp, #8]
 8001f5c:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f5e:	b008      	add	sp, #32
 8001f60:	bd10      	pop	{r4, pc}
 8001f62:	46c0      	nop			; (mov r8, r8)
 8001f64:	40005400 	.word	0x40005400
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	48000400 	.word	0x48000400

08001f70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f70:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM7)
 8001f72:	4b0b      	ldr	r3, [pc, #44]	; (8001fa0 <HAL_TIM_Base_MspInit+0x30>)
 8001f74:	6802      	ldr	r2, [r0, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d110      	bne.n	8001f9c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001f7a:	2020      	movs	r0, #32
 8001f7c:	4a09      	ldr	r2, [pc, #36]	; (8001fa4 <HAL_TIM_Base_MspInit+0x34>)
 8001f7e:	69d1      	ldr	r1, [r2, #28]
 8001f80:	4301      	orrs	r1, r0
 8001f82:	61d1      	str	r1, [r2, #28]
 8001f84:	69d3      	ldr	r3, [r2, #28]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001f86:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001f88:	4003      	ands	r3, r0
 8001f8a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001f8c:	380e      	subs	r0, #14
 8001f8e:	0011      	movs	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001f90:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001f92:	f7fe f989 	bl	80002a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001f96:	2012      	movs	r0, #18
 8001f98:	f7fe f9b6 	bl	8000308 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001f9c:	bd07      	pop	{r0, r1, r2, pc}
 8001f9e:	46c0      	nop			; (mov r8, r8)
 8001fa0:	40001400 	.word	0x40001400
 8001fa4:	40021000 	.word	0x40021000

08001fa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fa8:	b510      	push	{r4, lr}
 8001faa:	0004      	movs	r4, r0
 8001fac:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fae:	2214      	movs	r2, #20
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	a805      	add	r0, sp, #20
 8001fb4:	f000 f921 	bl	80021fa <memset>
  if(huart->Instance==USART1)
 8001fb8:	6823      	ldr	r3, [r4, #0]
 8001fba:	4a2b      	ldr	r2, [pc, #172]	; (8002068 <HAL_UART_MspInit+0xc0>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d12a      	bne.n	8002016 <HAL_UART_MspInit+0x6e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fc0:	2080      	movs	r0, #128	; 0x80
 8001fc2:	4b2a      	ldr	r3, [pc, #168]	; (800206c <HAL_UART_MspInit+0xc4>)
 8001fc4:	01c0      	lsls	r0, r0, #7
 8001fc6:	6999      	ldr	r1, [r3, #24]
 8001fc8:	4301      	orrs	r1, r0
 8001fca:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fcc:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fce:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd0:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fd2:	4002      	ands	r2, r0
 8001fd4:	9201      	str	r2, [sp, #4]
 8001fd6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd8:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fda:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fdc:	430a      	orrs	r2, r1
 8001fde:	615a      	str	r2, [r3, #20]
 8001fe0:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe2:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe4:	400b      	ands	r3, r1
 8001fe6:	9302      	str	r3, [sp, #8]
 8001fe8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001fea:	23c0      	movs	r3, #192	; 0xc0
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001ffa:	3b02      	subs	r3, #2
 8001ffc:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffe:	f7fe f9cb 	bl	8000398 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002002:	2200      	movs	r2, #0
 8002004:	201b      	movs	r0, #27
 8002006:	0011      	movs	r1, r2
 8002008:	f7fe f94e 	bl	80002a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800200c:	201b      	movs	r0, #27
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART4 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 800200e:	f7fe f97b 	bl	8000308 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 8002012:	b00a      	add	sp, #40	; 0x28
 8002014:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART4)
 8002016:	4a16      	ldr	r2, [pc, #88]	; (8002070 <HAL_UART_MspInit+0xc8>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d1fa      	bne.n	8002012 <HAL_UART_MspInit+0x6a>
    __HAL_RCC_USART4_CLK_ENABLE();
 800201c:	2080      	movs	r0, #128	; 0x80
 800201e:	4b13      	ldr	r3, [pc, #76]	; (800206c <HAL_UART_MspInit+0xc4>)
 8002020:	0300      	lsls	r0, r0, #12
 8002022:	69d9      	ldr	r1, [r3, #28]
 8002024:	4301      	orrs	r1, r0
 8002026:	61d9      	str	r1, [r3, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002028:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART4_CLK_ENABLE();
 800202a:	69da      	ldr	r2, [r3, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202c:	0289      	lsls	r1, r1, #10
    __HAL_RCC_USART4_CLK_ENABLE();
 800202e:	4002      	ands	r2, r0
 8002030:	9203      	str	r2, [sp, #12]
 8002032:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002034:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002036:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002038:	430a      	orrs	r2, r1
 800203a:	615a      	str	r2, [r3, #20]
 800203c:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203e:	2202      	movs	r2, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002040:	400b      	ands	r3, r1
 8002042:	9304      	str	r3, [sp, #16]
 8002044:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002046:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002048:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800204a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800204c:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800204e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8002050:	3301      	adds	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002052:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8002054:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002056:	f7fe f99f 	bl	8000398 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	201d      	movs	r0, #29
 800205e:	0011      	movs	r1, r2
 8002060:	f7fe f922 	bl	80002a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8002064:	201d      	movs	r0, #29
 8002066:	e7d2      	b.n	800200e <HAL_UART_MspInit+0x66>
 8002068:	40013800 	.word	0x40013800
 800206c:	40021000 	.word	0x40021000
 8002070:	40004c00 	.word	0x40004c00

08002074 <NMI_Handler>:
 8002074:	4770      	bx	lr

08002076 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002076:	e7fe      	b.n	8002076 <HardFault_Handler>

08002078 <SVC_Handler>:
 8002078:	4770      	bx	lr

0800207a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800207a:	4770      	bx	lr

0800207c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800207c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800207e:	f7fe f905 	bl	800028c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002082:	bd10      	pop	{r4, pc}

08002084 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002084:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002086:	4802      	ldr	r0, [pc, #8]	; (8002090 <TIM7_IRQHandler+0xc>)
 8002088:	f7ff f8d8 	bl	800123c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800208c:	bd10      	pop	{r4, pc}
 800208e:	46c0      	nop			; (mov r8, r8)
 8002090:	2000015c 	.word	0x2000015c

08002094 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002094:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002096:	4802      	ldr	r0, [pc, #8]	; (80020a0 <USART1_IRQHandler+0xc>)
 8002098:	f7ff fcb6 	bl	8001a08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800209c:	bd10      	pop	{r4, pc}
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	20000074 	.word	0x20000074

080020a4 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 global interrupts.
  */
void USART3_4_IRQHandler(void)
{
 80020a4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80020a6:	4802      	ldr	r0, [pc, #8]	; (80020b0 <USART3_4_IRQHandler+0xc>)
 80020a8:	f7ff fcae 	bl	8001a08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 80020ac:	bd10      	pop	{r4, pc}
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	200000ec 	.word	0x200000ec

080020b4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80020b4:	2101      	movs	r1, #1
 80020b6:	4b11      	ldr	r3, [pc, #68]	; (80020fc <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80020b8:	4811      	ldr	r0, [pc, #68]	; (8002100 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	430a      	orrs	r2, r1
 80020be:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	4002      	ands	r2, r0
 80020c4:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	480e      	ldr	r0, [pc, #56]	; (8002104 <SystemInit+0x50>)
 80020ca:	4002      	ands	r2, r0
 80020cc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	480d      	ldr	r0, [pc, #52]	; (8002108 <SystemInit+0x54>)
 80020d2:	4002      	ands	r2, r0
 80020d4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	480c      	ldr	r0, [pc, #48]	; (800210c <SystemInit+0x58>)
 80020da:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80020dc:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80020de:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80020e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020e2:	4382      	bics	r2, r0
 80020e4:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 80020e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020e8:	4809      	ldr	r0, [pc, #36]	; (8002110 <SystemInit+0x5c>)
 80020ea:	4002      	ands	r2, r0
 80020ec:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80020ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020f0:	438a      	bics	r2, r1
 80020f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80020f4:	2200      	movs	r2, #0
 80020f6:	609a      	str	r2, [r3, #8]

}
 80020f8:	4770      	bx	lr
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	40021000 	.word	0x40021000
 8002100:	08ffb80c 	.word	0x08ffb80c
 8002104:	fef6ffff 	.word	0xfef6ffff
 8002108:	fffbffff 	.word	0xfffbffff
 800210c:	ffc0ffff 	.word	0xffc0ffff
 8002110:	fffcfe2c 	.word	0xfffcfe2c

08002114 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002114:	480d      	ldr	r0, [pc, #52]	; (800214c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002116:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002118:	480d      	ldr	r0, [pc, #52]	; (8002150 <LoopForever+0x6>)
  ldr r1, =_edata
 800211a:	490e      	ldr	r1, [pc, #56]	; (8002154 <LoopForever+0xa>)
  ldr r2, =_sidata
 800211c:	4a0e      	ldr	r2, [pc, #56]	; (8002158 <LoopForever+0xe>)
  movs r3, #0
 800211e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002120:	e002      	b.n	8002128 <LoopCopyDataInit>

08002122 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002122:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002124:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002126:	3304      	adds	r3, #4

08002128 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002128:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800212a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800212c:	d3f9      	bcc.n	8002122 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800212e:	4a0b      	ldr	r2, [pc, #44]	; (800215c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002130:	4c0b      	ldr	r4, [pc, #44]	; (8002160 <LoopForever+0x16>)
  movs r3, #0
 8002132:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002134:	e001      	b.n	800213a <LoopFillZerobss>

08002136 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002136:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002138:	3204      	adds	r2, #4

0800213a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800213a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800213c:	d3fb      	bcc.n	8002136 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800213e:	f7ff ffb9 	bl	80020b4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002142:	f000 f811 	bl	8002168 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002146:	f7ff fdcd 	bl	8001ce4 <main>

0800214a <LoopForever>:

LoopForever:
    b LoopForever
 800214a:	e7fe      	b.n	800214a <LoopForever>
  ldr   r0, =_estack
 800214c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002150:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002154:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8002158:	08002304 	.word	0x08002304
  ldr r2, =_sbss
 800215c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8002160:	2000019c 	.word	0x2000019c

08002164 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002164:	e7fe      	b.n	8002164 <ADC1_COMP_IRQHandler>
	...

08002168 <__libc_init_array>:
 8002168:	b570      	push	{r4, r5, r6, lr}
 800216a:	2600      	movs	r6, #0
 800216c:	4d0c      	ldr	r5, [pc, #48]	; (80021a0 <__libc_init_array+0x38>)
 800216e:	4c0d      	ldr	r4, [pc, #52]	; (80021a4 <__libc_init_array+0x3c>)
 8002170:	1b64      	subs	r4, r4, r5
 8002172:	10a4      	asrs	r4, r4, #2
 8002174:	42a6      	cmp	r6, r4
 8002176:	d109      	bne.n	800218c <__libc_init_array+0x24>
 8002178:	2600      	movs	r6, #0
 800217a:	f000 f881 	bl	8002280 <_init>
 800217e:	4d0a      	ldr	r5, [pc, #40]	; (80021a8 <__libc_init_array+0x40>)
 8002180:	4c0a      	ldr	r4, [pc, #40]	; (80021ac <__libc_init_array+0x44>)
 8002182:	1b64      	subs	r4, r4, r5
 8002184:	10a4      	asrs	r4, r4, #2
 8002186:	42a6      	cmp	r6, r4
 8002188:	d105      	bne.n	8002196 <__libc_init_array+0x2e>
 800218a:	bd70      	pop	{r4, r5, r6, pc}
 800218c:	00b3      	lsls	r3, r6, #2
 800218e:	58eb      	ldr	r3, [r5, r3]
 8002190:	4798      	blx	r3
 8002192:	3601      	adds	r6, #1
 8002194:	e7ee      	b.n	8002174 <__libc_init_array+0xc>
 8002196:	00b3      	lsls	r3, r6, #2
 8002198:	58eb      	ldr	r3, [r5, r3]
 800219a:	4798      	blx	r3
 800219c:	3601      	adds	r6, #1
 800219e:	e7f2      	b.n	8002186 <__libc_init_array+0x1e>
 80021a0:	080022fc 	.word	0x080022fc
 80021a4:	080022fc 	.word	0x080022fc
 80021a8:	080022fc 	.word	0x080022fc
 80021ac:	08002300 	.word	0x08002300

080021b0 <__itoa>:
 80021b0:	1e93      	subs	r3, r2, #2
 80021b2:	b510      	push	{r4, lr}
 80021b4:	000c      	movs	r4, r1
 80021b6:	2b22      	cmp	r3, #34	; 0x22
 80021b8:	d904      	bls.n	80021c4 <__itoa+0x14>
 80021ba:	2300      	movs	r3, #0
 80021bc:	001c      	movs	r4, r3
 80021be:	700b      	strb	r3, [r1, #0]
 80021c0:	0020      	movs	r0, r4
 80021c2:	bd10      	pop	{r4, pc}
 80021c4:	2a0a      	cmp	r2, #10
 80021c6:	d109      	bne.n	80021dc <__itoa+0x2c>
 80021c8:	2800      	cmp	r0, #0
 80021ca:	da07      	bge.n	80021dc <__itoa+0x2c>
 80021cc:	232d      	movs	r3, #45	; 0x2d
 80021ce:	700b      	strb	r3, [r1, #0]
 80021d0:	2101      	movs	r1, #1
 80021d2:	4240      	negs	r0, r0
 80021d4:	1861      	adds	r1, r4, r1
 80021d6:	f000 f819 	bl	800220c <__utoa>
 80021da:	e7f1      	b.n	80021c0 <__itoa+0x10>
 80021dc:	2100      	movs	r1, #0
 80021de:	e7f9      	b.n	80021d4 <__itoa+0x24>

080021e0 <itoa>:
 80021e0:	b510      	push	{r4, lr}
 80021e2:	f7ff ffe5 	bl	80021b0 <__itoa>
 80021e6:	bd10      	pop	{r4, pc}

080021e8 <memcpy>:
 80021e8:	2300      	movs	r3, #0
 80021ea:	b510      	push	{r4, lr}
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d100      	bne.n	80021f2 <memcpy+0xa>
 80021f0:	bd10      	pop	{r4, pc}
 80021f2:	5ccc      	ldrb	r4, [r1, r3]
 80021f4:	54c4      	strb	r4, [r0, r3]
 80021f6:	3301      	adds	r3, #1
 80021f8:	e7f8      	b.n	80021ec <memcpy+0x4>

080021fa <memset>:
 80021fa:	0003      	movs	r3, r0
 80021fc:	1882      	adds	r2, r0, r2
 80021fe:	4293      	cmp	r3, r2
 8002200:	d100      	bne.n	8002204 <memset+0xa>
 8002202:	4770      	bx	lr
 8002204:	7019      	strb	r1, [r3, #0]
 8002206:	3301      	adds	r3, #1
 8002208:	e7f9      	b.n	80021fe <memset+0x4>
	...

0800220c <__utoa>:
 800220c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800220e:	0017      	movs	r7, r2
 8002210:	b08f      	sub	sp, #60	; 0x3c
 8002212:	2225      	movs	r2, #37	; 0x25
 8002214:	0006      	movs	r6, r0
 8002216:	000d      	movs	r5, r1
 8002218:	a804      	add	r0, sp, #16
 800221a:	4918      	ldr	r1, [pc, #96]	; (800227c <__utoa+0x70>)
 800221c:	f7ff ffe4 	bl	80021e8 <memcpy>
 8002220:	aa04      	add	r2, sp, #16
 8002222:	1ebb      	subs	r3, r7, #2
 8002224:	2400      	movs	r4, #0
 8002226:	9203      	str	r2, [sp, #12]
 8002228:	2b22      	cmp	r3, #34	; 0x22
 800222a:	d905      	bls.n	8002238 <__utoa+0x2c>
 800222c:	702c      	strb	r4, [r5, #0]
 800222e:	0025      	movs	r5, r4
 8002230:	0028      	movs	r0, r5
 8002232:	b00f      	add	sp, #60	; 0x3c
 8002234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002236:	9c01      	ldr	r4, [sp, #4]
 8002238:	1c63      	adds	r3, r4, #1
 800223a:	9301      	str	r3, [sp, #4]
 800223c:	18eb      	adds	r3, r5, r3
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	0030      	movs	r0, r6
 8002242:	3b01      	subs	r3, #1
 8002244:	0039      	movs	r1, r7
 8002246:	9302      	str	r3, [sp, #8]
 8002248:	f7fd fff8 	bl	800023c <__aeabi_uidivmod>
 800224c:	9b03      	ldr	r3, [sp, #12]
 800224e:	9a02      	ldr	r2, [sp, #8]
 8002250:	5c5b      	ldrb	r3, [r3, r1]
 8002252:	0030      	movs	r0, r6
 8002254:	7013      	strb	r3, [r2, #0]
 8002256:	0039      	movs	r1, r7
 8002258:	f7fd ff6a 	bl	8000130 <__udivsi3>
 800225c:	1e06      	subs	r6, r0, #0
 800225e:	d1ea      	bne.n	8002236 <__utoa+0x2a>
 8002260:	9b00      	ldr	r3, [sp, #0]
 8002262:	7018      	strb	r0, [r3, #0]
 8002264:	002b      	movs	r3, r5
 8002266:	1b5a      	subs	r2, r3, r5
 8002268:	4294      	cmp	r4, r2
 800226a:	dde1      	ble.n	8002230 <__utoa+0x24>
 800226c:	781a      	ldrb	r2, [r3, #0]
 800226e:	5d29      	ldrb	r1, [r5, r4]
 8002270:	7019      	strb	r1, [r3, #0]
 8002272:	552a      	strb	r2, [r5, r4]
 8002274:	3301      	adds	r3, #1
 8002276:	3c01      	subs	r4, #1
 8002278:	e7f5      	b.n	8002266 <__utoa+0x5a>
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	080022d4 	.word	0x080022d4

08002280 <_init>:
 8002280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002282:	46c0      	nop			; (mov r8, r8)
 8002284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002286:	bc08      	pop	{r3}
 8002288:	469e      	mov	lr, r3
 800228a:	4770      	bx	lr

0800228c <_fini>:
 800228c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800228e:	46c0      	nop			; (mov r8, r8)
 8002290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002292:	bc08      	pop	{r3}
 8002294:	469e      	mov	lr, r3
 8002296:	4770      	bx	lr
