============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Wed Nov  8 21:18:56 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP_test.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.105047s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (59.4%)

RUN-1004 : used memory is 221 MB, reserved memory is 196 MB, peak memory is 224 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_foc_controller/u_foc_top/init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_foc_top/init_done as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_foc_controller/u_foc_top/init_done to drive 12 clock pins.
PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 3599 instances
RUN-0007 : 1302 luts, 1301 seqs, 613 mslices, 338 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5039 nets
RUN-1001 : 3596 nets have 2 pins
RUN-1001 : 1116 nets have [3 - 5] pins
RUN-1001 : 154 nets have [6 - 10] pins
RUN-1001 : 116 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     40      
RUN-1001 :   No   |  No   |  Yes  |     434     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     818     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  30   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 34
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3597 instances, 1302 luts, 1301 seqs, 951 slices, 127 macros(951 instances: 613 mslices 338 lslices)
PHY-0007 : Cell area utilization is 55%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 665428
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 55%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 449950, overlap = 70
PHY-3002 : Step(2): len = 424033, overlap = 83.1875
PHY-3002 : Step(3): len = 257755, overlap = 103.438
PHY-3002 : Step(4): len = 238460, overlap = 104.375
PHY-3002 : Step(5): len = 210542, overlap = 114.812
PHY-3002 : Step(6): len = 187728, overlap = 120.531
PHY-3002 : Step(7): len = 171090, overlap = 136.156
PHY-3002 : Step(8): len = 150856, overlap = 143.5
PHY-3002 : Step(9): len = 131483, overlap = 143.875
PHY-3002 : Step(10): len = 123847, overlap = 157.906
PHY-3002 : Step(11): len = 113901, overlap = 165.688
PHY-3002 : Step(12): len = 110173, overlap = 172.719
PHY-3002 : Step(13): len = 102019, overlap = 187.156
PHY-3002 : Step(14): len = 97293.7, overlap = 198.312
PHY-3002 : Step(15): len = 90330.4, overlap = 206.375
PHY-3002 : Step(16): len = 86319.2, overlap = 206.906
PHY-3002 : Step(17): len = 83217.5, overlap = 207.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.75007e-06
PHY-3002 : Step(18): len = 84427.6, overlap = 206.406
PHY-3002 : Step(19): len = 86084.7, overlap = 206.25
PHY-3002 : Step(20): len = 87244.3, overlap = 190.281
PHY-3002 : Step(21): len = 88141.4, overlap = 186.5
PHY-3002 : Step(22): len = 89174.2, overlap = 176
PHY-3002 : Step(23): len = 91584.4, overlap = 164.875
PHY-3002 : Step(24): len = 96607, overlap = 129.969
PHY-3002 : Step(25): len = 93119.4, overlap = 128.438
PHY-3002 : Step(26): len = 92331.8, overlap = 140.375
PHY-3002 : Step(27): len = 91252, overlap = 140.5
PHY-3002 : Step(28): len = 86626.6, overlap = 142.406
PHY-3002 : Step(29): len = 86753.5, overlap = 138.906
PHY-3002 : Step(30): len = 85065.3, overlap = 131.562
PHY-3002 : Step(31): len = 84771.5, overlap = 132.75
PHY-3002 : Step(32): len = 84860.6, overlap = 125.938
PHY-3002 : Step(33): len = 82514.6, overlap = 124.406
PHY-3002 : Step(34): len = 82240.7, overlap = 125.062
PHY-3002 : Step(35): len = 80841.5, overlap = 123.219
PHY-3002 : Step(36): len = 80506, overlap = 114.938
PHY-3002 : Step(37): len = 80205.7, overlap = 107.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.35001e-05
PHY-3002 : Step(38): len = 79974, overlap = 107.656
PHY-3002 : Step(39): len = 80204.5, overlap = 108.5
PHY-3002 : Step(40): len = 82073.6, overlap = 104.594
PHY-3002 : Step(41): len = 82511.8, overlap = 104.719
PHY-3002 : Step(42): len = 84152.8, overlap = 95.0312
PHY-3002 : Step(43): len = 85200.9, overlap = 94.2812
PHY-3002 : Step(44): len = 84292.8, overlap = 92.875
PHY-3002 : Step(45): len = 84652.5, overlap = 95.1562
PHY-3002 : Step(46): len = 85342.6, overlap = 97.9062
PHY-3002 : Step(47): len = 86308.3, overlap = 98.2812
PHY-3002 : Step(48): len = 87663.5, overlap = 93.5312
PHY-3002 : Step(49): len = 86958.8, overlap = 90.7188
PHY-3002 : Step(50): len = 86773.8, overlap = 92.4688
PHY-3002 : Step(51): len = 86731.1, overlap = 94.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.70003e-05
PHY-3002 : Step(52): len = 87307.3, overlap = 91.0938
PHY-3002 : Step(53): len = 87645.3, overlap = 91.0312
PHY-3002 : Step(54): len = 88683.8, overlap = 89.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.40006e-05
PHY-3002 : Step(55): len = 92007.1, overlap = 82.3125
PHY-3002 : Step(56): len = 92075.3, overlap = 82.4688
PHY-3002 : Step(57): len = 91831.8, overlap = 82.1562
PHY-3002 : Step(58): len = 91860.6, overlap = 81.6875
PHY-3002 : Step(59): len = 93010, overlap = 80.0938
PHY-3002 : Step(60): len = 93053.4, overlap = 76.2188
PHY-3002 : Step(61): len = 92873.9, overlap = 72.7812
PHY-3002 : Step(62): len = 92897.2, overlap = 72.375
PHY-3002 : Step(63): len = 93784.8, overlap = 71.3125
PHY-3002 : Step(64): len = 93948.3, overlap = 71.0938
PHY-3002 : Step(65): len = 100282, overlap = 69.2188
PHY-3002 : Step(66): len = 105273, overlap = 63.4688
PHY-3002 : Step(67): len = 103186, overlap = 64.1875
PHY-3002 : Step(68): len = 102965, overlap = 63.4375
PHY-3002 : Step(69): len = 101833, overlap = 65.125
PHY-3002 : Step(70): len = 101662, overlap = 64.25
PHY-3002 : Step(71): len = 100842, overlap = 65.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000108001
PHY-3002 : Step(72): len = 102162, overlap = 61.875
PHY-3002 : Step(73): len = 102339, overlap = 60.2812
PHY-3002 : Step(74): len = 103088, overlap = 61.8438
PHY-3002 : Step(75): len = 103499, overlap = 61.4688
PHY-3002 : Step(76): len = 105176, overlap = 57.5
PHY-3002 : Step(77): len = 106513, overlap = 57.6562
PHY-3002 : Step(78): len = 105678, overlap = 56.125
PHY-3002 : Step(79): len = 106549, overlap = 46.25
PHY-3002 : Step(80): len = 106100, overlap = 44.9062
PHY-3002 : Step(81): len = 106307, overlap = 47.875
PHY-3002 : Step(82): len = 106168, overlap = 42.6562
PHY-3002 : Step(83): len = 106221, overlap = 42.5625
PHY-3002 : Step(84): len = 105690, overlap = 40.625
PHY-3002 : Step(85): len = 105493, overlap = 40.5
PHY-3002 : Step(86): len = 104680, overlap = 40.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000216002
PHY-3002 : Step(87): len = 105413, overlap = 40.75
PHY-3002 : Step(88): len = 106391, overlap = 40.9688
PHY-3002 : Step(89): len = 106604, overlap = 43.2188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000383785
PHY-3002 : Step(90): len = 106872, overlap = 43.1562
PHY-3002 : Step(91): len = 106959, overlap = 42.7812
PHY-3002 : Step(92): len = 107402, overlap = 42.625
PHY-3002 : Step(93): len = 108036, overlap = 42.1562
PHY-3002 : Step(94): len = 109709, overlap = 38.7188
PHY-3002 : Step(95): len = 110272, overlap = 39.2812
PHY-3002 : Step(96): len = 110651, overlap = 39.125
PHY-3002 : Step(97): len = 111527, overlap = 35.0625
PHY-3002 : Step(98): len = 112683, overlap = 33.5
PHY-3002 : Step(99): len = 113268, overlap = 29.1562
PHY-3002 : Step(100): len = 113338, overlap = 29.4375
PHY-3002 : Step(101): len = 113743, overlap = 31.1562
PHY-3002 : Step(102): len = 114101, overlap = 29.0625
PHY-3002 : Step(103): len = 113798, overlap = 29.2188
PHY-3002 : Step(104): len = 113608, overlap = 27.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020558s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5039.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 140424, over cnt = 667(6%), over = 3650, worst = 41
PHY-1001 : End global iterations;  0.255904s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (48.8%)

PHY-1001 : Congestion index: top1 = 94.72, top5 = 66.85, top10 = 55.66, top15 = 49.15.
PHY-3001 : End congestion estimation;  0.319061s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (49.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.59882e-06
PHY-3002 : Step(105): len = 112507, overlap = 59.2812
PHY-3002 : Step(106): len = 110489, overlap = 83.6875
PHY-3002 : Step(107): len = 105344, overlap = 101.344
PHY-3002 : Step(108): len = 101549, overlap = 93.6562
PHY-3002 : Step(109): len = 99609.9, overlap = 112
PHY-3002 : Step(110): len = 98126.7, overlap = 118.969
PHY-3002 : Step(111): len = 97461.8, overlap = 120.062
PHY-3002 : Step(112): len = 95129.9, overlap = 125.562
PHY-3002 : Step(113): len = 93063.9, overlap = 119.844
PHY-3002 : Step(114): len = 90734.6, overlap = 116.594
PHY-3002 : Step(115): len = 90366.4, overlap = 109.375
PHY-3002 : Step(116): len = 90416.1, overlap = 103.938
PHY-3002 : Step(117): len = 91218.9, overlap = 109.656
PHY-3002 : Step(118): len = 91010, overlap = 106.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71976e-05
PHY-3002 : Step(119): len = 94867.8, overlap = 100.219
PHY-3002 : Step(120): len = 95858.4, overlap = 98.1875
PHY-3002 : Step(121): len = 96306.2, overlap = 87.9688
PHY-3002 : Step(122): len = 96841.6, overlap = 89.75
PHY-3002 : Step(123): len = 96619, overlap = 86.5938
PHY-3002 : Step(124): len = 97256, overlap = 74.2188
PHY-3002 : Step(125): len = 97046.9, overlap = 70
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43953e-05
PHY-3002 : Step(126): len = 101400, overlap = 64.5
PHY-3002 : Step(127): len = 101400, overlap = 64.5
PHY-3002 : Step(128): len = 100514, overlap = 62.3125
PHY-3002 : Step(129): len = 100592, overlap = 62.25
PHY-3002 : Step(130): len = 101772, overlap = 64.3438
PHY-3002 : Step(131): len = 102440, overlap = 63.625
PHY-3002 : Step(132): len = 103003, overlap = 66
PHY-3002 : Step(133): len = 103003, overlap = 66
PHY-3002 : Step(134): len = 102255, overlap = 66.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87906e-05
PHY-3002 : Step(135): len = 108093, overlap = 53.5938
PHY-3002 : Step(136): len = 109971, overlap = 49.8125
PHY-3002 : Step(137): len = 111884, overlap = 45.8125
PHY-3002 : Step(138): len = 112593, overlap = 45.7812
PHY-3002 : Step(139): len = 111176, overlap = 45.25
PHY-3002 : Step(140): len = 111328, overlap = 45.125
PHY-3002 : Step(141): len = 110071, overlap = 41.8438
PHY-3002 : Step(142): len = 110156, overlap = 41.4375
PHY-3002 : Step(143): len = 109766, overlap = 41.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/5039.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 121392, over cnt = 587(5%), over = 2860, worst = 30
PHY-1001 : End global iterations;  0.238707s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (52.4%)

PHY-1001 : Congestion index: top1 = 74.44, top5 = 55.15, top10 = 46.85, top15 = 41.94.
PHY-3001 : End congestion estimation;  0.296032s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (47.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.97889e-05
PHY-3002 : Step(144): len = 111813, overlap = 214.125
PHY-3002 : Step(145): len = 112920, overlap = 213.75
PHY-3002 : Step(146): len = 111167, overlap = 188.438
PHY-3002 : Step(147): len = 109615, overlap = 160.969
PHY-3002 : Step(148): len = 107734, overlap = 185.906
PHY-3002 : Step(149): len = 107316, overlap = 178.344
PHY-3002 : Step(150): len = 104838, overlap = 179.469
PHY-3002 : Step(151): len = 103224, overlap = 180.781
PHY-3002 : Step(152): len = 100574, overlap = 174.406
PHY-3002 : Step(153): len = 99703.1, overlap = 198.875
PHY-3002 : Step(154): len = 98465.8, overlap = 201.094
PHY-3002 : Step(155): len = 97052.7, overlap = 194.562
PHY-3002 : Step(156): len = 96284.5, overlap = 188.656
PHY-3002 : Step(157): len = 95584, overlap = 190.438
PHY-3002 : Step(158): len = 94245.3, overlap = 200.719
PHY-3002 : Step(159): len = 93791.8, overlap = 196.5
PHY-3002 : Step(160): len = 93444.6, overlap = 190.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.95778e-05
PHY-3002 : Step(161): len = 95358, overlap = 187.344
PHY-3002 : Step(162): len = 96194.7, overlap = 186.062
PHY-3002 : Step(163): len = 96891.1, overlap = 183.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111513
PHY-3002 : Step(164): len = 98020.4, overlap = 179.344
PHY-3002 : Step(165): len = 101248, overlap = 170.125
PHY-3002 : Step(166): len = 103082, overlap = 169.188
PHY-3002 : Step(167): len = 103232, overlap = 161.438
PHY-3002 : Step(168): len = 103280, overlap = 159.125
PHY-3002 : Step(169): len = 103575, overlap = 158.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000223026
PHY-3002 : Step(170): len = 105581, overlap = 155.125
PHY-3002 : Step(171): len = 107255, overlap = 155.312
PHY-3002 : Step(172): len = 108355, overlap = 141.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000360856
PHY-3002 : Step(173): len = 108461, overlap = 138.844
PHY-3002 : Step(174): len = 109225, overlap = 132.031
PHY-3002 : Step(175): len = 111371, overlap = 134.25
PHY-3002 : Step(176): len = 114505, overlap = 137.062
PHY-3002 : Step(177): len = 116357, overlap = 150.906
PHY-3002 : Step(178): len = 116552, overlap = 150.125
PHY-3002 : Step(179): len = 116529, overlap = 151.344
PHY-3002 : Step(180): len = 116587, overlap = 143.062
PHY-3002 : Step(181): len = 116753, overlap = 137.25
PHY-3002 : Step(182): len = 116739, overlap = 138.406
PHY-3002 : Step(183): len = 116487, overlap = 137.031
PHY-3002 : Step(184): len = 116413, overlap = 138.656
PHY-3002 : Step(185): len = 116552, overlap = 135.719
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000699439
PHY-3002 : Step(186): len = 117482, overlap = 133.844
PHY-3002 : Step(187): len = 118536, overlap = 128.969
PHY-3002 : Step(188): len = 119512, overlap = 113.406
PHY-3002 : Step(189): len = 120937, overlap = 110.156
PHY-3002 : Step(190): len = 122452, overlap = 109.125
PHY-3002 : Step(191): len = 123572, overlap = 106.812
PHY-3002 : Step(192): len = 124124, overlap = 118.156
PHY-3002 : Step(193): len = 124073, overlap = 115.875
PHY-3002 : Step(194): len = 124018, overlap = 115.094
PHY-3002 : Step(195): len = 124176, overlap = 116.438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00132879
PHY-3002 : Step(196): len = 124734, overlap = 110.812
PHY-3002 : Step(197): len = 125441, overlap = 109.125
PHY-3002 : Step(198): len = 126202, overlap = 108.812
PHY-3002 : Step(199): len = 126448, overlap = 106.469
PHY-3002 : Step(200): len = 126527, overlap = 107.688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00214999
PHY-3002 : Step(201): len = 126701, overlap = 106.188
PHY-3002 : Step(202): len = 127409, overlap = 102.656
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 102.66 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 293/5039.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 146368, over cnt = 716(6%), over = 2592, worst = 19
PHY-1001 : End global iterations;  0.313056s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (44.9%)

PHY-1001 : Congestion index: top1 = 62.22, top5 = 51.21, top10 = 45.17, top15 = 41.24.
PHY-1001 : End incremental global routing;  0.370432s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (38.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 18327, tnet num: 5037, tinst num: 3597, tnode num: 23176, tedge num: 32002.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.456110s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.914930s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (47.8%)

OPT-1001 : Current memory(MB): used = 294, reserve = 269, peak = 294.
OPT-1001 : End physical optimization;  0.950136s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (47.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1302 LUT to BLE ...
SYN-4008 : Packed 1302 LUT and 705 SEQ to BLE.
SYN-4003 : Packing 596 remaining SEQ's ...
SYN-4005 : Packed 314 SEQ with LUT/SLICE
SYN-4006 : 413 single LUT's are left
SYN-4006 : 282 single SEQ's are left
SYN-4011 : Packing model "TOP_test" (AL_USER_NORMAL) with 1584/2580 primitive instances ...
PHY-3001 : End packing;  0.155966s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (40.1%)

PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 1833 instances
RUN-1001 : 894 mslices, 894 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4408 nets
RUN-1001 : 3034 nets have 2 pins
RUN-1001 : 1044 nets have [3 - 5] pins
RUN-1001 : 167 nets have [6 - 10] pins
RUN-1001 : 112 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 1831 instances, 1788 slices, 127 macros(951 instances: 613 mslices 338 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 126327, Over = 140.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2579/4408.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 146880, over cnt = 581(5%), over = 1639, worst = 17
PHY-1002 : len = 153704, over cnt = 397(3%), over = 883, worst = 14
PHY-1002 : len = 158384, over cnt = 158(1%), over = 263, worst = 10
PHY-1002 : len = 162072, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 162216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.505719s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (21.6%)

PHY-1001 : Congestion index: top1 = 53.47, top5 = 44.63, top10 = 40.41, top15 = 37.71.
PHY-3001 : End congestion estimation;  0.569847s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (24.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88327e-05
PHY-3002 : Step(203): len = 112256, overlap = 150.25
PHY-3002 : Step(204): len = 109298, overlap = 157.25
PHY-3002 : Step(205): len = 107886, overlap = 167
PHY-3002 : Step(206): len = 107315, overlap = 162
PHY-3002 : Step(207): len = 106855, overlap = 152.5
PHY-3002 : Step(208): len = 105742, overlap = 156.5
PHY-3002 : Step(209): len = 105068, overlap = 157.25
PHY-3002 : Step(210): len = 104299, overlap = 157
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.76654e-05
PHY-3002 : Step(211): len = 106950, overlap = 153
PHY-3002 : Step(212): len = 108373, overlap = 146
PHY-3002 : Step(213): len = 109337, overlap = 142.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000115331
PHY-3002 : Step(214): len = 111744, overlap = 128.25
PHY-3002 : Step(215): len = 113030, overlap = 127
PHY-3002 : Step(216): len = 116457, overlap = 117.75
PHY-3002 : Step(217): len = 118229, overlap = 122
PHY-3002 : Step(218): len = 118727, overlap = 118.5
PHY-3002 : Step(219): len = 118848, overlap = 117.75
PHY-3002 : Step(220): len = 119274, overlap = 115.5
PHY-3002 : Step(221): len = 119645, overlap = 113.5
PHY-3002 : Step(222): len = 119881, overlap = 113.25
PHY-3002 : Step(223): len = 120091, overlap = 114.75
PHY-3002 : Step(224): len = 120495, overlap = 111.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000230662
PHY-3002 : Step(225): len = 123122, overlap = 106
PHY-3002 : Step(226): len = 124635, overlap = 107.25
PHY-3002 : Step(227): len = 126556, overlap = 98.5
PHY-3002 : Step(228): len = 127048, overlap = 89.25
PHY-3002 : Step(229): len = 127391, overlap = 86.25
PHY-3002 : Step(230): len = 127773, overlap = 83.75
PHY-3002 : Step(231): len = 128032, overlap = 85.25
PHY-3002 : Step(232): len = 128178, overlap = 88.75
PHY-3002 : Step(233): len = 127842, overlap = 86.75
PHY-3002 : Step(234): len = 127837, overlap = 87.75
PHY-3002 : Step(235): len = 128074, overlap = 84.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.537613s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (32.0%)

PHY-3001 : Trial Legalized: Len = 137732
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 308/4408.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 162120, over cnt = 504(4%), over = 903, worst = 9
PHY-1002 : len = 165536, over cnt = 290(2%), over = 416, worst = 5
PHY-1002 : len = 168232, over cnt = 130(1%), over = 193, worst = 5
PHY-1002 : len = 171352, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 171672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.551710s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (42.5%)

PHY-1001 : Congestion index: top1 = 48.12, top5 = 40.50, top10 = 37.27, top15 = 35.20.
PHY-3001 : End congestion estimation;  0.623090s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (45.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.19467e-05
PHY-3002 : Step(236): len = 128826, overlap = 41.75
PHY-3002 : Step(237): len = 126217, overlap = 58.75
PHY-3002 : Step(238): len = 125949, overlap = 66
PHY-3002 : Step(239): len = 126004, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123893
PHY-3002 : Step(240): len = 127857, overlap = 57
PHY-3002 : Step(241): len = 128641, overlap = 51
PHY-3002 : Step(242): len = 129179, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000247787
PHY-3002 : Step(243): len = 130418, overlap = 46.75
PHY-3002 : Step(244): len = 130863, overlap = 44.75
PHY-3002 : Step(245): len = 131932, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005895s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 133974, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 930 tiles.
PHY-3001 : End spreading;  0.009446s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 134074, Over = 0
RUN-1003 : finish command "place" in  11.985986s wall, 4.031250s user + 0.812500s system = 4.843750s CPU (40.4%)

RUN-1004 : used memory is 280 MB, reserved memory is 254 MB, peak memory is 295 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.036057s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (95.0%)

RUN-1004 : used memory is 274 MB, reserved memory is 252 MB, peak memory is 350 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 1833 instances
RUN-1001 : 894 mslices, 894 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4408 nets
RUN-1001 : 3034 nets have 2 pins
RUN-1001 : 1044 nets have [3 - 5] pins
RUN-1001 : 167 nets have [6 - 10] pins
RUN-1001 : 112 nets have [11 - 20] pins
RUN-1001 : 46 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 15547, tnet num: 4406, tinst num: 1831, tnode num: 18928, tedge num: 28493.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 894 mslices, 894 lslices, 18 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4406 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1564 clock pins, and constraint 3379 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 154960, over cnt = 474(4%), over = 879, worst = 9
PHY-1002 : len = 158872, over cnt = 279(2%), over = 412, worst = 5
PHY-1002 : len = 162544, over cnt = 115(1%), over = 144, worst = 3
PHY-1002 : len = 164224, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 164560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.556430s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (50.5%)

PHY-1001 : Congestion index: top1 = 45.83, top5 = 39.14, top10 = 35.93, top15 = 33.91.
PHY-1001 : End global routing;  0.629910s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (59.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 340, reserve = 315, peak = 350.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : net u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_foc_controller/u_foc_top/init_done_syn_4 will be merged with clock u_foc_controller/u_foc_top/init_done
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 424, reserve = 401, peak = 424.
PHY-1001 : End build detailed router design. 1.875177s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (62.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 69776, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.346591s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.6%)

PHY-1001 : Current memory(MB): used = 435, reserve = 413, peak = 435.
PHY-1001 : End phase 1; 0.349246s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 401016, over cnt = 188(0%), over = 188, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 436, reserve = 413, peak = 436.
PHY-1001 : End initial routed; 3.502179s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (56.2%)

PHY-1001 : Current memory(MB): used = 436, reserve = 413, peak = 436.
PHY-1001 : End phase 2; 3.502245s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (56.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 398672, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.133571s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 398728, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.054477s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (57.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 398840, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.034573s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (45.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 398920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.031752s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 28 feed throughs used by 28 nets
PHY-1001 : End commit to database; 0.581547s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (67.2%)

PHY-1001 : Current memory(MB): used = 456, reserve = 434, peak = 456.
PHY-1001 : End phase 3; 0.896269s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (55.8%)

PHY-1003 : Routed, final wirelength = 398920
PHY-1001 : Current memory(MB): used = 457, reserve = 435, peak = 457.
PHY-1001 : End export database. 0.011381s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (137.3%)

PHY-1001 : End detail routing;  6.761686s wall, 3.875000s user + 0.015625s system = 3.890625s CPU (57.5%)

RUN-1003 : finish command "route" in  8.092525s wall, 4.468750s user + 0.062500s system = 4.531250s CPU (56.0%)

RUN-1004 : used memory is 390 MB, reserved memory is 369 MB, peak memory is 457 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP_test Device: SF1S60CG121I***

IO Statistics
#IO                        18
  #input                    8
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     3210   out of   5824   55.12%
#reg                     1313   out of   5824   22.54%
#le                      3492
  #lut only              2179   out of   3492   62.40%
  #reg only               282   out of   3492    8.08%
  #lut&reg               1031   out of   3492   29.52%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       18   out of     55   32.73%
  #ireg                     1
  #oreg                    10
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                Type               DriverType         Driver                                                               Fanout
#1        u_foc_controller/u_adc_ad7928/clk       GCLK               pll                u_pll/pll_inst.clkc1                                                 775
#2        u_foc_controller/u_foc_top/init_done    GCLK               lslice             u_foc_controller/u_foc_top/u_park_tr/u_sincos/sin_z_reg_syn_27.q0    8
#3        I_clk_25m_dup_1                         GeneralRouting     io                 I_clk_25m_syn_2.di                                                   1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
     key1         INPUT         H2        LVCMOS18          N/A          PULLUP       NONE     
     key2         INPUT         J4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        OREG     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        OREG     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance                |Module            |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                     |TOP_test          |3492   |2259    |951     |1325    |11      |10      |
|  u_foc_controller      |foc_controller    |3227   |2033    |912     |1165    |11      |10      |
|    u_adc_ad7928        |adc_ad7928        |153    |87      |28      |82      |0       |0       |
|    u_as5600_encoder    |as5600_encoder    |408    |245     |156     |97      |0       |0       |
|      u_as5600_read     |i2c_register_read |253    |170     |82      |64      |0       |0       |
|    u_foc_top           |foc_top           |2665   |1700    |728     |986     |11      |10      |
|      u_adc_sn_ctrl     |hold_detect       |18     |14      |4       |9       |0       |0       |
|      u_cartesian2polar |cartesian2polar   |590    |479     |98      |203     |8       |0       |
|      u_clark_tr        |clark_tr          |164    |69      |44      |99      |0       |0       |
|      u_id_pi           |pi_controller     |549    |317     |205     |148     |0       |3       |
|      u_iq_pi           |pi_controller     |566    |316     |210     |168     |0       |3       |
|      u_park_tr         |park_tr           |195    |128     |44      |95      |2       |4       |
|        u_sincos        |sincos            |131    |104     |26      |65      |2       |0       |
|      u_svpwm           |svpwm             |459    |313     |98      |187     |1       |0       |
|    u_hall_encoder      |hall_encoder      |1      |1       |0       |0       |0       |0       |
|  u_pll                 |pll               |0      |0       |0       |0       |0       |0       |
|  u_uart_monitor        |uart_monitor      |190    |173     |17      |117     |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3014  
    #2          2       560   
    #3          3       418   
    #4          4        66   
    #5        5-10      185   
    #6        11-50     135   
    #7       51-100      4    
    #8       101-500     2    
  Average     2.36            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.158763s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (114.6%)

RUN-1004 : used memory is 393 MB, reserved memory is 374 MB, peak memory is 469 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 6b861322dd0de563203fbe03c30b788e711c277bbb67479877cd6350b45f30ee -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 1831
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 4408, pip num: 34540
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 28
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1056 valid insts, and 108957 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.536848s wall, 24.687500s user + 0.093750s system = 24.781250s CPU (700.7%)

RUN-1004 : used memory is 407 MB, reserved memory is 387 MB, peak memory is 576 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231108_211856.log"
