-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    2011a.200 Production Release
--  HLS Date:       Mon Jun  2 22:10:04 PDT 2014
-- 
--  Generated by:   xph3sle512@cimeld21
--  Generated date: Wed Feb  1 17:48:40 2017
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    Main_Comp_Decomp_Tot_Main_Fonction_core_wait_ctrl
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.funcs.ALL;
USE mgc_hls.mgc_ioport_comps.ALL;
USE mgc_hls.singleport_ram_be_pkg.ALL;
USE work.Main_Comp_Decomp_Tot_Main_Fonction_mux_pkg.ALL;


ENTITY Main_Comp_Decomp_Tot_Main_Fonction_core_wait_ctrl IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    core_wen : OUT STD_LOGIC;
    Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Src_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Comp_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Comp_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Vga_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct : OUT
        STD_LOGIC;
    Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Comp_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    nblevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Src_rsc_singleport_oswt : IN STD_LOGIC;
    Src_rsc_singleport_iswt0 : IN STD_LOGIC;
    Src_rsc_singleport_bcwt : OUT STD_LOGIC;
    Src_rsc_singleport_re_core_psct : IN STD_LOGIC;
    Src_rsc_singleport_we_core_psct : IN STD_LOGIC;
    Comp_rsc_singleport_oswt : IN STD_LOGIC;
    Comp_rsc_singleport_iswt0 : IN STD_LOGIC;
    Comp_rsc_singleport_bcwt : OUT STD_LOGIC;
    Comp_rsc_singleport_re_core_psct : IN STD_LOGIC;
    Comp_rsc_singleport_we_core_psct : IN STD_LOGIC;
    Vga_rsc_singleport_oswt : IN STD_LOGIC;
    Vga_rsc_singleport_iswt0 : IN STD_LOGIC;
    Vga_rsc_singleport_bcwt : OUT STD_LOGIC;
    Vga_rsc_singleport_re_core_psct : IN STD_LOGIC;
    Vga_rsc_singleport_we_core_psct : IN STD_LOGIC;
    mgc_start_sync_mgc_bsync_vld_oswt : IN STD_LOGIC;
    mgc_start_sync_mgc_bsync_vld_iswt0 : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_oswt : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_iswt0 : IN STD_LOGIC;
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct : IN
        STD_LOGIC;
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Vga_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    Vga_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Vga_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Comp_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    Comp_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Comp_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Src_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    Src_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    Src_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    nblevels_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
    nblevels_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
    nblevels_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
    Src_rsc_singleport_iswt0_pff : IN STD_LOGIC;
    Comp_rsc_singleport_iswt0_pff : IN STD_LOGIC;
    Vga_rsc_singleport_iswt0_pff : IN STD_LOGIC
  );
END Main_Comp_Decomp_Tot_Main_Fonction_core_wait_ctrl;

ARCHITECTURE v1 OF Main_Comp_Decomp_Tot_Main_Fonction_core_wait_ctrl IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL core_wen_drv : STD_LOGIC;
  SIGNAL Src_rsc_singleport_bcwt_drv : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_bcwt_drv : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_bcwt_drv : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL Src_rsc_singleport_tiswt0 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_biwt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_icwt : STD_LOGIC;
  SIGNAL core_wten : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_tiswt0 : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_biwt : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_icwt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_tiswt0 : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_biwt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_icwt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_pdswt0 : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_biwt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_icwt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_bcwt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_ogwt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_pdswt0 : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_icwt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_bcwt : STD_LOGIC;
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_ogwt : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_pdswt0 : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_icwt : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_bcwt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_tiswt0_pff : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_tiswt0_pff : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_tiswt0_pff : STD_LOGIC;

BEGIN
  -- Default Constant Signal Assignments

  -- Output Reader Assignments
  core_wen <= core_wen_drv;
  Src_rsc_singleport_bcwt <= Src_rsc_singleport_bcwt_drv;
  Comp_rsc_singleport_bcwt <= Comp_rsc_singleport_bcwt_drv;
  Vga_rsc_singleport_bcwt <= Vga_rsc_singleport_bcwt_drv;

  Src_rsc_singleport_tiswt0 <= (NOT core_wten) AND Src_rsc_singleport_iswt0;
  Src_rsc_singleport_biwt <= Src_rsc_singleport_tiswt0 OR Src_rsc_singleport_icwt;
  Comp_rsc_singleport_tiswt0 <= (NOT core_wten) AND Comp_rsc_singleport_iswt0;
  Comp_rsc_singleport_biwt <= Comp_rsc_singleport_tiswt0 OR Comp_rsc_singleport_icwt;
  Vga_rsc_singleport_tiswt0 <= (NOT core_wten) AND Vga_rsc_singleport_iswt0;
  Vga_rsc_singleport_biwt <= Vga_rsc_singleport_tiswt0 OR Vga_rsc_singleport_icwt;
  mgc_start_sync_mgc_bsync_vld_pdswt0 <= (NOT core_wten) AND mgc_start_sync_mgc_bsync_vld_iswt0;
  mgc_start_sync_mgc_bsync_vld_biwt <= (mgc_start_sync_mgc_bsync_vld_pdswt0 OR mgc_start_sync_mgc_bsync_vld_icwt)
      AND mgc_start_sync_mgc_bsync_vld_vd;
  mgc_done_sync_mgc_bsync_rdy_pdswt0 <= (NOT core_wten) AND mgc_done_sync_mgc_bsync_rdy_iswt0;
  mgc_done_sync_mgc_bsync_rdy_ogwt <= mgc_done_sync_mgc_bsync_rdy_pdswt0 OR mgc_done_sync_mgc_bsync_rdy_icwt;
  mgc_done_sync_mgc_bsync_rdy_rd_core_sct <= mgc_done_sync_mgc_bsync_rdy_rd_core_psct
      AND mgc_done_sync_mgc_bsync_rdy_ogwt;
  Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten)
      AND Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0;
  Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ogwt <= Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_pdswt0
      OR Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_icwt;
  Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct <= Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
      AND Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ogwt;
  Vga_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND Vga_triosy_mgc_io_sync_iswt0;
  Vga_triosy_mgc_io_sync_ogwt <= Vga_triosy_mgc_io_sync_pdswt0 OR Vga_triosy_mgc_io_sync_icwt;
  Vga_triosy_mgc_io_sync_ld_core_sct <= Vga_triosy_mgc_io_sync_ld_core_psct AND Vga_triosy_mgc_io_sync_ogwt;
  Comp_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND Comp_triosy_mgc_io_sync_iswt0;
  Comp_triosy_mgc_io_sync_ogwt <= Comp_triosy_mgc_io_sync_pdswt0 OR Comp_triosy_mgc_io_sync_icwt;
  Comp_triosy_mgc_io_sync_ld_core_sct <= Comp_triosy_mgc_io_sync_ld_core_psct AND
      Comp_triosy_mgc_io_sync_ogwt;
  Src_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND Src_triosy_mgc_io_sync_iswt0;
  Src_triosy_mgc_io_sync_ogwt <= Src_triosy_mgc_io_sync_pdswt0 OR Src_triosy_mgc_io_sync_icwt;
  Src_triosy_mgc_io_sync_ld_core_sct <= Src_triosy_mgc_io_sync_ld_core_psct AND Src_triosy_mgc_io_sync_ogwt;
  nblevels_triosy_mgc_io_sync_pdswt0 <= (NOT core_wten) AND nblevels_triosy_mgc_io_sync_iswt0;
  nblevels_triosy_mgc_io_sync_ogwt <= nblevels_triosy_mgc_io_sync_pdswt0 OR nblevels_triosy_mgc_io_sync_icwt;
  nblevels_triosy_mgc_io_sync_ld_core_sct <= nblevels_triosy_mgc_io_sync_ld_core_psct
      AND nblevels_triosy_mgc_io_sync_ogwt;
  core_wen_drv <= ((NOT Src_rsc_singleport_oswt) OR Src_rsc_singleport_biwt OR Src_rsc_singleport_bcwt_drv)
      AND ((NOT Comp_rsc_singleport_oswt) OR Comp_rsc_singleport_biwt OR Comp_rsc_singleport_bcwt_drv)
      AND ((NOT Vga_rsc_singleport_oswt) OR Vga_rsc_singleport_biwt OR Vga_rsc_singleport_bcwt_drv)
      AND ((NOT mgc_start_sync_mgc_bsync_vld_oswt) OR mgc_start_sync_mgc_bsync_vld_biwt
      OR mgc_start_sync_mgc_bsync_vld_bcwt) AND ((NOT mgc_done_sync_mgc_bsync_rdy_oswt)
      OR mgc_done_sync_mgc_bsync_rdy_ogwt OR mgc_done_sync_mgc_bsync_rdy_bcwt) AND
      ((NOT Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt) OR
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ogwt OR Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_bcwt)
      AND ((NOT Vga_triosy_mgc_io_sync_oswt) OR Vga_triosy_mgc_io_sync_ogwt OR Vga_triosy_mgc_io_sync_bcwt)
      AND ((NOT Comp_triosy_mgc_io_sync_oswt) OR Comp_triosy_mgc_io_sync_ogwt OR
      Comp_triosy_mgc_io_sync_bcwt) AND ((NOT Src_triosy_mgc_io_sync_oswt) OR Src_triosy_mgc_io_sync_ogwt
      OR Src_triosy_mgc_io_sync_bcwt) AND ((NOT nblevels_triosy_mgc_io_sync_oswt)
      OR nblevels_triosy_mgc_io_sync_ogwt OR nblevels_triosy_mgc_io_sync_bcwt);
  Src_rsc_singleport_re_core_sct <= Src_rsc_singleport_re_core_psct AND Src_rsc_singleport_tiswt0_pff;
  Src_rsc_singleport_tiswt0_pff <= core_wen_drv AND Src_rsc_singleport_iswt0_pff;
  Src_rsc_singleport_we_core_sct <= Src_rsc_singleport_we_core_psct AND Src_rsc_singleport_tiswt0_pff;
  Comp_rsc_singleport_re_core_sct <= Comp_rsc_singleport_re_core_psct AND Comp_rsc_singleport_tiswt0_pff;
  Comp_rsc_singleport_tiswt0_pff <= core_wen_drv AND Comp_rsc_singleport_iswt0_pff;
  Comp_rsc_singleport_we_core_sct <= Comp_rsc_singleport_we_core_psct AND Comp_rsc_singleport_tiswt0_pff;
  Vga_rsc_singleport_re_core_sct <= Vga_rsc_singleport_re_core_psct AND Vga_rsc_singleport_tiswt0_pff;
  Vga_rsc_singleport_tiswt0_pff <= core_wen_drv AND Vga_rsc_singleport_iswt0_pff;
  Vga_rsc_singleport_we_core_sct <= Vga_rsc_singleport_we_core_psct AND Vga_rsc_singleport_tiswt0_pff;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        Src_rsc_singleport_icwt <= '0';
        Src_rsc_singleport_bcwt_drv <= '0';
        Comp_rsc_singleport_icwt <= '0';
        Comp_rsc_singleport_bcwt_drv <= '0';
        Vga_rsc_singleport_icwt <= '0';
        Vga_rsc_singleport_bcwt_drv <= '0';
        mgc_start_sync_mgc_bsync_vld_icwt <= '0';
        mgc_start_sync_mgc_bsync_vld_bcwt <= '0';
        mgc_done_sync_mgc_bsync_rdy_icwt <= '0';
        mgc_done_sync_mgc_bsync_rdy_bcwt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_icwt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_bcwt <= '0';
        Vga_triosy_mgc_io_sync_icwt <= '0';
        Vga_triosy_mgc_io_sync_bcwt <= '0';
        Comp_triosy_mgc_io_sync_icwt <= '0';
        Comp_triosy_mgc_io_sync_bcwt <= '0';
        Src_triosy_mgc_io_sync_icwt <= '0';
        Src_triosy_mgc_io_sync_bcwt <= '0';
        nblevels_triosy_mgc_io_sync_icwt <= '0';
        nblevels_triosy_mgc_io_sync_bcwt <= '0';
        core_wten <= '0';
      ELSE
        Src_rsc_singleport_icwt <= Src_rsc_singleport_icwt XOR Src_rsc_singleport_tiswt0
            XOR Src_rsc_singleport_biwt;
        Src_rsc_singleport_bcwt_drv <= Src_rsc_singleport_bcwt_drv XOR Src_rsc_singleport_biwt
            XOR (Src_rsc_singleport_oswt AND core_wen_drv);
        Comp_rsc_singleport_icwt <= Comp_rsc_singleport_icwt XOR Comp_rsc_singleport_tiswt0
            XOR Comp_rsc_singleport_biwt;
        Comp_rsc_singleport_bcwt_drv <= Comp_rsc_singleport_bcwt_drv XOR Comp_rsc_singleport_biwt
            XOR (Comp_rsc_singleport_oswt AND core_wen_drv);
        Vga_rsc_singleport_icwt <= Vga_rsc_singleport_icwt XOR Vga_rsc_singleport_tiswt0
            XOR Vga_rsc_singleport_biwt;
        Vga_rsc_singleport_bcwt_drv <= Vga_rsc_singleport_bcwt_drv XOR Vga_rsc_singleport_biwt
            XOR (Vga_rsc_singleport_oswt AND core_wen_drv);
        mgc_start_sync_mgc_bsync_vld_icwt <= mgc_start_sync_mgc_bsync_vld_icwt XOR
            mgc_start_sync_mgc_bsync_vld_pdswt0 XOR mgc_start_sync_mgc_bsync_vld_biwt;
        mgc_start_sync_mgc_bsync_vld_bcwt <= mgc_start_sync_mgc_bsync_vld_bcwt XOR
            mgc_start_sync_mgc_bsync_vld_biwt XOR (mgc_start_sync_mgc_bsync_vld_oswt
            AND core_wen_drv);
        mgc_done_sync_mgc_bsync_rdy_icwt <= mgc_done_sync_mgc_bsync_rdy_icwt XOR
            mgc_done_sync_mgc_bsync_rdy_pdswt0 XOR mgc_done_sync_mgc_bsync_rdy_ogwt;
        mgc_done_sync_mgc_bsync_rdy_bcwt <= mgc_done_sync_mgc_bsync_rdy_bcwt XOR
            mgc_done_sync_mgc_bsync_rdy_ogwt XOR (mgc_done_sync_mgc_bsync_rdy_oswt
            AND core_wen_drv);
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_icwt <= Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_icwt
            XOR Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_pdswt0
            XOR Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ogwt;
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_bcwt <= Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_bcwt
            XOR Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ogwt
            XOR (Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt
            AND core_wen_drv);
        Vga_triosy_mgc_io_sync_icwt <= Vga_triosy_mgc_io_sync_icwt XOR Vga_triosy_mgc_io_sync_pdswt0
            XOR Vga_triosy_mgc_io_sync_ogwt;
        Vga_triosy_mgc_io_sync_bcwt <= Vga_triosy_mgc_io_sync_bcwt XOR Vga_triosy_mgc_io_sync_ogwt
            XOR (Vga_triosy_mgc_io_sync_oswt AND core_wen_drv);
        Comp_triosy_mgc_io_sync_icwt <= Comp_triosy_mgc_io_sync_icwt XOR Comp_triosy_mgc_io_sync_pdswt0
            XOR Comp_triosy_mgc_io_sync_ogwt;
        Comp_triosy_mgc_io_sync_bcwt <= Comp_triosy_mgc_io_sync_bcwt XOR Comp_triosy_mgc_io_sync_ogwt
            XOR (Comp_triosy_mgc_io_sync_oswt AND core_wen_drv);
        Src_triosy_mgc_io_sync_icwt <= Src_triosy_mgc_io_sync_icwt XOR Src_triosy_mgc_io_sync_pdswt0
            XOR Src_triosy_mgc_io_sync_ogwt;
        Src_triosy_mgc_io_sync_bcwt <= Src_triosy_mgc_io_sync_bcwt XOR Src_triosy_mgc_io_sync_ogwt
            XOR (Src_triosy_mgc_io_sync_oswt AND core_wen_drv);
        nblevels_triosy_mgc_io_sync_icwt <= nblevels_triosy_mgc_io_sync_icwt XOR
            nblevels_triosy_mgc_io_sync_pdswt0 XOR nblevels_triosy_mgc_io_sync_ogwt;
        nblevels_triosy_mgc_io_sync_bcwt <= nblevels_triosy_mgc_io_sync_bcwt XOR
            nblevels_triosy_mgc_io_sync_ogwt XOR (nblevels_triosy_mgc_io_sync_oswt
            AND core_wen_drv);
        core_wten <= NOT core_wen_drv;
      END IF;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    Main_Comp_Decomp_Tot_Main_Fonction_core
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.funcs.ALL;
USE mgc_hls.mgc_ioport_comps.ALL;
USE mgc_hls.singleport_ram_be_pkg.ALL;
USE work.Main_Comp_Decomp_Tot_Main_Fonction_mux_pkg.ALL;


ENTITY Main_Comp_Decomp_Tot_Main_Fonction_core IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    Src_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Comp_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    core_wen : OUT STD_LOGIC;
    Src_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Src_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Src_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Comp_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Comp_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Comp_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Comp_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    Vga_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Vga_rsc_singleport_re_core_sct : OUT STD_LOGIC;
    Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
    nblevels_rsc_mgc_in_wire_d : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d : OUT STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    cmodel_cumulative_frequency_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (31
        DOWNTO 0);
    cmodel_cumulative_frequency_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (8 DOWNTO
        0);
    cmodel_cumulative_frequency_rsc_singleport_re : OUT STD_LOGIC;
    cmodel_cumulative_frequency_rsc_singleport_we : OUT STD_LOGIC;
    cmodel_cumulative_frequency_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (31
        DOWNTO 0);
    mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
    mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct : OUT
        STD_LOGIC;
    Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Comp_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    nblevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
    div_mgc_div_a : OUT STD_LOGIC_VECTOR (66 DOWNTO 0);
    div_mgc_div_b : OUT STD_LOGIC_VECTOR (32 DOWNTO 0);
    div_mgc_div_z : IN STD_LOGIC_VECTOR (66 DOWNTO 0);
    div_mgc_div_1_a : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
    div_mgc_div_1_b : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    div_mgc_div_1_z : IN STD_LOGIC_VECTOR (63 DOWNTO 0)
  );
END Main_Comp_Decomp_Tot_Main_Fonction_core;

ARCHITECTURE v1 OF Main_Comp_Decomp_Tot_Main_Fonction_core IS
  -- Default Constants

  -- Output Reader Declarations
  SIGNAL core_wen_drv : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL Src_rsc_singleport_oswt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_iswt0 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_bcwt : STD_LOGIC;
  SIGNAL Src_rsc_singleport_re_core_psct : STD_LOGIC;
  SIGNAL Src_rsc_singleport_we_core_psct : STD_LOGIC;
  SIGNAL Src_rsc_singleport_data_out_mxwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Src_rsc_singleport_data_out_bfwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_oswt : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_iswt0 : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_bcwt : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_re_core_psct : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_we_core_psct : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_data_out_mxwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_data_out_bfwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_oswt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_iswt0 : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_bcwt : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_re_core_psct : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_we_core_psct : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_data_out_mxwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_data_out_bfwt : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL mgc_start_sync_mgc_bsync_vld_oswt : STD_LOGIC;
  SIGNAL mgc_start_sync_mgc_bsync_vld_iswt0 : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_rd_core_psct : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_oswt : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_iswt0 : STD_LOGIC;
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
      : STD_LOGIC;
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_ld_core_psct : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_oswt : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_iswt0 : STD_LOGIC;
  SIGNAL Src_rsc_singleport_data_in_core_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Src_rsc_singleport_re_core_sct_reg : STD_LOGIC;
  SIGNAL Src_rsc_singleport_iswt0_pff : STD_LOGIC;
  SIGNAL Src_rsc_singleport_we_core_sct_reg : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_data_in_core_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_addr_core_reg : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_re_core_sct_reg : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_iswt0_pff : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_we_core_sct_reg : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_data_in_core_reg : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_addr_core_reg : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_re_core_sct_reg : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_iswt0_pff : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_we_core_sct_reg : STD_LOGIC;
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_data_in_reg : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_addr_reg : STD_LOGIC_VECTOR (8
      DOWNTO 0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_re_reg : STD_LOGIC;
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_we_reg : STD_LOGIC;
  SIGNAL Src_rsc_singleport_addr_core_reg_sg3 : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL Src_rsc_singleport_addr_core_reg_sg2 : STD_LOGIC_VECTOR (1 DOWNTO 0);
  SIGNAL Src_rsc_singleport_addr_core_reg_sg1 : STD_LOGIC_VECTOR (4 DOWNTO 0);
  SIGNAL Src_rsc_singleport_addr_core_reg_1 : STD_LOGIC;

  COMPONENT Main_Comp_Decomp_Tot_Main_Fonction_core_wait_ctrl
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      core_wen : OUT STD_LOGIC;
      Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Src_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Comp_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Comp_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Vga_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct :
          OUT STD_LOGIC;
      Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Comp_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      nblevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Src_rsc_singleport_oswt : IN STD_LOGIC;
      Src_rsc_singleport_iswt0 : IN STD_LOGIC;
      Src_rsc_singleport_bcwt : OUT STD_LOGIC;
      Src_rsc_singleport_re_core_psct : IN STD_LOGIC;
      Src_rsc_singleport_we_core_psct : IN STD_LOGIC;
      Comp_rsc_singleport_oswt : IN STD_LOGIC;
      Comp_rsc_singleport_iswt0 : IN STD_LOGIC;
      Comp_rsc_singleport_bcwt : OUT STD_LOGIC;
      Comp_rsc_singleport_re_core_psct : IN STD_LOGIC;
      Comp_rsc_singleport_we_core_psct : IN STD_LOGIC;
      Vga_rsc_singleport_oswt : IN STD_LOGIC;
      Vga_rsc_singleport_iswt0 : IN STD_LOGIC;
      Vga_rsc_singleport_bcwt : OUT STD_LOGIC;
      Vga_rsc_singleport_re_core_psct : IN STD_LOGIC;
      Vga_rsc_singleport_we_core_psct : IN STD_LOGIC;
      mgc_start_sync_mgc_bsync_vld_oswt : IN STD_LOGIC;
      mgc_start_sync_mgc_bsync_vld_iswt0 : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_oswt : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_iswt0 : IN STD_LOGIC;
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct :
          IN STD_LOGIC;
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Vga_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      Vga_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Vga_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Comp_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      Comp_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Comp_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Src_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      Src_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      Src_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      nblevels_triosy_mgc_io_sync_ld_core_psct : IN STD_LOGIC;
      nblevels_triosy_mgc_io_sync_oswt : IN STD_LOGIC;
      nblevels_triosy_mgc_io_sync_iswt0 : IN STD_LOGIC;
      Src_rsc_singleport_iswt0_pff : IN STD_LOGIC;
      Comp_rsc_singleport_iswt0_pff : IN STD_LOGIC;
      Vga_rsc_singleport_iswt0_pff : IN STD_LOGIC
    );
  END COMPONENT;
BEGIN
  -- Default Constant Signal Assignments

  -- Output Reader Assignments
  core_wen <= core_wen_drv;

  Main_Comp_Decomp_Tot_Main_Fonction_core_wait_ctrl_inst : Main_Comp_Decomp_Tot_Main_Fonction_core_wait_ctrl
    PORT MAP(
      clk => clk,
      rst => rst,
      core_wen => core_wen_drv,
      Src_rsc_singleport_re_core_sct => Src_rsc_singleport_re_core_sct_reg,
      Src_rsc_singleport_we_core_sct => Src_rsc_singleport_we_core_sct_reg,
      Comp_rsc_singleport_re_core_sct => Comp_rsc_singleport_re_core_sct_reg,
      Comp_rsc_singleport_we_core_sct => Comp_rsc_singleport_we_core_sct_reg,
      Vga_rsc_singleport_re_core_sct => Vga_rsc_singleport_re_core_sct_reg,
      Vga_rsc_singleport_we_core_sct => Vga_rsc_singleport_we_core_sct_reg,
      mgc_start_sync_mgc_bsync_vld_vd => mgc_start_sync_mgc_bsync_vld_vd,
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct => mgc_done_sync_mgc_bsync_rdy_rd_core_sct,
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct =>
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct,
      Vga_triosy_mgc_io_sync_ld_core_sct => Vga_triosy_mgc_io_sync_ld_core_sct,
      Comp_triosy_mgc_io_sync_ld_core_sct => Comp_triosy_mgc_io_sync_ld_core_sct,
      Src_triosy_mgc_io_sync_ld_core_sct => Src_triosy_mgc_io_sync_ld_core_sct,
      nblevels_triosy_mgc_io_sync_ld_core_sct => nblevels_triosy_mgc_io_sync_ld_core_sct,
      Src_rsc_singleport_oswt => Src_rsc_singleport_oswt,
      Src_rsc_singleport_iswt0 => Src_rsc_singleport_iswt0,
      Src_rsc_singleport_bcwt => Src_rsc_singleport_bcwt,
      Src_rsc_singleport_re_core_psct => Src_rsc_singleport_re_core_psct,
      Src_rsc_singleport_we_core_psct => Src_rsc_singleport_we_core_psct,
      Comp_rsc_singleport_oswt => Comp_rsc_singleport_oswt,
      Comp_rsc_singleport_iswt0 => Comp_rsc_singleport_iswt0,
      Comp_rsc_singleport_bcwt => Comp_rsc_singleport_bcwt,
      Comp_rsc_singleport_re_core_psct => Comp_rsc_singleport_re_core_psct,
      Comp_rsc_singleport_we_core_psct => Comp_rsc_singleport_we_core_psct,
      Vga_rsc_singleport_oswt => Vga_rsc_singleport_oswt,
      Vga_rsc_singleport_iswt0 => Vga_rsc_singleport_iswt0,
      Vga_rsc_singleport_bcwt => Vga_rsc_singleport_bcwt,
      Vga_rsc_singleport_re_core_psct => Vga_rsc_singleport_re_core_psct,
      Vga_rsc_singleport_we_core_psct => Vga_rsc_singleport_we_core_psct,
      mgc_start_sync_mgc_bsync_vld_oswt => mgc_start_sync_mgc_bsync_vld_oswt,
      mgc_start_sync_mgc_bsync_vld_iswt0 => mgc_start_sync_mgc_bsync_vld_iswt0,
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct => mgc_done_sync_mgc_bsync_rdy_rd_core_psct,
      mgc_done_sync_mgc_bsync_rdy_oswt => mgc_done_sync_mgc_bsync_rdy_oswt,
      mgc_done_sync_mgc_bsync_rdy_iswt0 => mgc_done_sync_mgc_bsync_rdy_iswt0,
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct =>
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct,
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt => Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt,
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 => Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0,
      Vga_triosy_mgc_io_sync_ld_core_psct => Vga_triosy_mgc_io_sync_ld_core_psct,
      Vga_triosy_mgc_io_sync_oswt => Vga_triosy_mgc_io_sync_oswt,
      Vga_triosy_mgc_io_sync_iswt0 => Vga_triosy_mgc_io_sync_iswt0,
      Comp_triosy_mgc_io_sync_ld_core_psct => Comp_triosy_mgc_io_sync_ld_core_psct,
      Comp_triosy_mgc_io_sync_oswt => Comp_triosy_mgc_io_sync_oswt,
      Comp_triosy_mgc_io_sync_iswt0 => Comp_triosy_mgc_io_sync_iswt0,
      Src_triosy_mgc_io_sync_ld_core_psct => Src_triosy_mgc_io_sync_ld_core_psct,
      Src_triosy_mgc_io_sync_oswt => Src_triosy_mgc_io_sync_oswt,
      Src_triosy_mgc_io_sync_iswt0 => Src_triosy_mgc_io_sync_iswt0,
      nblevels_triosy_mgc_io_sync_ld_core_psct => nblevels_triosy_mgc_io_sync_ld_core_psct,
      nblevels_triosy_mgc_io_sync_oswt => nblevels_triosy_mgc_io_sync_oswt,
      nblevels_triosy_mgc_io_sync_iswt0 => nblevels_triosy_mgc_io_sync_iswt0,
      Src_rsc_singleport_iswt0_pff => Src_rsc_singleport_iswt0_pff,
      Comp_rsc_singleport_iswt0_pff => Comp_rsc_singleport_iswt0_pff,
      Vga_rsc_singleport_iswt0_pff => Vga_rsc_singleport_iswt0_pff
    );
  core : PROCESS
    -- Interconnect Declarations
    VARIABLE ModelA_getChar_for_if_p_low_lpi_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getChar_for_if_p_high_lpi_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getChar_for_if_p_count_lpi_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE nblevels_1_sva : STD_LOGIC_VECTOR (3 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_vinit_ndx_sva : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE cmodel_m_frozen_1_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg3_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg4_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg2_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg5_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg1_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg6_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg7_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg4_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg3_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg5_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg2_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg6_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg1_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg7_sva : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg8_sva : STD_LOGIC;
    VARIABLE trans_ond_image_copy_y_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_copy_x_sva : STD_LOGIC;
    VARIABLE trans_ond_image_copy_x_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_image_copy_x_1_sva_1 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_image_copy_y_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_copy_x_sva_dfm : STD_LOGIC;
    VARIABLE exit_levels_sva : STD_LOGIC;
    VARIABLE trans_ond_Trans_Ond_y_1_sva : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE exit_passe_x_sva : STD_LOGIC;
    VARIABLE trans_ond_Trans_Ond_x_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_passe_y_sva : STD_LOGIC;
    VARIABLE trans_ond_moy_slc_Src_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_slc_Src_1_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_acc_cse_sg1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_slc_Src_2_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_slc_Src_3_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_1_acc_cse_sg1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE acc_tmp_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE acc_tmp_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE acc_tmp_2_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_sub_1_acc_1_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_sub_2_acc_1_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE acc_tmp_5_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_Trans_Ond_x_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_Trans_Ond_y_1_sva_1 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE levels_nand_svs : STD_LOGIC;
    VARIABLE trans_ond_Trans_Ond_1_y_1_sva : STD_LOGIC_VECTOR (5 DOWNTO 0);
    VARIABLE exit_passe_x_1_sva : STD_LOGIC;
    VARIABLE trans_ond_Trans_Ond_1_x_1_sva : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE exit_passe_y_1_sva : STD_LOGIC;
    VARIABLE passe_y_1_acc_1_cse_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_moy_slc_Comp_8_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_slc_Comp_9_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_6_acc_cse_sg1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_slc_Comp_10_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_slc_Comp_11_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_moy_7_acc_cse_sg1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE acc_tmp_6_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE acc_tmp_7_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE acc_tmp_8_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_sub_7_acc_1_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_sub_8_acc_1_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE acc_tmp_11_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_Trans_Ond_1_x_1_sva_1 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE trans_ond_Trans_Ond_1_y_1_sva_1 : STD_LOGIC_VECTOR (5 DOWNTO 0);
    VARIABLE trans_ond_image_copy_1_y_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_copy_x_1_sva : STD_LOGIC;
    VARIABLE exit_copy_y_1_sva : STD_LOGIC;
    VARIABLE trans_ond_image_copy_1_x_1_sva_1 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_image_copy_1_y_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg6_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg4_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg3_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg2_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_hi_7_sg1_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg7_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg5_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg4_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg3_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg2_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_wi_7_sg1_sva_dfm : STD_LOGIC;
    VARIABLE trans_ond_Mn_Trans_Ond_i_1_sg1_sva_1 : STD_LOGIC_VECTOR (2 DOWNTO 0);
    VARIABLE comp_m_output_m_NextByte_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_m_Mask_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_index_range_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_byte_to_encode_1_sva : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE comp_compress_pending_bits_1_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_compress_high_1_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_m_output_m_Mask_1_lpi_2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_index_range_lpi_2 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_m_output_m_NextByte_1_lpi_2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_compress_pending_bits_1_lpi_2 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_getByte_slc_mdf_sva : STD_LOGIC;
    VARIABLE comp_byte_to_encode_1_sva_1 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE comp_getByte_Compressor_getByte_return_1_sva_1 : STD_LOGIC_VECTOR (7
        DOWNTO 0);
    VARIABLE comp_getByte_Compressor_getByte_return_1_lpi_1_dfm : STD_LOGIC_VECTOR
        (7 DOWNTO 0);
    VARIABLE comp_compress_for_and_svs : STD_LOGIC;
    VARIABLE comp_compress_for_c_1_lpi_1_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_compress_for_c_sg1_2_lpi_1_dfm : STD_LOGIC;
    VARIABLE ModelA_getProbability_p_low_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getProbability_p_high_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getProbability_p_count_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE exit_ModelA_update_for_sva : STD_LOGIC;
    VARIABLE ModelA_update_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE cmodel_m_frozen_1_sva_1 : STD_LOGIC;
    VARIABLE comp_compress_for_range_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_compress_high_1_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_compress_low_1_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_compress_for_for_slc_svs : STD_LOGIC;
    VARIABLE comp_m_output_putByte_slc_svs : STD_LOGIC;
    VARIABLE comp_m_output_index_range_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE unequal_tmp : STD_LOGIC;
    VARIABLE comp_m_output_index_range_lpi_2_dfm_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_m_output_m_NextByte_1_lpi_2_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_m_Mask_1_lpi_2_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_put_bit_plus_pending_for_i_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE exit_comp_put_bit_plus_pending_for_sva : STD_LOGIC;
    VARIABLE comp_m_output_m_NextByte_1_lpi_4 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_m_Mask_1_lpi_4 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_index_range_lpi_4 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_m_output_m_NextByte_1_sva_2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_1_slc_svs : STD_LOGIC;
    VARIABLE unequal_tmp_1 : STD_LOGIC;
    VARIABLE comp_put_bit_plus_pending_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_compress_for_for_else_slc_svs : STD_LOGIC;
    VARIABLE comp_m_output_m_NextByte_1_sva_4 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_2_slc_svs : STD_LOGIC;
    VARIABLE comp_m_output_index_range_sva_3 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE unequal_tmp_2 : STD_LOGIC;
    VARIABLE comp_m_output_index_range_lpi_2_dfm_3 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_m_output_m_NextByte_1_lpi_2_dfm_1 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE comp_m_output_m_Mask_1_lpi_2_dfm_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_put_bit_plus_pending_1_for_i_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE exit_comp_put_bit_plus_pending_1_for_sva : STD_LOGIC;
    VARIABLE comp_m_output_m_Mask_1_lpi_5 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_index_range_lpi_5 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_m_output_m_NextByte_1_lpi_5 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_3_slc_svs : STD_LOGIC;
    VARIABLE unequal_tmp_3 : STD_LOGIC;
    VARIABLE comp_put_bit_plus_pending_1_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_compress_for_for_else_else_land_sva_1 : STD_LOGIC;
    VARIABLE comp_compress_pending_bits_1_lpi_2_dfm : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_compress_pending_bits_1_lpi_2_dfm_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_compress_pending_bits_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_m_output_putByte_4_slc_svs : STD_LOGIC;
    VARIABLE comp_m_output_index_range_sva_5 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE unequal_tmp_4 : STD_LOGIC;
    VARIABLE comp_m_output_index_range_lpi_dfm_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_m_output_m_NextByte_1_lpi_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_m_Mask_2_lpi_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_put_bit_plus_pending_2_for_i_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE exit_comp_put_bit_plus_pending_2_for_sva : STD_LOGIC;
    VARIABLE comp_m_output_index_range_lpi_6 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_m_output_m_NextByte_1_sva_8 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_5_slc_svs : STD_LOGIC;
    VARIABLE unequal_tmp_5 : STD_LOGIC;
    VARIABLE comp_put_bit_plus_pending_2_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE comp_m_output_m_NextByte_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_putByte_6_slc_svs : STD_LOGIC;
    VARIABLE comp_m_output_index_range_sva_7 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE unequal_tmp_6 : STD_LOGIC;
    VARIABLE comp_m_output_m_NextByte_lpi_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_m_output_index_range_lpi_dfm_3 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_put_bit_plus_pending_3_for_i_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE exit_comp_put_bit_plus_pending_3_for_sva : STD_LOGIC;
    VARIABLE comp_m_output_index_range_lpi_7 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE comp_m_output_putByte_7_slc_svs : STD_LOGIC;
    VARIABLE unequal_tmp_7 : STD_LOGIC;
    VARIABLE comp_put_bit_plus_pending_3_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE trans_ond_image_copy_2_y_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_copy_x_2_sva : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_vinit_ndx_1_sva : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE trans_ond_image_copy_2_x_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_image_copy_2_x_1_sva_1 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_image_copy_2_y_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_copy_x_2_sva_dfm : STD_LOGIC;
    VARIABLE cmodel_m_frozen_sva : STD_LOGIC;
    VARIABLE dec_m_input_m_CurrentByte_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE dec_m_input_m_LastMask_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE dec_m_input_input_byte_1_sva : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_m_output_index_range_1_sva : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_decompress_high_1_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg7_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg6_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg8_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg5_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg9_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg4_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg10_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg3_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg11_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg2_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg12_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg1_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg13_sva : STD_LOGIC;
    VARIABLE dec_decompress_value_3_sva : STD_LOGIC;
    VARIABLE dec_m_input_input_byte_1_sva_1 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_m_input_m_CurrentByte_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE unequal_tmp_8 : STD_LOGIC;
    VARIABLE dec_m_input_m_LastMask_sva_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE dec_m_input_m_CurrentByte_1_sva_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE dec_m_input_input_byte_1_sva_dfm : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg13_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg12_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg11_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg10_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg9_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg8_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg7_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg6_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg5_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg4_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg3_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg2_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg1_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_3_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_for_i_1_sva_1 : STD_LOGIC_VECTOR (4 DOWNTO 0);
    VARIABLE dec_m_input_input_byte_1_lpi_3 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_m_input_m_CurrentByte_1_lpi_3 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE dec_m_input_m_LastMask_lpi_3 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg13_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg12_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg11_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg10_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg9_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg8_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg7_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg6_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg5_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg4_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg3_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg2_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg1_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_value_3_lpi_3 : STD_LOGIC;
    VARIABLE dec_decompress_for_1_range_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE dec_decompress_for_1_scaled_value_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_i_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE ModelA_getChar_for_acc_2_psp_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE ModelA_getChar_for_slc_2_cse_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getChar_for_if_p_low_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE ModelA_getChar_for_if_p_count_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE exit_ModelA_update_1_for_sva : STD_LOGIC;
    VARIABLE ModelA_update_1_for_i_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE cmodel_m_frozen_sva_1 : STD_LOGIC;
    VARIABLE ModelA_getChar_for_not_sxt : STD_LOGIC;
    VARIABLE ModelA_getChar_for_if_p_low_lpi_1_dfm : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_if_p_high_lpi_1_dfm : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_if_p_count_lpi_1_dfm : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_i_1_lpi_1_dfm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE dec_m_output_putByte_slc_svs : STD_LOGIC;
    VARIABLE dec_m_output_index_range_1_sva_1 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_decompress_high_1_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE dec_decompress_low_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_slc_svs : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_else_slc_svs : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_else_else_land_sva_1 : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_else_else_land_lpi_2_dfm : STD_LOGIC;
    VARIABLE dec_m_input_input_byte_1_sva_2 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_m_input_m_CurrentByte_1_sva_2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE unequal_tmp_9 : STD_LOGIC;
    VARIABLE dec_m_input_m_LastMask_lpi_3_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE dec_m_input_m_CurrentByte_1_lpi_3_dfm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_image_copy_3_y_1_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_copy_x_3_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_himpairs_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_hi_1_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_1_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_i_1_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE exit_inv_wave_Mn_Inv_Wave_Fct_for_sva : STD_LOGIC;
    VARIABLE trans_ond_image_copy_3_x_1_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_image_copy_3_x_1_sva_1 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_image_copy_3_y_1_sva_1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_copy_x_3_sva_dfm : STD_LOGIC;
    VARIABLE exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_slc_1_svs : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_land_sva_1 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_i_1_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva_dfm_2 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_dfm_3 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_dfm_3 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_dfm : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg29_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg28_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg27_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg26_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg25_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg24_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg23_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg22_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg21_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg20_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg19_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg18_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg17_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg16_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2 : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_i_2_sg1_sva : STD_LOGIC_VECTOR (30 DOWNTO 0);
    VARIABLE exit_inv_wave_Mn_Inv_Wave_Fct_for_1_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_1_slc_2_mdf_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_2 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_2 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Inv_Wave_y_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_x_and_cse_sva : STD_LOGIC;
    VARIABLE inv_wave_Inv_Wave_x_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_and_4_cse_sva : STD_LOGIC;
    VARIABLE hsplit_y_acc_4_cse_sva : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE hsplit_y_acc_5_cse_sva : STD_LOGIC_VECTOR (10 DOWNTO 0);
    VARIABLE hsplit_y_slc_Comp_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_slc_Comp_1_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_slc_Comp_2_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_slc_Comp_3_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_mdf_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_1_mdf_sva : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_3 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_3 : STD_LOGIC_VECTOR (31 DOWNTO
        0);
    VARIABLE inv_wave_Inv_Wave_1_y_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_x_1_and_cse_sva : STD_LOGIC;
    VARIABLE inv_wave_Inv_Wave_1_x_sva : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_1_and_4_cse_sva : STD_LOGIC;
    VARIABLE hsplit_y_1_acc_4_cse_sva : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE hsplit_y_1_acc_5_cse_sva : STD_LOGIC_VECTOR (10 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_Vga_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_Vga_1_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_Vga_2_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_Vga_3_cse_sva : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE inv_wave_image_copy_y_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE exit_copy_x_4_sva : STD_LOGIC;
    VARIABLE inv_wave_image_copy_x_sva : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE exit_copy_y_4_sva : STD_LOGIC;
    VARIABLE copy_y_4_acc_6_psp_sva : STD_LOGIC_VECTOR (10 DOWNTO 0);
    VARIABLE inv_wave_image_copy_x_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE inv_wave_image_copy_y_sva_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2_dfm : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2_dfm : STD_LOGIC;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_i_2_sg1_sva_1 : STD_LOGIC_VECTOR (30 DOWNTO
        0);
    VARIABLE ModelA_update_for_i_acc_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE dec_decompress_for_1_scaled_value_acc_mut : STD_LOGIC_VECTOR (66 DOWNTO
        0);
    VARIABLE comp_compress_for_mul_mut : STD_LOGIC_VECTOR (63 DOWNTO 0);
    VARIABLE dec_decompress_for_1_mul_1_mut : STD_LOGIC_VECTOR (63 DOWNTO 0);
    VARIABLE copy_y_slc_itm : STD_LOGIC;
    VARIABLE cmodel_reset_for_nor_itm : STD_LOGIC;
    VARIABLE cmodel_reset_for_acc_itm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_5_itm : STD_LOGIC_VECTOR
        (5 DOWNTO 0);
    VARIABLE passe_y_acc_7_itm : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE trans_ond_moy_5_slc_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_3_itm : STD_LOGIC_VECTOR
        (5 DOWNTO 0);
    VARIABLE trans_ond_sub_5_acc_1_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_acc_13_itm : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE trans_ond_Trans_Ond_1_x_slc_trans_ond_Trans_Ond_1_x_4_itm : STD_LOGIC_VECTOR
        (5 DOWNTO 0);
    VARIABLE passe_y_1_acc_7_itm : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE trans_ond_moy_11_slc_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE trans_ond_sub_11_acc_1_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_1_acc_13_itm : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE trans_ond_image_copy_1_x_slc_trans_ond_image_copy_1_x_1_itm : STD_LOGIC_VECTOR
        (5 DOWNTO 0);
    VARIABLE levels_asn_3_itm : STD_LOGIC;
    VARIABLE levels_asn_4_itm : STD_LOGIC;
    VARIABLE levels_asn_14_itm : STD_LOGIC;
    VARIABLE levels_asn_15_itm : STD_LOGIC;
    VARIABLE slc_ModelA_update_for_i_itm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE comp_compress_for_for_else_else_mux_3_itm : STD_LOGIC_VECTOR (13 DOWNTO
        0);
    VARIABLE comp_compress_for_for_else_else_mux_4_itm : STD_LOGIC_VECTOR (13 DOWNTO
        0);
    VARIABLE comp_compress_for_for_and_2_itm : STD_LOGIC;
    VARIABLE comp_compress_for_acc_3_itm : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE ModelA_getProbability_mux_1_itm : STD_LOGIC;
    VARIABLE comp_getByte_mux_2_itm : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE copy_y_2_slc_itm : STD_LOGIC;
    VARIABLE cmodel_reset_1_for_nor_itm : STD_LOGIC;
    VARIABLE copy_x_2_mux_2_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE cmodel_reset_1_for_acc_itm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE slc_ModelA_update_1_for_i_itm : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE ModelA_getChar_for_slc_1_itm : STD_LOGIC;
    VARIABLE ModelA_getChar_for_slc_itm : STD_LOGIC;
    VARIABLE dec_m_input_get_bit_1_asn_8_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE dec_decompress_for_1_acc_3_itm : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE copy_y_3_slc_itm : STD_LOGIC;
    VARIABLE hsplit_y_slc_inv_wave_Inv_Wave_x_16_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE hsplit_y_acc_2_itm : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE hsplit_y_slc_inv_wave_Inv_Wave_x_17_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE hsplit_y_acc_63_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_slc_inv_wave_Inv_Wave_x_9_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE hsplit_y_slc_9_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_slc_inv_wave_Inv_Wave_x_26_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE hsplit_y_slc_11_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_acc_38_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_slc_inv_wave_Inv_Wave_x_13_itm : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE hsplit_y_slc_13_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_acc_46_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_slc_inv_wave_Inv_Wave_x_27_itm : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_16_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE hsplit_y_1_acc_2_itm : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_17_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE hsplit_y_1_acc_63_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_9_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE hsplit_y_1_slc_9_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_26_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE hsplit_y_1_slc_11_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_acc_38_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_13_itm : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE hsplit_y_1_slc_13_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_acc_46_itm : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_27_itm : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE copy_y_4_slc_inv_wave_image_copy_x_1_itm : STD_LOGIC_VECTOR (5 DOWNTO
        0);
    VARIABLE trans_ond_Mn_Trans_Ond_i_1_sg1_sva_2 : STD_LOGIC_VECTOR (1 DOWNTO 0);
    VARIABLE trans_ond_image_copy_1_x_1_sva_2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_compress_low_1_sva_4 : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE ModelA_update_for_i_sva_sg1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
    VARIABLE ModelA_update_for_i_sva_2 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE comp_m_output_index_range_sva_9 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE comp_m_output_index_range_sva_10 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE comp_m_output_index_range_sva_11 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE comp_m_output_m_Mask_lpi_dfm_sg1 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE comp_m_output_index_range_sva_12 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_decompress_low_sva_5 : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg14_sva_sg16 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg15 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg14 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg13 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg12 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg11 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg10 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg9 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg8 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg7 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg6 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg5 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg4 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg2 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_sg1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_5 : STD_LOGIC;
    VARIABLE dec_decompress_for_i_1_sva_2 : STD_LOGIC_VECTOR (3 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg17 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg16 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg15 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg14 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg13 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg12 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg11 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg10 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg9 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg8 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg7 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg6 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg5 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg4 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg2 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_1_sg1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_sva_6 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg17 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg16 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg15 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg14 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg13 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg12 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg11 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg10 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg9 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg8 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg7 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg6 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg5 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg4 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg3 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg2 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_3_sg1 : STD_LOGIC;
    VARIABLE dec_decompress_value_1_sg14_lpi_5 : STD_LOGIC;
    VARIABLE ModelA_update_1_for_i_sva_sg1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
    VARIABLE ModelA_update_1_for_i_sva_2 : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg14_sva_2_sg1 : STD_LOGIC_VECTOR (15 DOWNTO
        0);
    VARIABLE dec_decompress_low_sva_2_sg1 : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE dec_decompress_high_1_sva_2_sg1 : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE dec_decompress_high_1_sva_1_dfm_sg1 : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE dec_decompress_value_1_sg14_lpi_3_dfm_3 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3 : STD_LOGIC_VECTOR (29 DOWNTO
        0);
    VARIABLE comp_compress_for_for_else_else_mux_1_itm_1 : STD_LOGIC;
    VARIABLE comp_compress_for_for_else_else_mux_2_itm_1 : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg16
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg15
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg14
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg13
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg12
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg11
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg10
        : STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg9 :
        STD_LOGIC;
    VARIABLE dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg8 :
        STD_LOGIC;
    VARIABLE passe_y_acc_43_sdt : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_acc_44_sdt : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_acc_46_sdt : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_1_acc_44_sdt : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE slc_slc : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE dec_decompress_for_1_scaled_value_acc_4_sdt : STD_LOGIC_VECTOR (32 DOWNTO
        0);
    VARIABLE hsplit_y_acc_sdt : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_acc_59_sdt : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_acc_67_sdt : STD_LOGIC_VECTOR (9 DOWNTO 0);
    VARIABLE hsplit_y_1_acc_sdt : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_1_acc_59_sdt : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_1_acc_67_sdt : STD_LOGIC_VECTOR (9 DOWNTO 0);
    VARIABLE comp_compress_for_for_nor_cse : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_nor_cse : STD_LOGIC;
    VARIABLE dec_decompress_for_1_for_and_1_cse : STD_LOGIC;
    VARIABLE copy_x_3_nor_cse : STD_LOGIC;
    VARIABLE copy_y_acc_8_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_acc_49_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_acc_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_acc_51_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE passe_y_1_acc_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE passe_y_1_acc_49_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_1_acc_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE comp_compress_for_mul_1_psp : STD_LOGIC_VECTOR (63 DOWNTO 0);
    VARIABLE copy_y_2_acc_8_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE dec_decompress_for_1_mul_psp : STD_LOGIC_VECTOR (63 DOWNTO 0);
    VARIABLE copy_y_3_acc_8_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_acc_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_acc_75_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_acc_76_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_1_acc_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE hsplit_y_1_acc_75_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_acc_76_psp : STD_LOGIC_VECTOR (8 DOWNTO 0);
    VARIABLE copy_y_acc_7_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_1_acc_8_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_2_acc_7_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE copy_y_3_acc_7_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_slc_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE hsplit_y_1_slc_psp : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_7 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE passe_x_acc_3_cse_sg1 : STD_LOGIC;
    VARIABLE exit_levels_sva_tcond : STD_LOGIC;
    VARIABLE exit_comp_compress_for : STD_LOGIC;
    VARIABLE comp_compress_for_for_else_else_aif_aif_nand_tcond : STD_LOGIC;
    VARIABLE dec_m_output_putByte_slc_svs_tcond : STD_LOGIC;
    VARIABLE exit_dec_decompress_for_1 : STD_LOGIC;
    VARIABLE dec_m_input_m_LastMask_lpi_3_tcond : STD_LOGIC_VECTOR (7 DOWNTO 0);
    VARIABLE exit_dec_decompress_for_1_for_1 : STD_LOGIC;
    VARIABLE exit_hsplit_y : STD_LOGIC;
    VARIABLE exit_hsplit_y_2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var : STD_LOGIC_VECTOR (16 DOWNTO 0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var : STD_LOGIC;
    VARIABLE last_clk : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_1 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_1 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_1 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_1 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_1 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_1 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_1 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_1 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_1 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_1 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_1 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_1 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_1 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_1 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_1 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_2 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_2 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_2 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_2 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_2 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_2 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_2 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_2 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_2 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_2 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_2 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_2 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_2 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_2 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_2 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_2 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_3 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_3 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_3 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_3 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_3 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_3 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_3 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_3 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_3 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_3 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_3 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_3 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_3 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_3 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_3 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_3 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_4 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_4 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_4 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_4 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_4 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_4 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_4 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_4 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_4 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_4 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_4 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_4 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_4 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_4 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_4 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_4 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_5 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_5 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_5 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_5 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_5 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_5 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_5 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_5 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_5 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_5 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_5 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_5 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_5 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_5 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_5 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_5 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_5 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_5 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_6 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_6 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_6 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_6 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_6 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_6 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_6 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_6 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_6 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_6 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_6 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_6 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_6 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_6 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_6 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_6 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_6 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_6 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_7 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_7 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_7 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_7 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_7 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_7 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_7 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_7 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_7 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_7 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_7 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_7 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_7 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_7 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_7 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_7 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_7 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_7 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_8 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_8 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_8 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_8 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_8 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_8 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_8 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_8 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_8 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_8 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_8 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_8 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_8 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_8 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_8 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_8 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_8 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_8 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_9 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_9 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_9 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_9 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_9 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_9 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_9 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_9 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_9 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_9 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_9 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_9 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_9 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_9 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_9 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_9 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_9 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_9 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_10 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_10 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_10 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_10 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_10 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_10 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_10 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_10 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_10 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_10 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_10 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_10 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_10 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_10 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_10 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_10 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_10 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_10 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_11 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_11 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_11 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_11 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_11 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_11 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_11 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_11 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_11 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_11 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_11 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_11 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_11 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_11 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_11 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_11 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_11 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_11 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_data_in_core_reg_var_12 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_re_core_psct_var_12 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_iswt0_pff_var_12 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_we_core_psct_var_12 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_data_in_core_reg_var_12 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_addr_core_reg_var_12 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Comp_rsc_singleport_re_core_psct_var_12 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_iswt0_pff_var_12 : STD_LOGIC;
    VARIABLE Comp_rsc_singleport_we_core_psct_var_12 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_data_in_core_reg_var_12 : STD_LOGIC_VECTOR (7 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_addr_core_reg_var_12 : STD_LOGIC_VECTOR (16 DOWNTO
        0);
    VARIABLE Vga_rsc_singleport_re_core_psct_var_12 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_iswt0_pff_var_12 : STD_LOGIC;
    VARIABLE Vga_rsc_singleport_we_core_psct_var_12 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_12 : STD_LOGIC_VECTOR
        (31 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_12 : STD_LOGIC_VECTOR
        (8 DOWNTO 0);
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_re_reg_var_12 : STD_LOGIC;
    VARIABLE cmodel_cumulative_frequency_rsc_singleport_we_reg_var_12 : STD_LOGIC;
    VARIABLE exit_levels_sva_1 : STD_LOGIC;
    VARIABLE last_clk_1 : STD_LOGIC;
    VARIABLE last_clk_2 : STD_LOGIC;
    VARIABLE last_clk_3 : STD_LOGIC;
    VARIABLE last_clk_4 : STD_LOGIC;
    VARIABLE last_clk_5 : STD_LOGIC;
    VARIABLE last_clk_6 : STD_LOGIC;
    VARIABLE last_clk_7 : STD_LOGIC;
    VARIABLE last_clk_8 : STD_LOGIC;
    VARIABLE last_clk_9 : STD_LOGIC;
    VARIABLE last_clk_10 : STD_LOGIC;
    VARIABLE last_clk_11 : STD_LOGIC;
    VARIABLE last_clk_12 : STD_LOGIC;
    VARIABLE passe_y_slc_trans_ond_Trans_Ond_x_1_itm_sg1 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_13 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_1_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_1_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_1_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_14 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_2_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_2_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_2_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_15 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_3_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_3_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_3_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_16 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_4_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_4_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_4_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_17 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_5_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_5_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_5_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_18 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_6_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_6_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_6_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_19 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_7_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_7_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_7_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_20 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_8_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_8_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_8_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_21 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_9_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_9_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_9_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_22 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_10_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_10_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_10_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_23 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_11_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_11_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_11_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_24 : STD_LOGIC;
    VARIABLE Src_rsc_singleport_addr_core_reg_var_12_sg3 : STD_LOGIC_VECTOR (8 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_12_sg2 : STD_LOGIC_VECTOR (1 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_12_sg1 : STD_LOGIC_VECTOR (4 DOWNTO
        0);
    VARIABLE Src_rsc_singleport_addr_core_reg_var_25 : STD_LOGIC;

    VARIABLE select_0 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_1 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_2 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_3 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_4 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_5 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_6 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_7 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE comp_compress_for_for_mux_7_nl : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE comp_compress_for_for_mux_8_nl : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE select_0_8 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_9 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_10 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_11 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_12 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE select_0_13 : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_mux1h_nl : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_mux1h_19_nl : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_else_else_mux_nl : STD_LOGIC ;
    VARIABLE dec_decompress_for_1_for_else_else_mux_3_nl : STD_LOGIC_VECTOR (13 DOWNTO
        0);
    VARIABLE dec_decompress_for_1_for_mux1h_1_nl : STD_LOGIC_VECTOR (15 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_mux1h_20_nl : STD_LOGIC_VECTOR (14 DOWNTO 0);
    VARIABLE dec_decompress_for_1_for_else_else_mux_4_nl : STD_LOGIC_VECTOR (13 DOWNTO
        0);
    VARIABLE ModelA_getChar_for_if_mux_nl : STD_LOGIC ;
    VARIABLE copy_x_3_mux_10_nl : STD_LOGIC_VECTOR (6 DOWNTO 0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_41_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_4_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_42_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_5_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_65_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_66_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_29_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_67_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_30_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_68_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_31_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_69_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_32_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_70_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_33_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_71_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_34_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_72_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_mux_35_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_1_mux_18_nl : STD_LOGIC_VECTOR (27 DOWNTO
        0);
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_1_mux_56_nl : STD_LOGIC ;
    VARIABLE inv_wave_Mn_Inv_Wave_Fct_for_1_mux_57_nl : STD_LOGIC ;
  BEGIN
    main : LOOP
      -- C-Step 0 of Loop 'main'
      ModelA_getChar_for_if_p_count_lpi_1 := ModelA_getChar_for_if_p_count_lpi_1_dfm;
      ModelA_getChar_for_if_p_high_lpi_1 := ModelA_getChar_for_if_p_high_lpi_1_dfm;
      ModelA_getChar_for_if_p_low_lpi_1 := ModelA_getChar_for_if_p_low_lpi_1_dfm;
      cmodel_m_frozen_1_sva := '0';
      trans_ond_Mn_Trans_Ond_hi_7_sg3_sva := '0';
      trans_ond_Mn_Trans_Ond_hi_7_sg4_sva := '1';
      trans_ond_Mn_Trans_Ond_hi_7_sg2_sva := '0';
      trans_ond_Mn_Trans_Ond_hi_7_sg5_sva := '1';
      trans_ond_Mn_Trans_Ond_hi_7_sg1_sva := '0';
      trans_ond_Mn_Trans_Ond_hi_7_sg6_sva := '1';
      trans_ond_Mn_Trans_Ond_hi_7_sg7_sva := '1';
      trans_ond_Mn_Trans_Ond_wi_7_sg4_sva := '0';
      trans_ond_Mn_Trans_Ond_wi_7_sg3_sva := '0';
      trans_ond_Mn_Trans_Ond_wi_7_sg5_sva := '0';
      trans_ond_Mn_Trans_Ond_wi_7_sg2_sva := '0';
      trans_ond_Mn_Trans_Ond_wi_7_sg6_sva := '1';
      trans_ond_Mn_Trans_Ond_wi_7_sg1_sva := '0';
      trans_ond_Mn_Trans_Ond_wi_7_sg7_sva := '0';
      trans_ond_Mn_Trans_Ond_wi_7_sg8_sva := '1';
      trans_ond_image_copy_y_1_sva := STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_re_core_psct <= '0';
      Vga_rsc_singleport_we_core_psct <= '0';
      cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
      cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
      cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 1 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
          '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '1';
      mgc_start_sync_mgc_bsync_vld_oswt <= '1';
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_re_core_psct <= '0';
      Vga_rsc_singleport_we_core_psct <= '0';
      cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
      cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
      cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 2 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
          '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      nblevels_1_sva := nblevels_rsc_mgc_in_wire_d;
      cmodel_cumulative_frequency_vinit_ndx_sva := STD_LOGIC_VECTOR'("100000001");
      exit_copy_x_sva := '0';
      cmodel_cumulative_frequency_vinit : LOOP
        -- C-Step 0 of Loop 'cmodel_cumulative_frequency_vinit'
        IF ( exit_copy_x_sva = '1' ) THEN
        ELSE
          trans_ond_image_copy_x_1_sva := STD_LOGIC_VECTOR'("000000000");
        END IF;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '0';
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_vinit_ndx_sva;
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000")
            & TO_STDLOGICVECTOR(cmodel_cumulative_frequency_vinit_ndx_sva(8)) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_sva(7))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_sva(6))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_sva(5))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_sva(4))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_sva(3))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_sva(2))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_sva(1))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_sva(8)))) & TO_STDLOGICVECTOR(cmodel_cumulative_frequency_vinit_ndx_sva(0));
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'cmodel_cumulative_frequency_vinit'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_reset_for_acc_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cmodel_cumulative_frequency_vinit_ndx_sva)
            + CONV_UNSIGNED(CONV_SIGNED('1', 1), 9), 9));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'cmodel_cumulative_frequency_vinit'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        IF ( exit_copy_x_sva = '1' ) THEN
        ELSE
          copy_y : LOOP
            -- C-Step 0 of Loop 'copy_y'
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            copy_y_acc_7_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_y_1_sva)
                + CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_x_1_sva(8 DOWNTO 6)),
                8), 8));
            copy_y_acc_8_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(copy_y_acc_7_psp(7
                DOWNTO 2)), 9) + CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_y_1_sva),
                9), 9));
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg1 <= trans_ond_image_copy_x_1_sva(5
                DOWNTO 1);
            Src_rsc_singleport_addr_core_reg_sg2 <= copy_y_acc_7_psp(1 DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_1 <= trans_ond_image_copy_x_1_sva(0);
            Src_rsc_singleport_addr_core_reg_sg3 <= copy_y_acc_8_psp;
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'copy_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Src_rsc_singleport_oswt <= '1';
            trans_ond_image_copy_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_x_1_sva)
                + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 9), 9));
            copy_y_slc_itm := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_image_copy_x_1_sva_1(8
                DOWNTO 6)), 4) + SIGNED'("1011"), 4)), 3);
            Src_rsc_singleport_data_in_core_reg_var := Src_rsc_singleport_data_in_core_reg;
            Src_rsc_singleport_addr_core_reg_var_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
            Src_rsc_singleport_addr_core_reg_var_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
            Src_rsc_singleport_addr_core_reg_var_13 := Src_rsc_singleport_addr_core_reg_1;
            Src_rsc_singleport_addr_core_reg_var_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
            Src_rsc_singleport_re_core_psct_var := Src_rsc_singleport_re_core_psct;
            Src_rsc_singleport_iswt0_pff_var := Src_rsc_singleport_iswt0_pff;
            Src_rsc_singleport_we_core_psct_var := Src_rsc_singleport_we_core_psct;
            Comp_rsc_singleport_data_in_core_reg_var := Comp_rsc_singleport_data_in_core_reg;
            Comp_rsc_singleport_addr_core_reg_var := Comp_rsc_singleport_addr_core_reg;
            Comp_rsc_singleport_re_core_psct_var := Comp_rsc_singleport_re_core_psct;
            Comp_rsc_singleport_iswt0_pff_var := Comp_rsc_singleport_iswt0_pff;
            Comp_rsc_singleport_we_core_psct_var := Comp_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_data_in_core_reg_var := Vga_rsc_singleport_data_in_core_reg;
            Vga_rsc_singleport_addr_core_reg_var := Vga_rsc_singleport_addr_core_reg;
            Vga_rsc_singleport_re_core_psct_var := Vga_rsc_singleport_re_core_psct;
            Vga_rsc_singleport_iswt0_pff_var := Vga_rsc_singleport_iswt0_pff;
            Vga_rsc_singleport_we_core_psct_var := Vga_rsc_singleport_we_core_psct;
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
            cmodel_cumulative_frequency_rsc_singleport_addr_reg_var := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
            cmodel_cumulative_frequency_rsc_singleport_re_reg_var := cmodel_cumulative_frequency_rsc_singleport_re_reg;
            cmodel_cumulative_frequency_rsc_singleport_we_reg_var := cmodel_cumulative_frequency_rsc_singleport_we_reg;
            unreg_outs_lp_5 : LOOP
              -- C-Step 0 of Loop 'unreg_outs_lp_5'
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Comp_rsc_singleport_we_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= copy_y_acc_8_psp & (copy_y_acc_7_psp(1
                  DOWNTO 0)) & (trans_ond_image_copy_x_1_sva(5 DOWNTO 0));
              Comp_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_out_mxwt;
              Comp_rsc_singleport_iswt0_pff <= '1';
              last_clk_1 := clk;
              WAIT UNTIL clk'EVENT OR Src_rsc_singleport_data_out_mxwt'EVENT;
              EXIT unreg_outs_lp_5 WHEN ( ((NOT last_clk_1) AND clk AND (core_wen_drv
                  OR rst)) = '1' );
              Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var;
              Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_sg1;
              Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_sg2;
              Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_13;
              Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_sg3;
              Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var;
              Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var;
              Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var;
              Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var;
              Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var;
              Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var;
              Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var;
              Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var;
              Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var;
              Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var;
              Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var;
              Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var;
              Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var;
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var;
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var;
            END LOOP unreg_outs_lp_5;

            EXIT main WHEN ( rst = '1' );
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'copy_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            EXIT copy_y WHEN ( copy_y_slc_itm = '0' );
            trans_ond_image_copy_x_1_sva := trans_ond_image_copy_x_1_sva_1;
          END LOOP copy_y;

        END IF;
        cmodel_reset_for_nor_itm := NOT((cmodel_cumulative_frequency_vinit_ndx_sva(8))
            OR (cmodel_cumulative_frequency_vinit_ndx_sva(7)) OR (cmodel_cumulative_frequency_vinit_ndx_sva(6))
            OR (cmodel_cumulative_frequency_vinit_ndx_sva(5)) OR (cmodel_cumulative_frequency_vinit_ndx_sva(4))
            OR (cmodel_cumulative_frequency_vinit_ndx_sva(3)) OR (cmodel_cumulative_frequency_vinit_ndx_sva(2))
            OR (cmodel_cumulative_frequency_vinit_ndx_sva(1)) OR (cmodel_cumulative_frequency_vinit_ndx_sva(0)));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 3 of Loop 'cmodel_cumulative_frequency_vinit'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        trans_ond_image_copy_y_1_sva_1 := STD_LOGIC_VECTOR'("00000000");
        IF ( exit_copy_x_sva = '1' ) THEN
          exit_copy_x_sva_dfm := '1';
        ELSE
          trans_ond_image_copy_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_y_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 8), 8));
          exit_copy_x_sva_dfm := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
              & (trans_ond_image_copy_y_1_sva_1(7 DOWNTO 4))) + CONV_SIGNED(CONV_UNSIGNED('1',
              1), 5), 5)), 4));
        END IF;
        EXIT cmodel_cumulative_frequency_vinit WHEN ( (cmodel_reset_for_nor_itm AND
            exit_copy_x_sva_dfm) = '1' );
        trans_ond_image_copy_y_1_sva := MUX_v_8_2_2(trans_ond_image_copy_y_1_sva_1
            & STD_LOGIC_VECTOR'("11110000"), exit_copy_x_sva);
        cmodel_cumulative_frequency_vinit_ndx_sva := cmodel_reset_for_acc_itm;
        exit_copy_x_sva := exit_copy_x_sva_dfm;
      END LOOP cmodel_cumulative_frequency_vinit;

      trans_ond_Mn_Trans_Ond_i_1_sg1_sva_2 := STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_re_core_psct <= '0';
      Vga_rsc_singleport_we_core_psct <= '0';
      cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
      cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
      cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
      exit_levels_sva_1 := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
          & (NOT (nblevels_1_sva(2 DOWNTO 0)))) + CONV_SIGNED(CONV_UNSIGNED('1',
          1), 4), 4)), 3));
      exit_levels_sva_tcond := exit_levels_sva_1;
      IF ( exit_levels_sva_1 = '1' ) THEN
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("100000001");
      END IF;
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 3 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
          '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      levels : LOOP
        -- C-Step 0 of Loop 'levels'
        EXIT levels WHEN ( exit_levels_sva_tcond = '1' );
        trans_ond_Trans_Ond_y_1_sva := STD_LOGIC_VECTOR'("0000000");
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'levels'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        passe_x_acc_3_cse_sg1 := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
            & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg7_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg6_sva)
            & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg5_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg4_sva)
            & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg3_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg2_sva)
            & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg1_sva)) + CONV_SIGNED(CONV_UNSIGNED('1',
            1), 8), 8)), 7);
        exit_passe_x_sva := NOT passe_x_acc_3_cse_sg1;
        passe_x : LOOP
          -- C-Step 0 of Loop 'passe_x'
          EXIT passe_x WHEN ( exit_passe_x_sva = '1' );
          trans_ond_Trans_Ond_x_1_sva := STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'passe_x'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          exit_passe_y_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
              & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg8_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg7_sva)
              & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg6_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg5_sva)
              & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg4_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg3_sva)
              & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg2_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg1_sva))
              + CONV_SIGNED(CONV_UNSIGNED('1', 1), 9), 9)), 8));
          passe_y : LOOP
            -- C-Step 0 of Loop 'passe_y'
            EXIT passe_y WHEN ( exit_passe_y_sva = '1' );
            trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_5_itm := trans_ond_Trans_Ond_x_1_sva(5
                DOWNTO 0);
            passe_y_slc_trans_ond_Trans_Ond_x_1_itm_sg1 := trans_ond_Trans_Ond_x_1_sva(5);
            trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_3_itm := trans_ond_Trans_Ond_x_1_sva(5
                DOWNTO 0);
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            passe_y_acc_44_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_y_1_sva
                & TO_STDLOGICVECTOR('1')), 9) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_x_1_sva(7
                DOWNTO 5)), 9), 9));
            passe_y_acc_49_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(passe_y_acc_44_sdt(8
                DOWNTO 2)), 9) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_y_1_sva
                & TO_STDLOGICVECTOR('1')), 9), 9));
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg1 <= trans_ond_Trans_Ond_x_1_sva(4
                DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_acc_44_sdt(1 DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_1 <= '1';
            Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_49_psp;
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            passe_y_acc_43_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_y_1_sva),
                8) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_x_1_sva(7 DOWNTO
                6)), 8), 8));
            passe_y_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(passe_y_acc_43_sdt(7
                DOWNTO 2)), 8) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_y_1_sva),
                8), 8));
            passe_y_acc_46_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED'(trans_ond_Mn_Trans_Ond_hi_7_sg7_sva
                & trans_ond_Mn_Trans_Ond_hi_7_sg6_sva & trans_ond_Mn_Trans_Ond_hi_7_sg5_sva
                & trans_ond_Mn_Trans_Ond_hi_7_sg4_sva & trans_ond_Mn_Trans_Ond_hi_7_sg3_sva
                & trans_ond_Mn_Trans_Ond_hi_7_sg2_sva & trans_ond_Mn_Trans_Ond_hi_7_sg1_sva),
                8) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_x_1_sva(7 DOWNTO
                6)), 8), 9) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_y_1_sva),
                9), 9));
            passe_y_acc_51_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_y_1_sva),
                9) + CONV_UNSIGNED(UNSIGNED(passe_y_acc_46_sdt(8 DOWNTO 2)), 9) +
                CONV_UNSIGNED(UNSIGNED'(trans_ond_Mn_Trans_Ond_hi_7_sg7_sva & trans_ond_Mn_Trans_Ond_hi_7_sg6_sva
                & trans_ond_Mn_Trans_Ond_hi_7_sg5_sva & trans_ond_Mn_Trans_Ond_hi_7_sg4_sva
                & trans_ond_Mn_Trans_Ond_hi_7_sg3_sva & trans_ond_Mn_Trans_Ond_hi_7_sg2_sva
                & trans_ond_Mn_Trans_Ond_hi_7_sg1_sva), 9), 9));
            Src_rsc_singleport_oswt <= '1';
            passe_y_acc_7_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(passe_y_acc_psp
                & (passe_y_acc_43_sdt(1 DOWNTO 0)) & (trans_ond_Trans_Ond_x_1_sva(5
                DOWNTO 0))) + CONV_UNSIGNED(UNSIGNED'(trans_ond_Mn_Trans_Ond_wi_7_sg8_sva
                & trans_ond_Mn_Trans_Ond_wi_7_sg7_sva & trans_ond_Mn_Trans_Ond_wi_7_sg6_sva
                & trans_ond_Mn_Trans_Ond_wi_7_sg5_sva & trans_ond_Mn_Trans_Ond_wi_7_sg4_sva
                & trans_ond_Mn_Trans_Ond_wi_7_sg3_sva & trans_ond_Mn_Trans_Ond_wi_7_sg2_sva
                & trans_ond_Mn_Trans_Ond_wi_7_sg1_sva), 16), 16));
            passe_y_acc_13_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(passe_y_acc_51_psp
                & (passe_y_acc_46_sdt(1 DOWNTO 0)) & (trans_ond_Trans_Ond_x_1_sva(5
                DOWNTO 0))) + CONV_UNSIGNED(UNSIGNED'(trans_ond_Mn_Trans_Ond_wi_7_sg8_sva
                & trans_ond_Mn_Trans_Ond_wi_7_sg7_sva & trans_ond_Mn_Trans_Ond_wi_7_sg6_sva
                & trans_ond_Mn_Trans_Ond_wi_7_sg5_sva & trans_ond_Mn_Trans_Ond_wi_7_sg4_sva
                & trans_ond_Mn_Trans_Ond_wi_7_sg3_sva & trans_ond_Mn_Trans_Ond_wi_7_sg2_sva
                & trans_ond_Mn_Trans_Ond_wi_7_sg1_sva), 17), 17));
            trans_ond_Trans_Ond_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_x_1_sva)
                + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 8), 8));
            trans_ond_Trans_Ond_x_1_sva := trans_ond_Trans_Ond_x_1_sva_1;
            exit_passe_y_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_Trans_Ond_x_1_sva_1
                & TO_STDLOGICVECTOR('1')), 10) + SIGNED'('1' & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg8_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg7_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg6_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg5_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg4_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg3_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg2_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg1_sva) & '1'), 10)), 9));
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg1 <= trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_5_itm(4
                DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_acc_44_sdt(1 DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_49_psp;
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Src_rsc_singleport_oswt <= '1';
            trans_ond_moy_slc_Src_3_cse_sva := Src_rsc_singleport_data_out_mxwt;
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg1 <= trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_5_itm(4
                DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'((passe_y_acc_43_sdt(0))
                & passe_y_slc_trans_ond_Trans_Ond_x_1_itm_sg1);
            Src_rsc_singleport_addr_core_reg_1 <= '1';
            Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_psp & TO_STDLOGICVECTOR(passe_y_acc_43_sdt(1));
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 3 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Src_rsc_singleport_oswt <= '1';
            trans_ond_moy_slc_Src_2_cse_sva := Src_rsc_singleport_data_out_mxwt;
            trans_ond_moy_1_acc_cse_sg1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_moy_slc_Src_2_cse_sva),
                9) + CONV_UNSIGNED(UNSIGNED(trans_ond_moy_slc_Src_3_cse_sva), 9),
                9)), 1, 8);
            acc_tmp_2_sva := readslice(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
                & trans_ond_moy_slc_Src_2_cse_sva & TO_STDLOGICVECTOR('1')) + CONV_SIGNED(UNSIGNED((NOT
                trans_ond_moy_slc_Src_3_cse_sva) & TO_STDLOGICVECTOR('1')), 10),
                10)), 1, 9);
            trans_ond_sub_2_acc_1_cse_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(acc_tmp_2_sva(8
                DOWNTO 1)) + CONV_UNSIGNED(CONV_UNSIGNED((acc_tmp_2_sva(8)) AND (acc_tmp_2_sva(0)),
                1), 8), 8));
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg1 <= trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_5_itm(4
                DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'((passe_y_acc_43_sdt(0))
                & (trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_5_itm(5)));
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= passe_y_acc_psp & TO_STDLOGICVECTOR(passe_y_acc_43_sdt(1));
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 4 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Src_rsc_singleport_oswt <= '1';
            trans_ond_moy_slc_Src_1_cse_sva := Src_rsc_singleport_data_out_mxwt;
            Src_rsc_singleport_data_in_core_reg_var_1 := Src_rsc_singleport_data_in_core_reg;
            Src_rsc_singleport_addr_core_reg_var_1_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
            Src_rsc_singleport_addr_core_reg_var_1_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
            Src_rsc_singleport_addr_core_reg_var_14 := Src_rsc_singleport_addr_core_reg_1;
            Src_rsc_singleport_addr_core_reg_var_1_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
            Src_rsc_singleport_re_core_psct_var_1 := Src_rsc_singleport_re_core_psct;
            Src_rsc_singleport_iswt0_pff_var_1 := Src_rsc_singleport_iswt0_pff;
            Src_rsc_singleport_we_core_psct_var_1 := Src_rsc_singleport_we_core_psct;
            Comp_rsc_singleport_data_in_core_reg_var_1 := Comp_rsc_singleport_data_in_core_reg;
            Comp_rsc_singleport_addr_core_reg_var_1 := Comp_rsc_singleport_addr_core_reg;
            Comp_rsc_singleport_re_core_psct_var_1 := Comp_rsc_singleport_re_core_psct;
            Comp_rsc_singleport_iswt0_pff_var_1 := Comp_rsc_singleport_iswt0_pff;
            Comp_rsc_singleport_we_core_psct_var_1 := Comp_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_data_in_core_reg_var_1 := Vga_rsc_singleport_data_in_core_reg;
            Vga_rsc_singleport_addr_core_reg_var_1 := Vga_rsc_singleport_addr_core_reg;
            Vga_rsc_singleport_re_core_psct_var_1 := Vga_rsc_singleport_re_core_psct;
            Vga_rsc_singleport_iswt0_pff_var_1 := Vga_rsc_singleport_iswt0_pff;
            Vga_rsc_singleport_we_core_psct_var_1 := Vga_rsc_singleport_we_core_psct;
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_1 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
            cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_1 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
            cmodel_cumulative_frequency_rsc_singleport_re_reg_var_1 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
            cmodel_cumulative_frequency_rsc_singleport_we_reg_var_1 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
            unreg_outs_lp_15 : LOOP
              -- C-Step 0 of Loop 'unreg_outs_lp_15'
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              trans_ond_moy_slc_Src_cse_sva := Src_rsc_singleport_data_out_mxwt;
              trans_ond_moy_acc_cse_sg1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_moy_slc_Src_cse_sva),
                  9) + CONV_UNSIGNED(UNSIGNED(trans_ond_moy_slc_Src_1_cse_sva), 9),
                  9)), 1, 8);
              Comp_rsc_singleport_we_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_acc_psp & (passe_y_acc_43_sdt(1 DOWNTO 0)) &
                  trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_5_itm));
              Comp_rsc_singleport_data_in_core_reg <= readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_moy_acc_cse_sg1_sva),
                  9) + CONV_UNSIGNED(UNSIGNED(trans_ond_moy_1_acc_cse_sg1_sva), 9),
                  9)), 1, 8);
              Comp_rsc_singleport_iswt0_pff <= '1';
              last_clk_2 := clk;
              WAIT UNTIL clk'EVENT OR Src_rsc_singleport_data_out_mxwt'EVENT;
              EXIT unreg_outs_lp_15 WHEN ( ((NOT last_clk_2) AND clk AND (core_wen_drv
                  OR rst)) = '1' );
              Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_1;
              Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_1_sg1;
              Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_1_sg2;
              Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_14;
              Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_1_sg3;
              Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_1;
              Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_1;
              Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_1;
              Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_1;
              Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_1;
              Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_1;
              Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_1;
              Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_1;
              Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_1;
              Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_1;
              Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_1;
              Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_1;
              Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_1;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_1;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_1;
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_1;
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_1;
            END LOOP unreg_outs_lp_15;

            EXIT main WHEN ( rst = '1' );
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            acc_tmp_sva := readslice(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
                & trans_ond_moy_acc_cse_sg1_sva & TO_STDLOGICVECTOR('1')) + CONV_SIGNED(UNSIGNED((NOT
                trans_ond_moy_1_acc_cse_sg1_sva) & TO_STDLOGICVECTOR('1')), 10),
                10)), 1, 9);
            acc_tmp_1_sva := readslice(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
                & trans_ond_moy_slc_Src_cse_sva & TO_STDLOGICVECTOR('1')) + CONV_SIGNED(UNSIGNED((NOT
                trans_ond_moy_slc_Src_1_cse_sva) & TO_STDLOGICVECTOR('1')), 10),
                10)), 1, 9);
            trans_ond_sub_1_acc_1_cse_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(acc_tmp_1_sva(8
                DOWNTO 1)) + CONV_UNSIGNED(CONV_UNSIGNED((acc_tmp_1_sva(8)) AND (acc_tmp_1_sva(0)),
                1), 8), 8));
            trans_ond_moy_5_slc_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_sub_1_acc_1_cse_sva),
                9) + CONV_UNSIGNED(UNSIGNED(trans_ond_sub_2_acc_1_cse_sva), 9), 9)),
                1, 8);
            acc_tmp_5_sva := readslice(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
                & trans_ond_sub_1_acc_1_cse_sva & TO_STDLOGICVECTOR('1')) + CONV_SIGNED(UNSIGNED((NOT
                trans_ond_sub_2_acc_1_cse_sva) & TO_STDLOGICVECTOR('1')), 10), 10)),
                1, 9);
            trans_ond_sub_5_acc_1_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(acc_tmp_5_sva(8
                DOWNTO 1)) + CONV_UNSIGNED(CONV_UNSIGNED((acc_tmp_5_sva(8)) AND (acc_tmp_5_sva(0)),
                1), 8), 8));
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Comp_rsc_singleport_we_core_psct <= '1';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                & UNSIGNED(passe_y_acc_7_itm));
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(acc_tmp_sva(8
                DOWNTO 1)) + CONV_UNSIGNED(CONV_UNSIGNED((acc_tmp_sva(8)) AND (acc_tmp_sva(0)),
                1), 8), 8));
            Comp_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 5 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Comp_rsc_singleport_we_core_psct <= '1';
            Comp_rsc_singleport_addr_core_reg <= passe_y_acc_51_psp & (passe_y_acc_46_sdt(1
                DOWNTO 0)) & trans_ond_Trans_Ond_x_slc_trans_ond_Trans_Ond_x_3_itm;
            Comp_rsc_singleport_data_in_core_reg <= trans_ond_moy_5_slc_itm;
            Comp_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 6 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Comp_rsc_singleport_we_core_psct <= '1';
            Comp_rsc_singleport_addr_core_reg <= passe_y_acc_13_itm;
            Comp_rsc_singleport_data_in_core_reg <= trans_ond_sub_5_acc_1_itm;
            Comp_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 7 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 8 of Loop 'passe_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          END LOOP passe_y;

          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'passe_x'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          trans_ond_Trans_Ond_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_y_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 7), 7));
          trans_ond_Trans_Ond_y_1_sva := trans_ond_Trans_Ond_y_1_sva_1;
          exit_passe_x_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_Trans_Ond_y_1_sva_1
              & TO_STDLOGICVECTOR('1')), 9) + SIGNED'('1' & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg7_sva)
              & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg6_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg5_sva)
              & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg4_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg3_sva)
              & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg2_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg1_sva)
              & '1'), 9)), 8));
        END LOOP passe_x;

        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'levels'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        levels_nand_svs := NOT((nblevels_1_sva(0)) AND (UNSIGNED(trans_ond_Mn_Trans_Ond_i_1_sg1_sva_2)
            = UNSIGNED(nblevels_1_sva(2 DOWNTO 1))));
        IF ( levels_nand_svs = '1' ) THEN
          trans_ond_Trans_Ond_1_y_1_sva := STD_LOGIC_VECTOR'("000000");
          exit_passe_x_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
              & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg7_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg6_sva)
              & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg5_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg4_sva)
              & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg3_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg2_sva))
              + CONV_SIGNED(CONV_UNSIGNED('1', 1), 7), 7)), 6));
          passe_x_1 : LOOP
            -- C-Step 0 of Loop 'passe_x_1'
            EXIT passe_x_1 WHEN ( exit_passe_x_1_sva = '1' );
            trans_ond_Trans_Ond_1_x_1_sva := STD_LOGIC_VECTOR'("0000000");
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'passe_x_1'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            exit_passe_y_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg8_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg7_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg6_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg5_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg4_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg3_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg2_sva)) + CONV_SIGNED(CONV_UNSIGNED('1',
                1), 8), 8)), 7));
            passe_y_1 : LOOP
              -- C-Step 0 of Loop 'passe_y_1'
              EXIT passe_y_1 WHEN ( exit_passe_y_1_sva = '1' );
              trans_ond_Trans_Ond_1_x_slc_trans_ond_Trans_Ond_1_x_4_itm := trans_ond_Trans_Ond_1_x_1_sva(5
                  DOWNTO 0);
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              passe_y_1_acc_44_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_1_y_1_sva
                  & TO_STDLOGICVECTOR('1')), 8) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_1_x_1_sva(6
                  DOWNTO 5)), 8), 8));
              passe_y_1_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(passe_y_1_acc_44_sdt(7
                  DOWNTO 2)), 8) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_1_y_1_sva
                  & TO_STDLOGICVECTOR('1')), 8), 8));
              Comp_rsc_singleport_re_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_psp & (passe_y_1_acc_44_sdt(1 DOWNTO 0))
                  & (trans_ond_Trans_Ond_1_x_1_sva(4 DOWNTO 0)) & TO_STDLOGICVECTOR('1')));
              Comp_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              passe_y_1_acc_1_cse_1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_1_y_1_sva
                  & TO_STDLOGICVECTOR('1')), 10) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_1_y_1_sva
                  & STD_LOGIC_VECTOR'("00") & TO_STDLOGICVECTOR(trans_ond_Trans_Ond_1_x_1_sva(6))),
                  10), 10)), 1, 9);
              slc_slc := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_1_y_1_sva
                  & TO_STDLOGICVECTOR('1')), 8) + CONV_UNSIGNED(UNSIGNED'(trans_ond_Mn_Trans_Ond_hi_7_sg7_sva
                  & trans_ond_Mn_Trans_Ond_hi_7_sg6_sva & trans_ond_Mn_Trans_Ond_hi_7_sg5_sva
                  & trans_ond_Mn_Trans_Ond_hi_7_sg4_sva & trans_ond_Mn_Trans_Ond_hi_7_sg3_sva
                  & trans_ond_Mn_Trans_Ond_hi_7_sg2_sva & (trans_ond_Trans_Ond_1_x_1_sva(6))),
                  8), 8)), 1, 7);
              passe_y_1_acc_49_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED'(trans_ond_Mn_Trans_Ond_hi_7_sg6_sva
                  & trans_ond_Mn_Trans_Ond_hi_7_sg5_sva & trans_ond_Mn_Trans_Ond_hi_7_sg4_sva
                  & trans_ond_Mn_Trans_Ond_hi_7_sg3_sva & trans_ond_Mn_Trans_Ond_hi_7_sg2_sva),
                  8) + CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_1_y_1_sva), 8)
                  + CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR(trans_ond_Mn_Trans_Ond_hi_7_sg7_sva)
                  & (slc_slc(6 DOWNTO 2))), 8), 8));
              Comp_rsc_singleport_oswt <= '1';
              passe_y_1_acc_7_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(passe_y_1_acc_1_cse_1_sva
                  & (trans_ond_Trans_Ond_1_x_1_sva(5 DOWNTO 0))) + CONV_UNSIGNED(UNSIGNED'(trans_ond_Mn_Trans_Ond_wi_7_sg8_sva
                  & trans_ond_Mn_Trans_Ond_wi_7_sg7_sva & trans_ond_Mn_Trans_Ond_wi_7_sg6_sva
                  & trans_ond_Mn_Trans_Ond_wi_7_sg5_sva & trans_ond_Mn_Trans_Ond_wi_7_sg4_sva
                  & trans_ond_Mn_Trans_Ond_wi_7_sg3_sva & trans_ond_Mn_Trans_Ond_wi_7_sg2_sva),
                  15), 15));
              passe_y_1_acc_13_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(passe_y_1_acc_49_psp
                  & (slc_slc(1 DOWNTO 0)) & (trans_ond_Trans_Ond_1_x_1_sva(5 DOWNTO
                  0))) + CONV_UNSIGNED(UNSIGNED'(trans_ond_Mn_Trans_Ond_wi_7_sg8_sva
                  & trans_ond_Mn_Trans_Ond_wi_7_sg7_sva & trans_ond_Mn_Trans_Ond_wi_7_sg6_sva
                  & trans_ond_Mn_Trans_Ond_wi_7_sg5_sva & trans_ond_Mn_Trans_Ond_wi_7_sg4_sva
                  & trans_ond_Mn_Trans_Ond_wi_7_sg3_sva & trans_ond_Mn_Trans_Ond_wi_7_sg2_sva),
                  16), 16));
              trans_ond_Trans_Ond_1_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_1_x_1_sva)
                  + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 7), 7));
              trans_ond_Trans_Ond_1_x_1_sva := trans_ond_Trans_Ond_1_x_1_sva_1;
              exit_passe_y_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_Trans_Ond_1_x_1_sva_1
                  & TO_STDLOGICVECTOR('1')), 9) + SIGNED'('1' & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg8_sva)
                  & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg7_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg6_sva)
                  & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg5_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg4_sva)
                  & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg3_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg2_sva)
                  & '1'), 9)), 8));
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Comp_rsc_singleport_re_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_psp & (passe_y_1_acc_44_sdt(1 DOWNTO 0))
                  & (trans_ond_Trans_Ond_1_x_slc_trans_ond_Trans_Ond_1_x_4_itm(4
                  DOWNTO 0)) & TO_STDLOGICVECTOR('0')));
              Comp_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Comp_rsc_singleport_oswt <= '1';
              trans_ond_moy_slc_Comp_11_cse_sva := Comp_rsc_singleport_data_out_mxwt;
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Comp_rsc_singleport_re_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_1_cse_1_sva & trans_ond_Trans_Ond_1_x_slc_trans_ond_Trans_Ond_1_x_4_itm
                  & TO_STDLOGICVECTOR('1')));
              Comp_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 3 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Comp_rsc_singleport_oswt <= '1';
              trans_ond_moy_slc_Comp_10_cse_sva := Comp_rsc_singleport_data_out_mxwt;
              trans_ond_moy_7_acc_cse_sg1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_moy_slc_Comp_10_cse_sva),
                  9) + CONV_UNSIGNED(UNSIGNED(trans_ond_moy_slc_Comp_11_cse_sva),
                  9), 9)), 1, 8);
              acc_tmp_8_sva := readslice(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
                  & trans_ond_moy_slc_Comp_10_cse_sva & TO_STDLOGICVECTOR('1')) +
                  CONV_SIGNED(UNSIGNED((NOT trans_ond_moy_slc_Comp_11_cse_sva) &
                  TO_STDLOGICVECTOR('1')), 10), 10)), 1, 9);
              trans_ond_sub_8_acc_1_cse_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(acc_tmp_8_sva(8
                  DOWNTO 1)) + CONV_UNSIGNED(CONV_UNSIGNED((acc_tmp_8_sva(8)) AND
                  (acc_tmp_8_sva(0)), 1), 8), 8));
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Comp_rsc_singleport_re_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_1_cse_1_sva & trans_ond_Trans_Ond_1_x_slc_trans_ond_Trans_Ond_1_x_4_itm
                  & TO_STDLOGICVECTOR('0')));
              Comp_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 4 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Comp_rsc_singleport_oswt <= '1';
              trans_ond_moy_slc_Comp_9_cse_sva := Comp_rsc_singleport_data_out_mxwt;
              Src_rsc_singleport_data_in_core_reg_var_2 := Src_rsc_singleport_data_in_core_reg;
              Src_rsc_singleport_addr_core_reg_var_2_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
              Src_rsc_singleport_addr_core_reg_var_2_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
              Src_rsc_singleport_addr_core_reg_var_15 := Src_rsc_singleport_addr_core_reg_1;
              Src_rsc_singleport_addr_core_reg_var_2_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
              Src_rsc_singleport_re_core_psct_var_2 := Src_rsc_singleport_re_core_psct;
              Src_rsc_singleport_iswt0_pff_var_2 := Src_rsc_singleport_iswt0_pff;
              Src_rsc_singleport_we_core_psct_var_2 := Src_rsc_singleport_we_core_psct;
              Comp_rsc_singleport_data_in_core_reg_var_2 := Comp_rsc_singleport_data_in_core_reg;
              Comp_rsc_singleport_addr_core_reg_var_2 := Comp_rsc_singleport_addr_core_reg;
              Comp_rsc_singleport_re_core_psct_var_2 := Comp_rsc_singleport_re_core_psct;
              Comp_rsc_singleport_iswt0_pff_var_2 := Comp_rsc_singleport_iswt0_pff;
              Comp_rsc_singleport_we_core_psct_var_2 := Comp_rsc_singleport_we_core_psct;
              Vga_rsc_singleport_data_in_core_reg_var_2 := Vga_rsc_singleport_data_in_core_reg;
              Vga_rsc_singleport_addr_core_reg_var_2 := Vga_rsc_singleport_addr_core_reg;
              Vga_rsc_singleport_re_core_psct_var_2 := Vga_rsc_singleport_re_core_psct;
              Vga_rsc_singleport_iswt0_pff_var_2 := Vga_rsc_singleport_iswt0_pff;
              Vga_rsc_singleport_we_core_psct_var_2 := Vga_rsc_singleport_we_core_psct;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_2 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_2 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
              cmodel_cumulative_frequency_rsc_singleport_re_reg_var_2 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
              cmodel_cumulative_frequency_rsc_singleport_we_reg_var_2 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
              unreg_outs_lp_27 : LOOP
                -- C-Step 0 of Loop 'unreg_outs_lp_27'
                Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
                Src_rsc_singleport_addr_core_reg_1 <= '0';
                Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
                Src_rsc_singleport_re_core_psct <= '0';
                Src_rsc_singleport_we_core_psct <= '0';
                Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Comp_rsc_singleport_iswt0_pff <= '0';
                Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Comp_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_re_core_psct <= '0';
                Vga_rsc_singleport_we_core_psct <= '0';
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
                trans_ond_moy_slc_Comp_8_cse_sva := Comp_rsc_singleport_data_out_mxwt;
                trans_ond_moy_6_acc_cse_sg1_sva := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_moy_slc_Comp_8_cse_sva),
                    9) + CONV_UNSIGNED(UNSIGNED(trans_ond_moy_slc_Comp_9_cse_sva),
                    9), 9)), 1, 8);
                Src_rsc_singleport_we_core_psct <= '1';
                Src_rsc_singleport_addr_core_reg_sg1 <= trans_ond_Trans_Ond_1_x_slc_trans_ond_Trans_Ond_1_x_4_itm(5
                    DOWNTO 1);
                Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_1_acc_1_cse_1_sva(1
                    DOWNTO 0);
                Src_rsc_singleport_addr_core_reg_1 <= trans_ond_Trans_Ond_1_x_slc_trans_ond_Trans_Ond_1_x_4_itm(0);
                Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR(UNSIGNED'("00")
                    & UNSIGNED(passe_y_1_acc_1_cse_1_sva(8 DOWNTO 2)));
                Src_rsc_singleport_data_in_core_reg <= readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_moy_6_acc_cse_sg1_sva),
                    9) + CONV_UNSIGNED(UNSIGNED(trans_ond_moy_7_acc_cse_sg1_sva),
                    9), 9)), 1, 8);
                Src_rsc_singleport_iswt0_pff <= '1';
                last_clk_3 := clk;
                WAIT UNTIL clk'EVENT OR Comp_rsc_singleport_data_out_mxwt'EVENT;
                EXIT unreg_outs_lp_27 WHEN ( ((NOT last_clk_3) AND clk AND (core_wen_drv
                    OR rst)) = '1' );
                Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_2;
                Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_2_sg1;
                Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_2_sg2;
                Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_15;
                Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_2_sg3;
                Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_2;
                Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_2;
                Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_2;
                Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_2;
                Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_2;
                Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_2;
                Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_2;
                Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_2;
                Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_2;
                Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_2;
                Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_2;
                Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_2;
                Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_2;
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_2;
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_2;
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_2;
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_2;
              END LOOP unreg_outs_lp_27;

              EXIT main WHEN ( rst = '1' );
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Src_rsc_singleport_oswt <= '1';
              acc_tmp_6_sva := readslice(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
                  & trans_ond_moy_6_acc_cse_sg1_sva & TO_STDLOGICVECTOR('1')) + CONV_SIGNED(UNSIGNED((NOT
                  trans_ond_moy_7_acc_cse_sg1_sva) & TO_STDLOGICVECTOR('1')), 10),
                  10)), 1, 9);
              acc_tmp_7_sva := readslice(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
                  & trans_ond_moy_slc_Comp_8_cse_sva & TO_STDLOGICVECTOR('1')) +
                  CONV_SIGNED(UNSIGNED((NOT trans_ond_moy_slc_Comp_9_cse_sva) & TO_STDLOGICVECTOR('1')),
                  10), 10)), 1, 9);
              trans_ond_sub_7_acc_1_cse_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(acc_tmp_7_sva(8
                  DOWNTO 1)) + CONV_UNSIGNED(CONV_UNSIGNED((acc_tmp_7_sva(8)) AND
                  (acc_tmp_7_sva(0)), 1), 8), 8));
              trans_ond_moy_11_slc_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(trans_ond_sub_7_acc_1_cse_sva),
                  9) + CONV_UNSIGNED(UNSIGNED(trans_ond_sub_8_acc_1_cse_sva), 9),
                  9)), 1, 8);
              acc_tmp_11_sva := readslice(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
                  & trans_ond_sub_7_acc_1_cse_sva & TO_STDLOGICVECTOR('1')) + CONV_SIGNED(UNSIGNED((NOT
                  trans_ond_sub_8_acc_1_cse_sva) & TO_STDLOGICVECTOR('1')), 10),
                  10)), 1, 9);
              trans_ond_sub_11_acc_1_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(acc_tmp_11_sva(8
                  DOWNTO 1)) + CONV_UNSIGNED(CONV_UNSIGNED((acc_tmp_11_sva(8)) AND
                  (acc_tmp_11_sva(0)), 1), 8), 8));
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Src_rsc_singleport_we_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg1 <= passe_y_1_acc_7_itm(5 DOWNTO
                  1);
              Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_1_acc_7_itm(7 DOWNTO
                  6);
              Src_rsc_singleport_addr_core_reg_1 <= passe_y_1_acc_7_itm(0);
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR(UNSIGNED'("00")
                  & UNSIGNED(passe_y_1_acc_7_itm(14 DOWNTO 8)));
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(acc_tmp_6_sva(8
                  DOWNTO 1)) + CONV_UNSIGNED(CONV_UNSIGNED((acc_tmp_6_sva(8)) AND
                  (acc_tmp_6_sva(0)), 1), 8), 8));
              Src_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 5 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Src_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Src_rsc_singleport_we_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg1 <= trans_ond_Trans_Ond_1_x_slc_trans_ond_Trans_Ond_1_x_4_itm(5
                  DOWNTO 1);
              Src_rsc_singleport_addr_core_reg_sg2 <= slc_slc(1 DOWNTO 0);
              Src_rsc_singleport_addr_core_reg_1 <= trans_ond_Trans_Ond_1_x_slc_trans_ond_Trans_Ond_1_x_4_itm(0);
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_49_psp));
              Src_rsc_singleport_data_in_core_reg <= trans_ond_moy_11_slc_itm;
              Src_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 6 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Src_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Src_rsc_singleport_we_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg1 <= passe_y_1_acc_13_itm(5 DOWNTO
                  1);
              Src_rsc_singleport_addr_core_reg_sg2 <= passe_y_1_acc_13_itm(7 DOWNTO
                  6);
              Src_rsc_singleport_addr_core_reg_1 <= passe_y_1_acc_13_itm(0);
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(passe_y_1_acc_13_itm(15 DOWNTO 8)));
              Src_rsc_singleport_data_in_core_reg <= trans_ond_sub_11_acc_1_itm;
              Src_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 7 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Src_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 8 of Loop 'passe_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            END LOOP passe_y_1;

            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'passe_x_1'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            trans_ond_Trans_Ond_1_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_Trans_Ond_1_y_1_sva)
                + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 6), 6));
            trans_ond_Trans_Ond_1_y_1_sva := trans_ond_Trans_Ond_1_y_1_sva_1;
            exit_passe_x_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_Trans_Ond_1_y_1_sva_1
                & TO_STDLOGICVECTOR('1')), 8) + SIGNED'('1' & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg7_sva)
                & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg6_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg5_sva)
                & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg4_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg3_sva)
                & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg2_sva) & '1'), 8)), 7));
          END LOOP passe_x_1;

          trans_ond_image_copy_1_y_1_sva := STD_LOGIC_VECTOR'("00000000");
        END IF;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 3 of Loop 'levels'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        IF ( levels_nand_svs = '1' ) THEN
          exit_copy_x_1_sva := NOT passe_x_acc_3_cse_sg1;
          copy_x_1 : LOOP
            -- C-Step 0 of Loop 'copy_x_1'
            EXIT copy_x_1 WHEN ( exit_copy_x_1_sva = '1' );
            trans_ond_image_copy_1_x_1_sva_2 := STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'copy_x_1'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            exit_copy_y_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg8_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg7_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg6_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg5_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg4_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg3_sva)
                & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg2_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg1_sva))
                + CONV_SIGNED(CONV_UNSIGNED('1', 1), 9), 9)), 8));
            copy_y_1 : LOOP
              -- C-Step 0 of Loop 'copy_y_1'
              EXIT copy_y_1 WHEN ( exit_copy_y_1_sva = '1' );
              trans_ond_image_copy_1_x_slc_trans_ond_image_copy_1_x_1_itm := trans_ond_image_copy_1_x_1_sva_2(5
                  DOWNTO 0);
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              copy_y_1_acc_8_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_1_y_1_sva)
                  + CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_1_x_1_sva_2(7 DOWNTO
                  6)), 8), 8));
              copy_y_1_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(copy_y_1_acc_8_psp(7
                  DOWNTO 2)), 8) + UNSIGNED(trans_ond_image_copy_1_y_1_sva), 8));
              Src_rsc_singleport_re_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg1 <= trans_ond_image_copy_1_x_1_sva_2(5
                  DOWNTO 1);
              Src_rsc_singleport_addr_core_reg_sg2 <= copy_y_1_acc_8_psp(1 DOWNTO
                  0);
              Src_rsc_singleport_addr_core_reg_1 <= trans_ond_image_copy_1_x_1_sva_2(0);
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                  & UNSIGNED(copy_y_1_acc_psp));
              Src_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'copy_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Src_rsc_singleport_oswt <= '1';
              trans_ond_image_copy_1_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_image_copy_1_x_1_sva_2),
                  9) + CONV_SIGNED(CONV_UNSIGNED('1', 1), 9), 9));
              trans_ond_image_copy_1_x_1_sva_2 := trans_ond_image_copy_1_x_1_sva_1(7
                  DOWNTO 0);
              exit_copy_y_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_image_copy_1_x_1_sva_1
                  & TO_STDLOGICVECTOR('1')), 11) + CONV_SIGNED(SIGNED'('1' & (NOT
                  trans_ond_Mn_Trans_Ond_wi_7_sg8_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg7_sva)
                  & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg6_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg5_sva)
                  & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg4_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg3_sva)
                  & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg2_sva) & (NOT trans_ond_Mn_Trans_Ond_wi_7_sg1_sva)
                  & '1'), 11), 11)), 10));
              Src_rsc_singleport_data_in_core_reg_var_3 := Src_rsc_singleport_data_in_core_reg;
              Src_rsc_singleport_addr_core_reg_var_3_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
              Src_rsc_singleport_addr_core_reg_var_3_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
              Src_rsc_singleport_addr_core_reg_var_16 := Src_rsc_singleport_addr_core_reg_1;
              Src_rsc_singleport_addr_core_reg_var_3_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
              Src_rsc_singleport_re_core_psct_var_3 := Src_rsc_singleport_re_core_psct;
              Src_rsc_singleport_iswt0_pff_var_3 := Src_rsc_singleport_iswt0_pff;
              Src_rsc_singleport_we_core_psct_var_3 := Src_rsc_singleport_we_core_psct;
              Comp_rsc_singleport_data_in_core_reg_var_3 := Comp_rsc_singleport_data_in_core_reg;
              Comp_rsc_singleport_addr_core_reg_var_3 := Comp_rsc_singleport_addr_core_reg;
              Comp_rsc_singleport_re_core_psct_var_3 := Comp_rsc_singleport_re_core_psct;
              Comp_rsc_singleport_iswt0_pff_var_3 := Comp_rsc_singleport_iswt0_pff;
              Comp_rsc_singleport_we_core_psct_var_3 := Comp_rsc_singleport_we_core_psct;
              Vga_rsc_singleport_data_in_core_reg_var_3 := Vga_rsc_singleport_data_in_core_reg;
              Vga_rsc_singleport_addr_core_reg_var_3 := Vga_rsc_singleport_addr_core_reg;
              Vga_rsc_singleport_re_core_psct_var_3 := Vga_rsc_singleport_re_core_psct;
              Vga_rsc_singleport_iswt0_pff_var_3 := Vga_rsc_singleport_iswt0_pff;
              Vga_rsc_singleport_we_core_psct_var_3 := Vga_rsc_singleport_we_core_psct;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_3 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_3 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
              cmodel_cumulative_frequency_rsc_singleport_re_reg_var_3 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
              cmodel_cumulative_frequency_rsc_singleport_we_reg_var_3 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
              unreg_outs_lp_36 : LOOP
                -- C-Step 0 of Loop 'unreg_outs_lp_36'
                Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
                Src_rsc_singleport_addr_core_reg_1 <= '0';
                Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
                Src_rsc_singleport_re_core_psct <= '0';
                Src_rsc_singleport_we_core_psct <= '0';
                Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Comp_rsc_singleport_iswt0_pff <= '0';
                Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Comp_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_re_core_psct <= '0';
                Vga_rsc_singleport_we_core_psct <= '0';
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
                Comp_rsc_singleport_we_core_psct <= '1';
                Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR(UNSIGNED'("0")
                    & UNSIGNED(copy_y_1_acc_psp & (copy_y_1_acc_8_psp(1 DOWNTO 0))
                    & trans_ond_image_copy_1_x_slc_trans_ond_image_copy_1_x_1_itm));
                Comp_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_out_mxwt;
                Comp_rsc_singleport_iswt0_pff <= '1';
                last_clk_4 := clk;
                WAIT UNTIL clk'EVENT OR Src_rsc_singleport_data_out_mxwt'EVENT;
                EXIT unreg_outs_lp_36 WHEN ( ((NOT last_clk_4) AND clk AND (core_wen_drv
                    OR rst)) = '1' );
                Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_3;
                Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_3_sg1;
                Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_3_sg2;
                Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_16;
                Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_3_sg3;
                Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_3;
                Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_3;
                Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_3;
                Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_3;
                Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_3;
                Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_3;
                Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_3;
                Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_3;
                Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_3;
                Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_3;
                Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_3;
                Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_3;
                Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_3;
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_3;
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_3;
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_3;
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_3;
              END LOOP unreg_outs_lp_36;

              EXIT main WHEN ( rst = '1' );
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Comp_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'copy_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            END LOOP copy_y_1;

            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'copy_x_1'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            trans_ond_image_copy_1_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_image_copy_1_y_1_sva(6
                DOWNTO 0)), 8) + CONV_SIGNED(CONV_UNSIGNED('1', 1), 8), 8));
            trans_ond_image_copy_1_y_1_sva := trans_ond_image_copy_1_y_1_sva_1;
            exit_copy_x_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_image_copy_1_y_1_sva_1
                & TO_STDLOGICVECTOR('1')), 10) + CONV_SIGNED(SIGNED'('1' & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg7_sva)
                & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg6_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg5_sva)
                & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg4_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg3_sva)
                & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg2_sva) & (NOT trans_ond_Mn_Trans_Ond_hi_7_sg1_sva)
                & '1'), 10), 10)), 9));
          END LOOP copy_x_1;

        END IF;
        trans_ond_Mn_Trans_Ond_hi_7_sg6_sva_dfm := trans_ond_Mn_Trans_Ond_hi_7_sg7_sva
            AND (NOT levels_nand_svs);
        levels_asn_3_itm := trans_ond_Mn_Trans_Ond_hi_7_sg7_sva;
        levels_asn_4_itm := trans_ond_Mn_Trans_Ond_hi_7_sg6_sva;
        trans_ond_Mn_Trans_Ond_wi_7_sg7_sva_dfm := trans_ond_Mn_Trans_Ond_wi_7_sg8_sva
            AND (NOT levels_nand_svs);
        levels_asn_14_itm := trans_ond_Mn_Trans_Ond_wi_7_sg8_sva;
        levels_asn_15_itm := trans_ond_Mn_Trans_Ond_wi_7_sg7_sva;
        trans_ond_Mn_Trans_Ond_hi_7_sg7_sva := '0';
        trans_ond_Mn_Trans_Ond_hi_7_sg6_sva := trans_ond_Mn_Trans_Ond_hi_7_sg6_sva_dfm;
        trans_ond_Mn_Trans_Ond_wi_7_sg8_sva := '0';
        trans_ond_Mn_Trans_Ond_wi_7_sg7_sva := trans_ond_Mn_Trans_Ond_wi_7_sg7_sva_dfm;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        trans_ond_Mn_Trans_Ond_i_1_sg1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_Mn_Trans_Ond_i_1_sg1_sva_2),
            3) + CONV_SIGNED(CONV_UNSIGNED('1', 1), 3), 3));
        exit_levels_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_Mn_Trans_Ond_i_1_sg1_sva_1
            & STD_LOGIC_VECTOR'("01")), 6) + CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
            & (NOT (nblevels_1_sva(2 DOWNTO 0))) & TO_STDLOGICVECTOR('1')), 6), 6)),
            5));
        exit_levels_sva_tcond := exit_levels_sva;
        IF ( exit_levels_sva = '1' ) THEN
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("100000001");
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 4 of Loop 'levels'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        trans_ond_Mn_Trans_Ond_hi_7_sg4_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(trans_ond_Mn_Trans_Ond_hi_7_sg5_sva
            & levels_asn_4_itm), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_hi_7_sg3_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(trans_ond_Mn_Trans_Ond_hi_7_sg4_sva
            & trans_ond_Mn_Trans_Ond_hi_7_sg5_sva), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_hi_7_sg2_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(trans_ond_Mn_Trans_Ond_hi_7_sg3_sva
            & trans_ond_Mn_Trans_Ond_hi_7_sg4_sva), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_hi_7_sg1_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(trans_ond_Mn_Trans_Ond_hi_7_sg2_sva
            & trans_ond_Mn_Trans_Ond_hi_7_sg3_sva), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_wi_7_sg5_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(trans_ond_Mn_Trans_Ond_wi_7_sg6_sva
            & levels_asn_15_itm), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_wi_7_sg4_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(trans_ond_Mn_Trans_Ond_wi_7_sg5_sva
            & trans_ond_Mn_Trans_Ond_wi_7_sg6_sva), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_wi_7_sg3_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(trans_ond_Mn_Trans_Ond_wi_7_sg4_sva
            & trans_ond_Mn_Trans_Ond_wi_7_sg5_sva), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_wi_7_sg2_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(trans_ond_Mn_Trans_Ond_wi_7_sg3_sva
            & trans_ond_Mn_Trans_Ond_wi_7_sg4_sva), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_wi_7_sg1_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(trans_ond_Mn_Trans_Ond_wi_7_sg2_sva
            & trans_ond_Mn_Trans_Ond_wi_7_sg3_sva), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_i_1_sg1_sva_2 := trans_ond_Mn_Trans_Ond_i_1_sg1_sva_1(1
            DOWNTO 0);
        trans_ond_Mn_Trans_Ond_hi_7_sg5_sva := MUX_s_1_2_2(STD_LOGIC_VECTOR'(levels_asn_4_itm
            & levels_asn_3_itm), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_hi_7_sg4_sva := trans_ond_Mn_Trans_Ond_hi_7_sg4_sva_dfm;
        trans_ond_Mn_Trans_Ond_hi_7_sg3_sva := trans_ond_Mn_Trans_Ond_hi_7_sg3_sva_dfm;
        trans_ond_Mn_Trans_Ond_hi_7_sg2_sva := trans_ond_Mn_Trans_Ond_hi_7_sg2_sva_dfm;
        trans_ond_Mn_Trans_Ond_hi_7_sg1_sva := trans_ond_Mn_Trans_Ond_hi_7_sg1_sva_dfm;
        trans_ond_Mn_Trans_Ond_wi_7_sg6_sva := MUX_s_1_2_2(STD_LOGIC_VECTOR'(levels_asn_15_itm
            & levels_asn_14_itm), levels_nand_svs);
        trans_ond_Mn_Trans_Ond_wi_7_sg5_sva := trans_ond_Mn_Trans_Ond_wi_7_sg5_sva_dfm;
        trans_ond_Mn_Trans_Ond_wi_7_sg4_sva := trans_ond_Mn_Trans_Ond_wi_7_sg4_sva_dfm;
        trans_ond_Mn_Trans_Ond_wi_7_sg3_sva := trans_ond_Mn_Trans_Ond_wi_7_sg3_sva_dfm;
        trans_ond_Mn_Trans_Ond_wi_7_sg2_sva := trans_ond_Mn_Trans_Ond_wi_7_sg2_sva_dfm;
        trans_ond_Mn_Trans_Ond_wi_7_sg1_sva := trans_ond_Mn_Trans_Ond_wi_7_sg1_sva_dfm;
      END LOOP levels;

      comp_m_output_m_NextByte_1_sva := STD_LOGIC_VECTOR'("00000000");
      comp_m_output_m_Mask_1_sva := STD_LOGIC_VECTOR'("10000000");
      comp_m_output_index_range_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      comp_byte_to_encode_1_sva := STD_LOGIC_VECTOR'("00000000000000000");
      comp_compress_pending_bits_1_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      comp_compress_low_1_sva_4 := STD_LOGIC_VECTOR'("000000000000000");
      comp_compress_high_1_sva := STD_LOGIC_VECTOR'("00000000000000001111111111111111");
      comp_compress_for : LOOP
        -- C-Step 0 of Loop 'comp_compress_for'
        comp_compress_pending_bits_1_lpi_2 := comp_compress_pending_bits_1_sva;
        comp_m_output_m_NextByte_1_lpi_2 := comp_m_output_m_NextByte_1_sva;
        comp_m_output_index_range_lpi_2 := comp_m_output_index_range_sva;
        comp_m_output_m_Mask_1_lpi_2 := comp_m_output_m_Mask_1_sva;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        comp_getByte_slc_mdf_sva := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(comp_byte_to_encode_1_sva(16
            DOWNTO 10)), 8) + SIGNED'("10110101"), 8)), 7);
        IF ( comp_getByte_slc_mdf_sva = '1' ) THEN
          Comp_rsc_singleport_re_core_psct <= '1';
          Comp_rsc_singleport_addr_core_reg <= comp_byte_to_encode_1_sva;
          Comp_rsc_singleport_iswt0_pff <= '1';
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        comp_byte_to_encode_1_sva_1 := STD_LOGIC_VECTOR'("00000000000000000");
        IF ( comp_getByte_slc_mdf_sva = '1' ) THEN
          comp_byte_to_encode_1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_byte_to_encode_1_sva)
              + CONV_SIGNED(CONV_UNSIGNED('1', 1), 17), 17));
          Comp_rsc_singleport_oswt <= '1';
        END IF;
        ModelA_getProbability_p_count_sva := cmodel_cumulative_frequency_rsc_singleport_data_out;
        comp_getByte_mux_2_itm := MUX_v_17_2_2(STD_LOGIC_VECTOR'("10010110000000000")
            & comp_byte_to_encode_1_sva_1, comp_getByte_slc_mdf_sva);
        Src_rsc_singleport_data_in_core_reg_var_4 := Src_rsc_singleport_data_in_core_reg;
        Src_rsc_singleport_addr_core_reg_var_4_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
        Src_rsc_singleport_addr_core_reg_var_4_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
        Src_rsc_singleport_addr_core_reg_var_17 := Src_rsc_singleport_addr_core_reg_1;
        Src_rsc_singleport_addr_core_reg_var_4_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
        Src_rsc_singleport_re_core_psct_var_4 := Src_rsc_singleport_re_core_psct;
        Src_rsc_singleport_iswt0_pff_var_4 := Src_rsc_singleport_iswt0_pff;
        Src_rsc_singleport_we_core_psct_var_4 := Src_rsc_singleport_we_core_psct;
        Comp_rsc_singleport_data_in_core_reg_var_4 := Comp_rsc_singleport_data_in_core_reg;
        Comp_rsc_singleport_addr_core_reg_var_4 := Comp_rsc_singleport_addr_core_reg;
        Comp_rsc_singleport_re_core_psct_var_4 := Comp_rsc_singleport_re_core_psct;
        Comp_rsc_singleport_iswt0_pff_var_4 := Comp_rsc_singleport_iswt0_pff;
        Comp_rsc_singleport_we_core_psct_var_4 := Comp_rsc_singleport_we_core_psct;
        Vga_rsc_singleport_data_in_core_reg_var_4 := Vga_rsc_singleport_data_in_core_reg;
        Vga_rsc_singleport_addr_core_reg_var_4 := Vga_rsc_singleport_addr_core_reg;
        Vga_rsc_singleport_re_core_psct_var_4 := Vga_rsc_singleport_re_core_psct;
        Vga_rsc_singleport_iswt0_pff_var_4 := Vga_rsc_singleport_iswt0_pff;
        Vga_rsc_singleport_we_core_psct_var_4 := Vga_rsc_singleport_we_core_psct;
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_4 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
        cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_4 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
        cmodel_cumulative_frequency_rsc_singleport_re_reg_var_4 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
        cmodel_cumulative_frequency_rsc_singleport_we_reg_var_4 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
        unreg_outs_lp_41 : LOOP
          -- C-Step 0 of Loop 'unreg_outs_lp_41'
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          comp_getByte_Compressor_getByte_return_1_sva_1 := STD_LOGIC_VECTOR'("00000000");
          IF ( comp_getByte_slc_mdf_sva = '1' ) THEN
            comp_getByte_Compressor_getByte_return_1_sva_1 := Comp_rsc_singleport_data_out_mxwt;
          END IF;
          comp_getByte_Compressor_getByte_return_1_lpi_1_dfm := comp_getByte_Compressor_getByte_return_1_sva_1
              OR STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(NOT comp_getByte_slc_mdf_sva,
              1),8));
          comp_compress_for_and_svs := (NOT comp_getByte_slc_mdf_sva) AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(7))
              AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(6)) AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(5))
              AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(4)) AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(3))
              AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(2)) AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(1))
              AND (comp_getByte_Compressor_getByte_return_1_lpi_1_dfm(0));
          comp_compress_for_c_1_lpi_1_dfm := comp_getByte_Compressor_getByte_return_1_lpi_1_dfm
              AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(NOT comp_compress_for_and_svs,
              1),8));
          comp_compress_for_c_sg1_2_lpi_1_dfm := (NOT comp_getByte_slc_mdf_sva) OR
              comp_compress_for_and_svs;
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR(comp_compress_for_c_sg1_2_lpi_1_dfm)
              & comp_compress_for_c_1_lpi_1_dfm) + CONV_UNSIGNED(CONV_UNSIGNED('1',
              1), 9), 9));
          last_clk_5 := clk;
          WAIT UNTIL clk'EVENT OR Comp_rsc_singleport_data_out_mxwt'EVENT;
          EXIT unreg_outs_lp_41 WHEN ( ((NOT last_clk_5) AND clk AND (core_wen_drv
              OR rst)) = '1' );
          Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_4;
          Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_4_sg1;
          Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_4_sg2;
          Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_17;
          Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_4_sg3;
          Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_4;
          Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_4;
          Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_4;
          Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_4;
          Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_4;
          Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_4;
          Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_4;
          Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_4;
          Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_4;
          Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_4;
          Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_4;
          Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_4;
          Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_4;
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_4;
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_4;
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_4;
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_4;
        END LOOP unreg_outs_lp_41;

        EXIT main WHEN ( rst = '1' );
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        IF ( cmodel_m_frozen_1_sva = '1' ) THEN
        ELSE
          ModelA_update_for_i_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR(comp_compress_for_c_sg1_2_lpi_1_dfm)
              & comp_compress_for_c_1_lpi_1_dfm) + CONV_UNSIGNED(CONV_UNSIGNED('1',
              1), 9), 9));
          ModelA_update_for_i_sva_2 := ModelA_update_for_i_acc_psp;
          ModelA_update_for_i_sva_sg1 := STD_LOGIC_VECTOR'("00000000000000000000000");
          exit_ModelA_update_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(ModelA_update_for_i_acc_psp(8
              DOWNTO 1)), 9) + SIGNED'("101111111"), 9)), 8));
        END IF;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= TO_STDLOGICVECTOR(comp_compress_for_c_sg1_2_lpi_1_dfm)
            & comp_compress_for_c_1_lpi_1_dfm;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        ModelA_getProbability_p_high_sva := cmodel_cumulative_frequency_rsc_singleport_data_out;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 3 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        ModelA_getProbability_p_low_sva := cmodel_cumulative_frequency_rsc_singleport_data_out;
        IF ( cmodel_m_frozen_1_sva = '1' ) THEN
        ELSE
          ModelA_update_for : LOOP
            -- C-Step 0 of Loop 'ModelA_update_for'
            EXIT ModelA_update_for WHEN ( exit_ModelA_update_for_sva = '1' );
            slc_ModelA_update_for_i_itm := ModelA_update_for_i_sva_2;
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= ModelA_update_for_i_sva_2;
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'ModelA_update_for'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            ModelA_update_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_update_for_i_sva_sg1
                & ModelA_update_for_i_sva_2) + CONV_SIGNED(CONV_UNSIGNED('1', 1),
                32), 32));
            ModelA_update_for_i_sva_2 := ModelA_update_for_i_sva_1(8 DOWNTO 0);
            ModelA_update_for_i_sva_sg1 := ModelA_update_for_i_sva_1(31 DOWNTO 9);
            exit_ModelA_update_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_update_for_i_sva_1(31
                DOWNTO 1)) + CONV_SIGNED(SIGNED'("101111111"), 31), 31)), 30));
            Src_rsc_singleport_data_in_core_reg_var_5 := Src_rsc_singleport_data_in_core_reg;
            Src_rsc_singleport_addr_core_reg_var_5_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
            Src_rsc_singleport_addr_core_reg_var_5_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
            Src_rsc_singleport_addr_core_reg_var_18 := Src_rsc_singleport_addr_core_reg_1;
            Src_rsc_singleport_addr_core_reg_var_5_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
            Src_rsc_singleport_re_core_psct_var_5 := Src_rsc_singleport_re_core_psct;
            Src_rsc_singleport_iswt0_pff_var_5 := Src_rsc_singleport_iswt0_pff;
            Src_rsc_singleport_we_core_psct_var_5 := Src_rsc_singleport_we_core_psct;
            Comp_rsc_singleport_data_in_core_reg_var_5 := Comp_rsc_singleport_data_in_core_reg;
            Comp_rsc_singleport_addr_core_reg_var_5 := Comp_rsc_singleport_addr_core_reg;
            Comp_rsc_singleport_re_core_psct_var_5 := Comp_rsc_singleport_re_core_psct;
            Comp_rsc_singleport_iswt0_pff_var_5 := Comp_rsc_singleport_iswt0_pff;
            Comp_rsc_singleport_we_core_psct_var_5 := Comp_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_data_in_core_reg_var_5 := Vga_rsc_singleport_data_in_core_reg;
            Vga_rsc_singleport_addr_core_reg_var_5 := Vga_rsc_singleport_addr_core_reg;
            Vga_rsc_singleport_re_core_psct_var_5 := Vga_rsc_singleport_re_core_psct;
            Vga_rsc_singleport_iswt0_pff_var_5 := Vga_rsc_singleport_iswt0_pff;
            Vga_rsc_singleport_we_core_psct_var_5 := Vga_rsc_singleport_we_core_psct;
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_5 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
            cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_5 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
            cmodel_cumulative_frequency_rsc_singleport_re_reg_var_5 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
            cmodel_cumulative_frequency_rsc_singleport_we_reg_var_5 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
            unreg_outs_lp_45 : LOOP
              -- C-Step 0 of Loop 'unreg_outs_lp_45'
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '0';
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= slc_ModelA_update_for_i_itm;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cmodel_cumulative_frequency_rsc_singleport_data_out)
                  + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
              last_clk_6 := clk;
              WAIT UNTIL clk'EVENT OR cmodel_cumulative_frequency_rsc_singleport_data_out'EVENT;
              EXIT unreg_outs_lp_45 WHEN ( ((NOT last_clk_6) AND clk AND (core_wen_drv
                  OR rst)) = '1' );
              Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_5;
              Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_5_sg1;
              Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_5_sg2;
              Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_18;
              Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_5_sg3;
              Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_5;
              Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_5;
              Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_5;
              Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_5;
              Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_5;
              Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_5;
              Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_5;
              Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_5;
              Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_5;
              Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_5;
              Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_5;
              Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_5;
              Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_5;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_5;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_5;
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_5;
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_5;
            END LOOP unreg_outs_lp_45;

            EXIT main WHEN ( rst = '1' );
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'ModelA_update_for'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          END LOOP ModelA_update_for;

        END IF;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        IF ( cmodel_m_frozen_1_sva = '1' ) THEN
        ELSE
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("100000001");
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 4 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        comp_compress_for_range_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
            & (NOT (comp_compress_low_1_sva_4(14 DOWNTO 1)))) + SIGNED'("000000000000001"),
            15)) & TO_STDLOGICVECTOR(NOT (comp_compress_low_1_sva_4(0)))), 32) +
            UNSIGNED(comp_compress_high_1_sva), 32));
        comp_compress_for_acc_3_itm := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(comp_compress_low_1_sva_4),
            16) + CONV_SIGNED(CONV_SIGNED('1', 1), 16), 16));
        comp_compress_for_mul_mut := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(UNSIGNED(comp_compress_for_range_sva)
            * UNSIGNED(ModelA_getProbability_p_high_sva)), 64));
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        comp_compress_for_mul_1_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(UNSIGNED(comp_compress_for_range_sva)
            * UNSIGNED(ModelA_getProbability_p_low_sva)), 64));
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 5 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_m_frozen_1_sva_1 := '0';
        IF ( cmodel_m_frozen_1_sva = '1' ) THEN
        ELSE
          cmodel_m_frozen_1_sva_1 := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(cmodel_cumulative_frequency_rsc_singleport_data_out),
              33) + CONV_SIGNED(SIGNED'("100000000000001"), 33), 33)), 32));
        END IF;
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        ModelA_getProbability_mux_1_itm := cmodel_m_frozen_1_sva_1 OR cmodel_m_frozen_1_sva;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 6 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 7 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 8 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_1_a <= comp_compress_for_mul_mut;
        div_mgc_div_1_b <= ModelA_getProbability_p_count_sva;
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 9 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        comp_compress_high_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_compress_for_acc_3_itm),
            32) + UNSIGNED(div_mgc_div_1_z(31 DOWNTO 0)), 32));
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(comp_compress_for_mul_1_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getProbability_p_count_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 10 of Loop 'comp_compress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        comp_compress_low_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_compress_low_1_sva_4),
            32) + UNSIGNED(div_mgc_div_z(31 DOWNTO 0)), 32));
        comp_compress_for_for : LOOP
          -- C-Step 0 of Loop 'comp_compress_for_for'
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          comp_compress_for_for_else_slc_svs := '0';
          comp_m_output_putByte_2_slc_svs := '0';
          comp_m_output_putByte_slc_svs := '0';
          comp_compress_for_for_else_else_land_sva_1 := '0';
          comp_compress_for_for_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_compress_high_1_sva_1(31
              DOWNTO 15)), 18) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 18), 18)), 17);
          IF ( comp_compress_for_for_slc_svs = '1' ) THEN
            select_0 := comp_m_output_m_Mask_1_lpi_2(7 DOWNTO 1);
            CASE select_0 IS
              WHEN "0000000" =>
                comp_m_output_putByte_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2(31
                    DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                    22);
                IF ( comp_m_output_putByte_slc_svs = '1' ) THEN
                  Src_rsc_singleport_we_core_psct <= '1';
                  Src_rsc_singleport_addr_core_reg_sg1 <= comp_m_output_index_range_lpi_2(5
                      DOWNTO 1);
                  Src_rsc_singleport_addr_core_reg_sg2 <= comp_m_output_index_range_lpi_2(7
                      DOWNTO 6);
                  Src_rsc_singleport_addr_core_reg_1 <= comp_m_output_index_range_lpi_2(0);
                  Src_rsc_singleport_addr_core_reg_sg3 <= comp_m_output_index_range_lpi_2(16
                      DOWNTO 8);
                  Src_rsc_singleport_data_in_core_reg <= comp_m_output_m_NextByte_1_lpi_2;
                  Src_rsc_singleport_iswt0_pff <= '1';
                END IF;
              WHEN OTHERS =>
                -- NOP
            END CASE;
          ELSE
            comp_compress_for_for_else_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_compress_low_1_sva_1(31
                DOWNTO 15)), 18) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 18), 18)),
                17);
            IF ( comp_compress_for_for_else_slc_svs = '1' ) THEN
              IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
                comp_compress_for_for_else_else_land_sva_1 := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_compress_high_1_sva_1(31
                    DOWNTO 14)), 19) + CONV_UNSIGNED(SIGNED'("101"), 19), 19)), 18);
              END IF;
              comp_compress_for_for_else_else_aif_aif_nand_tcond := NOT(comp_compress_for_for_else_else_land_sva_1
                  AND (comp_compress_low_1_sva_1(14)));
              IF ( comp_compress_for_for_else_else_aif_aif_nand_tcond = '1' ) THEN
                exit_comp_compress_for := comp_compress_for_c_sg1_2_lpi_1_dfm AND
                    (NOT((comp_compress_for_c_1_lpi_1_dfm(7)) OR (comp_compress_for_c_1_lpi_1_dfm(6))
                    OR (comp_compress_for_c_1_lpi_1_dfm(5)) OR (comp_compress_for_c_1_lpi_1_dfm(4))
                    OR (comp_compress_for_c_1_lpi_1_dfm(3)) OR (comp_compress_for_c_1_lpi_1_dfm(2))
                    OR (comp_compress_for_c_1_lpi_1_dfm(1)) OR (comp_compress_for_c_1_lpi_1_dfm(0))));
                IF ( exit_comp_compress_for = '1' ) THEN
                ELSE
                  cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
                  cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("100000001");
                END IF;
              END IF;
            ELSE
              comp_m_output_m_NextByte_1_sva_4 := comp_m_output_m_NextByte_1_lpi_2
                  OR comp_m_output_m_Mask_1_lpi_2;
              select_0_1 := comp_m_output_m_Mask_1_lpi_2(7 DOWNTO 1);
              CASE select_0_1 IS
                WHEN "0000000" =>
                  comp_m_output_putByte_2_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2(31
                      DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23),
                      23)), 22);
                  IF ( comp_m_output_putByte_2_slc_svs = '1' ) THEN
                    Src_rsc_singleport_we_core_psct <= '1';
                    Src_rsc_singleport_addr_core_reg_sg1 <= comp_m_output_index_range_lpi_2(5
                        DOWNTO 1);
                    Src_rsc_singleport_addr_core_reg_sg2 <= comp_m_output_index_range_lpi_2(7
                        DOWNTO 6);
                    Src_rsc_singleport_addr_core_reg_1 <= comp_m_output_index_range_lpi_2(0);
                    Src_rsc_singleport_addr_core_reg_sg3 <= comp_m_output_index_range_lpi_2(16
                        DOWNTO 8);
                    Src_rsc_singleport_data_in_core_reg <= comp_m_output_m_NextByte_1_sva_4;
                    Src_rsc_singleport_iswt0_pff <= '1';
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
            END IF;
          END IF;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'comp_compress_for_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          comp_compress_pending_bits_1_lpi_2_dfm := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          comp_m_output_index_range_sva_3 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          comp_m_output_index_range_sva_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( comp_compress_for_for_slc_svs = '1' ) THEN
            unequal_tmp := (comp_m_output_m_Mask_1_lpi_2(7)) OR (comp_m_output_m_Mask_1_lpi_2(6))
                OR (comp_m_output_m_Mask_1_lpi_2(5)) OR (comp_m_output_m_Mask_1_lpi_2(4))
                OR (comp_m_output_m_Mask_1_lpi_2(3)) OR (comp_m_output_m_Mask_1_lpi_2(2))
                OR (comp_m_output_m_Mask_1_lpi_2(1));
            select_0_2 := comp_m_output_m_Mask_1_lpi_2(7 DOWNTO 1);
            CASE select_0_2 IS
              WHEN "0000000" =>
                IF ( comp_m_output_putByte_slc_svs = '1' ) THEN
                  Src_rsc_singleport_oswt <= '1';
                  comp_m_output_index_range_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2)
                      + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
                END IF;
              WHEN OTHERS =>
                -- NOP
            END CASE;
            comp_m_output_index_range_lpi_2_dfm_1 := MUX_v_32_2_2(comp_m_output_index_range_lpi_2
                & comp_m_output_index_range_sva_1, comp_m_output_putByte_slc_svs
                AND (NOT unequal_tmp));
            comp_m_output_m_NextByte_1_lpi_2_dfm := comp_m_output_m_NextByte_1_lpi_2
                AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp, 1),8));
            comp_m_output_m_Mask_1_lpi_2_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
                & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(comp_m_output_m_Mask_1_lpi_2(7
                DOWNTO 1))), unequal_tmp);
            comp_put_bit_plus_pending_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            exit_comp_put_bit_plus_pending_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
                comp_compress_pending_bits_1_lpi_2), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
                1), 33), 33)), 32));
          ELSIF ( comp_compress_for_for_else_slc_svs = '1' ) THEN
            EXIT comp_compress_for_for WHEN ( comp_compress_for_for_else_else_aif_aif_nand_tcond
                = '1' );
            comp_compress_pending_bits_1_lpi_2_dfm := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_compress_pending_bits_1_lpi_2)
                + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
            comp_compress_for_for_else_else_mux_1_itm_1 := NOT (comp_compress_low_1_sva_1(14));
            comp_compress_for_for_else_else_mux_3_itm := comp_compress_low_1_sva_1(13
                DOWNTO 0);
            comp_compress_for_for_else_else_mux_2_itm_1 := NOT (comp_compress_high_1_sva_1(14));
            comp_compress_for_for_else_else_mux_4_itm := comp_compress_high_1_sva_1(13
                DOWNTO 0);
          ELSE
            unequal_tmp_2 := (comp_m_output_m_Mask_1_lpi_2(7)) OR (comp_m_output_m_Mask_1_lpi_2(6))
                OR (comp_m_output_m_Mask_1_lpi_2(5)) OR (comp_m_output_m_Mask_1_lpi_2(4))
                OR (comp_m_output_m_Mask_1_lpi_2(3)) OR (comp_m_output_m_Mask_1_lpi_2(2))
                OR (comp_m_output_m_Mask_1_lpi_2(1));
            select_0_3 := comp_m_output_m_Mask_1_lpi_2(7 DOWNTO 1);
            CASE select_0_3 IS
              WHEN "0000000" =>
                IF ( comp_m_output_putByte_2_slc_svs = '1' ) THEN
                  Src_rsc_singleport_oswt <= '1';
                  comp_m_output_index_range_sva_3 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2)
                      + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
                END IF;
              WHEN OTHERS =>
                -- NOP
            END CASE;
            comp_m_output_index_range_lpi_2_dfm_3 := MUX_v_32_2_2(comp_m_output_index_range_lpi_2
                & comp_m_output_index_range_sva_3, comp_m_output_putByte_2_slc_svs
                AND (NOT unequal_tmp_2));
            comp_m_output_m_NextByte_1_lpi_2_dfm_1 := comp_m_output_m_NextByte_1_sva_4
                AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_2, 1),8));
            comp_m_output_m_Mask_1_lpi_2_dfm_1 := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
                & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(comp_m_output_m_Mask_1_lpi_2(7
                DOWNTO 1))), unequal_tmp_2);
            comp_put_bit_plus_pending_1_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            exit_comp_put_bit_plus_pending_1_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
                comp_compress_pending_bits_1_lpi_2), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
                1), 33), 33)), 32));
          END IF;
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'comp_compress_for_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( comp_compress_for_for_slc_svs = '1' ) THEN
            comp_put_bit_plus_pending_for : LOOP
              -- C-Step 0 of Loop 'comp_put_bit_plus_pending_for'
              comp_m_output_index_range_lpi_4 := comp_m_output_index_range_lpi_2_dfm_1;
              comp_m_output_m_Mask_1_lpi_4 := comp_m_output_m_Mask_1_lpi_2_dfm;
              comp_m_output_m_NextByte_1_lpi_4 := comp_m_output_m_NextByte_1_lpi_2_dfm;
              EXIT comp_put_bit_plus_pending_for WHEN ( exit_comp_put_bit_plus_pending_for_sva
                  = '1' );
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              comp_m_output_putByte_1_slc_svs := '0';
              comp_m_output_m_NextByte_1_sva_2 := comp_m_output_m_NextByte_1_lpi_2_dfm
                  OR comp_m_output_m_Mask_1_lpi_2_dfm;
              select_0_4 := comp_m_output_m_Mask_1_lpi_2_dfm(7 DOWNTO 1);
              CASE select_0_4 IS
                WHEN "0000000" =>
                  comp_m_output_putByte_1_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2_dfm_1(31
                      DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23),
                      23)), 22);
                  IF ( comp_m_output_putByte_1_slc_svs = '1' ) THEN
                    Src_rsc_singleport_we_core_psct <= '1';
                    Src_rsc_singleport_addr_core_reg_sg1 <= comp_m_output_index_range_lpi_2_dfm_1(5
                        DOWNTO 1);
                    Src_rsc_singleport_addr_core_reg_sg2 <= comp_m_output_index_range_lpi_2_dfm_1(7
                        DOWNTO 6);
                    Src_rsc_singleport_addr_core_reg_1 <= comp_m_output_index_range_lpi_2_dfm_1(0);
                    Src_rsc_singleport_addr_core_reg_sg3 <= comp_m_output_index_range_lpi_2_dfm_1(16
                        DOWNTO 8);
                    Src_rsc_singleport_data_in_core_reg <= comp_m_output_m_NextByte_1_sva_2;
                    Src_rsc_singleport_iswt0_pff <= '1';
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'comp_put_bit_plus_pending_for'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              comp_m_output_index_range_sva_9 := STD_LOGIC_VECTOR'("00000000000000000");
              unequal_tmp_1 := (comp_m_output_m_Mask_1_lpi_2_dfm(7)) OR (comp_m_output_m_Mask_1_lpi_2_dfm(6))
                  OR (comp_m_output_m_Mask_1_lpi_2_dfm(5)) OR (comp_m_output_m_Mask_1_lpi_2_dfm(4))
                  OR (comp_m_output_m_Mask_1_lpi_2_dfm(3)) OR (comp_m_output_m_Mask_1_lpi_2_dfm(2))
                  OR (comp_m_output_m_Mask_1_lpi_2_dfm(1));
              select_0_5 := comp_m_output_m_Mask_1_lpi_2_dfm(7 DOWNTO 1);
              CASE select_0_5 IS
                WHEN "0000000" =>
                  IF ( comp_m_output_putByte_1_slc_svs = '1' ) THEN
                    Src_rsc_singleport_oswt <= '1';
                    comp_m_output_index_range_sva_9 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2_dfm_1(16
                        DOWNTO 0)) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
              comp_put_bit_plus_pending_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_put_bit_plus_pending_for_i_sva)
                  + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
              comp_m_output_index_range_lpi_2_dfm_1 := MUX_v_32_2_2(comp_m_output_index_range_lpi_2_dfm_1
                  & STD_LOGIC_VECTOR(UNSIGNED'("000000000000000") & UNSIGNED(comp_m_output_index_range_sva_9)),
                  comp_m_output_putByte_1_slc_svs AND (NOT unequal_tmp_1));
              comp_put_bit_plus_pending_for_i_sva := comp_put_bit_plus_pending_for_i_sva_1;
              comp_m_output_m_NextByte_1_lpi_2_dfm := comp_m_output_m_NextByte_1_sva_2
                  AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_1, 1),8));
              comp_m_output_m_Mask_1_lpi_2_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
                  & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(comp_m_output_m_Mask_1_lpi_2_dfm(7
                  DOWNTO 1))), unequal_tmp_1);
              exit_comp_put_bit_plus_pending_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_put_bit_plus_pending_for_i_sva_1
                  & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT comp_compress_pending_bits_1_lpi_2)
                  & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'comp_put_bit_plus_pending_for'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            END LOOP comp_put_bit_plus_pending_for;

          ELSIF ( comp_compress_for_for_else_slc_svs = '1' ) THEN
          ELSE
            comp_put_bit_plus_pending_1_for : LOOP
              -- C-Step 0 of Loop 'comp_put_bit_plus_pending_1_for'
              comp_m_output_m_NextByte_1_lpi_5 := comp_m_output_m_NextByte_1_lpi_2_dfm_1;
              comp_m_output_index_range_lpi_5 := comp_m_output_index_range_lpi_2_dfm_3;
              comp_m_output_m_Mask_1_lpi_5 := comp_m_output_m_Mask_1_lpi_2_dfm_1;
              EXIT comp_put_bit_plus_pending_1_for WHEN ( exit_comp_put_bit_plus_pending_1_for_sva
                  = '1' );
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              comp_m_output_putByte_3_slc_svs := '0';
              select_0_6 := comp_m_output_m_Mask_1_lpi_2_dfm_1(7 DOWNTO 1);
              CASE select_0_6 IS
                WHEN "0000000" =>
                  comp_m_output_putByte_3_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2_dfm_3(31
                      DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23),
                      23)), 22);
                  IF ( comp_m_output_putByte_3_slc_svs = '1' ) THEN
                    Src_rsc_singleport_we_core_psct <= '1';
                    Src_rsc_singleport_addr_core_reg_sg1 <= comp_m_output_index_range_lpi_2_dfm_3(5
                        DOWNTO 1);
                    Src_rsc_singleport_addr_core_reg_sg2 <= comp_m_output_index_range_lpi_2_dfm_3(7
                        DOWNTO 6);
                    Src_rsc_singleport_addr_core_reg_1 <= comp_m_output_index_range_lpi_2_dfm_3(0);
                    Src_rsc_singleport_addr_core_reg_sg3 <= comp_m_output_index_range_lpi_2_dfm_3(16
                        DOWNTO 8);
                    Src_rsc_singleport_data_in_core_reg <= comp_m_output_m_NextByte_1_lpi_2_dfm_1;
                    Src_rsc_singleport_iswt0_pff <= '1';
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'comp_put_bit_plus_pending_1_for'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              comp_m_output_index_range_sva_10 := STD_LOGIC_VECTOR'("00000000000000000");
              unequal_tmp_3 := (comp_m_output_m_Mask_1_lpi_2_dfm_1(7)) OR (comp_m_output_m_Mask_1_lpi_2_dfm_1(6))
                  OR (comp_m_output_m_Mask_1_lpi_2_dfm_1(5)) OR (comp_m_output_m_Mask_1_lpi_2_dfm_1(4))
                  OR (comp_m_output_m_Mask_1_lpi_2_dfm_1(3)) OR (comp_m_output_m_Mask_1_lpi_2_dfm_1(2))
                  OR (comp_m_output_m_Mask_1_lpi_2_dfm_1(1));
              select_0_7 := comp_m_output_m_Mask_1_lpi_2_dfm_1(7 DOWNTO 1);
              CASE select_0_7 IS
                WHEN "0000000" =>
                  IF ( comp_m_output_putByte_3_slc_svs = '1' ) THEN
                    Src_rsc_singleport_oswt <= '1';
                    comp_m_output_index_range_sva_10 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2_dfm_3(16
                        DOWNTO 0)) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
                  END IF;
                WHEN OTHERS =>
                  -- NOP
              END CASE;
              comp_put_bit_plus_pending_1_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_put_bit_plus_pending_1_for_i_sva)
                  + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
              comp_m_output_index_range_lpi_2_dfm_3 := MUX_v_32_2_2(comp_m_output_index_range_lpi_2_dfm_3
                  & STD_LOGIC_VECTOR(UNSIGNED'("000000000000000") & UNSIGNED(comp_m_output_index_range_sva_10)),
                  comp_m_output_putByte_3_slc_svs AND (NOT unequal_tmp_3));
              comp_put_bit_plus_pending_1_for_i_sva := comp_put_bit_plus_pending_1_for_i_sva_1;
              comp_m_output_m_NextByte_1_lpi_2_dfm_1 := comp_m_output_m_NextByte_1_lpi_2_dfm_1
                  AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_3, 1),8));
              comp_m_output_m_Mask_1_lpi_2_dfm_1 := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
                  & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(comp_m_output_m_Mask_1_lpi_2_dfm_1(7
                  DOWNTO 1))), unequal_tmp_3);
              exit_comp_put_bit_plus_pending_1_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_put_bit_plus_pending_1_for_i_sva_1
                  & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT comp_compress_pending_bits_1_lpi_2)
                  & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'comp_put_bit_plus_pending_1_for'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            END LOOP comp_put_bit_plus_pending_1_for;

          END IF;
          comp_compress_for_for_and_2_itm := comp_compress_for_for_else_slc_svs AND
              (NOT comp_compress_for_for_slc_svs);
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 3 of Loop 'comp_compress_for_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          comp_compress_pending_bits_1_lpi_2_dfm_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( comp_compress_for_for_slc_svs = '1' ) THEN
          ELSE
            comp_compress_pending_bits_1_lpi_2_dfm_1 := comp_compress_pending_bits_1_lpi_2_dfm
                AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(comp_compress_for_for_else_slc_svs,
                1),32));
          END IF;
          comp_compress_for_for_nor_cse := NOT(comp_compress_for_for_else_slc_svs
              OR comp_compress_for_for_slc_svs);
          comp_m_output_index_range_lpi_2 := MUX1HOT_v_32_3_2(comp_m_output_index_range_lpi_5
              & comp_m_output_index_range_lpi_2 & comp_m_output_index_range_lpi_4,
              STD_LOGIC_VECTOR'(comp_compress_for_for_nor_cse & comp_compress_for_for_and_2_itm
              & comp_compress_for_for_slc_svs));
          comp_m_output_m_NextByte_1_lpi_2 := MUX1HOT_v_8_3_2(comp_m_output_m_NextByte_1_lpi_5
              & comp_m_output_m_NextByte_1_lpi_2 & comp_m_output_m_NextByte_1_lpi_4,
              STD_LOGIC_VECTOR'(comp_compress_for_for_nor_cse & comp_compress_for_for_and_2_itm
              & comp_compress_for_for_slc_svs));
          comp_m_output_m_Mask_1_lpi_2 := MUX1HOT_v_8_3_2(comp_m_output_m_Mask_1_lpi_5
              & comp_m_output_m_Mask_1_lpi_2 & comp_m_output_m_Mask_1_lpi_4, STD_LOGIC_VECTOR'(comp_compress_for_for_nor_cse
              & comp_compress_for_for_and_2_itm & comp_compress_for_for_slc_svs));
          comp_compress_pending_bits_1_lpi_2 := comp_compress_pending_bits_1_lpi_2_dfm_1
              AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(NOT comp_compress_for_for_slc_svs,
              1),32));
          comp_compress_for_for_mux_7_nl := MUX_v_15_2_2((comp_compress_low_1_sva_1(14
              DOWNTO 0)) & (TO_STDLOGICVECTOR(comp_compress_for_for_else_else_mux_1_itm_1)
              & comp_compress_for_for_else_else_mux_3_itm), comp_compress_for_for_and_2_itm);
          comp_compress_low_1_sva_1 := STD_LOGIC_VECTOR'("0000000000000000") & (comp_compress_for_for_mux_7_nl)
              & TO_STDLOGICVECTOR('0');
          comp_compress_for_for_mux_8_nl := MUX_v_15_2_2((comp_compress_high_1_sva_1(14
              DOWNTO 0)) & (TO_STDLOGICVECTOR(comp_compress_for_for_else_else_mux_2_itm_1)
              & comp_compress_for_for_else_else_mux_4_itm), comp_compress_for_for_and_2_itm);
          comp_compress_high_1_sva_1 := STD_LOGIC_VECTOR'("0000000000000000") & (comp_compress_for_for_mux_8_nl)
              & TO_STDLOGICVECTOR('1');
        END LOOP comp_compress_for_for;

        EXIT comp_compress_for WHEN ( exit_comp_compress_for = '1' );
        comp_m_output_index_range_sva := comp_m_output_index_range_lpi_2;
        cmodel_m_frozen_1_sva := ModelA_getProbability_mux_1_itm;
        comp_m_output_m_NextByte_1_sva := comp_m_output_m_NextByte_1_lpi_2;
        comp_m_output_m_Mask_1_sva := comp_m_output_m_Mask_1_lpi_2;
        comp_compress_pending_bits_1_sva := comp_compress_pending_bits_1_lpi_2;
        comp_compress_low_1_sva_4 := comp_compress_low_1_sva_1(14 DOWNTO 0);
        comp_compress_high_1_sva := comp_compress_high_1_sva_1;
        comp_byte_to_encode_1_sva := comp_getByte_mux_2_itm;
      END LOOP comp_compress_for;

      IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
        unequal_tmp_6 := (comp_m_output_m_Mask_1_lpi_2(7)) OR (comp_m_output_m_Mask_1_lpi_2(6))
            OR (comp_m_output_m_Mask_1_lpi_2(5)) OR (comp_m_output_m_Mask_1_lpi_2(4))
            OR (comp_m_output_m_Mask_1_lpi_2(3)) OR (comp_m_output_m_Mask_1_lpi_2(2))
            OR (comp_m_output_m_Mask_1_lpi_2(1));
      ELSE
        unequal_tmp_4 := (comp_m_output_m_Mask_1_lpi_2(7)) OR (comp_m_output_m_Mask_1_lpi_2(6))
            OR (comp_m_output_m_Mask_1_lpi_2(5)) OR (comp_m_output_m_Mask_1_lpi_2(4))
            OR (comp_m_output_m_Mask_1_lpi_2(3)) OR (comp_m_output_m_Mask_1_lpi_2(2))
            OR (comp_m_output_m_Mask_1_lpi_2(1));
      END IF;
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_re_core_psct <= '0';
      Vga_rsc_singleport_we_core_psct <= '0';
      cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
      cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
      cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
      comp_m_output_putByte_6_slc_svs := '0';
      comp_m_output_putByte_4_slc_svs := '0';
      IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
        comp_m_output_m_NextByte_sva := comp_m_output_m_NextByte_1_lpi_2 OR comp_m_output_m_Mask_1_lpi_2;
        select_0_9 := comp_m_output_m_Mask_1_lpi_2(7 DOWNTO 1);
        CASE select_0_9 IS
          WHEN "0000000" =>
            comp_m_output_putByte_6_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2(31
                DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                22);
            IF ( comp_m_output_putByte_6_slc_svs = '1' ) THEN
              Src_rsc_singleport_we_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg1 <= comp_m_output_index_range_lpi_2(5
                  DOWNTO 1);
              Src_rsc_singleport_addr_core_reg_sg2 <= comp_m_output_index_range_lpi_2(7
                  DOWNTO 6);
              Src_rsc_singleport_addr_core_reg_1 <= comp_m_output_index_range_lpi_2(0);
              Src_rsc_singleport_addr_core_reg_sg3 <= comp_m_output_index_range_lpi_2(16
                  DOWNTO 8);
              Src_rsc_singleport_data_in_core_reg <= comp_m_output_m_NextByte_sva;
              Src_rsc_singleport_iswt0_pff <= '1';
            END IF;
          WHEN OTHERS =>
            -- NOP
        END CASE;
      ELSE
        select_0_8 := comp_m_output_m_Mask_1_lpi_2(7 DOWNTO 1);
        CASE select_0_8 IS
          WHEN "0000000" =>
            comp_m_output_putByte_4_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2(31
                DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                22);
            IF ( comp_m_output_putByte_4_slc_svs = '1' ) THEN
              Src_rsc_singleport_we_core_psct <= '1';
              Src_rsc_singleport_addr_core_reg_sg1 <= comp_m_output_index_range_lpi_2(5
                  DOWNTO 1);
              Src_rsc_singleport_addr_core_reg_sg2 <= comp_m_output_index_range_lpi_2(7
                  DOWNTO 6);
              Src_rsc_singleport_addr_core_reg_1 <= comp_m_output_index_range_lpi_2(0);
              Src_rsc_singleport_addr_core_reg_sg3 <= comp_m_output_index_range_lpi_2(16
                  DOWNTO 8);
              Src_rsc_singleport_data_in_core_reg <= comp_m_output_m_NextByte_1_lpi_2;
              Src_rsc_singleport_iswt0_pff <= '1';
            END IF;
          WHEN OTHERS =>
            -- NOP
        END CASE;
      END IF;
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 4 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
          '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      comp_m_output_index_range_sva_7 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      comp_m_output_index_range_sva_5 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      comp_compress_pending_bits_sva := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_compress_pending_bits_1_lpi_2)
          + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
      IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
        select_0_11 := comp_m_output_m_Mask_1_lpi_2(7 DOWNTO 1);
        CASE select_0_11 IS
          WHEN "0000000" =>
            IF ( comp_m_output_putByte_6_slc_svs = '1' ) THEN
              Src_rsc_singleport_oswt <= '1';
              comp_m_output_index_range_sva_7 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2)
                  + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
            END IF;
          WHEN OTHERS =>
            -- NOP
        END CASE;
        comp_m_output_m_NextByte_lpi_dfm := comp_m_output_m_NextByte_sva AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_6,
            1),8));
        comp_m_output_m_Mask_lpi_dfm_sg1 := MUX_v_7_2_2(STD_LOGIC_VECTOR'("1000000")
            & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(comp_m_output_m_Mask_1_lpi_2(7
            DOWNTO 2))), unequal_tmp_6);
        comp_m_output_index_range_lpi_dfm_3 := MUX_v_32_2_2(comp_m_output_index_range_lpi_2
            & comp_m_output_index_range_sva_7, comp_m_output_putByte_6_slc_svs AND
            (NOT unequal_tmp_6));
        exit_comp_put_bit_plus_pending_3_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
            comp_compress_pending_bits_sva), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
            1), 33), 33)), 32));
      ELSE
        select_0_10 := comp_m_output_m_Mask_1_lpi_2(7 DOWNTO 1);
        CASE select_0_10 IS
          WHEN "0000000" =>
            IF ( comp_m_output_putByte_4_slc_svs = '1' ) THEN
              Src_rsc_singleport_oswt <= '1';
              comp_m_output_index_range_sva_5 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_2)
                  + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
            END IF;
          WHEN OTHERS =>
            -- NOP
        END CASE;
        comp_m_output_index_range_lpi_dfm_1 := MUX_v_32_2_2(comp_m_output_index_range_lpi_2
            & comp_m_output_index_range_sva_5, comp_m_output_putByte_4_slc_svs AND
            (NOT unequal_tmp_4));
        comp_m_output_m_NextByte_1_lpi_dfm := comp_m_output_m_NextByte_1_lpi_2 AND
            STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_4, 1),8));
        comp_m_output_m_Mask_2_lpi_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
            & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(comp_m_output_m_Mask_1_lpi_2(7
            DOWNTO 1))), unequal_tmp_4);
        exit_comp_put_bit_plus_pending_2_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
            comp_compress_pending_bits_sva), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
            1), 33), 33)), 32));
      END IF;
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_re_core_psct <= '0';
      Vga_rsc_singleport_we_core_psct <= '0';
      cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
      cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
      cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 5 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
          '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      IF ( (comp_compress_low_1_sva_1(14)) = '1' ) THEN
        comp_put_bit_plus_pending_3_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        comp_put_bit_plus_pending_3_for : LOOP
          -- C-Step 0 of Loop 'comp_put_bit_plus_pending_3_for'
          comp_m_output_index_range_lpi_7 := comp_m_output_index_range_lpi_dfm_3;
          EXIT comp_put_bit_plus_pending_3_for WHEN ( exit_comp_put_bit_plus_pending_3_for_sva
              = '1' );
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          comp_m_output_putByte_7_slc_svs := '0';
          CASE comp_m_output_m_Mask_lpi_dfm_sg1 IS
            WHEN "0000000" =>
              comp_m_output_putByte_7_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_dfm_3(31
                  DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                  22);
              IF ( comp_m_output_putByte_7_slc_svs = '1' ) THEN
                Src_rsc_singleport_we_core_psct <= '1';
                Src_rsc_singleport_addr_core_reg_sg1 <= comp_m_output_index_range_lpi_dfm_3(5
                    DOWNTO 1);
                Src_rsc_singleport_addr_core_reg_sg2 <= comp_m_output_index_range_lpi_dfm_3(7
                    DOWNTO 6);
                Src_rsc_singleport_addr_core_reg_1 <= comp_m_output_index_range_lpi_dfm_3(0);
                Src_rsc_singleport_addr_core_reg_sg3 <= comp_m_output_index_range_lpi_dfm_3(16
                    DOWNTO 8);
                Src_rsc_singleport_data_in_core_reg <= comp_m_output_m_NextByte_lpi_dfm;
                Src_rsc_singleport_iswt0_pff <= '1';
              END IF;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'comp_put_bit_plus_pending_3_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          comp_m_output_index_range_sva_12 := STD_LOGIC_VECTOR'("00000000000000000");
          unequal_tmp_7 := (comp_m_output_m_Mask_lpi_dfm_sg1(6)) OR (comp_m_output_m_Mask_lpi_dfm_sg1(5))
              OR (comp_m_output_m_Mask_lpi_dfm_sg1(4)) OR (comp_m_output_m_Mask_lpi_dfm_sg1(3))
              OR (comp_m_output_m_Mask_lpi_dfm_sg1(2)) OR (comp_m_output_m_Mask_lpi_dfm_sg1(1))
              OR (comp_m_output_m_Mask_lpi_dfm_sg1(0));
          CASE comp_m_output_m_Mask_lpi_dfm_sg1 IS
            WHEN "0000000" =>
              IF ( comp_m_output_putByte_7_slc_svs = '1' ) THEN
                Src_rsc_singleport_oswt <= '1';
                comp_m_output_index_range_sva_12 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_dfm_3(16
                    DOWNTO 0)) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
              END IF;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          comp_put_bit_plus_pending_3_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_put_bit_plus_pending_3_for_i_sva)
              + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
          comp_m_output_m_NextByte_lpi_dfm := comp_m_output_m_NextByte_lpi_dfm AND
              STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_7, 1),8));
          comp_m_output_m_Mask_lpi_dfm_sg1 := MUX_v_7_2_2(STD_LOGIC_VECTOR'("1000000")
              & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(comp_m_output_m_Mask_lpi_dfm_sg1(6
              DOWNTO 1))), unequal_tmp_7);
          comp_m_output_index_range_lpi_dfm_3 := MUX_v_32_2_2(comp_m_output_index_range_lpi_dfm_3
              & STD_LOGIC_VECTOR(UNSIGNED'("000000000000000") & UNSIGNED(comp_m_output_index_range_sva_12)),
              comp_m_output_putByte_7_slc_svs AND (NOT unequal_tmp_7));
          comp_put_bit_plus_pending_3_for_i_sva := comp_put_bit_plus_pending_3_for_i_sva_1;
          exit_comp_put_bit_plus_pending_3_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_put_bit_plus_pending_3_for_i_sva_1
              & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT comp_compress_pending_bits_sva)
              & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'comp_put_bit_plus_pending_3_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        END LOOP comp_put_bit_plus_pending_3_for;

      ELSE
        comp_put_bit_plus_pending_2_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        comp_put_bit_plus_pending_2_for : LOOP
          -- C-Step 0 of Loop 'comp_put_bit_plus_pending_2_for'
          comp_m_output_index_range_lpi_6 := comp_m_output_index_range_lpi_dfm_1;
          EXIT comp_put_bit_plus_pending_2_for WHEN ( exit_comp_put_bit_plus_pending_2_for_sva
              = '1' );
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          comp_m_output_putByte_5_slc_svs := '0';
          comp_m_output_m_NextByte_1_sva_8 := comp_m_output_m_NextByte_1_lpi_dfm
              OR comp_m_output_m_Mask_2_lpi_dfm;
          select_0_12 := comp_m_output_m_Mask_2_lpi_dfm(7 DOWNTO 1);
          CASE select_0_12 IS
            WHEN "0000000" =>
              comp_m_output_putByte_5_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_dfm_1(31
                  DOWNTO 10)), 23) + CONV_UNSIGNED(SIGNED'("10110101"), 23), 23)),
                  22);
              IF ( comp_m_output_putByte_5_slc_svs = '1' ) THEN
                Src_rsc_singleport_we_core_psct <= '1';
                Src_rsc_singleport_addr_core_reg_sg1 <= comp_m_output_index_range_lpi_dfm_1(5
                    DOWNTO 1);
                Src_rsc_singleport_addr_core_reg_sg2 <= comp_m_output_index_range_lpi_dfm_1(7
                    DOWNTO 6);
                Src_rsc_singleport_addr_core_reg_1 <= comp_m_output_index_range_lpi_dfm_1(0);
                Src_rsc_singleport_addr_core_reg_sg3 <= comp_m_output_index_range_lpi_dfm_1(16
                    DOWNTO 8);
                Src_rsc_singleport_data_in_core_reg <= comp_m_output_m_NextByte_1_sva_8;
                Src_rsc_singleport_iswt0_pff <= '1';
              END IF;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'comp_put_bit_plus_pending_2_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          comp_m_output_index_range_sva_11 := STD_LOGIC_VECTOR'("00000000000000000");
          unequal_tmp_5 := (comp_m_output_m_Mask_2_lpi_dfm(7)) OR (comp_m_output_m_Mask_2_lpi_dfm(6))
              OR (comp_m_output_m_Mask_2_lpi_dfm(5)) OR (comp_m_output_m_Mask_2_lpi_dfm(4))
              OR (comp_m_output_m_Mask_2_lpi_dfm(3)) OR (comp_m_output_m_Mask_2_lpi_dfm(2))
              OR (comp_m_output_m_Mask_2_lpi_dfm(1));
          select_0_13 := comp_m_output_m_Mask_2_lpi_dfm(7 DOWNTO 1);
          CASE select_0_13 IS
            WHEN "0000000" =>
              IF ( comp_m_output_putByte_5_slc_svs = '1' ) THEN
                Src_rsc_singleport_oswt <= '1';
                comp_m_output_index_range_sva_11 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(comp_m_output_index_range_lpi_dfm_1(16
                    DOWNTO 0)) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
              END IF;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          comp_put_bit_plus_pending_2_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(comp_put_bit_plus_pending_2_for_i_sva)
              + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
          comp_m_output_index_range_lpi_dfm_1 := MUX_v_32_2_2(comp_m_output_index_range_lpi_dfm_1
              & STD_LOGIC_VECTOR(UNSIGNED'("000000000000000") & UNSIGNED(comp_m_output_index_range_sva_11)),
              comp_m_output_putByte_5_slc_svs AND (NOT unequal_tmp_5));
          comp_put_bit_plus_pending_2_for_i_sva := comp_put_bit_plus_pending_2_for_i_sva_1;
          comp_m_output_m_NextByte_1_lpi_dfm := comp_m_output_m_NextByte_1_sva_8
              AND STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(unequal_tmp_5, 1),8));
          comp_m_output_m_Mask_2_lpi_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
              & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(comp_m_output_m_Mask_2_lpi_dfm(7
              DOWNTO 1))), unequal_tmp_5);
          exit_comp_put_bit_plus_pending_2_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(comp_put_bit_plus_pending_2_for_i_sva_1
              & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT comp_compress_pending_bits_sva)
              & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'comp_put_bit_plus_pending_2_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        END LOOP comp_put_bit_plus_pending_2_for;

      END IF;
      trans_ond_image_copy_2_y_1_sva := STD_LOGIC_VECTOR'("00000000");
      exit_copy_x_2_sva := '0';
      cmodel_cumulative_frequency_vinit_ndx_1_sva := STD_LOGIC_VECTOR'("100000001");
      copy_x_2 : LOOP
        -- C-Step 0 of Loop 'copy_x_2'
        IF ( exit_copy_x_2_sva = '1' ) THEN
        ELSE
          trans_ond_image_copy_2_x_1_sva := STD_LOGIC_VECTOR'("000000000");
          copy_y_2 : LOOP
            -- C-Step 0 of Loop 'copy_y_2'
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            copy_y_2_acc_7_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_2_y_1_sva)
                + CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_2_x_1_sva(8 DOWNTO
                6)), 8), 8));
            copy_y_2_acc_8_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(copy_y_2_acc_7_psp(7
                DOWNTO 2)), 9) + CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_2_y_1_sva),
                9), 9));
            Src_rsc_singleport_re_core_psct <= '1';
            Src_rsc_singleport_addr_core_reg_sg1 <= trans_ond_image_copy_2_x_1_sva(5
                DOWNTO 1);
            Src_rsc_singleport_addr_core_reg_sg2 <= copy_y_2_acc_7_psp(1 DOWNTO 0);
            Src_rsc_singleport_addr_core_reg_1 <= trans_ond_image_copy_2_x_1_sva(0);
            Src_rsc_singleport_addr_core_reg_sg3 <= copy_y_2_acc_8_psp;
            Src_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'copy_y_2'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Src_rsc_singleport_oswt <= '1';
            trans_ond_image_copy_2_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_2_x_1_sva)
                + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 9), 9));
            copy_y_2_slc_itm := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_image_copy_2_x_1_sva_1(8
                DOWNTO 6)), 4) + SIGNED'("1011"), 4)), 3);
            Src_rsc_singleport_data_in_core_reg_var_6 := Src_rsc_singleport_data_in_core_reg;
            Src_rsc_singleport_addr_core_reg_var_6_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
            Src_rsc_singleport_addr_core_reg_var_6_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
            Src_rsc_singleport_addr_core_reg_var_19 := Src_rsc_singleport_addr_core_reg_1;
            Src_rsc_singleport_addr_core_reg_var_6_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
            Src_rsc_singleport_re_core_psct_var_6 := Src_rsc_singleport_re_core_psct;
            Src_rsc_singleport_iswt0_pff_var_6 := Src_rsc_singleport_iswt0_pff;
            Src_rsc_singleport_we_core_psct_var_6 := Src_rsc_singleport_we_core_psct;
            Comp_rsc_singleport_data_in_core_reg_var_6 := Comp_rsc_singleport_data_in_core_reg;
            Comp_rsc_singleport_addr_core_reg_var_6 := Comp_rsc_singleport_addr_core_reg;
            Comp_rsc_singleport_re_core_psct_var_6 := Comp_rsc_singleport_re_core_psct;
            Comp_rsc_singleport_iswt0_pff_var_6 := Comp_rsc_singleport_iswt0_pff;
            Comp_rsc_singleport_we_core_psct_var_6 := Comp_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_data_in_core_reg_var_6 := Vga_rsc_singleport_data_in_core_reg;
            Vga_rsc_singleport_addr_core_reg_var_6 := Vga_rsc_singleport_addr_core_reg;
            Vga_rsc_singleport_re_core_psct_var_6 := Vga_rsc_singleport_re_core_psct;
            Vga_rsc_singleport_iswt0_pff_var_6 := Vga_rsc_singleport_iswt0_pff;
            Vga_rsc_singleport_we_core_psct_var_6 := Vga_rsc_singleport_we_core_psct;
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_6 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
            cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_6 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
            cmodel_cumulative_frequency_rsc_singleport_re_reg_var_6 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
            cmodel_cumulative_frequency_rsc_singleport_we_reg_var_6 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
            unreg_outs_lp_68 : LOOP
              -- C-Step 0 of Loop 'unreg_outs_lp_68'
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Comp_rsc_singleport_we_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= copy_y_2_acc_8_psp & (copy_y_2_acc_7_psp(1
                  DOWNTO 0)) & (trans_ond_image_copy_2_x_1_sva(5 DOWNTO 0));
              Comp_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_out_mxwt;
              Comp_rsc_singleport_iswt0_pff <= '1';
              last_clk_7 := clk;
              WAIT UNTIL clk'EVENT OR Src_rsc_singleport_data_out_mxwt'EVENT;
              EXIT unreg_outs_lp_68 WHEN ( ((NOT last_clk_7) AND clk AND (core_wen_drv
                  OR rst)) = '1' );
              Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_6;
              Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_6_sg1;
              Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_6_sg2;
              Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_19;
              Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_6_sg3;
              Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_6;
              Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_6;
              Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_6;
              Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_6;
              Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_6;
              Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_6;
              Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_6;
              Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_6;
              Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_6;
              Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_6;
              Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_6;
              Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_6;
              Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_6;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_6;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_6;
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_6;
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_6;
            END LOOP unreg_outs_lp_68;

            EXIT main WHEN ( rst = '1' );
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'copy_y_2'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            EXIT copy_y_2 WHEN ( copy_y_2_slc_itm = '0' );
            trans_ond_image_copy_2_x_1_sva := trans_ond_image_copy_2_x_1_sva_1;
          END LOOP copy_y_2;

        END IF;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '0';
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_vinit_ndx_1_sva;
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000")
            & TO_STDLOGICVECTOR(cmodel_cumulative_frequency_vinit_ndx_1_sva(8)) &
            TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_1_sva(7)) AND
            (NOT (cmodel_cumulative_frequency_vinit_ndx_1_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_1_sva(6))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_1_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_1_sva(5))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_1_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_1_sva(4))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_1_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_1_sva(3))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_1_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_1_sva(2))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_1_sva(8)))) & TO_STDLOGICVECTOR((cmodel_cumulative_frequency_vinit_ndx_1_sva(1))
            AND (NOT (cmodel_cumulative_frequency_vinit_ndx_1_sva(8)))) & TO_STDLOGICVECTOR(cmodel_cumulative_frequency_vinit_ndx_1_sva(0));
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'copy_x_2'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        trans_ond_image_copy_2_y_1_sva_1 := STD_LOGIC_VECTOR'("00000000");
        IF ( exit_copy_x_2_sva = '1' ) THEN
          exit_copy_x_2_sva_dfm := '1';
        ELSE
          trans_ond_image_copy_2_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_2_y_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 8), 8));
          exit_copy_x_2_sva_dfm := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
              & (trans_ond_image_copy_2_y_1_sva_1(7 DOWNTO 4))) + CONV_SIGNED(CONV_UNSIGNED('1',
              1), 5), 5)), 4));
        END IF;
        cmodel_reset_1_for_nor_itm := NOT((cmodel_cumulative_frequency_vinit_ndx_1_sva(8))
            OR (cmodel_cumulative_frequency_vinit_ndx_1_sva(7)) OR (cmodel_cumulative_frequency_vinit_ndx_1_sva(6))
            OR (cmodel_cumulative_frequency_vinit_ndx_1_sva(5)) OR (cmodel_cumulative_frequency_vinit_ndx_1_sva(4))
            OR (cmodel_cumulative_frequency_vinit_ndx_1_sva(3)) OR (cmodel_cumulative_frequency_vinit_ndx_1_sva(2))
            OR (cmodel_cumulative_frequency_vinit_ndx_1_sva(1)) OR (cmodel_cumulative_frequency_vinit_ndx_1_sva(0)));
        copy_x_2_mux_2_itm := MUX_v_8_2_2(trans_ond_image_copy_2_y_1_sva_1 & STD_LOGIC_VECTOR'("11110000"),
            exit_copy_x_2_sva);
        cmodel_reset_1_for_acc_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cmodel_cumulative_frequency_vinit_ndx_1_sva)
            + CONV_UNSIGNED(CONV_SIGNED('1', 1), 9), 9));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'copy_x_2'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        EXIT copy_x_2 WHEN ( (exit_copy_x_2_sva_dfm AND cmodel_reset_1_for_nor_itm)
            = '1' );
        trans_ond_image_copy_2_y_1_sva := copy_x_2_mux_2_itm;
        cmodel_cumulative_frequency_vinit_ndx_1_sva := cmodel_reset_1_for_acc_itm;
        exit_copy_x_2_sva := exit_copy_x_2_sva_dfm;
      END LOOP copy_x_2;

      cmodel_m_frozen_sva := '0';
      dec_m_input_m_CurrentByte_1_sva := STD_LOGIC_VECTOR'("00000000");
      dec_m_input_m_LastMask_sva := STD_LOGIC_VECTOR'("00000001");
      dec_m_input_input_byte_1_sva := STD_LOGIC_VECTOR'("00000000000000000");
      dec_m_output_index_range_1_sva := STD_LOGIC_VECTOR'("00000000000000000");
      dec_decompress_high_1_sva := STD_LOGIC_VECTOR'("00000000000000001111111111111111");
      dec_decompress_low_sva_5 := STD_LOGIC_VECTOR'("000000000000000");
      dec_decompress_value_1_sg7_sva := '0';
      dec_decompress_value_1_sg6_sva := '0';
      dec_decompress_value_1_sg8_sva := '0';
      dec_decompress_value_1_sg5_sva := '0';
      dec_decompress_value_1_sg9_sva := '0';
      dec_decompress_value_1_sg4_sva := '0';
      dec_decompress_value_1_sg10_sva := '0';
      dec_decompress_value_1_sg3_sva := '0';
      dec_decompress_value_1_sg11_sva := '0';
      dec_decompress_value_1_sg2_sva := '0';
      dec_decompress_value_1_sg12_sva := '0';
      dec_decompress_value_1_sg1_sva := '0';
      dec_decompress_value_1_sg13_sva := '0';
      dec_decompress_value_3_sva := '0';
      dec_decompress_value_1_sg14_sva_sg8 := '0';
      dec_decompress_value_1_sg14_sva_sg7 := '0';
      dec_decompress_value_1_sg14_sva_sg9 := '0';
      dec_decompress_value_1_sg14_sva_sg6 := '0';
      dec_decompress_value_1_sg14_sva_sg10 := '0';
      dec_decompress_value_1_sg14_sva_sg5 := '0';
      dec_decompress_value_1_sg14_sva_sg11 := '0';
      dec_decompress_value_1_sg14_sva_sg4 := '0';
      dec_decompress_value_1_sg14_sva_sg12 := '0';
      dec_decompress_value_1_sg14_sva_sg3 := '0';
      dec_decompress_value_1_sg14_sva_sg13 := '0';
      dec_decompress_value_1_sg14_sva_sg2 := '0';
      dec_decompress_value_1_sg14_sva_sg14 := '0';
      dec_decompress_value_1_sg14_sva_sg1 := '0';
      dec_decompress_value_1_sg14_sva_sg15 := '0';
      dec_decompress_value_1_sg14_sva_5 := '0';
      dec_decompress_value_1_sg14_sva_sg16 := '0';
      dec_decompress_for_i_1_sva_2 := STD_LOGIC_VECTOR'("0000");
      dec_decompress_for : LOOP
        -- C-Step 0 of Loop 'dec_decompress_for'
        dec_decompress_value_1_sg14_sva_1_sg8 := dec_decompress_value_1_sg14_sva_sg7;
        dec_decompress_value_1_sg14_sva_1_sg9 := dec_decompress_value_1_sg14_sva_sg8;
        dec_decompress_value_1_sg14_sva_1_sg7 := dec_decompress_value_1_sg14_sva_sg6;
        dec_decompress_value_1_sg14_sva_1_sg10 := dec_decompress_value_1_sg14_sva_sg9;
        dec_decompress_value_1_sg14_sva_1_sg6 := dec_decompress_value_1_sg14_sva_sg5;
        dec_decompress_value_1_sg14_sva_1_sg11 := dec_decompress_value_1_sg14_sva_sg10;
        dec_decompress_value_1_sg14_sva_1_sg5 := dec_decompress_value_1_sg14_sva_sg4;
        dec_decompress_value_1_sg14_sva_1_sg12 := dec_decompress_value_1_sg14_sva_sg11;
        dec_decompress_value_1_sg14_sva_1_sg4 := dec_decompress_value_1_sg14_sva_sg3;
        dec_decompress_value_1_sg14_sva_1_sg13 := dec_decompress_value_1_sg14_sva_sg12;
        dec_decompress_value_1_sg14_sva_1_sg3 := dec_decompress_value_1_sg14_sva_sg2;
        dec_decompress_value_1_sg14_sva_1_sg14 := dec_decompress_value_1_sg14_sva_sg13;
        dec_decompress_value_1_sg14_sva_1_sg2 := dec_decompress_value_1_sg14_sva_sg1;
        dec_decompress_value_1_sg14_sva_1_sg15 := dec_decompress_value_1_sg14_sva_sg14;
        dec_decompress_value_1_sg14_sva_1_sg1 := dec_decompress_value_1_sg14_sva_5;
        dec_decompress_value_1_sg14_sva_1_sg16 := dec_decompress_value_1_sg14_sva_sg15;
        dec_decompress_value_1_sg14_sva_6 := dec_decompress_value_1_sg13_sva;
        dec_decompress_value_1_sg14_sva_1_sg17 := dec_decompress_value_1_sg14_sva_sg16;
        dec_decompress_value_1_sg13_sva_1 := dec_decompress_value_1_sg12_sva;
        dec_decompress_value_1_sg12_sva_1 := dec_decompress_value_1_sg11_sva;
        dec_decompress_value_1_sg11_sva_1 := dec_decompress_value_1_sg10_sva;
        dec_decompress_value_1_sg10_sva_1 := dec_decompress_value_1_sg9_sva;
        dec_decompress_value_1_sg9_sva_1 := dec_decompress_value_1_sg8_sva;
        dec_decompress_value_1_sg8_sva_1 := dec_decompress_value_1_sg7_sva;
        dec_decompress_value_1_sg7_sva_1 := dec_decompress_value_1_sg6_sva;
        dec_decompress_value_1_sg6_sva_1 := dec_decompress_value_1_sg5_sva;
        dec_decompress_value_1_sg5_sva_1 := dec_decompress_value_1_sg4_sva;
        dec_decompress_value_1_sg4_sva_1 := dec_decompress_value_1_sg3_sva;
        dec_decompress_value_1_sg3_sva_1 := dec_decompress_value_1_sg2_sva;
        dec_decompress_value_1_sg2_sva_1 := dec_decompress_value_1_sg1_sva;
        dec_decompress_value_1_sg1_sva_1 := dec_decompress_value_3_sva;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        CASE dec_m_input_m_LastMask_sva IS
          WHEN "00000001" =>
            Comp_rsc_singleport_re_core_psct <= '1';
            Comp_rsc_singleport_addr_core_reg <= dec_m_input_input_byte_1_sva;
            Comp_rsc_singleport_iswt0_pff <= '1';
          WHEN OTHERS =>
            -- NOP
        END CASE;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'dec_decompress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        dec_m_input_input_byte_1_sva_1 := STD_LOGIC_VECTOR'("00000000000000000");
        unequal_tmp_8 := NOT((dec_m_input_m_LastMask_sva(0)) AND (NOT((dec_m_input_m_LastMask_sva(7))
            OR (dec_m_input_m_LastMask_sva(6)) OR (dec_m_input_m_LastMask_sva(5))
            OR (dec_m_input_m_LastMask_sva(4)) OR (dec_m_input_m_LastMask_sva(3))
            OR (dec_m_input_m_LastMask_sva(2)) OR (dec_m_input_m_LastMask_sva(1)))));
        CASE dec_m_input_m_LastMask_sva IS
          WHEN "00000001" =>
            dec_m_input_input_byte_1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(dec_m_input_input_byte_1_sva)
                + CONV_SIGNED(CONV_UNSIGNED('1', 1), 17), 17));
            Comp_rsc_singleport_oswt <= '1';
          WHEN OTHERS =>
            -- NOP
        END CASE;
        dec_m_input_m_LastMask_sva_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
            & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_m_input_m_LastMask_sva(7
            DOWNTO 1))), unequal_tmp_8);
        dec_m_input_input_byte_1_sva_dfm := MUX_v_17_2_2(dec_m_input_input_byte_1_sva_1
            & dec_m_input_input_byte_1_sva, unequal_tmp_8);
        dec_decompress_for_i_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_for_i_1_sva_2),
            5) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 5), 5));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        IF ( (dec_decompress_for_i_1_sva_1(4)) = '1' ) THEN
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("100000001");
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'dec_decompress_for'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        dec_m_input_m_CurrentByte_1_sva_1 := STD_LOGIC_VECTOR'("00000000");
        CASE dec_m_input_m_LastMask_sva IS
          WHEN "00000001" =>
            dec_m_input_m_CurrentByte_1_sva_1 := Comp_rsc_singleport_data_out_mxwt;
          WHEN OTHERS =>
            -- NOP
        END CASE;
        dec_m_input_m_CurrentByte_1_sva_dfm := MUX_v_8_2_2(dec_m_input_m_CurrentByte_1_sva_1
            & dec_m_input_m_CurrentByte_1_sva, unequal_tmp_8);
        dec_decompress_value_3_sva_1 := ((dec_m_input_m_CurrentByte_1_sva_dfm(7))
            AND (dec_m_input_m_LastMask_sva_dfm(7))) OR ((dec_m_input_m_CurrentByte_1_sva_dfm(6))
            AND (dec_m_input_m_LastMask_sva_dfm(6))) OR ((dec_m_input_m_CurrentByte_1_sva_dfm(5))
            AND (dec_m_input_m_LastMask_sva_dfm(5))) OR ((dec_m_input_m_CurrentByte_1_sva_dfm(4))
            AND (dec_m_input_m_LastMask_sva_dfm(4))) OR ((dec_m_input_m_CurrentByte_1_sva_dfm(3))
            AND (dec_m_input_m_LastMask_sva_dfm(3))) OR ((dec_m_input_m_CurrentByte_1_sva_dfm(2))
            AND (dec_m_input_m_LastMask_sva_dfm(2))) OR ((dec_m_input_m_CurrentByte_1_sva_dfm(1))
            AND (dec_m_input_m_LastMask_sva_dfm(1))) OR ((dec_m_input_m_CurrentByte_1_sva_dfm(0))
            AND (dec_m_input_m_LastMask_sva_dfm(0)));
        EXIT dec_decompress_for WHEN ( (dec_decompress_for_i_1_sva_1(4)) = '1' );
        dec_m_input_m_LastMask_sva := dec_m_input_m_LastMask_sva_dfm;
        dec_m_input_m_CurrentByte_1_sva := dec_m_input_m_CurrentByte_1_sva_dfm;
        dec_m_input_input_byte_1_sva := dec_m_input_input_byte_1_sva_dfm;
        dec_decompress_value_1_sg14_sva_sg8 := dec_decompress_value_1_sg14_sva_sg7;
        dec_decompress_value_1_sg14_sva_sg7 := dec_decompress_value_1_sg14_sva_sg6;
        dec_decompress_value_1_sg14_sva_sg9 := dec_decompress_value_1_sg14_sva_1_sg9;
        dec_decompress_value_1_sg14_sva_sg6 := dec_decompress_value_1_sg14_sva_sg5;
        dec_decompress_value_1_sg14_sva_sg10 := dec_decompress_value_1_sg14_sva_1_sg10;
        dec_decompress_value_1_sg14_sva_sg5 := dec_decompress_value_1_sg14_sva_sg4;
        dec_decompress_value_1_sg14_sva_sg11 := dec_decompress_value_1_sg14_sva_1_sg11;
        dec_decompress_value_1_sg14_sva_sg4 := dec_decompress_value_1_sg14_sva_sg3;
        dec_decompress_value_1_sg14_sva_sg12 := dec_decompress_value_1_sg14_sva_1_sg12;
        dec_decompress_value_1_sg14_sva_sg3 := dec_decompress_value_1_sg14_sva_sg2;
        dec_decompress_value_1_sg14_sva_sg13 := dec_decompress_value_1_sg14_sva_1_sg13;
        dec_decompress_value_1_sg14_sva_sg2 := dec_decompress_value_1_sg14_sva_sg1;
        dec_decompress_value_1_sg14_sva_sg14 := dec_decompress_value_1_sg14_sva_1_sg14;
        dec_decompress_value_1_sg14_sva_sg1 := dec_decompress_value_1_sg14_sva_5;
        dec_decompress_value_1_sg14_sva_sg15 := dec_decompress_value_1_sg14_sva_1_sg15;
        dec_decompress_value_1_sg14_sva_5 := dec_decompress_value_1_sg13_sva;
        dec_decompress_value_1_sg14_sva_sg16 := dec_decompress_value_1_sg14_sva_1_sg16;
        dec_decompress_value_1_sg13_sva := dec_decompress_value_1_sg12_sva;
        dec_decompress_value_1_sg12_sva := dec_decompress_value_1_sg11_sva;
        dec_decompress_value_1_sg11_sva := dec_decompress_value_1_sg10_sva;
        dec_decompress_value_1_sg10_sva := dec_decompress_value_1_sg9_sva;
        dec_decompress_value_1_sg9_sva := dec_decompress_value_1_sg8_sva;
        dec_decompress_value_1_sg8_sva := dec_decompress_value_1_sg7_sva;
        dec_decompress_value_1_sg7_sva := dec_decompress_value_1_sg6_sva;
        dec_decompress_value_1_sg6_sva := dec_decompress_value_1_sg5_sva;
        dec_decompress_value_1_sg5_sva := dec_decompress_value_1_sg4_sva;
        dec_decompress_value_1_sg4_sva := dec_decompress_value_1_sg3_sva;
        dec_decompress_value_1_sg3_sva := dec_decompress_value_1_sg2_sva;
        dec_decompress_value_1_sg2_sva := dec_decompress_value_1_sg1_sva;
        dec_decompress_value_1_sg1_sva := dec_decompress_value_3_sva;
        dec_decompress_value_3_sva := dec_decompress_value_3_sva_1;
        dec_decompress_for_i_1_sva_2 := dec_decompress_for_i_1_sva_1(3 DOWNTO 0);
      END LOOP dec_decompress_for;

      dec_decompress_for_1 : LOOP
        -- C-Step 0 of Loop 'dec_decompress_for_1'
        dec_decompress_value_3_lpi_3 := dec_decompress_value_3_sva_1;
        dec_decompress_value_1_sg1_lpi_3 := dec_decompress_value_1_sg1_sva_1;
        dec_decompress_value_1_sg2_lpi_3 := dec_decompress_value_1_sg2_sva_1;
        dec_decompress_value_1_sg3_lpi_3 := dec_decompress_value_1_sg3_sva_1;
        dec_decompress_value_1_sg4_lpi_3 := dec_decompress_value_1_sg4_sva_1;
        dec_decompress_value_1_sg5_lpi_3 := dec_decompress_value_1_sg5_sva_1;
        dec_decompress_value_1_sg6_lpi_3 := dec_decompress_value_1_sg6_sva_1;
        dec_decompress_value_1_sg7_lpi_3 := dec_decompress_value_1_sg7_sva_1;
        dec_decompress_value_1_sg8_lpi_3 := dec_decompress_value_1_sg8_sva_1;
        dec_decompress_value_1_sg9_lpi_3 := dec_decompress_value_1_sg9_sva_1;
        dec_decompress_value_1_sg10_lpi_3 := dec_decompress_value_1_sg10_sva_1;
        dec_decompress_value_1_sg11_lpi_3 := dec_decompress_value_1_sg11_sva_1;
        dec_decompress_value_1_sg12_lpi_3 := dec_decompress_value_1_sg12_sva_1;
        dec_decompress_value_1_sg13_lpi_3 := dec_decompress_value_1_sg13_sva_1;
        dec_m_input_m_LastMask_lpi_3 := dec_m_input_m_LastMask_sva_dfm;
        dec_m_input_m_CurrentByte_1_lpi_3 := dec_m_input_m_CurrentByte_1_sva_dfm;
        dec_m_input_input_byte_1_lpi_3 := dec_m_input_input_byte_1_sva_dfm;
        dec_decompress_value_1_sg14_lpi_3_sg8 := dec_decompress_value_1_sg14_sva_1_sg8;
        dec_decompress_value_1_sg14_lpi_3_sg9 := dec_decompress_value_1_sg14_sva_1_sg9;
        dec_decompress_value_1_sg14_lpi_3_sg7 := dec_decompress_value_1_sg14_sva_1_sg7;
        dec_decompress_value_1_sg14_lpi_3_sg10 := dec_decompress_value_1_sg14_sva_1_sg10;
        dec_decompress_value_1_sg14_lpi_3_sg6 := dec_decompress_value_1_sg14_sva_1_sg6;
        dec_decompress_value_1_sg14_lpi_3_sg11 := dec_decompress_value_1_sg14_sva_1_sg11;
        dec_decompress_value_1_sg14_lpi_3_sg5 := dec_decompress_value_1_sg14_sva_1_sg5;
        dec_decompress_value_1_sg14_lpi_3_sg12 := dec_decompress_value_1_sg14_sva_1_sg12;
        dec_decompress_value_1_sg14_lpi_3_sg4 := dec_decompress_value_1_sg14_sva_1_sg4;
        dec_decompress_value_1_sg14_lpi_3_sg13 := dec_decompress_value_1_sg14_sva_1_sg13;
        dec_decompress_value_1_sg14_lpi_3_sg3 := dec_decompress_value_1_sg14_sva_1_sg3;
        dec_decompress_value_1_sg14_lpi_3_sg14 := dec_decompress_value_1_sg14_sva_1_sg14;
        dec_decompress_value_1_sg14_lpi_3_sg2 := dec_decompress_value_1_sg14_sva_1_sg2;
        dec_decompress_value_1_sg14_lpi_3_sg15 := dec_decompress_value_1_sg14_sva_1_sg15;
        dec_decompress_value_1_sg14_lpi_3_sg1 := dec_decompress_value_1_sg14_sva_1_sg1;
        dec_decompress_value_1_sg14_lpi_3_sg16 := dec_decompress_value_1_sg14_sva_1_sg16;
        dec_decompress_value_1_sg14_lpi_5 := dec_decompress_value_1_sg14_sva_6;
        dec_decompress_value_1_sg14_lpi_3_sg17 := dec_decompress_value_1_sg14_sva_1_sg17;
        ModelA_getChar_for_i_1_sva := STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        dec_m_output_index_range_1_sva_1 := STD_LOGIC_VECTOR'("00000000000000000");
        dec_decompress_for_1_range_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
            & (NOT (dec_decompress_low_sva_5(14 DOWNTO 1)))) + SIGNED'("000000000000001"),
            15)) & TO_STDLOGICVECTOR(NOT (dec_decompress_low_sva_5(0)))), 32) + UNSIGNED(dec_decompress_high_1_sva),
            32));
        dec_decompress_for_1_scaled_value_acc_4_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED'(dec_decompress_value_1_sg14_sva_1_sg17
            & dec_decompress_value_1_sg14_sva_1_sg16 & dec_decompress_value_1_sg14_sva_1_sg15
            & dec_decompress_value_1_sg14_sva_1_sg14 & dec_decompress_value_1_sg14_sva_1_sg13
            & dec_decompress_value_1_sg14_sva_1_sg12 & dec_decompress_value_1_sg14_sva_1_sg11
            & dec_decompress_value_1_sg14_sva_1_sg10 & dec_decompress_value_1_sg14_sva_1_sg9
            & dec_decompress_value_1_sg14_sva_1_sg8 & dec_decompress_value_1_sg14_sva_1_sg7
            & dec_decompress_value_1_sg14_sva_1_sg6 & dec_decompress_value_1_sg14_sva_1_sg5
            & dec_decompress_value_1_sg14_sva_1_sg4 & dec_decompress_value_1_sg14_sva_1_sg3
            & dec_decompress_value_1_sg14_sva_1_sg2 & dec_decompress_value_1_sg14_sva_1_sg1
            & dec_decompress_value_1_sg14_sva_6 & dec_decompress_value_1_sg13_sva_1
            & dec_decompress_value_1_sg12_sva_1 & dec_decompress_value_1_sg11_sva_1
            & dec_decompress_value_1_sg10_sva_1 & dec_decompress_value_1_sg9_sva_1
            & dec_decompress_value_1_sg8_sva_1 & dec_decompress_value_1_sg7_sva_1
            & dec_decompress_value_1_sg6_sva_1 & dec_decompress_value_1_sg5_sva_1
            & dec_decompress_value_1_sg4_sva_1 & dec_decompress_value_1_sg3_sva_1
            & dec_decompress_value_1_sg2_sva_1 & dec_decompress_value_1_sg1_sva_1
            & dec_decompress_value_3_sva_1), 33) + CONV_UNSIGNED(UNSIGNED(STD_LOGIC_VECTOR'("11111111111111111")
            & (NOT dec_decompress_low_sva_5)), 33), 33));
        dec_decompress_for_1_scaled_value_acc_mut := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED'(SIGNED(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_for_1_scaled_value_acc_4_sdt(32
            DOWNTO 1)), 33) + UNSIGNED'("110000000000000000000000000000001"), 33))
            & TO_STDLOGICVECTOR(dec_decompress_for_1_scaled_value_acc_4_sdt(0)))
            * CONV_SIGNED(UNSIGNED(cmodel_cumulative_frequency_rsc_singleport_data_out),
            33)), 67) + CONV_SIGNED(CONV_SIGNED('1', 1), 67), 67));
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        dec_m_output_putByte_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(dec_m_output_index_range_1_sva(16
            DOWNTO 10)), 8) + SIGNED'("10110101"), 8)), 7);
        IF ( dec_m_output_putByte_slc_svs = '1' ) THEN
          dec_m_output_index_range_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(dec_m_output_index_range_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 17), 17));
        END IF;
        dec_decompress_for_1_acc_3_itm := STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(dec_decompress_low_sva_5),
            16) + CONV_SIGNED(CONV_SIGNED('1', 1), 16), 16));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 3 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 4 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 5 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 6 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= dec_decompress_for_1_scaled_value_acc_mut;
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_decompress_for_1_range_sva));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 7 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        dec_decompress_for_1_scaled_value_sva := div_mgc_div_z(31 DOWNTO 0);
        ModelA_getChar_for : LOOP
          -- C-Step 0 of Loop 'ModelA_getChar_for'
          ModelA_getChar_for_not_sxt := '0';
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          ModelA_getChar_for_acc_2_psp_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(ModelA_getChar_for_i_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 9), 9));
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= ModelA_getChar_for_acc_2_psp_sva;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          ModelA_getChar_for_slc_itm := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_getChar_for_acc_2_psp_sva)
              + CONV_SIGNED(UNSIGNED'("11111111"), 9), 9)), 8);
          Src_rsc_singleport_data_in_core_reg_var_7 := Src_rsc_singleport_data_in_core_reg;
          Src_rsc_singleport_addr_core_reg_var_7_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
          Src_rsc_singleport_addr_core_reg_var_7_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
          Src_rsc_singleport_addr_core_reg_var_20 := Src_rsc_singleport_addr_core_reg_1;
          Src_rsc_singleport_addr_core_reg_var_7_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
          Src_rsc_singleport_re_core_psct_var_7 := Src_rsc_singleport_re_core_psct;
          Src_rsc_singleport_iswt0_pff_var_7 := Src_rsc_singleport_iswt0_pff;
          Src_rsc_singleport_we_core_psct_var_7 := Src_rsc_singleport_we_core_psct;
          Comp_rsc_singleport_data_in_core_reg_var_7 := Comp_rsc_singleport_data_in_core_reg;
          Comp_rsc_singleport_addr_core_reg_var_7 := Comp_rsc_singleport_addr_core_reg;
          Comp_rsc_singleport_re_core_psct_var_7 := Comp_rsc_singleport_re_core_psct;
          Comp_rsc_singleport_iswt0_pff_var_7 := Comp_rsc_singleport_iswt0_pff;
          Comp_rsc_singleport_we_core_psct_var_7 := Comp_rsc_singleport_we_core_psct;
          Vga_rsc_singleport_data_in_core_reg_var_7 := Vga_rsc_singleport_data_in_core_reg;
          Vga_rsc_singleport_addr_core_reg_var_7 := Vga_rsc_singleport_addr_core_reg;
          Vga_rsc_singleport_re_core_psct_var_7 := Vga_rsc_singleport_re_core_psct;
          Vga_rsc_singleport_iswt0_pff_var_7 := Vga_rsc_singleport_iswt0_pff;
          Vga_rsc_singleport_we_core_psct_var_7 := Vga_rsc_singleport_we_core_psct;
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_7 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
          cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_7 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
          cmodel_cumulative_frequency_rsc_singleport_re_reg_var_7 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
          cmodel_cumulative_frequency_rsc_singleport_we_reg_var_7 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
          unreg_outs_lp_82 : LOOP
            -- C-Step 0 of Loop 'unreg_outs_lp_82'
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            ModelA_getChar_for_slc_2_cse_sva := cmodel_cumulative_frequency_rsc_singleport_data_out;
            ModelA_getChar_for_slc_1_itm := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(TO_STDLOGICVECTOR('1')
                & dec_decompress_for_1_scaled_value_sva & TO_STDLOGICVECTOR('1'))
                + CONV_UNSIGNED(UNSIGNED((NOT ModelA_getChar_for_slc_2_cse_sva) &
                TO_STDLOGICVECTOR('1')), 34), 34)), 33);
            IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("100000001");
            END IF;
            last_clk_8 := clk;
            WAIT UNTIL clk'EVENT OR cmodel_cumulative_frequency_rsc_singleport_data_out'EVENT;
            EXIT unreg_outs_lp_82 WHEN ( ((NOT last_clk_8) AND clk AND (core_wen_drv
                OR rst)) = '1' );
            Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_7;
            Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_7_sg1;
            Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_7_sg2;
            Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_20;
            Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_7_sg3;
            Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_7;
            Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_7;
            Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_7;
            Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_7;
            Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_7;
            Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_7;
            Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_7;
            Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_7;
            Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_7;
            Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_7;
            Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_7;
            Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_7;
            Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_7;
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_7;
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_7;
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_7;
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_7;
          END LOOP unreg_outs_lp_82;

          EXIT main WHEN ( rst = '1' );
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            IF ( cmodel_m_frozen_sva = '1' ) THEN
            ELSE
              ModelA_update_1_for_i_sva_2 := ModelA_getChar_for_acc_2_psp_sva;
              ModelA_update_1_for_i_sva_sg1 := STD_LOGIC_VECTOR'("00000000000000000000000");
              exit_ModelA_update_1_for_sva := '0';
            END IF;
          END IF;
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= ModelA_getChar_for_i_1_sva;
          END IF;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          ModelA_getChar_for_if_p_count_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            ModelA_getChar_for_if_p_count_sva := cmodel_cumulative_frequency_rsc_singleport_data_out;
          END IF;
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 3 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          ModelA_getChar_for_if_p_low_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            ModelA_getChar_for_if_p_low_sva := cmodel_cumulative_frequency_rsc_singleport_data_out;
            IF ( cmodel_m_frozen_sva = '1' ) THEN
            ELSE
              ModelA_update_1_for : LOOP
                -- C-Step 0 of Loop 'ModelA_update_1_for'
                EXIT ModelA_update_1_for WHEN ( exit_ModelA_update_1_for_sva = '1'
                    );
                slc_ModelA_update_1_for_i_itm := ModelA_update_1_for_i_sva_2;
                Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
                Src_rsc_singleport_addr_core_reg_1 <= '0';
                Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
                Src_rsc_singleport_re_core_psct <= '0';
                Src_rsc_singleport_we_core_psct <= '0';
                Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Comp_rsc_singleport_iswt0_pff <= '0';
                Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Comp_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_re_core_psct <= '0';
                Vga_rsc_singleport_we_core_psct <= '0';
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= ModelA_update_1_for_i_sva_2;
                WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1'
                    ) OR ( rst = '1' ) ) ;
                EXIT main WHEN ( rst = '1' );
                -- C-Step 1 of Loop 'ModelA_update_1_for'
                Src_rsc_singleport_oswt <= '0';
                Comp_rsc_singleport_oswt <= '0';
                Vga_rsc_singleport_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
                mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
                mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
                mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
                Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                    <= '0';
                Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt
                    <= '0';
                Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                    <= '0';
                Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
                Vga_triosy_mgc_io_sync_oswt <= '0';
                Vga_triosy_mgc_io_sync_iswt0 <= '0';
                Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
                Comp_triosy_mgc_io_sync_oswt <= '0';
                Comp_triosy_mgc_io_sync_iswt0 <= '0';
                Src_triosy_mgc_io_sync_ld_core_psct <= '0';
                Src_triosy_mgc_io_sync_oswt <= '0';
                Src_triosy_mgc_io_sync_iswt0 <= '0';
                nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
                nblevels_triosy_mgc_io_sync_oswt <= '0';
                nblevels_triosy_mgc_io_sync_iswt0 <= '0';
                div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
                div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                ModelA_update_1_for_i_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_update_1_for_i_sva_sg1
                    & ModelA_update_1_for_i_sva_2) + CONV_SIGNED(CONV_UNSIGNED('1',
                    1), 32), 32));
                ModelA_update_1_for_i_sva_2 := ModelA_update_1_for_i_sva_1(8 DOWNTO
                    0);
                ModelA_update_1_for_i_sva_sg1 := ModelA_update_1_for_i_sva_1(31 DOWNTO
                    9);
                exit_ModelA_update_1_for_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(ModelA_update_1_for_i_sva_1(31
                    DOWNTO 1)) + CONV_SIGNED(SIGNED'("101111111"), 31), 31)), 30));
                Src_rsc_singleport_data_in_core_reg_var_8 := Src_rsc_singleport_data_in_core_reg;
                Src_rsc_singleport_addr_core_reg_var_8_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
                Src_rsc_singleport_addr_core_reg_var_8_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
                Src_rsc_singleport_addr_core_reg_var_21 := Src_rsc_singleport_addr_core_reg_1;
                Src_rsc_singleport_addr_core_reg_var_8_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
                Src_rsc_singleport_re_core_psct_var_8 := Src_rsc_singleport_re_core_psct;
                Src_rsc_singleport_iswt0_pff_var_8 := Src_rsc_singleport_iswt0_pff;
                Src_rsc_singleport_we_core_psct_var_8 := Src_rsc_singleport_we_core_psct;
                Comp_rsc_singleport_data_in_core_reg_var_8 := Comp_rsc_singleport_data_in_core_reg;
                Comp_rsc_singleport_addr_core_reg_var_8 := Comp_rsc_singleport_addr_core_reg;
                Comp_rsc_singleport_re_core_psct_var_8 := Comp_rsc_singleport_re_core_psct;
                Comp_rsc_singleport_iswt0_pff_var_8 := Comp_rsc_singleport_iswt0_pff;
                Comp_rsc_singleport_we_core_psct_var_8 := Comp_rsc_singleport_we_core_psct;
                Vga_rsc_singleport_data_in_core_reg_var_8 := Vga_rsc_singleport_data_in_core_reg;
                Vga_rsc_singleport_addr_core_reg_var_8 := Vga_rsc_singleport_addr_core_reg;
                Vga_rsc_singleport_re_core_psct_var_8 := Vga_rsc_singleport_re_core_psct;
                Vga_rsc_singleport_iswt0_pff_var_8 := Vga_rsc_singleport_iswt0_pff;
                Vga_rsc_singleport_we_core_psct_var_8 := Vga_rsc_singleport_we_core_psct;
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_8 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
                cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_8 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
                cmodel_cumulative_frequency_rsc_singleport_re_reg_var_8 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
                cmodel_cumulative_frequency_rsc_singleport_we_reg_var_8 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
                unreg_outs_lp_86 : LOOP
                  -- C-Step 0 of Loop 'unreg_outs_lp_86'
                  Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                  Src_rsc_singleport_iswt0_pff <= '0';
                  Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                  Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
                  Src_rsc_singleport_addr_core_reg_1 <= '0';
                  Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
                  Src_rsc_singleport_re_core_psct <= '0';
                  Src_rsc_singleport_we_core_psct <= '0';
                  Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                  Comp_rsc_singleport_iswt0_pff <= '0';
                  Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                  Comp_rsc_singleport_re_core_psct <= '0';
                  Comp_rsc_singleport_we_core_psct <= '0';
                  Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                  Vga_rsc_singleport_iswt0_pff <= '0';
                  Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                  Vga_rsc_singleport_re_core_psct <= '0';
                  Vga_rsc_singleport_we_core_psct <= '0';
                  cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                  cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
                  cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
                  cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
                  cmodel_cumulative_frequency_rsc_singleport_we_reg <= '0';
                  cmodel_cumulative_frequency_rsc_singleport_addr_reg <= slc_ModelA_update_1_for_i_itm;
                  cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(cmodel_cumulative_frequency_rsc_singleport_data_out)
                      + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 32), 32));
                  last_clk_9 := clk;
                  WAIT UNTIL clk'EVENT OR cmodel_cumulative_frequency_rsc_singleport_data_out'EVENT;
                  EXIT unreg_outs_lp_86 WHEN ( ((NOT last_clk_9) AND clk AND (core_wen_drv
                      OR rst)) = '1' );
                  Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_8;
                  Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_8_sg1;
                  Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_8_sg2;
                  Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_21;
                  Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_8_sg3;
                  Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_8;
                  Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_8;
                  Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_8;
                  Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_8;
                  Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_8;
                  Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_8;
                  Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_8;
                  Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_8;
                  Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_8;
                  Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_8;
                  Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_8;
                  Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_8;
                  Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_8;
                  cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_8;
                  cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_8;
                  cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_8;
                  cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_8;
                END LOOP unreg_outs_lp_86;

                EXIT main WHEN ( rst = '1' );
                Src_rsc_singleport_oswt <= '0';
                Comp_rsc_singleport_oswt <= '0';
                Vga_rsc_singleport_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
                mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
                mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
                mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
                Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                    <= '0';
                Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt
                    <= '0';
                Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                    <= '0';
                Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
                Vga_triosy_mgc_io_sync_oswt <= '0';
                Vga_triosy_mgc_io_sync_iswt0 <= '0';
                Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
                Comp_triosy_mgc_io_sync_oswt <= '0';
                Comp_triosy_mgc_io_sync_iswt0 <= '0';
                Src_triosy_mgc_io_sync_ld_core_psct <= '0';
                Src_triosy_mgc_io_sync_oswt <= '0';
                Src_triosy_mgc_io_sync_iswt0 <= '0';
                nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
                nblevels_triosy_mgc_io_sync_oswt <= '0';
                nblevels_triosy_mgc_io_sync_iswt0 <= '0';
                div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
                div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
                Src_rsc_singleport_addr_core_reg_1 <= '0';
                Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
                Src_rsc_singleport_re_core_psct <= '0';
                Src_rsc_singleport_we_core_psct <= '0';
                Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Comp_rsc_singleport_iswt0_pff <= '0';
                Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Comp_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_re_core_psct <= '0';
                Vga_rsc_singleport_we_core_psct <= '0';
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
                WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1'
                    ) OR ( rst = '1' ) ) ;
                EXIT main WHEN ( rst = '1' );
                -- C-Step 2 of Loop 'ModelA_update_1_for'
                Src_rsc_singleport_oswt <= '0';
                Comp_rsc_singleport_oswt <= '0';
                Vga_rsc_singleport_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_oswt <= '0';
                mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
                mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
                mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
                mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
                Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                    <= '0';
                Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt
                    <= '0';
                Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                    <= '0';
                Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
                Vga_triosy_mgc_io_sync_oswt <= '0';
                Vga_triosy_mgc_io_sync_iswt0 <= '0';
                Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
                Comp_triosy_mgc_io_sync_oswt <= '0';
                Comp_triosy_mgc_io_sync_iswt0 <= '0';
                Src_triosy_mgc_io_sync_ld_core_psct <= '0';
                Src_triosy_mgc_io_sync_oswt <= '0';
                Src_triosy_mgc_io_sync_iswt0 <= '0';
                nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
                nblevels_triosy_mgc_io_sync_oswt <= '0';
                nblevels_triosy_mgc_io_sync_iswt0 <= '0';
                div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
                div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
                div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              END LOOP ModelA_update_1_for;

            END IF;
          END IF;
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            IF ( cmodel_m_frozen_sva = '1' ) THEN
            ELSE
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("100000001");
            END IF;
          END IF;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 4 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 5 of Loop 'ModelA_getChar_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_m_frozen_sva_1 := '0';
          IF ( ModelA_getChar_for_slc_1_itm = '1' ) THEN
            IF ( cmodel_m_frozen_sva = '1' ) THEN
            ELSE
              cmodel_m_frozen_sva_1 := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(cmodel_cumulative_frequency_rsc_singleport_data_out),
                  33) + CONV_SIGNED(SIGNED'("100000000000001"), 33), 33)), 32));
            END IF;
            EXIT ModelA_getChar_for;
          END IF;
          ModelA_getChar_for_not_sxt := NOT ModelA_getChar_for_slc_itm;
          EXIT ModelA_getChar_for WHEN ( ModelA_getChar_for_slc_itm = '0' );
          ModelA_getChar_for_i_1_sva := ModelA_getChar_for_acc_2_psp_sva;
        END LOOP ModelA_getChar_for;

        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        ModelA_getChar_for_i_1_lpi_1_dfm := MUX_v_9_2_2(ModelA_getChar_for_i_1_sva
            & ModelA_getChar_for_acc_2_psp_sva, ModelA_getChar_for_not_sxt);
        exit_dec_decompress_for_1 := (ModelA_getChar_for_i_1_lpi_1_dfm(8)) AND (NOT((ModelA_getChar_for_i_1_lpi_1_dfm(7))
            OR (ModelA_getChar_for_i_1_lpi_1_dfm(6)) OR (ModelA_getChar_for_i_1_lpi_1_dfm(5))
            OR (ModelA_getChar_for_i_1_lpi_1_dfm(4)) OR (ModelA_getChar_for_i_1_lpi_1_dfm(3))
            OR (ModelA_getChar_for_i_1_lpi_1_dfm(2)) OR (ModelA_getChar_for_i_1_lpi_1_dfm(1))
            OR (ModelA_getChar_for_i_1_lpi_1_dfm(0))));
        IF ( exit_dec_decompress_for_1 = '1' ) THEN
        ELSE
          dec_m_output_putByte_slc_svs_tcond := dec_m_output_putByte_slc_svs;
          IF ( dec_m_output_putByte_slc_svs = '1' ) THEN
            Vga_rsc_singleport_we_core_psct <= '1';
            Vga_rsc_singleport_addr_core_reg <= dec_m_output_index_range_1_sva;
            Vga_rsc_singleport_data_in_core_reg <= ModelA_getChar_for_i_1_lpi_1_dfm(7
                DOWNTO 0);
            Vga_rsc_singleport_iswt0_pff <= '1';
          END IF;
        END IF;
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 8 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        ModelA_getChar_for_if_p_low_lpi_1_dfm := MUX_v_32_2_2(ModelA_getChar_for_if_p_low_sva
            & ModelA_getChar_for_if_p_low_lpi_1, ModelA_getChar_for_not_sxt);
        ModelA_getChar_for_if_p_high_lpi_1_dfm := MUX_v_32_2_2(ModelA_getChar_for_slc_2_cse_sva
            & ModelA_getChar_for_if_p_high_lpi_1, ModelA_getChar_for_not_sxt);
        ModelA_getChar_for_if_p_count_lpi_1_dfm := MUX_v_32_2_2(ModelA_getChar_for_if_p_count_sva
            & ModelA_getChar_for_if_p_count_lpi_1, ModelA_getChar_for_not_sxt);
        EXIT dec_decompress_for_1 WHEN ( exit_dec_decompress_for_1 = '1' );
        IF ( dec_m_output_putByte_slc_svs_tcond = '1' ) THEN
          Vga_rsc_singleport_oswt <= '1';
        END IF;
        dec_decompress_for_1_mul_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(UNSIGNED(dec_decompress_for_1_range_sva)
            * UNSIGNED(ModelA_getChar_for_if_p_high_lpi_1_dfm)), 64));
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        dec_decompress_for_1_mul_1_mut := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(UNSIGNED(dec_decompress_for_1_range_sva)
            * UNSIGNED(ModelA_getChar_for_if_p_low_lpi_1_dfm)), 64));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 9 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 10 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 11 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 12 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        div_mgc_div_1_a <= dec_decompress_for_1_mul_1_mut;
        div_mgc_div_1_b <= ModelA_getChar_for_if_p_count_lpi_1_dfm;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 13 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        div_mgc_div_a <= STD_LOGIC_VECTOR(UNSIGNED'("000") & UNSIGNED(dec_decompress_for_1_mul_psp));
        div_mgc_div_b <= STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(ModelA_getChar_for_if_p_count_lpi_1_dfm));
        dec_decompress_low_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_low_sva_5),
            32) + UNSIGNED(div_mgc_div_1_z(31 DOWNTO 0)), 32));
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 14 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        dec_decompress_high_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(dec_decompress_for_1_acc_3_itm),
            32) + UNSIGNED(div_mgc_div_z(31 DOWNTO 0)), 32));
        dec_decompress_for_1_for : LOOP
          -- C-Step 0 of Loop 'dec_decompress_for_1_for'
          dec_m_input_get_bit_1_asn_8_itm := dec_m_input_m_LastMask_lpi_3;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg8 := dec_decompress_value_1_sg14_lpi_3_sg8;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg9 := dec_decompress_value_1_sg14_lpi_3_sg9;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg10 :=
              dec_decompress_value_1_sg14_lpi_3_sg10;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg11 :=
              dec_decompress_value_1_sg14_lpi_3_sg11;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg12 :=
              dec_decompress_value_1_sg14_lpi_3_sg12;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg13 :=
              dec_decompress_value_1_sg14_lpi_3_sg13;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg14 :=
              dec_decompress_value_1_sg14_lpi_3_sg14;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg15 :=
              dec_decompress_value_1_sg14_lpi_3_sg15;
          dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg16 :=
              dec_decompress_value_1_sg14_lpi_3_sg16;
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          dec_decompress_for_1_for_else_else_land_sva_1 := '0';
          dec_decompress_for_1_for_else_slc_svs := '0';
          dec_decompress_for_1_for_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_high_1_sva_1(31
              DOWNTO 15)), 18) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 18), 18)), 17);
          IF ( dec_decompress_for_1_for_slc_svs = '1' ) THEN
            dec_m_input_m_LastMask_lpi_3_tcond := dec_m_input_m_LastMask_lpi_3;
            CASE dec_m_input_m_LastMask_lpi_3 IS
              WHEN "00000001" =>
                Comp_rsc_singleport_re_core_psct <= '1';
                Comp_rsc_singleport_addr_core_reg <= dec_m_input_input_byte_1_lpi_3;
                Comp_rsc_singleport_iswt0_pff <= '1';
              WHEN OTHERS =>
                -- NOP
            END CASE;
          ELSE
            dec_decompress_for_1_for_else_slc_svs := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_low_sva_1(31
                DOWNTO 15)), 18) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 18), 18)),
                17);
            IF ( dec_decompress_for_1_for_else_slc_svs = '1' ) THEN
              IF ( (dec_decompress_low_sva_1(14)) = '1' ) THEN
                dec_decompress_for_1_for_else_else_land_sva_1 := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(dec_decompress_high_1_sva_1(31
                    DOWNTO 14)), 19) + CONV_UNSIGNED(SIGNED'("101"), 19), 19)), 18);
              END IF;
              dec_decompress_for_1_for_else_else_land_lpi_2_dfm := dec_decompress_for_1_for_else_else_land_sva_1
                  AND (dec_decompress_low_sva_1(14));
              exit_dec_decompress_for_1_for_1 := NOT dec_decompress_for_1_for_else_else_land_lpi_2_dfm;
              IF ( dec_decompress_for_1_for_else_else_land_lpi_2_dfm = '1' ) THEN
                dec_m_input_m_LastMask_lpi_3_tcond := dec_m_input_m_LastMask_lpi_3;
                CASE dec_m_input_m_LastMask_lpi_3 IS
                  WHEN "00000001" =>
                    Comp_rsc_singleport_re_core_psct <= '1';
                    Comp_rsc_singleport_addr_core_reg <= dec_m_input_input_byte_1_lpi_3;
                    Comp_rsc_singleport_iswt0_pff <= '1';
                  WHEN OTHERS =>
                    -- NOP
                END CASE;
              END IF;
            ELSE
              dec_m_input_m_LastMask_lpi_3_tcond := dec_m_input_m_LastMask_lpi_3;
              CASE dec_m_input_m_LastMask_lpi_3 IS
                WHEN "00000001" =>
                  Comp_rsc_singleport_re_core_psct <= '1';
                  Comp_rsc_singleport_addr_core_reg <= dec_m_input_input_byte_1_lpi_3;
                  Comp_rsc_singleport_iswt0_pff <= '1';
                WHEN OTHERS =>
                  -- NOP
              END CASE;
            END IF;
          END IF;
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'dec_decompress_for_1_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          dec_m_input_input_byte_1_sva_2 := STD_LOGIC_VECTOR'("00000000000000000");
          dec_decompress_value_1_sg14_lpi_3_dfm_3 := STD_LOGIC_VECTOR'("00000000000000000");
          dec_decompress_high_1_sva_1_dfm_sg1 := STD_LOGIC_VECTOR'("00000000000000000");
          dec_decompress_high_1_sva_2_sg1 := STD_LOGIC_VECTOR'("0000000000000000");
          dec_decompress_low_sva_2_sg1 := STD_LOGIC_VECTOR'("0000000000000000");
          dec_decompress_value_1_sg14_sva_2_sg1 := STD_LOGIC_VECTOR'("0000000000000000");
          IF ( dec_decompress_for_1_for_slc_svs = '1' ) THEN
          ELSIF ( dec_decompress_for_1_for_else_slc_svs = '1' ) THEN
            EXIT dec_decompress_for_1_for WHEN ( exit_dec_decompress_for_1_for_1
                = '1' );
            dec_decompress_high_1_sva_1_dfm_sg1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(dec_decompress_high_1_sva_1(30
                DOWNTO 14)) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 17), 17));
            dec_decompress_value_1_sg14_lpi_3_dfm_3 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(dec_decompress_value_1_sg14_lpi_3_sg16
                & dec_decompress_value_1_sg14_lpi_3_sg15 & dec_decompress_value_1_sg14_lpi_3_sg14
                & dec_decompress_value_1_sg14_lpi_3_sg13 & dec_decompress_value_1_sg14_lpi_3_sg12
                & dec_decompress_value_1_sg14_lpi_3_sg11 & dec_decompress_value_1_sg14_lpi_3_sg10
                & dec_decompress_value_1_sg14_lpi_3_sg9 & dec_decompress_value_1_sg14_lpi_3_sg8
                & dec_decompress_value_1_sg14_lpi_3_sg7 & dec_decompress_value_1_sg14_lpi_3_sg6
                & dec_decompress_value_1_sg14_lpi_3_sg5 & dec_decompress_value_1_sg14_lpi_3_sg4
                & dec_decompress_value_1_sg14_lpi_3_sg3 & dec_decompress_value_1_sg14_lpi_3_sg2
                & dec_decompress_value_1_sg14_lpi_3_sg1 & dec_decompress_value_1_sg14_lpi_5)
                + CONV_UNSIGNED(CONV_SIGNED('1', 1), 17), 17));
          ELSE
            dec_decompress_value_1_sg14_sva_2_sg1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED'(dec_decompress_value_1_sg14_lpi_3_sg16
                & dec_decompress_value_1_sg14_lpi_3_sg15 & dec_decompress_value_1_sg14_lpi_3_sg14
                & dec_decompress_value_1_sg14_lpi_3_sg13 & dec_decompress_value_1_sg14_lpi_3_sg12
                & dec_decompress_value_1_sg14_lpi_3_sg11 & dec_decompress_value_1_sg14_lpi_3_sg10
                & dec_decompress_value_1_sg14_lpi_3_sg9 & dec_decompress_value_1_sg14_lpi_3_sg8
                & dec_decompress_value_1_sg14_lpi_3_sg7 & dec_decompress_value_1_sg14_lpi_3_sg6
                & dec_decompress_value_1_sg14_lpi_3_sg5 & dec_decompress_value_1_sg14_lpi_3_sg4
                & dec_decompress_value_1_sg14_lpi_3_sg3 & dec_decompress_value_1_sg14_lpi_3_sg2
                & dec_decompress_value_1_sg14_lpi_3_sg1) + CONV_UNSIGNED(CONV_SIGNED('1',
                1), 16), 16));
            dec_decompress_low_sva_2_sg1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(dec_decompress_low_sva_1(30
                DOWNTO 15)) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 16), 16));
            dec_decompress_high_1_sva_2_sg1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(dec_decompress_high_1_sva_1(30
                DOWNTO 15)) + CONV_UNSIGNED(CONV_SIGNED('1', 1), 16), 16));
          END IF;
          unequal_tmp_9 := NOT((dec_m_input_m_LastMask_lpi_3(0)) AND (NOT((dec_m_input_m_LastMask_lpi_3(7))
              OR (dec_m_input_m_LastMask_lpi_3(6)) OR (dec_m_input_m_LastMask_lpi_3(5))
              OR (dec_m_input_m_LastMask_lpi_3(4)) OR (dec_m_input_m_LastMask_lpi_3(3))
              OR (dec_m_input_m_LastMask_lpi_3(2)) OR (dec_m_input_m_LastMask_lpi_3(1)))));
          CASE dec_m_input_m_LastMask_lpi_3_tcond IS
            WHEN "00000001" =>
              dec_m_input_input_byte_1_sva_2 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(dec_m_input_input_byte_1_lpi_3)
                  + CONV_SIGNED(CONV_UNSIGNED('1', 1), 17), 17));
              Comp_rsc_singleport_oswt <= '1';
            WHEN OTHERS =>
              -- NOP
          END CASE;
          dec_m_input_m_LastMask_lpi_3_dfm := MUX_v_8_2_2(STD_LOGIC_VECTOR'("10000000")
              & STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(dec_m_input_m_LastMask_lpi_3(7
              DOWNTO 1))), unequal_tmp_9);
          dec_m_input_m_LastMask_lpi_3 := dec_m_input_m_LastMask_lpi_3_dfm;
          dec_decompress_for_1_for_nor_cse := NOT(dec_decompress_for_1_for_else_slc_svs
              OR dec_decompress_for_1_for_slc_svs);
          dec_decompress_for_1_for_and_1_cse := dec_decompress_for_1_for_else_slc_svs
              AND (NOT dec_decompress_for_1_for_slc_svs);
          dec_decompress_for_1_for_mux1h_nl := MUX1HOT_v_16_3_2(dec_decompress_low_sva_2_sg1
              & (dec_decompress_low_sva_1(30 DOWNTO 15)) & STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(NOT
              (dec_decompress_low_sva_1(14)), 1),16)), STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse
              & (((NOT dec_decompress_for_1_for_else_else_land_lpi_2_dfm) AND dec_decompress_for_1_for_and_1_cse)
              OR dec_decompress_for_1_for_slc_svs) & (dec_decompress_for_1_for_else_else_land_lpi_2_dfm
              AND dec_decompress_for_1_for_and_1_cse)));
          dec_decompress_for_1_for_else_else_mux_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((dec_decompress_low_sva_1(14))
              & (NOT (dec_decompress_low_sva_1(14)))), dec_decompress_for_1_for_else_else_land_lpi_2_dfm);
          dec_decompress_for_1_for_else_else_mux_3_nl := MUX_v_14_2_2((dec_decompress_low_sva_1(13
              DOWNTO 0)) & (dec_decompress_low_sva_1(13 DOWNTO 0)), dec_decompress_for_1_for_else_else_land_lpi_2_dfm);
          dec_decompress_for_1_for_mux1h_19_nl := MUX1HOT_v_15_3_2((dec_decompress_low_sva_1(14
              DOWNTO 0)) & (TO_STDLOGICVECTOR(dec_decompress_for_1_for_else_else_mux_nl)
              & (dec_decompress_for_1_for_else_else_mux_3_nl)) & (dec_decompress_low_sva_1(14
              DOWNTO 0)), STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_low_sva_1 := (dec_decompress_for_1_for_mux1h_nl) & (dec_decompress_for_1_for_mux1h_19_nl)
              & TO_STDLOGICVECTOR('0');
          dec_m_input_input_byte_1_lpi_3 := MUX_v_17_2_2(dec_m_input_input_byte_1_sva_2
              & dec_m_input_input_byte_1_lpi_3, unequal_tmp_9);
          dec_decompress_for_1_for_mux1h_1_nl := MUX1HOT_v_16_3_2(dec_decompress_high_1_sva_2_sg1
              & (dec_decompress_high_1_sva_1_dfm_sg1(16 DOWNTO 1)) & (dec_decompress_high_1_sva_1(30
              DOWNTO 15)), STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_for_1_for_else_else_mux_4_nl := MUX_v_14_2_2((dec_decompress_high_1_sva_1(13
              DOWNTO 0)) & (dec_decompress_high_1_sva_1(13 DOWNTO 0)), dec_decompress_for_1_for_else_else_land_lpi_2_dfm);
          dec_decompress_for_1_for_mux1h_20_nl := MUX1HOT_v_15_3_2((dec_decompress_high_1_sva_1(14
              DOWNTO 0)) & (TO_STDLOGICVECTOR(dec_decompress_high_1_sva_1_dfm_sg1(0))
              & (dec_decompress_for_1_for_else_else_mux_4_nl)) & (dec_decompress_high_1_sva_1(14
              DOWNTO 0)), STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_high_1_sva_1 := (dec_decompress_for_1_for_mux1h_1_nl) &
              (dec_decompress_for_1_for_mux1h_20_nl) & TO_STDLOGICVECTOR('1');
          dec_decompress_value_1_sg14_lpi_3_sg8 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(6))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(7)) & dec_decompress_value_1_sg14_lpi_3_sg7),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg9 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(7))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(8)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg8),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg7 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(5))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(6)) & dec_decompress_value_1_sg14_lpi_3_sg6),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg10 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(8))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(9)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg9),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg6 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(4))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(5)) & dec_decompress_value_1_sg14_lpi_3_sg5),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg11 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(9))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(10)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg10),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg5 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(3))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(4)) & dec_decompress_value_1_sg14_lpi_3_sg4),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg12 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(10))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(11)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg11),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg4 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(2))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(3)) & dec_decompress_value_1_sg14_lpi_3_sg3),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg13 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(11))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(12)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg12),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg3 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(1))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(2)) & dec_decompress_value_1_sg14_lpi_3_sg2),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg14 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(12))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(13)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg13),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg2 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(0))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(1)) & dec_decompress_value_1_sg14_lpi_3_sg1),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg15 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(13))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(14)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg14),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_3_sg1 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(dec_decompress_value_1_sg14_lpi_5
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(0))), dec_decompress_for_1_for_and_1_cse);
          dec_decompress_value_1_sg14_lpi_3_sg16 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(14))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(15)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg15),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg14_lpi_5 := dec_decompress_value_1_sg13_lpi_3;
          dec_decompress_value_1_sg14_lpi_3_sg17 := MUX1HOT_s_1_3_2(STD_LOGIC_VECTOR'((dec_decompress_value_1_sg14_sva_2_sg1(15))
              & (dec_decompress_value_1_sg14_lpi_3_dfm_3(16)) & dec_decompress_value_slc_dec_decompress_value_1_sg14_lpi_3_itm_sg16),
              STD_LOGIC_VECTOR'(dec_decompress_for_1_for_nor_cse & dec_decompress_for_1_for_and_1_cse
              & dec_decompress_for_1_for_slc_svs));
          dec_decompress_value_1_sg13_lpi_3 := dec_decompress_value_1_sg12_lpi_3;
          dec_decompress_value_1_sg12_lpi_3 := dec_decompress_value_1_sg11_lpi_3;
          dec_decompress_value_1_sg11_lpi_3 := dec_decompress_value_1_sg10_lpi_3;
          dec_decompress_value_1_sg10_lpi_3 := dec_decompress_value_1_sg9_lpi_3;
          dec_decompress_value_1_sg9_lpi_3 := dec_decompress_value_1_sg8_lpi_3;
          dec_decompress_value_1_sg8_lpi_3 := dec_decompress_value_1_sg7_lpi_3;
          dec_decompress_value_1_sg7_lpi_3 := dec_decompress_value_1_sg6_lpi_3;
          dec_decompress_value_1_sg6_lpi_3 := dec_decompress_value_1_sg5_lpi_3;
          dec_decompress_value_1_sg5_lpi_3 := dec_decompress_value_1_sg4_lpi_3;
          dec_decompress_value_1_sg4_lpi_3 := dec_decompress_value_1_sg3_lpi_3;
          dec_decompress_value_1_sg3_lpi_3 := dec_decompress_value_1_sg2_lpi_3;
          dec_decompress_value_1_sg2_lpi_3 := dec_decompress_value_1_sg1_lpi_3;
          dec_decompress_value_1_sg1_lpi_3 := dec_decompress_value_3_lpi_3;
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'dec_decompress_for_1_for'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          dec_m_input_m_CurrentByte_1_sva_2 := STD_LOGIC_VECTOR'("00000000");
          CASE dec_m_input_get_bit_1_asn_8_itm IS
            WHEN "00000001" =>
              dec_m_input_m_CurrentByte_1_sva_2 := Comp_rsc_singleport_data_out_mxwt;
            WHEN OTHERS =>
              -- NOP
          END CASE;
          dec_m_input_m_CurrentByte_1_lpi_3_dfm := MUX_v_8_2_2(dec_m_input_m_CurrentByte_1_sva_2
              & dec_m_input_m_CurrentByte_1_lpi_3, unequal_tmp_9);
          dec_m_input_m_CurrentByte_1_lpi_3 := dec_m_input_m_CurrentByte_1_lpi_3_dfm;
          dec_decompress_value_3_lpi_3 := ((dec_m_input_m_CurrentByte_1_lpi_3_dfm(7))
              AND (dec_m_input_m_LastMask_lpi_3_dfm(7))) OR ((dec_m_input_m_CurrentByte_1_lpi_3_dfm(6))
              AND (dec_m_input_m_LastMask_lpi_3_dfm(6))) OR ((dec_m_input_m_CurrentByte_1_lpi_3_dfm(5))
              AND (dec_m_input_m_LastMask_lpi_3_dfm(5))) OR ((dec_m_input_m_CurrentByte_1_lpi_3_dfm(4))
              AND (dec_m_input_m_LastMask_lpi_3_dfm(4))) OR ((dec_m_input_m_CurrentByte_1_lpi_3_dfm(3))
              AND (dec_m_input_m_LastMask_lpi_3_dfm(3))) OR ((dec_m_input_m_CurrentByte_1_lpi_3_dfm(2))
              AND (dec_m_input_m_LastMask_lpi_3_dfm(2))) OR ((dec_m_input_m_CurrentByte_1_lpi_3_dfm(1))
              AND (dec_m_input_m_LastMask_lpi_3_dfm(1))) OR ((dec_m_input_m_CurrentByte_1_lpi_3_dfm(0))
              AND (dec_m_input_m_LastMask_lpi_3_dfm(0)));
        END LOOP dec_decompress_for_1_for;

        dec_m_input_m_LastMask_sva_dfm := dec_m_input_m_LastMask_lpi_3;
        dec_decompress_low_sva_5 := dec_decompress_low_sva_1(14 DOWNTO 0);
        ModelA_getChar_for_if_p_low_lpi_1 := ModelA_getChar_for_if_p_low_lpi_1_dfm;
        ModelA_getChar_for_if_p_high_lpi_1 := ModelA_getChar_for_if_p_high_lpi_1_dfm;
        ModelA_getChar_for_if_p_count_lpi_1 := ModelA_getChar_for_if_p_count_lpi_1_dfm;
        dec_m_input_m_CurrentByte_1_sva_dfm := dec_m_input_m_CurrentByte_1_lpi_3;
        dec_m_input_input_byte_1_sva_dfm := dec_m_input_input_byte_1_lpi_3;
        dec_decompress_high_1_sva := dec_decompress_high_1_sva_1;
        dec_decompress_value_1_sg14_sva_1_sg8 := dec_decompress_value_1_sg14_lpi_3_sg8;
        dec_decompress_value_1_sg14_sva_1_sg9 := dec_decompress_value_1_sg14_lpi_3_sg9;
        dec_decompress_value_1_sg14_sva_1_sg7 := dec_decompress_value_1_sg14_lpi_3_sg7;
        dec_decompress_value_1_sg14_sva_1_sg10 := dec_decompress_value_1_sg14_lpi_3_sg10;
        dec_decompress_value_1_sg14_sva_1_sg6 := dec_decompress_value_1_sg14_lpi_3_sg6;
        dec_decompress_value_1_sg14_sva_1_sg11 := dec_decompress_value_1_sg14_lpi_3_sg11;
        dec_decompress_value_1_sg14_sva_1_sg5 := dec_decompress_value_1_sg14_lpi_3_sg5;
        dec_decompress_value_1_sg14_sva_1_sg12 := dec_decompress_value_1_sg14_lpi_3_sg12;
        dec_decompress_value_1_sg14_sva_1_sg4 := dec_decompress_value_1_sg14_lpi_3_sg4;
        dec_decompress_value_1_sg14_sva_1_sg13 := dec_decompress_value_1_sg14_lpi_3_sg13;
        dec_decompress_value_1_sg14_sva_1_sg3 := dec_decompress_value_1_sg14_lpi_3_sg3;
        dec_decompress_value_1_sg14_sva_1_sg14 := dec_decompress_value_1_sg14_lpi_3_sg14;
        dec_decompress_value_1_sg14_sva_1_sg2 := dec_decompress_value_1_sg14_lpi_3_sg2;
        dec_decompress_value_1_sg14_sva_1_sg15 := dec_decompress_value_1_sg14_lpi_3_sg15;
        dec_decompress_value_1_sg14_sva_1_sg1 := dec_decompress_value_1_sg14_lpi_3_sg1;
        dec_decompress_value_1_sg14_sva_1_sg16 := dec_decompress_value_1_sg14_lpi_3_sg16;
        dec_decompress_value_1_sg14_sva_6 := dec_decompress_value_1_sg14_lpi_5;
        dec_decompress_value_1_sg14_sva_1_sg17 := dec_decompress_value_1_sg14_lpi_3_sg17;
        dec_decompress_value_1_sg13_sva_1 := dec_decompress_value_1_sg13_lpi_3;
        dec_decompress_value_1_sg12_sva_1 := dec_decompress_value_1_sg12_lpi_3;
        dec_decompress_value_1_sg11_sva_1 := dec_decompress_value_1_sg11_lpi_3;
        dec_decompress_value_1_sg10_sva_1 := dec_decompress_value_1_sg10_lpi_3;
        dec_decompress_value_1_sg9_sva_1 := dec_decompress_value_1_sg9_lpi_3;
        dec_decompress_value_1_sg8_sva_1 := dec_decompress_value_1_sg8_lpi_3;
        dec_decompress_value_1_sg7_sva_1 := dec_decompress_value_1_sg7_lpi_3;
        dec_decompress_value_1_sg6_sva_1 := dec_decompress_value_1_sg6_lpi_3;
        dec_decompress_value_1_sg5_sva_1 := dec_decompress_value_1_sg5_lpi_3;
        dec_decompress_value_1_sg4_sva_1 := dec_decompress_value_1_sg4_lpi_3;
        dec_decompress_value_1_sg3_sva_1 := dec_decompress_value_1_sg3_lpi_3;
        dec_decompress_value_1_sg2_sva_1 := dec_decompress_value_1_sg2_lpi_3;
        dec_decompress_value_1_sg1_sva_1 := dec_decompress_value_1_sg1_lpi_3;
        dec_decompress_value_3_sva_1 := dec_decompress_value_3_lpi_3;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("100000001");
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 15 of Loop 'dec_decompress_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        ModelA_getChar_for_if_mux_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(cmodel_m_frozen_sva_1
            & cmodel_m_frozen_sva), cmodel_m_frozen_sva);
        cmodel_m_frozen_sva := MUX_s_1_2_2(STD_LOGIC_VECTOR'((ModelA_getChar_for_if_mux_nl)
            & cmodel_m_frozen_sva), ModelA_getChar_for_not_sxt);
        dec_m_output_index_range_1_sva := MUX_v_17_2_2(STD_LOGIC_VECTOR'("10010110000000000")
            & dec_m_output_index_range_1_sva_1, dec_m_output_putByte_slc_svs);
      END LOOP dec_decompress_for_1;

      trans_ond_image_copy_3_y_1_sva := STD_LOGIC_VECTOR'("00000000");
      exit_copy_x_3_sva := '0';
      inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva := STD_LOGIC_VECTOR(UNSIGNED'("0000000000000000000000000000")
          & UNSIGNED(nblevels_1_sva));
      inv_wave_Mn_Inv_Wave_Fct_himpairs_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      inv_wave_Mn_Inv_Wave_Fct_hi_1_sva := '0';
      inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_7 := STD_LOGIC_VECTOR'("1111000");
      inv_wave_Mn_Inv_Wave_Fct_wi_1_sva := '0';
      inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva := '1';
      inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva := '0';
      inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva := '1';
      inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva := '0';
      inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva := '0';
      inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva := '0';
      inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva := '0';
      inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva := '0';
      inv_wave_Mn_Inv_Wave_Fct_i_1_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      exit_inv_wave_Mn_Inv_Wave_Fct_for_sva := '0';
      copy_x_3 : LOOP
        -- C-Step 0 of Loop 'copy_x_3'
        IF ( exit_copy_x_3_sva = '1' ) THEN
        ELSE
          trans_ond_image_copy_3_x_1_sva := STD_LOGIC_VECTOR'("000000000");
          copy_y_3 : LOOP
            -- C-Step 0 of Loop 'copy_y_3'
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            copy_y_3_acc_7_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_3_y_1_sva)
                + CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_3_x_1_sva(8 DOWNTO
                6)), 8), 8));
            copy_y_3_acc_8_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(copy_y_3_acc_7_psp(7
                DOWNTO 2)), 9) + CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_3_y_1_sva),
                9), 9));
            Vga_rsc_singleport_re_core_psct <= '1';
            Vga_rsc_singleport_addr_core_reg <= copy_y_3_acc_8_psp & (copy_y_3_acc_7_psp(1
                DOWNTO 0)) & (trans_ond_image_copy_3_x_1_sva(5 DOWNTO 0));
            Vga_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'copy_y_3'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Vga_rsc_singleport_oswt <= '1';
            trans_ond_image_copy_3_x_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_3_x_1_sva)
                + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 9), 9));
            copy_y_3_slc_itm := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(trans_ond_image_copy_3_x_1_sva_1(8
                DOWNTO 6)), 4) + SIGNED'("1011"), 4)), 3);
            Src_rsc_singleport_data_in_core_reg_var_9 := Src_rsc_singleport_data_in_core_reg;
            Src_rsc_singleport_addr_core_reg_var_9_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
            Src_rsc_singleport_addr_core_reg_var_9_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
            Src_rsc_singleport_addr_core_reg_var_22 := Src_rsc_singleport_addr_core_reg_1;
            Src_rsc_singleport_addr_core_reg_var_9_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
            Src_rsc_singleport_re_core_psct_var_9 := Src_rsc_singleport_re_core_psct;
            Src_rsc_singleport_iswt0_pff_var_9 := Src_rsc_singleport_iswt0_pff;
            Src_rsc_singleport_we_core_psct_var_9 := Src_rsc_singleport_we_core_psct;
            Comp_rsc_singleport_data_in_core_reg_var_9 := Comp_rsc_singleport_data_in_core_reg;
            Comp_rsc_singleport_addr_core_reg_var_9 := Comp_rsc_singleport_addr_core_reg;
            Comp_rsc_singleport_re_core_psct_var_9 := Comp_rsc_singleport_re_core_psct;
            Comp_rsc_singleport_iswt0_pff_var_9 := Comp_rsc_singleport_iswt0_pff;
            Comp_rsc_singleport_we_core_psct_var_9 := Comp_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_data_in_core_reg_var_9 := Vga_rsc_singleport_data_in_core_reg;
            Vga_rsc_singleport_addr_core_reg_var_9 := Vga_rsc_singleport_addr_core_reg;
            Vga_rsc_singleport_re_core_psct_var_9 := Vga_rsc_singleport_re_core_psct;
            Vga_rsc_singleport_iswt0_pff_var_9 := Vga_rsc_singleport_iswt0_pff;
            Vga_rsc_singleport_we_core_psct_var_9 := Vga_rsc_singleport_we_core_psct;
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_9 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
            cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_9 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
            cmodel_cumulative_frequency_rsc_singleport_re_reg_var_9 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
            cmodel_cumulative_frequency_rsc_singleport_we_reg_var_9 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
            unreg_outs_lp_101 : LOOP
              -- C-Step 0 of Loop 'unreg_outs_lp_101'
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Comp_rsc_singleport_we_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= copy_y_3_acc_8_psp & (copy_y_3_acc_7_psp(1
                  DOWNTO 0)) & (trans_ond_image_copy_3_x_1_sva(5 DOWNTO 0));
              Comp_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_out_mxwt;
              Comp_rsc_singleport_iswt0_pff <= '1';
              last_clk_10 := clk;
              WAIT UNTIL clk'EVENT OR Vga_rsc_singleport_data_out_mxwt'EVENT;
              EXIT unreg_outs_lp_101 WHEN ( ((NOT last_clk_10) AND clk AND (core_wen_drv
                  OR rst)) = '1' );
              Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_9;
              Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_9_sg1;
              Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_9_sg2;
              Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_22;
              Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_9_sg3;
              Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_9;
              Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_9;
              Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_9;
              Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_9;
              Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_9;
              Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_9;
              Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_9;
              Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_9;
              Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_9;
              Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_9;
              Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_9;
              Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_9;
              Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_9;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_9;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_9;
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_9;
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_9;
            END LOOP unreg_outs_lp_101;

            EXIT main WHEN ( rst = '1' );
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'copy_y_3'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            EXIT copy_y_3 WHEN ( copy_y_3_slc_itm = '0' );
            trans_ond_image_copy_3_x_1_sva := trans_ond_image_copy_3_x_1_sva_1;
          END LOOP copy_y_3;

        END IF;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'copy_x_3'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm := '0';
        inv_wave_Mn_Inv_Wave_Fct_i_1_sva_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        inv_wave_Mn_Inv_Wave_Fct_for_land_sva_1 := '0';
        exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1 := '0';
        trans_ond_image_copy_3_y_1_sva_1 := STD_LOGIC_VECTOR'("00000000");
        IF ( exit_copy_x_3_sva = '1' ) THEN
          exit_copy_x_3_sva_dfm := '1';
        ELSE
          trans_ond_image_copy_3_y_1_sva_1 := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(trans_ond_image_copy_3_y_1_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 8), 8));
          exit_copy_x_3_sva_dfm := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
              & (trans_ond_image_copy_3_y_1_sva_1(7 DOWNTO 4))) + CONV_SIGNED(CONV_UNSIGNED('1',
              1), 5), 5)), 4));
        END IF;
        IF ( exit_inv_wave_Mn_Inv_Wave_Fct_for_sva = '1' ) THEN
        ELSE
          exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1 := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_i_1_sva
              & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva)
              & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
          IF ( exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1 = '1' ) THEN
          ELSE
            inv_wave_Mn_Inv_Wave_Fct_for_slc_1_svs := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(TO_STDLOGICVECTOR('1')
                & (NOT inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_7)) + CONV_SIGNED(CONV_UNSIGNED('1',
                1), 8), 8)), 7);
            IF ( inv_wave_Mn_Inv_Wave_Fct_for_slc_1_svs = '1' ) THEN
              inv_wave_Mn_Inv_Wave_Fct_for_land_sva_1 := readindex(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'('1'
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva))
                  + CONV_SIGNED(CONV_UNSIGNED('1', 1), 9), 9)), 8);
            END IF;
            inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm := inv_wave_Mn_Inv_Wave_Fct_for_land_sva_1
                AND inv_wave_Mn_Inv_Wave_Fct_for_slc_1_svs;
            IF ( inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm = '1' ) THEN
              IF ( (inv_wave_Mn_Inv_Wave_Fct_hi_1_sva) = '1' ) THEN
                inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_himpairs_sva)
                    + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
              END IF;
              IF ( (inv_wave_Mn_Inv_Wave_Fct_wi_1_sva) = '1' ) THEN
                inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva)
                    + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
              END IF;
            END IF;
            inv_wave_Mn_Inv_Wave_Fct_i_1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_i_1_sva)
                + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
          END IF;
        END IF;
        inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva_dfm_2 := MUX_v_32_2_2(inv_wave_Mn_Inv_Wave_Fct_i_1_sva
            & inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva, inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm
            OR exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1 OR exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        copy_x_3_nor_cse := NOT(exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1 OR exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_dfm_3 := MUX_v_32_2_2(inv_wave_Mn_Inv_Wave_Fct_himpairs_sva
            & inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_1, inv_wave_Mn_Inv_Wave_Fct_hi_1_sva
            AND inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm AND copy_x_3_nor_cse);
        inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_dfm_3 := MUX_v_32_2_2(inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva
            & inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_1, inv_wave_Mn_Inv_Wave_Fct_wi_1_sva
            AND inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm AND copy_x_3_nor_cse);
        exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1
            & exit_inv_wave_Mn_Inv_Wave_Fct_for_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        copy_x_3_mux_10_nl := MUX_v_7_2_2(inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_7 &
            STD_LOGIC_VECTOR(UNSIGNED'("0") & UNSIGNED(inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_7(6
            DOWNTO 1))), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm AND (NOT exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1)
            AND (NOT exit_inv_wave_Mn_Inv_Wave_Fct_for_sva));
        inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3 := STD_LOGIC_VECTOR'("00000000000000000000000")
            & (copy_x_3_mux_10_nl);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_4_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_hi_1_sva
            & (inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_7(0))), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_41_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_4_nl)
            & inv_wave_Mn_Inv_Wave_Fct_hi_1_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_41_nl)
            & inv_wave_Mn_Inv_Wave_Fct_hi_1_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_5_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_1_sva
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_42_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_5_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_1_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_42_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_1_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg29_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg28_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg27_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg26_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg25_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg24_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg23_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg22_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg21_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg20_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg19_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg18_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg17_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg16_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2 := '0';
        inv_wave_Mn_Inv_Wave_Fct_for_mux_65_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva
            AND (NOT inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm)) & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva),
            exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_65_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_29_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_66_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_29_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_66_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_30_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_67_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_30_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_67_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_31_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_68_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_31_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_68_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_32_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_69_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_32_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_69_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_33_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_70_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_33_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_70_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_34_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_71_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_34_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_71_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_35_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva), inv_wave_Mn_Inv_Wave_Fct_for_land_lpi_1_dfm);
        inv_wave_Mn_Inv_Wave_Fct_for_mux_72_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_35_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_for_mux_72_nl)
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva), exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        EXIT copy_x_3 WHEN ( (exit_copy_x_3_sva_dfm AND exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_dfm)
            = '1' );
        inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva := inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_himpairs_sva := inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_dfm_3;
        inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva := inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_dfm_3;
        inv_wave_Mn_Inv_Wave_Fct_i_1_sva := MUX_v_32_2_2(inv_wave_Mn_Inv_Wave_Fct_i_1_sva_1
            & inv_wave_Mn_Inv_Wave_Fct_i_1_sva, exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_1
            OR exit_inv_wave_Mn_Inv_Wave_Fct_for_sva);
        trans_ond_image_copy_3_y_1_sva := MUX_v_8_2_2(trans_ond_image_copy_3_y_1_sva_1
            & trans_ond_image_copy_3_y_1_sva, exit_copy_x_3_sva);
        exit_copy_x_3_sva := exit_copy_x_3_sva_dfm;
        exit_inv_wave_Mn_Inv_Wave_Fct_for_sva := exit_inv_wave_Mn_Inv_Wave_Fct_for_sva_dfm;
        inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_7 := inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(6
            DOWNTO 0);
        inv_wave_Mn_Inv_Wave_Fct_hi_1_sva := inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_wi_1_sva := inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2;
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2;
      END LOOP copy_x_3;

      inv_wave_Mn_Inv_Wave_Fct_i_2_sg1_sva := STD_LOGIC_VECTOR'("0000000000000000000000000000000");
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_re_core_psct <= '0';
      Vga_rsc_singleport_we_core_psct <= '0';
      cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
      cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
      cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 6 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
          '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      exit_inv_wave_Mn_Inv_Wave_Fct_for_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
          inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva_dfm_2), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
          1), 33), 33)), 32));
      inv_wave_Mn_Inv_Wave_Fct_for_1 : LOOP
        -- C-Step 0 of Loop 'inv_wave_Mn_Inv_Wave_Fct_for_1'
        EXIT inv_wave_Mn_Inv_Wave_Fct_for_1 WHEN ( exit_inv_wave_Mn_Inv_Wave_Fct_for_1_sva
            = '1' );
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 1 of Loop 'inv_wave_Mn_Inv_Wave_Fct_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
            inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_dfm_3), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
            1), 33), 33)), 32);
        inv_wave_Mn_Inv_Wave_Fct_for_1_slc_2_mdf_sva := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
            inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_dfm_3), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
            1), 33), 33)), 32);
        inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_2 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_dfm_3)
            + CONV_SIGNED(CONV_SIGNED('1', 1), 32), 32));
        inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_2 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_dfm_3)
            + CONV_SIGNED(CONV_SIGNED('1', 1), 32), 32));
        inv_wave_Inv_Wave_y_sva := STD_LOGIC_VECTOR'("00000000");
        hsplit_x : LOOP
          -- C-Step 0 of Loop 'hsplit_x'
          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 1 of Loop 'hsplit_x'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          hsplit_x_and_cse_sva := (inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(29))
              AND inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva;
          EXIT hsplit_x WHEN ( (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(inv_wave_Inv_Wave_y_sva
              & TO_STDLOGICVECTOR('1')), 33) + CONV_SIGNED(SIGNED((NOT STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3
              & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2)) + CONV_SIGNED(CONV_UNSIGNED(hsplit_x_and_cse_sva,
              1), 31), 31))) & TO_STDLOGICVECTOR('1')), 33), 33)), 32)) = '0' );
          inv_wave_Inv_Wave_x_sva := STD_LOGIC_VECTOR'("000000000");
          hsplit_y : LOOP
            -- C-Step 0 of Loop 'hsplit_y'
            hsplit_y_slc_inv_wave_Inv_Wave_x_16_itm := inv_wave_Inv_Wave_x_sva(5
                DOWNTO 0);
            hsplit_y_slc_inv_wave_Inv_Wave_x_17_itm := inv_wave_Inv_Wave_x_sva(5
                DOWNTO 0);
            hsplit_y_slc_inv_wave_Inv_Wave_x_9_itm := inv_wave_Inv_Wave_x_sva(5 DOWNTO
                0);
            hsplit_y_slc_inv_wave_Inv_Wave_x_26_itm := inv_wave_Inv_Wave_x_sva(5
                DOWNTO 0);
            hsplit_y_slc_inv_wave_Inv_Wave_x_13_itm := inv_wave_Inv_Wave_x_sva(4
                DOWNTO 0);
            hsplit_y_slc_inv_wave_Inv_Wave_x_27_itm := inv_wave_Inv_Wave_x_sva(4
                DOWNTO 0);
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            hsplit_y_and_4_cse_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg29_sva_dfm_2
                AND inv_wave_Mn_Inv_Wave_Fct_for_1_slc_2_mdf_sva;
            exit_hsplit_y := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(inv_wave_Inv_Wave_x_sva
                & TO_STDLOGICVECTOR('1')), 33) + CONV_SIGNED(SIGNED((NOT STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg29_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg28_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg27_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg26_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg25_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg24_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg23_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg22_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg21_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg20_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg19_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg18_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg17_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg16_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2
                & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2)
                + CONV_SIGNED(CONV_UNSIGNED(hsplit_y_and_4_cse_sva, 1), 31), 31)))
                & TO_STDLOGICVECTOR('1')), 33), 33)), 32));
            IF ( exit_hsplit_y = '1' ) THEN
            ELSE
              hsplit_y_acc_4_cse_sva := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2)
                  + CONV_SIGNED(CONV_UNSIGNED(hsplit_y_and_4_cse_sva, 1), 17), 17));
              hsplit_y_acc_59_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_y_sva),
                  9) + CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_x_sva(8
                  DOWNTO 6)), 4) + CONV_UNSIGNED(UNSIGNED'(hsplit_x_and_cse_sva &
                  '0' & hsplit_x_and_cse_sva), 4), 9), 9));
              hsplit_y_acc_5_cse_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(9
                  DOWNTO 1)) + UNSIGNED((inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(7
                  DOWNTO 0)) & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2)),
                  9)) & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(0))
                  & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2)) +
                  UNSIGNED(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_y_sva),
                  9) + CONV_UNSIGNED(UNSIGNED(hsplit_y_acc_59_sdt(8 DOWNTO 2)), 9),
                  9)) & (hsplit_y_acc_59_sdt(1 DOWNTO 0))), 11));
              Comp_rsc_singleport_re_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_acc_5_cse_sva
                  & (inv_wave_Inv_Wave_x_sva(5 DOWNTO 0))) + UNSIGNED(hsplit_y_acc_4_cse_sva),
                  17));
              Comp_rsc_singleport_iswt0_pff <= '1';
            END IF;
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'hsplit_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            EXIT hsplit_y WHEN ( exit_hsplit_y = '1' );
            hsplit_y_acc_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_y_sva),
                9) + CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_x_sva(8 DOWNTO 6)),
                9), 9));
            hsplit_y_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(hsplit_y_acc_sdt(8
                DOWNTO 2)), 9) + CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_y_sva),
                9), 9));
            hsplit_y_acc_75_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(hsplit_y_acc_sdt(8
                DOWNTO 2)), 8) + UNSIGNED(inv_wave_Inv_Wave_y_sva), 8));
            hsplit_y_acc_2_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_acc_psp
                & (hsplit_y_acc_sdt(1 DOWNTO 0)) & (inv_wave_Inv_Wave_x_sva(5 DOWNTO
                0))) + UNSIGNED(hsplit_y_acc_4_cse_sva), 17));
            Comp_rsc_singleport_oswt <= '1';
            hsplit_y_acc_67_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_y_sva
                & TO_STDLOGICVECTOR('1')), 10) + CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_x_sva(8
                DOWNTO 5)), 10), 10));
            hsplit_y_acc_76_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(hsplit_y_acc_67_sdt(9
                DOWNTO 2)), 9) + UNSIGNED(inv_wave_Inv_Wave_y_sva & TO_STDLOGICVECTOR('1')),
                9));
            inv_wave_Inv_Wave_x_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_x_sva)
                + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 9), 9));
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Comp_rsc_singleport_re_core_psct <= '1';
            Comp_rsc_singleport_addr_core_reg <= hsplit_y_acc_5_cse_sva & hsplit_y_slc_inv_wave_Inv_Wave_x_17_itm;
            Comp_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'hsplit_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            hsplit_y_slc_Comp_3_cse_sva := Comp_rsc_singleport_data_out_mxwt;
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Comp_rsc_singleport_re_core_psct <= '1';
            Comp_rsc_singleport_addr_core_reg <= hsplit_y_acc_2_itm;
            Comp_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 3 of Loop 'hsplit_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            hsplit_y_slc_Comp_2_cse_sva := Comp_rsc_singleport_data_out_mxwt;
            hsplit_y_acc_63_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_slc_Comp_2_cse_sva)
                + UNSIGNED(hsplit_y_slc_Comp_3_cse_sva), 8));
            hsplit_y_slc_9_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED((NOT
                hsplit_y_slc_Comp_2_cse_sva) & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT
                hsplit_y_slc_Comp_3_cse_sva) & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            hsplit_y_slc_11_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_slc_Comp_2_cse_sva
                & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT hsplit_y_slc_Comp_3_cse_sva)
                & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            hsplit_y_slc_13_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED((NOT
                hsplit_y_slc_Comp_2_cse_sva) & TO_STDLOGICVECTOR('1')) + UNSIGNED(hsplit_y_slc_Comp_3_cse_sva
                & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Comp_rsc_singleport_re_core_psct <= '1';
            Comp_rsc_singleport_addr_core_reg <= hsplit_y_acc_psp & (hsplit_y_acc_sdt(1
                DOWNTO 0)) & hsplit_y_slc_inv_wave_Inv_Wave_x_16_itm;
            Comp_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 4 of Loop 'hsplit_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Comp_rsc_singleport_oswt <= '1';
            hsplit_y_slc_Comp_1_cse_sva := Comp_rsc_singleport_data_out_mxwt;
            Src_rsc_singleport_data_in_core_reg_var_10 := Src_rsc_singleport_data_in_core_reg;
            Src_rsc_singleport_addr_core_reg_var_10_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
            Src_rsc_singleport_addr_core_reg_var_10_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
            Src_rsc_singleport_addr_core_reg_var_23 := Src_rsc_singleport_addr_core_reg_1;
            Src_rsc_singleport_addr_core_reg_var_10_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
            Src_rsc_singleport_re_core_psct_var_10 := Src_rsc_singleport_re_core_psct;
            Src_rsc_singleport_iswt0_pff_var_10 := Src_rsc_singleport_iswt0_pff;
            Src_rsc_singleport_we_core_psct_var_10 := Src_rsc_singleport_we_core_psct;
            Comp_rsc_singleport_data_in_core_reg_var_10 := Comp_rsc_singleport_data_in_core_reg;
            Comp_rsc_singleport_addr_core_reg_var_10 := Comp_rsc_singleport_addr_core_reg;
            Comp_rsc_singleport_re_core_psct_var_10 := Comp_rsc_singleport_re_core_psct;
            Comp_rsc_singleport_iswt0_pff_var_10 := Comp_rsc_singleport_iswt0_pff;
            Comp_rsc_singleport_we_core_psct_var_10 := Comp_rsc_singleport_we_core_psct;
            Vga_rsc_singleport_data_in_core_reg_var_10 := Vga_rsc_singleport_data_in_core_reg;
            Vga_rsc_singleport_addr_core_reg_var_10 := Vga_rsc_singleport_addr_core_reg;
            Vga_rsc_singleport_re_core_psct_var_10 := Vga_rsc_singleport_re_core_psct;
            Vga_rsc_singleport_iswt0_pff_var_10 := Vga_rsc_singleport_iswt0_pff;
            Vga_rsc_singleport_we_core_psct_var_10 := Vga_rsc_singleport_we_core_psct;
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_10 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
            cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_10 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
            cmodel_cumulative_frequency_rsc_singleport_re_reg_var_10 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
            cmodel_cumulative_frequency_rsc_singleport_we_reg_var_10 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
            unreg_outs_lp_111 : LOOP
              -- C-Step 0 of Loop 'unreg_outs_lp_111'
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              hsplit_y_slc_Comp_cse_sva := Comp_rsc_singleport_data_out_mxwt;
              Vga_rsc_singleport_we_core_psct <= '1';
              Vga_rsc_singleport_addr_core_reg <= hsplit_y_acc_75_psp & (hsplit_y_acc_sdt(1
                  DOWNTO 0)) & hsplit_y_slc_inv_wave_Inv_Wave_x_9_itm & TO_STDLOGICVECTOR('0');
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(hsplit_y_slc_Comp_cse_sva)
                  + UNSIGNED(hsplit_y_slc_Comp_1_cse_sva), 8) + UNSIGNED(hsplit_y_acc_63_itm),
                  8));
              Vga_rsc_singleport_iswt0_pff <= '1';
              last_clk_11 := clk;
              WAIT UNTIL clk'EVENT OR Comp_rsc_singleport_data_out_mxwt'EVENT;
              EXIT unreg_outs_lp_111 WHEN ( ((NOT last_clk_11) AND clk AND (core_wen_drv
                  OR rst)) = '1' );
              Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_10;
              Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_10_sg1;
              Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_10_sg2;
              Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_23;
              Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_10_sg3;
              Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_10;
              Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_10;
              Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_10;
              Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_10;
              Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_10;
              Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_10;
              Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_10;
              Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_10;
              Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_10;
              Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_10;
              Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_10;
              Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_10;
              Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_10;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_10;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_10;
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_10;
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_10;
            END LOOP unreg_outs_lp_111;

            EXIT main WHEN ( rst = '1' );
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Vga_rsc_singleport_oswt <= '1';
            hsplit_y_slc_psp := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_slc_Comp_cse_sva
                & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT hsplit_y_slc_Comp_1_cse_sva)
                & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
            hsplit_y_acc_38_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_slc_psp)
                + UNSIGNED(hsplit_y_slc_11_itm), 8));
            hsplit_y_acc_46_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_slc_psp)
                + UNSIGNED(hsplit_y_slc_13_itm), 8));
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Vga_rsc_singleport_we_core_psct <= '1';
            Vga_rsc_singleport_addr_core_reg <= hsplit_y_acc_75_psp & (hsplit_y_acc_sdt(1
                DOWNTO 0)) & hsplit_y_slc_inv_wave_Inv_Wave_x_26_itm & TO_STDLOGICVECTOR('1');
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_slc_Comp_cse_sva
                & TO_STDLOGICVECTOR('1')) + UNSIGNED(hsplit_y_slc_Comp_1_cse_sva
                & TO_STDLOGICVECTOR('1')), 9)), 1, 8)) + UNSIGNED(hsplit_y_slc_9_itm),
                8));
            Vga_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 5 of Loop 'hsplit_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Vga_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Vga_rsc_singleport_we_core_psct <= '1';
            Vga_rsc_singleport_addr_core_reg <= hsplit_y_acc_76_psp & (hsplit_y_acc_67_sdt(1
                DOWNTO 0)) & hsplit_y_slc_inv_wave_Inv_Wave_x_13_itm & TO_STDLOGICVECTOR('0');
            Vga_rsc_singleport_data_in_core_reg <= hsplit_y_acc_38_itm;
            Vga_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 6 of Loop 'hsplit_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Vga_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            Vga_rsc_singleport_we_core_psct <= '1';
            Vga_rsc_singleport_addr_core_reg <= hsplit_y_acc_76_psp & (hsplit_y_acc_67_sdt(1
                DOWNTO 0)) & hsplit_y_slc_inv_wave_Inv_Wave_x_27_itm & TO_STDLOGICVECTOR('1');
            Vga_rsc_singleport_data_in_core_reg <= hsplit_y_acc_46_itm;
            Vga_rsc_singleport_iswt0_pff <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 7 of Loop 'hsplit_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Vga_rsc_singleport_oswt <= '1';
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 8 of Loop 'hsplit_y'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          END LOOP hsplit_y;

          Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Src_rsc_singleport_iswt0_pff <= '0';
          Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
          Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
          Src_rsc_singleport_addr_core_reg_1 <= '0';
          Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
          Src_rsc_singleport_re_core_psct <= '0';
          Src_rsc_singleport_we_core_psct <= '0';
          Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Comp_rsc_singleport_iswt0_pff <= '0';
          Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Comp_rsc_singleport_re_core_psct <= '0';
          Comp_rsc_singleport_we_core_psct <= '0';
          Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
          Vga_rsc_singleport_iswt0_pff <= '0';
          Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
          Vga_rsc_singleport_re_core_psct <= '0';
          Vga_rsc_singleport_we_core_psct <= '0';
          cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
          cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
          cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
          WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
              ( rst = '1' ) ) ;
          EXIT main WHEN ( rst = '1' );
          -- C-Step 2 of Loop 'hsplit_x'
          Src_rsc_singleport_oswt <= '0';
          Comp_rsc_singleport_oswt <= '0';
          Vga_rsc_singleport_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_oswt <= '0';
          mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
          mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
          mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
          mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
              <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
          Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
          Vga_triosy_mgc_io_sync_oswt <= '0';
          Vga_triosy_mgc_io_sync_iswt0 <= '0';
          Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
          Comp_triosy_mgc_io_sync_oswt <= '0';
          Comp_triosy_mgc_io_sync_iswt0 <= '0';
          Src_triosy_mgc_io_sync_ld_core_psct <= '0';
          Src_triosy_mgc_io_sync_oswt <= '0';
          Src_triosy_mgc_io_sync_iswt0 <= '0';
          nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
          nblevels_triosy_mgc_io_sync_oswt <= '0';
          nblevels_triosy_mgc_io_sync_iswt0 <= '0';
          div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
          div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
          div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
          inv_wave_Inv_Wave_y_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_y_sva)
              + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 8), 8));
        END LOOP hsplit_x;

        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 2 of Loop 'inv_wave_Mn_Inv_Wave_Fct_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_3 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_3 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_1_mdf_sva := '0';
        inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_mdf_sva := '0';
        inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs := NOT((inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva_dfm_2(0))
            AND (UNSIGNED(inv_wave_Mn_Inv_Wave_Fct_i_2_sg1_sva) = UNSIGNED(inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva_dfm_2(31
            DOWNTO 1))));
        IF ( inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs = '1' ) THEN
          inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_mdf_sva := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
              inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_2), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
              1), 33), 33)), 32);
          inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_1_mdf_sva := readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(NOT
              inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_2), 33) + CONV_UNSIGNED(CONV_UNSIGNED('1',
              1), 33), 33)), 32);
          inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_3 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_2)
              + CONV_SIGNED(CONV_SIGNED('1', 1), 32), 32));
          inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_3 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_2)
              + CONV_SIGNED(CONV_SIGNED('1', 1), 32), 32));
          inv_wave_Inv_Wave_1_y_sva := STD_LOGIC_VECTOR'("00000000");
          hsplit_x_1 : LOOP
            -- C-Step 0 of Loop 'hsplit_x_1'
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'hsplit_x_1'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            hsplit_x_1_and_cse_sva := (inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(28))
                AND inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_mdf_sva;
            EXIT hsplit_x_1 WHEN ( (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(inv_wave_Inv_Wave_1_y_sva
                & TO_STDLOGICVECTOR('1')), 33) + CONV_SIGNED(SIGNED((NOT STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(28
                DOWNTO 0)) & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2)
                & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva))
                + CONV_SIGNED(CONV_UNSIGNED(hsplit_x_1_and_cse_sva, 1), 31), 31)))
                & TO_STDLOGICVECTOR('1')), 33), 33)), 32)) = '0' );
            inv_wave_Inv_Wave_1_x_sva := STD_LOGIC_VECTOR'("000000000");
            hsplit_y_1 : LOOP
              -- C-Step 0 of Loop 'hsplit_y_1'
              hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_16_itm := inv_wave_Inv_Wave_1_x_sva(5
                  DOWNTO 0);
              hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_17_itm := inv_wave_Inv_Wave_1_x_sva(5
                  DOWNTO 0);
              hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_9_itm := inv_wave_Inv_Wave_1_x_sva(5
                  DOWNTO 0);
              hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_26_itm := inv_wave_Inv_Wave_1_x_sva(5
                  DOWNTO 0);
              hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_13_itm := inv_wave_Inv_Wave_1_x_sva(4
                  DOWNTO 0);
              hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_27_itm := inv_wave_Inv_Wave_1_x_sva(4
                  DOWNTO 0);
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              hsplit_y_1_and_4_cse_sva := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg28_sva_dfm_2
                  AND inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_1_mdf_sva;
              exit_hsplit_y_2 := NOT (readindex(STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(UNSIGNED(inv_wave_Inv_Wave_1_x_sva
                  & TO_STDLOGICVECTOR('1')), 33) + CONV_SIGNED(SIGNED((NOT STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg28_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg27_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg26_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg25_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg24_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg23_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg22_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg21_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg20_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg19_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg18_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg17_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg16_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2
                  & inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_for_1_slc_2_mdf_sva)
                  + CONV_SIGNED(CONV_UNSIGNED(hsplit_y_1_and_4_cse_sva, 1), 31),
                  31))) & TO_STDLOGICVECTOR('1')), 33), 33)), 32));
              IF ( exit_hsplit_y_2 = '1' ) THEN
              ELSE
                hsplit_y_1_acc_4_cse_sva := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2
                    & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2
                    & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2
                    & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2
                    & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2
                    & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2
                    & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2
                    & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2
                    & inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2 & inv_wave_Mn_Inv_Wave_Fct_for_1_slc_2_mdf_sva)
                    + CONV_SIGNED(CONV_UNSIGNED(hsplit_y_1_and_4_cse_sva, 1), 17),
                    17));
                hsplit_y_1_acc_59_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_y_sva),
                    9) + CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_x_sva(8
                    DOWNTO 6)), 4) + CONV_UNSIGNED(UNSIGNED'(hsplit_x_1_and_cse_sva
                    & '0' & hsplit_x_1_and_cse_sva), 4), 9), 9));
                hsplit_y_1_acc_5_cse_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(8
                    DOWNTO 0)) + UNSIGNED((inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(6
                    DOWNTO 0)) & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2)
                    & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva)),
                    9)) & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2)
                    & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva))
                    + UNSIGNED(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_y_sva),
                    9) + CONV_UNSIGNED(UNSIGNED(hsplit_y_1_acc_59_sdt(8 DOWNTO 2)),
                    9), 9)) & (hsplit_y_1_acc_59_sdt(1 DOWNTO 0))), 11));
                Vga_rsc_singleport_re_core_psct <= '1';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_acc_5_cse_sva
                    & (inv_wave_Inv_Wave_1_x_sva(5 DOWNTO 0))) + UNSIGNED(hsplit_y_1_acc_4_cse_sva),
                    17));
                Vga_rsc_singleport_iswt0_pff <= '1';
              END IF;
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'hsplit_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              EXIT hsplit_y_1 WHEN ( exit_hsplit_y_2 = '1' );
              hsplit_y_1_acc_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_y_sva),
                  9) + CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_x_sva(8 DOWNTO
                  6)), 9), 9));
              hsplit_y_1_acc_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_acc_sdt(8
                  DOWNTO 2)), 9) + CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_y_sva),
                  9), 9));
              hsplit_y_1_acc_75_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_acc_sdt(8
                  DOWNTO 2)), 8) + UNSIGNED(inv_wave_Inv_Wave_1_y_sva), 8));
              hsplit_y_1_acc_2_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_acc_psp
                  & (hsplit_y_1_acc_sdt(1 DOWNTO 0)) & (inv_wave_Inv_Wave_1_x_sva(5
                  DOWNTO 0))) + UNSIGNED(hsplit_y_1_acc_4_cse_sva), 17));
              Vga_rsc_singleport_oswt <= '1';
              hsplit_y_1_acc_67_sdt := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_y_sva
                  & TO_STDLOGICVECTOR('1')), 10) + CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_x_sva(8
                  DOWNTO 5)), 10), 10));
              hsplit_y_1_acc_76_psp := STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_acc_67_sdt(9
                  DOWNTO 2)), 9) + UNSIGNED(inv_wave_Inv_Wave_1_y_sva & TO_STDLOGICVECTOR('1')),
                  9));
              inv_wave_Inv_Wave_1_x_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_x_sva)
                  + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 9), 9));
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Vga_rsc_singleport_re_core_psct <= '1';
              Vga_rsc_singleport_addr_core_reg <= hsplit_y_1_acc_5_cse_sva & hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_17_itm;
              Vga_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'hsplit_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Vga_rsc_singleport_oswt <= '1';
              hsplit_y_1_slc_Vga_3_cse_sva := Vga_rsc_singleport_data_out_mxwt;
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Vga_rsc_singleport_re_core_psct <= '1';
              Vga_rsc_singleport_addr_core_reg <= hsplit_y_1_acc_2_itm;
              Vga_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 3 of Loop 'hsplit_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Vga_rsc_singleport_oswt <= '1';
              hsplit_y_1_slc_Vga_2_cse_sva := Vga_rsc_singleport_data_out_mxwt;
              hsplit_y_1_acc_63_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_slc_Vga_2_cse_sva)
                  + UNSIGNED(hsplit_y_1_slc_Vga_3_cse_sva), 8));
              hsplit_y_1_slc_9_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED((NOT
                  hsplit_y_1_slc_Vga_2_cse_sva) & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT
                  hsplit_y_1_slc_Vga_3_cse_sva) & TO_STDLOGICVECTOR('1')), 9)), 1,
                  8);
              hsplit_y_1_slc_11_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_slc_Vga_2_cse_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT hsplit_y_1_slc_Vga_3_cse_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              hsplit_y_1_slc_13_itm := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED((NOT
                  hsplit_y_1_slc_Vga_2_cse_sva) & TO_STDLOGICVECTOR('1')) + UNSIGNED(hsplit_y_1_slc_Vga_3_cse_sva
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Vga_rsc_singleport_re_core_psct <= '1';
              Vga_rsc_singleport_addr_core_reg <= hsplit_y_1_acc_psp & (hsplit_y_1_acc_sdt(1
                  DOWNTO 0)) & hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_16_itm;
              Vga_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 4 of Loop 'hsplit_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Vga_rsc_singleport_oswt <= '1';
              hsplit_y_1_slc_Vga_1_cse_sva := Vga_rsc_singleport_data_out_mxwt;
              Src_rsc_singleport_data_in_core_reg_var_11 := Src_rsc_singleport_data_in_core_reg;
              Src_rsc_singleport_addr_core_reg_var_11_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
              Src_rsc_singleport_addr_core_reg_var_11_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
              Src_rsc_singleport_addr_core_reg_var_24 := Src_rsc_singleport_addr_core_reg_1;
              Src_rsc_singleport_addr_core_reg_var_11_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
              Src_rsc_singleport_re_core_psct_var_11 := Src_rsc_singleport_re_core_psct;
              Src_rsc_singleport_iswt0_pff_var_11 := Src_rsc_singleport_iswt0_pff;
              Src_rsc_singleport_we_core_psct_var_11 := Src_rsc_singleport_we_core_psct;
              Comp_rsc_singleport_data_in_core_reg_var_11 := Comp_rsc_singleport_data_in_core_reg;
              Comp_rsc_singleport_addr_core_reg_var_11 := Comp_rsc_singleport_addr_core_reg;
              Comp_rsc_singleport_re_core_psct_var_11 := Comp_rsc_singleport_re_core_psct;
              Comp_rsc_singleport_iswt0_pff_var_11 := Comp_rsc_singleport_iswt0_pff;
              Comp_rsc_singleport_we_core_psct_var_11 := Comp_rsc_singleport_we_core_psct;
              Vga_rsc_singleport_data_in_core_reg_var_11 := Vga_rsc_singleport_data_in_core_reg;
              Vga_rsc_singleport_addr_core_reg_var_11 := Vga_rsc_singleport_addr_core_reg;
              Vga_rsc_singleport_re_core_psct_var_11 := Vga_rsc_singleport_re_core_psct;
              Vga_rsc_singleport_iswt0_pff_var_11 := Vga_rsc_singleport_iswt0_pff;
              Vga_rsc_singleport_we_core_psct_var_11 := Vga_rsc_singleport_we_core_psct;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_11 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_11 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
              cmodel_cumulative_frequency_rsc_singleport_re_reg_var_11 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
              cmodel_cumulative_frequency_rsc_singleport_we_reg_var_11 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
              unreg_outs_lp_123 : LOOP
                -- C-Step 0 of Loop 'unreg_outs_lp_123'
                Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
                Src_rsc_singleport_addr_core_reg_1 <= '0';
                Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
                Src_rsc_singleport_re_core_psct <= '0';
                Src_rsc_singleport_we_core_psct <= '0';
                Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Comp_rsc_singleport_iswt0_pff <= '0';
                Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Comp_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_re_core_psct <= '0';
                Vga_rsc_singleport_we_core_psct <= '0';
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
                hsplit_y_1_slc_Vga_cse_sva := Vga_rsc_singleport_data_out_mxwt;
                Comp_rsc_singleport_we_core_psct <= '1';
                Comp_rsc_singleport_addr_core_reg <= hsplit_y_1_acc_75_psp & (hsplit_y_1_acc_sdt(1
                    DOWNTO 0)) & hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_9_itm & TO_STDLOGICVECTOR('0');
                Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_slc_Vga_cse_sva)
                    + UNSIGNED(hsplit_y_1_slc_Vga_1_cse_sva), 8) + UNSIGNED(hsplit_y_1_acc_63_itm),
                    8));
                Comp_rsc_singleport_iswt0_pff <= '1';
                last_clk_12 := clk;
                WAIT UNTIL clk'EVENT OR Vga_rsc_singleport_data_out_mxwt'EVENT;
                EXIT unreg_outs_lp_123 WHEN ( ((NOT last_clk_12) AND clk AND (core_wen_drv
                    OR rst)) = '1' );
                Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_11;
                Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_11_sg1;
                Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_11_sg2;
                Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_24;
                Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_11_sg3;
                Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_11;
                Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_11;
                Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_11;
                Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_11;
                Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_11;
                Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_11;
                Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_11;
                Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_11;
                Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_11;
                Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_11;
                Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_11;
                Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_11;
                Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_11;
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_11;
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_11;
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_11;
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_11;
              END LOOP unreg_outs_lp_123;

              EXIT main WHEN ( rst = '1' );
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Comp_rsc_singleport_oswt <= '1';
              hsplit_y_1_slc_psp := readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_slc_Vga_cse_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED((NOT hsplit_y_1_slc_Vga_1_cse_sva)
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8);
              hsplit_y_1_acc_38_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_slc_psp)
                  + UNSIGNED(hsplit_y_1_slc_11_itm), 8));
              hsplit_y_1_acc_46_itm := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_slc_psp)
                  + UNSIGNED(hsplit_y_1_slc_13_itm), 8));
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Comp_rsc_singleport_we_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= hsplit_y_1_acc_75_psp & (hsplit_y_1_acc_sdt(1
                  DOWNTO 0)) & hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_26_itm & TO_STDLOGICVECTOR('1');
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(readslice(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(hsplit_y_1_slc_Vga_cse_sva
                  & TO_STDLOGICVECTOR('1')) + UNSIGNED(hsplit_y_1_slc_Vga_1_cse_sva
                  & TO_STDLOGICVECTOR('1')), 9)), 1, 8)) + UNSIGNED(hsplit_y_1_slc_9_itm),
                  8));
              Comp_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 5 of Loop 'hsplit_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Comp_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Comp_rsc_singleport_we_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= hsplit_y_1_acc_76_psp & (hsplit_y_1_acc_67_sdt(1
                  DOWNTO 0)) & hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_13_itm & TO_STDLOGICVECTOR('0');
              Comp_rsc_singleport_data_in_core_reg <= hsplit_y_1_acc_38_itm;
              Comp_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 6 of Loop 'hsplit_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Comp_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              Comp_rsc_singleport_we_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= hsplit_y_1_acc_76_psp & (hsplit_y_1_acc_67_sdt(1
                  DOWNTO 0)) & hsplit_y_1_slc_inv_wave_Inv_Wave_1_x_27_itm & TO_STDLOGICVECTOR('1');
              Comp_rsc_singleport_data_in_core_reg <= hsplit_y_1_acc_46_itm;
              Comp_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 7 of Loop 'hsplit_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Comp_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 8 of Loop 'hsplit_y_1'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            END LOOP hsplit_y_1;

            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'hsplit_x_1'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            inv_wave_Inv_Wave_1_y_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(inv_wave_Inv_Wave_1_y_sva)
                + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 8), 8));
          END LOOP hsplit_x_1;

          inv_wave_image_copy_y_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        END IF;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 3 of Loop 'inv_wave_Mn_Inv_Wave_Fct_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        IF ( inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs = '1' ) THEN
          exit_copy_x_4_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED((NOT
              (inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(28 DOWNTO 0))) & TO_STDLOGICVECTOR(NOT
              inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2) & TO_STDLOGICVECTOR(NOT inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva)
              & TO_STDLOGICVECTOR(NOT inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_mdf_sva)),
              33) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 33), 33)), 32));
          copy_x_4 : LOOP
            -- C-Step 0 of Loop 'copy_x_4'
            EXIT copy_x_4 WHEN ( exit_copy_x_4_sva = '1' );
            inv_wave_image_copy_x_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 1 of Loop 'copy_x_4'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            exit_copy_y_4_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED'((NOT
                inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg28_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg27_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg26_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg25_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg24_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg23_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg22_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg21_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg20_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg19_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg18_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg17_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg16_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2)
                & (NOT inv_wave_Mn_Inv_Wave_Fct_for_1_slc_2_mdf_sva) & (NOT inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_1_mdf_sva)),
                33) + CONV_UNSIGNED(CONV_UNSIGNED('1', 1), 33), 33)), 32));
            copy_y_4 : LOOP
              -- C-Step 0 of Loop 'copy_y_4'
              EXIT copy_y_4 WHEN ( exit_copy_y_4_sva = '1' );
              copy_y_4_slc_inv_wave_image_copy_x_1_itm := inv_wave_image_copy_x_sva(5
                  DOWNTO 0);
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              copy_y_4_acc_6_psp_sva := STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(inv_wave_image_copy_x_sva(16
                  DOWNTO 8)) + UNSIGNED(inv_wave_image_copy_y_sva(8 DOWNTO 0)), 9))
                  & (inv_wave_image_copy_x_sva(7 DOWNTO 6))) + UNSIGNED(inv_wave_image_copy_y_sva(10
                  DOWNTO 0)), 11));
              Comp_rsc_singleport_re_core_psct <= '1';
              Comp_rsc_singleport_addr_core_reg <= copy_y_4_acc_6_psp_sva & (inv_wave_image_copy_x_sva(5
                  DOWNTO 0));
              Comp_rsc_singleport_iswt0_pff <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 1 of Loop 'copy_y_4'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Comp_rsc_singleport_oswt <= '1';
              inv_wave_image_copy_x_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_image_copy_x_sva)
                  + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
              inv_wave_image_copy_x_sva := inv_wave_image_copy_x_sva_1;
              exit_copy_y_4_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(inv_wave_image_copy_x_sva_1
                  & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED'((NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg28_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg27_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg26_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg25_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg24_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg23_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg22_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg21_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg20_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg19_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg18_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg17_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg16_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2) & (NOT inv_wave_Mn_Inv_Wave_Fct_for_1_slc_2_mdf_sva)
                  & (NOT inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_1_mdf_sva) & '1'),
                  34), 34)), 33));
              Src_rsc_singleport_data_in_core_reg_var_12 := Src_rsc_singleport_data_in_core_reg;
              Src_rsc_singleport_addr_core_reg_var_12_sg1 := Src_rsc_singleport_addr_core_reg_sg1;
              Src_rsc_singleport_addr_core_reg_var_12_sg2 := Src_rsc_singleport_addr_core_reg_sg2;
              Src_rsc_singleport_addr_core_reg_var_25 := Src_rsc_singleport_addr_core_reg_1;
              Src_rsc_singleport_addr_core_reg_var_12_sg3 := Src_rsc_singleport_addr_core_reg_sg3;
              Src_rsc_singleport_re_core_psct_var_12 := Src_rsc_singleport_re_core_psct;
              Src_rsc_singleport_iswt0_pff_var_12 := Src_rsc_singleport_iswt0_pff;
              Src_rsc_singleport_we_core_psct_var_12 := Src_rsc_singleport_we_core_psct;
              Comp_rsc_singleport_data_in_core_reg_var_12 := Comp_rsc_singleport_data_in_core_reg;
              Comp_rsc_singleport_addr_core_reg_var_12 := Comp_rsc_singleport_addr_core_reg;
              Comp_rsc_singleport_re_core_psct_var_12 := Comp_rsc_singleport_re_core_psct;
              Comp_rsc_singleport_iswt0_pff_var_12 := Comp_rsc_singleport_iswt0_pff;
              Comp_rsc_singleport_we_core_psct_var_12 := Comp_rsc_singleport_we_core_psct;
              Vga_rsc_singleport_data_in_core_reg_var_12 := Vga_rsc_singleport_data_in_core_reg;
              Vga_rsc_singleport_addr_core_reg_var_12 := Vga_rsc_singleport_addr_core_reg;
              Vga_rsc_singleport_re_core_psct_var_12 := Vga_rsc_singleport_re_core_psct;
              Vga_rsc_singleport_iswt0_pff_var_12 := Vga_rsc_singleport_iswt0_pff;
              Vga_rsc_singleport_we_core_psct_var_12 := Vga_rsc_singleport_we_core_psct;
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_12 := cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
              cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_12 := cmodel_cumulative_frequency_rsc_singleport_addr_reg;
              cmodel_cumulative_frequency_rsc_singleport_re_reg_var_12 := cmodel_cumulative_frequency_rsc_singleport_re_reg;
              cmodel_cumulative_frequency_rsc_singleport_we_reg_var_12 := cmodel_cumulative_frequency_rsc_singleport_we_reg;
              unreg_outs_lp_132 : LOOP
                -- C-Step 0 of Loop 'unreg_outs_lp_132'
                Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Src_rsc_singleport_iswt0_pff <= '0';
                Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
                Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
                Src_rsc_singleport_addr_core_reg_1 <= '0';
                Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
                Src_rsc_singleport_re_core_psct <= '0';
                Src_rsc_singleport_we_core_psct <= '0';
                Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Comp_rsc_singleport_iswt0_pff <= '0';
                Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Comp_rsc_singleport_re_core_psct <= '0';
                Comp_rsc_singleport_we_core_psct <= '0';
                Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
                Vga_rsc_singleport_iswt0_pff <= '0';
                Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
                Vga_rsc_singleport_re_core_psct <= '0';
                Vga_rsc_singleport_we_core_psct <= '0';
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
                Vga_rsc_singleport_we_core_psct <= '1';
                Vga_rsc_singleport_addr_core_reg <= copy_y_4_acc_6_psp_sva & copy_y_4_slc_inv_wave_image_copy_x_1_itm;
                Vga_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_out_mxwt;
                Vga_rsc_singleport_iswt0_pff <= '1';
                last_clk := clk;
                WAIT UNTIL clk'EVENT OR Comp_rsc_singleport_data_out_mxwt'EVENT;
                EXIT unreg_outs_lp_132 WHEN ( ((NOT last_clk) AND clk AND (core_wen_drv
                    OR rst)) = '1' );
                Src_rsc_singleport_data_in_core_reg <= Src_rsc_singleport_data_in_core_reg_var_12;
                Src_rsc_singleport_addr_core_reg_sg1 <= Src_rsc_singleport_addr_core_reg_var_12_sg1;
                Src_rsc_singleport_addr_core_reg_sg2 <= Src_rsc_singleport_addr_core_reg_var_12_sg2;
                Src_rsc_singleport_addr_core_reg_1 <= Src_rsc_singleport_addr_core_reg_var_25;
                Src_rsc_singleport_addr_core_reg_sg3 <= Src_rsc_singleport_addr_core_reg_var_12_sg3;
                Src_rsc_singleport_re_core_psct <= Src_rsc_singleport_re_core_psct_var_12;
                Src_rsc_singleport_iswt0_pff <= Src_rsc_singleport_iswt0_pff_var_12;
                Src_rsc_singleport_we_core_psct <= Src_rsc_singleport_we_core_psct_var_12;
                Comp_rsc_singleport_data_in_core_reg <= Comp_rsc_singleport_data_in_core_reg_var_12;
                Comp_rsc_singleport_addr_core_reg <= Comp_rsc_singleport_addr_core_reg_var_12;
                Comp_rsc_singleport_re_core_psct <= Comp_rsc_singleport_re_core_psct_var_12;
                Comp_rsc_singleport_iswt0_pff <= Comp_rsc_singleport_iswt0_pff_var_12;
                Comp_rsc_singleport_we_core_psct <= Comp_rsc_singleport_we_core_psct_var_12;
                Vga_rsc_singleport_data_in_core_reg <= Vga_rsc_singleport_data_in_core_reg_var_12;
                Vga_rsc_singleport_addr_core_reg <= Vga_rsc_singleport_addr_core_reg_var_12;
                Vga_rsc_singleport_re_core_psct <= Vga_rsc_singleport_re_core_psct_var_12;
                Vga_rsc_singleport_iswt0_pff <= Vga_rsc_singleport_iswt0_pff_var_12;
                Vga_rsc_singleport_we_core_psct <= Vga_rsc_singleport_we_core_psct_var_12;
                cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg_var_12;
                cmodel_cumulative_frequency_rsc_singleport_addr_reg <= cmodel_cumulative_frequency_rsc_singleport_addr_reg_var_12;
                cmodel_cumulative_frequency_rsc_singleport_re_reg <= cmodel_cumulative_frequency_rsc_singleport_re_reg_var_12;
                cmodel_cumulative_frequency_rsc_singleport_we_reg <= cmodel_cumulative_frequency_rsc_singleport_we_reg_var_12;
              END LOOP unreg_outs_lp_132;

              EXIT main WHEN ( rst = '1' );
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              Vga_rsc_singleport_oswt <= '1';
              Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Src_rsc_singleport_iswt0_pff <= '0';
              Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
              Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
              Src_rsc_singleport_addr_core_reg_1 <= '0';
              Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
              Src_rsc_singleport_re_core_psct <= '0';
              Src_rsc_singleport_we_core_psct <= '0';
              Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Comp_rsc_singleport_iswt0_pff <= '0';
              Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Comp_rsc_singleport_re_core_psct <= '0';
              Comp_rsc_singleport_we_core_psct <= '0';
              Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
              Vga_rsc_singleport_iswt0_pff <= '0';
              Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
              Vga_rsc_singleport_re_core_psct <= '0';
              Vga_rsc_singleport_we_core_psct <= '0';
              cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
              cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
              cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
              cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
              WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' )
                  OR ( rst = '1' ) ) ;
              EXIT main WHEN ( rst = '1' );
              -- C-Step 2 of Loop 'copy_y_4'
              Src_rsc_singleport_oswt <= '0';
              Comp_rsc_singleport_oswt <= '0';
              Vga_rsc_singleport_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_oswt <= '0';
              mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
              mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
              mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
              mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                  <= '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                  '0';
              Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0
                  <= '0';
              Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
              Vga_triosy_mgc_io_sync_oswt <= '0';
              Vga_triosy_mgc_io_sync_iswt0 <= '0';
              Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
              Comp_triosy_mgc_io_sync_oswt <= '0';
              Comp_triosy_mgc_io_sync_iswt0 <= '0';
              Src_triosy_mgc_io_sync_ld_core_psct <= '0';
              Src_triosy_mgc_io_sync_oswt <= '0';
              Src_triosy_mgc_io_sync_iswt0 <= '0';
              nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
              nblevels_triosy_mgc_io_sync_oswt <= '0';
              nblevels_triosy_mgc_io_sync_iswt0 <= '0';
              div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
              div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
              div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            END LOOP copy_y_4;

            Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Src_rsc_singleport_iswt0_pff <= '0';
            Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
            Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
            Src_rsc_singleport_addr_core_reg_1 <= '0';
            Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
            Src_rsc_singleport_re_core_psct <= '0';
            Src_rsc_singleport_we_core_psct <= '0';
            Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Comp_rsc_singleport_iswt0_pff <= '0';
            Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Comp_rsc_singleport_re_core_psct <= '0';
            Comp_rsc_singleport_we_core_psct <= '0';
            Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
            Vga_rsc_singleport_iswt0_pff <= '0';
            Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
            Vga_rsc_singleport_re_core_psct <= '0';
            Vga_rsc_singleport_we_core_psct <= '0';
            cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
            cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
            cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
            WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR
                ( rst = '1' ) ) ;
            EXIT main WHEN ( rst = '1' );
            -- C-Step 2 of Loop 'copy_x_4'
            Src_rsc_singleport_oswt <= '0';
            Comp_rsc_singleport_oswt <= '0';
            Vga_rsc_singleport_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_oswt <= '0';
            mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
            mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
            mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
            mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
                <= '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <=
                '0';
            Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <=
                '0';
            Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
            Vga_triosy_mgc_io_sync_oswt <= '0';
            Vga_triosy_mgc_io_sync_iswt0 <= '0';
            Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
            Comp_triosy_mgc_io_sync_oswt <= '0';
            Comp_triosy_mgc_io_sync_iswt0 <= '0';
            Src_triosy_mgc_io_sync_ld_core_psct <= '0';
            Src_triosy_mgc_io_sync_oswt <= '0';
            Src_triosy_mgc_io_sync_iswt0 <= '0';
            nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
            nblevels_triosy_mgc_io_sync_oswt <= '0';
            nblevels_triosy_mgc_io_sync_iswt0 <= '0';
            div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
            div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
            div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
            inv_wave_image_copy_y_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_image_copy_y_sva)
                + CONV_SIGNED(CONV_UNSIGNED('1', 1), 32), 32));
            inv_wave_image_copy_y_sva := inv_wave_image_copy_y_sva_1;
            exit_copy_x_4_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(inv_wave_image_copy_y_sva_1
                & TO_STDLOGICVECTOR('1')), 34) + CONV_UNSIGNED(SIGNED((NOT (inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(28
                DOWNTO 0))) & TO_STDLOGICVECTOR(NOT inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2)
                & TO_STDLOGICVECTOR(NOT inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva)
                & TO_STDLOGICVECTOR(NOT inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_mdf_sva)
                & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
          END LOOP copy_x_4;

        END IF;
        Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Src_rsc_singleport_iswt0_pff <= '0';
        Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
        Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
        Src_rsc_singleport_addr_core_reg_1 <= '0';
        Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
        Src_rsc_singleport_re_core_psct <= '0';
        Src_rsc_singleport_we_core_psct <= '0';
        Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_iswt0_pff <= '0';
        Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Comp_rsc_singleport_re_core_psct <= '0';
        Comp_rsc_singleport_we_core_psct <= '0';
        Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_iswt0_pff <= '0';
        Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
        Vga_rsc_singleport_re_core_psct <= '0';
        Vga_rsc_singleport_we_core_psct <= '0';
        cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
        cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
        cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
        WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR (
            rst = '1' ) ) ;
        EXIT main WHEN ( rst = '1' );
        -- C-Step 4 of Loop 'inv_wave_Mn_Inv_Wave_Fct_for_1'
        Src_rsc_singleport_oswt <= '0';
        Comp_rsc_singleport_oswt <= '0';
        Vga_rsc_singleport_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_oswt <= '0';
        mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
        mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
        mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
        mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct
            <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
        Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
        Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
        Vga_triosy_mgc_io_sync_oswt <= '0';
        Vga_triosy_mgc_io_sync_iswt0 <= '0';
        Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
        Comp_triosy_mgc_io_sync_oswt <= '0';
        Comp_triosy_mgc_io_sync_iswt0 <= '0';
        Src_triosy_mgc_io_sync_ld_core_psct <= '0';
        Src_triosy_mgc_io_sync_oswt <= '0';
        Src_triosy_mgc_io_sync_iswt0 <= '0';
        nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
        nblevels_triosy_mgc_io_sync_oswt <= '0';
        nblevels_triosy_mgc_io_sync_iswt0 <= '0';
        div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
        div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
        div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2_dfm := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_for_1_slc_2_mdf_sva), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_i_2_sg1_sva_1 := STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_i_2_sg1_sva)
            + CONV_SIGNED(CONV_UNSIGNED('1', 1), 31), 31));
        inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_dfm_3 := MUX_v_32_2_2(inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_2
            & inv_wave_Mn_Inv_Wave_Fct_himpairs_sva_3, inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_dfm_3 := MUX_v_32_2_2(inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_2
            & inv_wave_Mn_Inv_Wave_Fct_wimpairs_sva_3, inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_i_2_sg1_sva := inv_wave_Mn_Inv_Wave_Fct_i_2_sg1_sva_1;
        inv_wave_Mn_Inv_Wave_Fct_for_1_mux_18_nl := MUX_v_28_2_2((inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(28
            DOWNTO 1)) & (inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(27 DOWNTO 0)),
            inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_for_1_mux_56_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'((inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3(0))
            & inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_for_1_mux_57_nl := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_hi_sg1_sva_dfm_3 := (inv_wave_Mn_Inv_Wave_Fct_for_1_mux_18_nl)
            & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_for_1_mux_56_nl) & TO_STDLOGICVECTOR(inv_wave_Mn_Inv_Wave_Fct_for_1_mux_57_nl);
        inv_wave_Mn_Inv_Wave_Fct_hi_1_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_for_1_slc_1_mdf_sva
            & inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_mdf_sva), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_1_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_for_1_slc_2_mdf_sva
            & inv_wave_Mn_Inv_Wave_Fct_for_1_if_2_slc_1_mdf_sva), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg29_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg28_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg27_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg28_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg27_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg26_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg27_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg26_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg25_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg26_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg25_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg24_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg25_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg24_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg23_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg24_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg23_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg22_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg23_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg22_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg21_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg22_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg21_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg20_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg21_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg20_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg19_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg20_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg19_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg18_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg19_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg18_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg17_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg18_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg17_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg16_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg17_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg16_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg16_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg15_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg14_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg13_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg12_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg11_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg10_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg9_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg8_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg7_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg6_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg5_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg4_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg3_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg2_sva_dfm_2 := MUX_s_1_2_2(STD_LOGIC_VECTOR'(inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2
            & inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2), inv_wave_Mn_Inv_Wave_Fct_for_1_nand_svs);
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2 := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_sg1_sva_dfm_2_dfm;
        inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2 := inv_wave_Mn_Inv_Wave_Fct_wi_sg1_1_sva_dfm_2_dfm;
        exit_inv_wave_Mn_Inv_Wave_Fct_for_1_sva := NOT (readindex(STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(inv_wave_Mn_Inv_Wave_Fct_i_2_sg1_sva_1
            & STD_LOGIC_VECTOR'("01")), 34) + CONV_UNSIGNED(SIGNED((NOT inv_wave_Mn_Inv_Wave_Fct_nbLevels_sva_dfm_2)
            & TO_STDLOGICVECTOR('1')), 34), 34)), 33));
      END LOOP inv_wave_Mn_Inv_Wave_Fct_for_1;

      nblevels_triosy_mgc_io_sync_ld_core_psct <= '1';
      nblevels_triosy_mgc_io_sync_iswt0 <= '1';
      nblevels_triosy_mgc_io_sync_oswt <= '1';
      Src_triosy_mgc_io_sync_ld_core_psct <= '1';
      Src_triosy_mgc_io_sync_iswt0 <= '1';
      Src_triosy_mgc_io_sync_oswt <= '1';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '1';
      Comp_triosy_mgc_io_sync_iswt0 <= '1';
      Comp_triosy_mgc_io_sync_oswt <= '1';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '1';
      Vga_triosy_mgc_io_sync_iswt0 <= '1';
      Vga_triosy_mgc_io_sync_oswt <= '1';
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_re_core_psct <= '0';
      Vga_rsc_singleport_we_core_psct <= '0';
      cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
      cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
      cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 7 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
          '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d <= MUX_v_32_2_2(comp_m_output_index_range_lpi_6
          & comp_m_output_index_range_lpi_7, comp_compress_low_1_sva_1(14));
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '1';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '1';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '1';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
          '1';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '1';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '1';
      Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Src_rsc_singleport_iswt0_pff <= '0';
      Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
      Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
      Src_rsc_singleport_addr_core_reg_1 <= '0';
      Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
      Src_rsc_singleport_re_core_psct <= '0';
      Src_rsc_singleport_we_core_psct <= '0';
      Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Comp_rsc_singleport_iswt0_pff <= '0';
      Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Comp_rsc_singleport_re_core_psct <= '0';
      Comp_rsc_singleport_we_core_psct <= '0';
      Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
      Vga_rsc_singleport_iswt0_pff <= '0';
      Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
      Vga_rsc_singleport_re_core_psct <= '0';
      Vga_rsc_singleport_we_core_psct <= '0';
      cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
      cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
      cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
      cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
      WAIT UNTIL clk'EVENT AND ( clk = '1' ) AND ( ( core_wen_drv = '1' ) OR ( rst
          = '1' ) ) ;
      EXIT main WHEN ( rst = '1' );
      -- C-Step 8 of Loop 'main'
      Src_rsc_singleport_oswt <= '0';
      Comp_rsc_singleport_oswt <= '0';
      Vga_rsc_singleport_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_oswt <= '0';
      mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
      mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
      mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
      mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
          '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
      Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
      Vga_triosy_mgc_io_sync_oswt <= '0';
      Vga_triosy_mgc_io_sync_iswt0 <= '0';
      Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
      Comp_triosy_mgc_io_sync_oswt <= '0';
      Comp_triosy_mgc_io_sync_iswt0 <= '0';
      Src_triosy_mgc_io_sync_ld_core_psct <= '0';
      Src_triosy_mgc_io_sync_oswt <= '0';
      Src_triosy_mgc_io_sync_iswt0 <= '0';
      nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
      nblevels_triosy_mgc_io_sync_oswt <= '0';
      nblevels_triosy_mgc_io_sync_iswt0 <= '0';
      div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
      div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
      div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    END LOOP main;

    comp_compress_for_for_else_else_mux_2_itm_1 := '0';
    comp_compress_for_for_else_else_mux_1_itm_1 := '0';
    ModelA_update_1_for_i_sva_2 := STD_LOGIC_VECTOR'("000000000");
    ModelA_update_1_for_i_sva_sg1 := STD_LOGIC_VECTOR'("00000000000000000000000");
    comp_m_output_m_Mask_lpi_dfm_sg1 := STD_LOGIC_VECTOR'("0000000");
    ModelA_update_for_i_sva_2 := STD_LOGIC_VECTOR'("000000000");
    ModelA_update_for_i_sva_sg1 := STD_LOGIC_VECTOR'("00000000000000000000000");
    comp_compress_for_for_else_else_mux_4_itm := STD_LOGIC_VECTOR'("00000000000000");
    comp_compress_for_for_else_else_mux_3_itm := STD_LOGIC_VECTOR'("00000000000000");
    inv_wave_image_copy_y_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    hsplit_y_1_acc_5_cse_sva := STD_LOGIC_VECTOR'("00000000000");
    hsplit_y_1_acc_4_cse_sva := STD_LOGIC_VECTOR'("00000000000000000");
    hsplit_y_acc_5_cse_sva := STD_LOGIC_VECTOR'("00000000000");
    hsplit_y_acc_4_cse_sva := STD_LOGIC_VECTOR'("00000000000000000");
    dec_decompress_for_1_for_else_else_land_lpi_2_dfm := '0';
    ModelA_getChar_for_if_p_count_lpi_1_dfm := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    ModelA_getChar_for_if_p_high_lpi_1_dfm := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    ModelA_getChar_for_if_p_low_lpi_1_dfm := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    exit_ModelA_update_1_for_sva := '0';
    comp_m_output_index_range_lpi_7 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    exit_comp_put_bit_plus_pending_3_for_sva := '0';
    comp_m_output_index_range_lpi_dfm_3 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    comp_m_output_m_NextByte_lpi_dfm := STD_LOGIC_VECTOR'("00000000");
    unequal_tmp_6 := '0';
    comp_m_output_m_NextByte_sva := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_index_range_lpi_6 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    exit_comp_put_bit_plus_pending_2_for_sva := '0';
    comp_m_output_m_Mask_2_lpi_dfm := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_m_NextByte_1_lpi_dfm := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_index_range_lpi_dfm_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    unequal_tmp_4 := '0';
    comp_m_output_m_NextByte_1_lpi_5 := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_index_range_lpi_5 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    comp_m_output_m_Mask_1_lpi_5 := STD_LOGIC_VECTOR'("00000000");
    exit_comp_put_bit_plus_pending_1_for_sva := '0';
    comp_put_bit_plus_pending_1_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    comp_m_output_m_Mask_1_lpi_2_dfm_1 := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_m_NextByte_1_lpi_2_dfm_1 := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_index_range_lpi_2_dfm_3 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    comp_m_output_m_NextByte_1_sva_4 := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_index_range_lpi_4 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    comp_m_output_m_Mask_1_lpi_4 := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_m_NextByte_1_lpi_4 := STD_LOGIC_VECTOR'("00000000");
    exit_comp_put_bit_plus_pending_for_sva := '0';
    comp_put_bit_plus_pending_for_i_sva := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    comp_m_output_m_Mask_1_lpi_2_dfm := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_m_NextByte_1_lpi_2_dfm := STD_LOGIC_VECTOR'("00000000");
    comp_m_output_index_range_lpi_2_dfm_1 := STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    exit_ModelA_update_for_sva := '0';
    trans_ond_image_copy_1_y_1_sva := STD_LOGIC_VECTOR'("00000000");
    trans_ond_image_copy_x_1_sva := STD_LOGIC_VECTOR'("000000000");
    nblevels_triosy_mgc_io_sync_iswt0 <= '0';
    nblevels_triosy_mgc_io_sync_oswt <= '0';
    nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
    Src_triosy_mgc_io_sync_iswt0 <= '0';
    Src_triosy_mgc_io_sync_oswt <= '0';
    Src_triosy_mgc_io_sync_ld_core_psct <= '0';
    Comp_triosy_mgc_io_sync_iswt0 <= '0';
    Comp_triosy_mgc_io_sync_oswt <= '0';
    Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
    Vga_triosy_mgc_io_sync_iswt0 <= '0';
    Vga_triosy_mgc_io_sync_oswt <= '0';
    Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
        '0';
    mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
    mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
    mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
    mgc_start_sync_mgc_bsync_vld_oswt <= '0';
    Vga_rsc_singleport_we_core_psct <= '0';
    Vga_rsc_singleport_re_core_psct <= '0';
    Vga_rsc_singleport_iswt0_pff <= '0';
    Vga_rsc_singleport_oswt <= '0';
    Comp_rsc_singleport_we_core_psct <= '0';
    Comp_rsc_singleport_re_core_psct <= '0';
    Comp_rsc_singleport_iswt0_pff <= '0';
    Comp_rsc_singleport_oswt <= '0';
    Src_rsc_singleport_we_core_psct <= '0';
    Src_rsc_singleport_re_core_psct <= '0';
    Src_rsc_singleport_iswt0_pff <= '0';
    Src_rsc_singleport_oswt <= '0';
    div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
    div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
    div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
    cmodel_cumulative_frequency_rsc_singleport_we_reg <= '0';
    cmodel_cumulative_frequency_rsc_singleport_re_reg <= '0';
    cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
    cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
    Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
    Src_rsc_singleport_addr_core_reg_1 <= '0';
    Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
    Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Src_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Src_rsc_singleport_oswt <= '0';
    Src_rsc_singleport_iswt0_pff <= '0';
    Src_rsc_singleport_addr_core_reg_sg1 <= STD_LOGIC_VECTOR'("00000");
    Src_rsc_singleport_addr_core_reg_sg2 <= STD_LOGIC_VECTOR'("00");
    Src_rsc_singleport_addr_core_reg_1 <= '0';
    Src_rsc_singleport_addr_core_reg_sg3 <= STD_LOGIC_VECTOR'("000000000");
    Src_rsc_singleport_re_core_psct <= '0';
    Src_rsc_singleport_we_core_psct <= '0';
    Comp_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Comp_rsc_singleport_oswt <= '0';
    Comp_rsc_singleport_iswt0_pff <= '0';
    Comp_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Comp_rsc_singleport_re_core_psct <= '0';
    Comp_rsc_singleport_we_core_psct <= '0';
    Vga_rsc_singleport_data_in_core_reg <= STD_LOGIC_VECTOR'("00000000");
    Vga_rsc_singleport_oswt <= '0';
    Vga_rsc_singleport_iswt0_pff <= '0';
    Vga_rsc_singleport_addr_core_reg <= STD_LOGIC_VECTOR'("00000000000000000");
    Vga_rsc_singleport_re_core_psct <= '0';
    Vga_rsc_singleport_we_core_psct <= '0';
    cmodel_cumulative_frequency_rsc_singleport_data_in_reg <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
    cmodel_cumulative_frequency_rsc_singleport_addr_reg <= STD_LOGIC_VECTOR'("000000000");
    cmodel_cumulative_frequency_rsc_singleport_re_reg <= '1';
    cmodel_cumulative_frequency_rsc_singleport_we_reg <= '1';
    mgc_start_sync_mgc_bsync_vld_oswt <= '0';
    mgc_start_sync_mgc_bsync_vld_iswt0 <= '0';
    mgc_done_sync_mgc_bsync_rdy_rd_core_psct <= '0';
    mgc_done_sync_mgc_bsync_rdy_oswt <= '0';
    mgc_done_sync_mgc_bsync_rdy_iswt0 <= '0';
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_psct <=
        '0';
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_oswt <= '0';
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_iswt0 <= '0';
    Vga_triosy_mgc_io_sync_ld_core_psct <= '0';
    Vga_triosy_mgc_io_sync_oswt <= '0';
    Vga_triosy_mgc_io_sync_iswt0 <= '0';
    Comp_triosy_mgc_io_sync_ld_core_psct <= '0';
    Comp_triosy_mgc_io_sync_oswt <= '0';
    Comp_triosy_mgc_io_sync_iswt0 <= '0';
    Src_triosy_mgc_io_sync_ld_core_psct <= '0';
    Src_triosy_mgc_io_sync_oswt <= '0';
    Src_triosy_mgc_io_sync_iswt0 <= '0';
    nblevels_triosy_mgc_io_sync_ld_core_psct <= '0';
    nblevels_triosy_mgc_io_sync_oswt <= '0';
    nblevels_triosy_mgc_io_sync_iswt0 <= '0';
    div_mgc_div_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000000");
    div_mgc_div_b <= STD_LOGIC_VECTOR'("000000000000000000000000000000000");
    div_mgc_div_1_a <= STD_LOGIC_VECTOR'("0000000000000000000000000000000000000000000000000000000000000000");
    div_mgc_div_1_b <= STD_LOGIC_VECTOR'("00000000000000000000000000000000");
  END PROCESS core;

  Src_rsc_singleport_data_out_mxwt <= MUX_v_8_2_2(Src_rsc_singleport_data_out & Src_rsc_singleport_data_out_bfwt,
      Src_rsc_singleport_bcwt);
  Comp_rsc_singleport_data_out_mxwt <= MUX_v_8_2_2(Comp_rsc_singleport_data_out &
      Comp_rsc_singleport_data_out_bfwt, Comp_rsc_singleport_bcwt);
  Vga_rsc_singleport_data_out_mxwt <= MUX_v_8_2_2(Vga_rsc_singleport_data_out & Vga_rsc_singleport_data_out_bfwt,
      Vga_rsc_singleport_bcwt);
  Src_rsc_singleport_data_in_core <= Src_rsc_singleport_data_in_core_reg;
  Src_rsc_singleport_addr_core <= Src_rsc_singleport_addr_core_reg_sg3 & Src_rsc_singleport_addr_core_reg_sg2
      & Src_rsc_singleport_addr_core_reg_sg1 & TO_STDLOGICVECTOR(Src_rsc_singleport_addr_core_reg_1);
  Src_rsc_singleport_re_core_sct <= Src_rsc_singleport_re_core_sct_reg;
  Src_rsc_singleport_we_core_sct <= Src_rsc_singleport_we_core_sct_reg;
  Comp_rsc_singleport_data_in_core <= Comp_rsc_singleport_data_in_core_reg;
  Comp_rsc_singleport_addr_core <= Comp_rsc_singleport_addr_core_reg;
  Comp_rsc_singleport_re_core_sct <= Comp_rsc_singleport_re_core_sct_reg;
  Comp_rsc_singleport_we_core_sct <= Comp_rsc_singleport_we_core_sct_reg;
  Vga_rsc_singleport_data_in_core <= Vga_rsc_singleport_data_in_core_reg;
  Vga_rsc_singleport_addr_core <= Vga_rsc_singleport_addr_core_reg;
  Vga_rsc_singleport_re_core_sct <= Vga_rsc_singleport_re_core_sct_reg;
  Vga_rsc_singleport_we_core_sct <= Vga_rsc_singleport_we_core_sct_reg;
  cmodel_cumulative_frequency_rsc_singleport_data_in <= cmodel_cumulative_frequency_rsc_singleport_data_in_reg;
  cmodel_cumulative_frequency_rsc_singleport_addr <= cmodel_cumulative_frequency_rsc_singleport_addr_reg;
  cmodel_cumulative_frequency_rsc_singleport_re <= cmodel_cumulative_frequency_rsc_singleport_re_reg;
  cmodel_cumulative_frequency_rsc_singleport_we <= cmodel_cumulative_frequency_rsc_singleport_we_reg;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        Src_rsc_singleport_data_out_bfwt <= STD_LOGIC_VECTOR'("00000000");
        Comp_rsc_singleport_data_out_bfwt <= STD_LOGIC_VECTOR'("00000000");
        Vga_rsc_singleport_data_out_bfwt <= STD_LOGIC_VECTOR'("00000000");
      ELSE
        Src_rsc_singleport_data_out_bfwt <= Src_rsc_singleport_data_out_mxwt;
        Comp_rsc_singleport_data_out_bfwt <= Comp_rsc_singleport_data_out_mxwt;
        Vga_rsc_singleport_data_out_bfwt <= Vga_rsc_singleport_data_out_mxwt;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        Src_rsc_singleport_iswt0 <= '0';
        Comp_rsc_singleport_iswt0 <= '0';
        Vga_rsc_singleport_iswt0 <= '0';
      ELSIF ( core_wen_drv = '1' ) THEN
        Src_rsc_singleport_iswt0 <= Src_rsc_singleport_iswt0_pff;
        Comp_rsc_singleport_iswt0 <= Comp_rsc_singleport_iswt0_pff;
        Vga_rsc_singleport_iswt0 <= Vga_rsc_singleport_iswt0_pff;
      END IF;
    END IF;
  END PROCESS;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    Main_Comp_Decomp_Tot_Main_Fonction
--  Generated from file(s):
--   16) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_tot/Main_Comp_Decomp_Tot.cpp
--    9) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_tot/model.h
--   12) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_tot/model.cpp
--    5) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_tot/Compressor.cpp
--   14) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_tot/Decompressor.cpp
--   11) $PROJECT_HOME/../Rendu/src/CPP_for_Catapult/comp_decomp_tot/Exchange.cpp
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.funcs.ALL;
USE mgc_hls.mgc_ioport_comps.ALL;
USE mgc_hls.singleport_ram_be_pkg.ALL;
USE work.Main_Comp_Decomp_Tot_Main_Fonction_mux_pkg.ALL;


ENTITY Main_Comp_Decomp_Tot_Main_Fonction IS
  PORT(
    start : IN STD_LOGIC;
    done : OUT STD_LOGIC;
    nblevels_rsc_z : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
    Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_z : OUT STD_LOGIC_VECTOR (31 DOWNTO
        0);
    nblevels_triosy_lz : OUT STD_LOGIC;
    Src_triosy_lz : OUT STD_LOGIC;
    Comp_triosy_lz : OUT STD_LOGIC;
    Vga_triosy_lz : OUT STD_LOGIC;
    Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_lz : OUT STD_LOGIC;
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    Src_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Src_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Src_rsc_singleport_re : OUT STD_LOGIC;
    Src_rsc_singleport_we : OUT STD_LOGIC;
    Src_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Comp_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Comp_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Comp_rsc_singleport_re : OUT STD_LOGIC;
    Comp_rsc_singleport_we : OUT STD_LOGIC;
    Comp_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
    Vga_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
    Vga_rsc_singleport_re : OUT STD_LOGIC;
    Vga_rsc_singleport_we : OUT STD_LOGIC;
    Vga_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
  );
END Main_Comp_Decomp_Tot_Main_Fonction;

ARCHITECTURE v1 OF Main_Comp_Decomp_Tot_Main_Fonction IS
  -- Default Constants
  SIGNAL PWR : STD_LOGIC;

  -- Interconnect Declarations
  SIGNAL core_wen : STD_LOGIC;
  SIGNAL Src_rsc_singleport_data_in_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Src_rsc_singleport_addr_core : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Src_rsc_singleport_re_core_sct : STD_LOGIC;
  SIGNAL Src_rsc_singleport_we_core_sct : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_data_in_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_addr_core : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Comp_rsc_singleport_re_core_sct : STD_LOGIC;
  SIGNAL Comp_rsc_singleport_we_core_sct : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_data_in_core : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_addr_core : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Vga_rsc_singleport_re_core_sct : STD_LOGIC;
  SIGNAL Vga_rsc_singleport_we_core_sct : STD_LOGIC;
  SIGNAL nblevels_rsc_mgc_in_wire_d : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_data_in : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_addr : STD_LOGIC_VECTOR (8 DOWNTO
      0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_re : STD_LOGIC;
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_we : STD_LOGIC;
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_data_out : STD_LOGIC_VECTOR (31
      DOWNTO 0);
  SIGNAL mgc_start_sync_mgc_bsync_vld_vd : STD_LOGIC;
  SIGNAL mgc_done_sync_mgc_bsync_rdy_rd_core_sct : STD_LOGIC;
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct
      : STD_LOGIC;
  SIGNAL Vga_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL Comp_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL Src_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL nblevels_triosy_mgc_io_sync_ld_core_sct : STD_LOGIC;
  SIGNAL div_mgc_div_a : STD_LOGIC_VECTOR (66 DOWNTO 0);
  SIGNAL div_mgc_div_b : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL div_mgc_div_z : STD_LOGIC_VECTOR (66 DOWNTO 0);
  SIGNAL div_mgc_div_1_a : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL div_mgc_div_1_b : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL div_mgc_div_1_z : STD_LOGIC_VECTOR (63 DOWNTO 0);

  SIGNAL nblevels_rsc_mgc_in_wire_d_1 : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL nblevels_rsc_mgc_in_wire_z : STD_LOGIC_VECTOR (3 DOWNTO 0);

  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d_1 : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_z : STD_LOGIC_VECTOR
      (31 DOWNTO 0);

  SIGNAL cmodel_cumulative_frequency_rsc_singleport_data_in_1 : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_addr_1 : STD_LOGIC_VECTOR (8
      DOWNTO 0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_re_1 : STD_LOGIC_VECTOR (0 DOWNTO
      0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_we_1 : STD_LOGIC_VECTOR (0 DOWNTO
      0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_data_out_1 : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL cmodel_cumulative_frequency_rsc_singleport_en : STD_LOGIC;

  SIGNAL div_mgc_div_a_1 : STD_LOGIC_VECTOR (66 DOWNTO 0);
  SIGNAL div_mgc_div_b_1 : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL div_mgc_div_z_1 : STD_LOGIC_VECTOR (66 DOWNTO 0);

  SIGNAL div_mgc_div_1_a_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);
  SIGNAL div_mgc_div_1_b_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL div_mgc_div_1_z_1 : STD_LOGIC_VECTOR (63 DOWNTO 0);

  COMPONENT Main_Comp_Decomp_Tot_Main_Fonction_core
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      Src_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      Comp_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      Vga_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      core_wen : OUT STD_LOGIC;
      Src_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      Src_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
      Src_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Src_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Comp_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      Comp_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
      Comp_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Comp_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      Vga_rsc_singleport_data_in_core : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
      Vga_rsc_singleport_addr_core : OUT STD_LOGIC_VECTOR (16 DOWNTO 0);
      Vga_rsc_singleport_re_core_sct : OUT STD_LOGIC;
      Vga_rsc_singleport_we_core_sct : OUT STD_LOGIC;
      nblevels_rsc_mgc_in_wire_d : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
      Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d : OUT STD_LOGIC_VECTOR
          (31 DOWNTO 0);
      cmodel_cumulative_frequency_rsc_singleport_data_in : OUT STD_LOGIC_VECTOR (31
          DOWNTO 0);
      cmodel_cumulative_frequency_rsc_singleport_addr : OUT STD_LOGIC_VECTOR (8 DOWNTO
          0);
      cmodel_cumulative_frequency_rsc_singleport_re : OUT STD_LOGIC;
      cmodel_cumulative_frequency_rsc_singleport_we : OUT STD_LOGIC;
      cmodel_cumulative_frequency_rsc_singleport_data_out : IN STD_LOGIC_VECTOR (31
          DOWNTO 0);
      mgc_start_sync_mgc_bsync_vld_vd : IN STD_LOGIC;
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct : OUT STD_LOGIC;
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct :
          OUT STD_LOGIC;
      Vga_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Comp_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      Src_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      nblevels_triosy_mgc_io_sync_ld_core_sct : OUT STD_LOGIC;
      div_mgc_div_a : OUT STD_LOGIC_VECTOR (66 DOWNTO 0);
      div_mgc_div_b : OUT STD_LOGIC_VECTOR (32 DOWNTO 0);
      div_mgc_div_z : IN STD_LOGIC_VECTOR (66 DOWNTO 0);
      div_mgc_div_1_a : OUT STD_LOGIC_VECTOR (63 DOWNTO 0);
      div_mgc_div_1_b : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      div_mgc_div_1_z : IN STD_LOGIC_VECTOR (63 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Src_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Comp_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Vga_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Src_rsc_singleport_data_in_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Src_rsc_singleport_addr_core
      : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Comp_rsc_singleport_data_in_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Comp_rsc_singleport_addr_core
      : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Vga_rsc_singleport_data_in_core
      : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Vga_rsc_singleport_addr_core
      : STD_LOGIC_VECTOR (16 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_nblevels_rsc_mgc_in_wire_d
      : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_cmodel_cumulative_frequency_rsc_singleport_data_in
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_cmodel_cumulative_frequency_rsc_singleport_addr
      : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_cmodel_cumulative_frequency_rsc_singleport_data_out
      : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_a : STD_LOGIC_VECTOR
      (66 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_b : STD_LOGIC_VECTOR
      (32 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_z : STD_LOGIC_VECTOR
      (66 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_1_a : STD_LOGIC_VECTOR
      (63 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_1_b : STD_LOGIC_VECTOR
      (31 DOWNTO 0);
  SIGNAL Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_1_z : STD_LOGIC_VECTOR
      (63 DOWNTO 0);

BEGIN
  -- Default Constant Signal Assignments
  PWR <= '1';

  nblevels_rsc_mgc_in_wire : mgc_hls.mgc_ioport_comps.mgc_in_wire
    GENERIC MAP(
      rscid => 4,
      width => 4
      )
    PORT MAP(
      d => nblevels_rsc_mgc_in_wire_d_1,
      z => nblevels_rsc_mgc_in_wire_z
    );
  nblevels_rsc_mgc_in_wire_d <= nblevels_rsc_mgc_in_wire_d_1;
  nblevels_rsc_mgc_in_wire_z <= nblevels_rsc_z;

  Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg : mgc_hls.mgc_ioport_comps.mgc_out_stdreg
    GENERIC MAP(
      rscid => 5,
      width => 32
      )
    PORT MAP(
      d => Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d_1,
      z => Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_z
    );
  Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d_1 <= Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d;
  Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_z <= Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_z;

  cmodel_cumulative_frequency_rsc_singleport : mgc_hls.singleport_ram_be_pkg.singleport_ram_be
    GENERIC MAP(
      ram_id => 6,
      words => 258,
      width => 32,
      addr_width => 9,
      a_reset_active => 0,
      s_reset_active => 1,
      enable_active => 0,
      re_active => 0,
      we_active => 0,
      num_byte_enables => 1,
      clock_edge => 1,
      num_input_registers => 1,
      num_output_registers => 0,
      no_of_singleport_readwrite_port => 1
      )
    PORT MAP(
      data_in => cmodel_cumulative_frequency_rsc_singleport_data_in_1,
      addr => cmodel_cumulative_frequency_rsc_singleport_addr_1,
      re => cmodel_cumulative_frequency_rsc_singleport_re_1,
      we => cmodel_cumulative_frequency_rsc_singleport_we_1,
      data_out => cmodel_cumulative_frequency_rsc_singleport_data_out_1,
      clk => clk,
      a_rst => PWR,
      s_rst => rst,
      en => cmodel_cumulative_frequency_rsc_singleport_en
    );
  cmodel_cumulative_frequency_rsc_singleport_data_in_1 <= cmodel_cumulative_frequency_rsc_singleport_data_in;
  cmodel_cumulative_frequency_rsc_singleport_addr_1 <= cmodel_cumulative_frequency_rsc_singleport_addr;
  cmodel_cumulative_frequency_rsc_singleport_re_1(0) <= cmodel_cumulative_frequency_rsc_singleport_re;
  cmodel_cumulative_frequency_rsc_singleport_we_1(0) <= cmodel_cumulative_frequency_rsc_singleport_we;
  cmodel_cumulative_frequency_rsc_singleport_data_out <= cmodel_cumulative_frequency_rsc_singleport_data_out_1;
  cmodel_cumulative_frequency_rsc_singleport_en <= NOT core_wen;

  mgc_start_sync_mgc_bsync_vld : mgc_hls.mgc_ioport_comps.mgc_bsync_vld
    GENERIC MAP(
      rscid => 8,
      ready => 0,
      valid => 1
      )
    PORT MAP(
      vd => mgc_start_sync_mgc_bsync_vld_vd,
      vz => start
    );
  mgc_done_sync_mgc_bsync_rdy : mgc_hls.mgc_ioport_comps.mgc_bsync_rdy
    GENERIC MAP(
      rscid => 9,
      ready => 1,
      valid => 0
      )
    PORT MAP(
      rd => mgc_done_sync_mgc_bsync_rdy_rd_core_sct,
      rz => done
    );
  Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct,
      lz => Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_lz
    );
  Vga_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Vga_triosy_mgc_io_sync_ld_core_sct,
      lz => Vga_triosy_lz
    );
  Comp_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Comp_triosy_mgc_io_sync_ld_core_sct,
      lz => Comp_triosy_lz
    );
  Src_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => Src_triosy_mgc_io_sync_ld_core_sct,
      lz => Src_triosy_lz
    );
  nblevels_triosy_mgc_io_sync : mgc_hls.mgc_ioport_comps.mgc_io_sync
    PORT MAP(
      ld => nblevels_triosy_mgc_io_sync_ld_core_sct,
      lz => nblevels_triosy_lz
    );
  div_mgc_div : mgc_hls.mgc_comps.mgc_div
    GENERIC MAP(
      width_a => 67,
      width_b => 33,
      signd => 1
      )
    PORT MAP(
      a => div_mgc_div_a_1,
      b => div_mgc_div_b_1,
      z => div_mgc_div_z_1
    );
  div_mgc_div_a_1 <= div_mgc_div_a;
  div_mgc_div_b_1 <= div_mgc_div_b;
  div_mgc_div_z <= div_mgc_div_z_1;

  div_mgc_div_1 : mgc_hls.mgc_comps.mgc_div
    GENERIC MAP(
      width_a => 64,
      width_b => 32,
      signd => 0
      )
    PORT MAP(
      a => div_mgc_div_1_a_1,
      b => div_mgc_div_1_b_1,
      z => div_mgc_div_1_z_1
    );
  div_mgc_div_1_a_1 <= div_mgc_div_1_a;
  div_mgc_div_1_b_1 <= div_mgc_div_1_b;
  div_mgc_div_1_z <= div_mgc_div_1_z_1;

  Main_Comp_Decomp_Tot_Main_Fonction_core_inst : Main_Comp_Decomp_Tot_Main_Fonction_core
    PORT MAP(
      clk => clk,
      rst => rst,
      Src_rsc_singleport_data_out => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Src_rsc_singleport_data_out,
      Comp_rsc_singleport_data_out => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Comp_rsc_singleport_data_out,
      Vga_rsc_singleport_data_out => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Vga_rsc_singleport_data_out,
      core_wen => core_wen,
      Src_rsc_singleport_data_in_core => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Src_rsc_singleport_data_in_core,
      Src_rsc_singleport_addr_core => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Src_rsc_singleport_addr_core,
      Src_rsc_singleport_re_core_sct => Src_rsc_singleport_re_core_sct,
      Src_rsc_singleport_we_core_sct => Src_rsc_singleport_we_core_sct,
      Comp_rsc_singleport_data_in_core => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Comp_rsc_singleport_data_in_core,
      Comp_rsc_singleport_addr_core => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Comp_rsc_singleport_addr_core,
      Comp_rsc_singleport_re_core_sct => Comp_rsc_singleport_re_core_sct,
      Comp_rsc_singleport_we_core_sct => Comp_rsc_singleport_we_core_sct,
      Vga_rsc_singleport_data_in_core => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Vga_rsc_singleport_data_in_core,
      Vga_rsc_singleport_addr_core => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Vga_rsc_singleport_addr_core,
      Vga_rsc_singleport_re_core_sct => Vga_rsc_singleport_re_core_sct,
      Vga_rsc_singleport_we_core_sct => Vga_rsc_singleport_we_core_sct,
      nblevels_rsc_mgc_in_wire_d => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_nblevels_rsc_mgc_in_wire_d,
      Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d,
      cmodel_cumulative_frequency_rsc_singleport_data_in => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_cmodel_cumulative_frequency_rsc_singleport_data_in,
      cmodel_cumulative_frequency_rsc_singleport_addr => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_cmodel_cumulative_frequency_rsc_singleport_addr,
      cmodel_cumulative_frequency_rsc_singleport_re => cmodel_cumulative_frequency_rsc_singleport_re,
      cmodel_cumulative_frequency_rsc_singleport_we => cmodel_cumulative_frequency_rsc_singleport_we,
      cmodel_cumulative_frequency_rsc_singleport_data_out => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_cmodel_cumulative_frequency_rsc_singleport_data_out,
      mgc_start_sync_mgc_bsync_vld_vd => mgc_start_sync_mgc_bsync_vld_vd,
      mgc_done_sync_mgc_bsync_rdy_rd_core_sct => mgc_done_sync_mgc_bsync_rdy_rd_core_sct,
      Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct =>
          Main_Comp_Decomp_Tot_Main_Fonction_return_triosy_mgc_io_sync_ld_core_sct,
      Vga_triosy_mgc_io_sync_ld_core_sct => Vga_triosy_mgc_io_sync_ld_core_sct,
      Comp_triosy_mgc_io_sync_ld_core_sct => Comp_triosy_mgc_io_sync_ld_core_sct,
      Src_triosy_mgc_io_sync_ld_core_sct => Src_triosy_mgc_io_sync_ld_core_sct,
      nblevels_triosy_mgc_io_sync_ld_core_sct => nblevels_triosy_mgc_io_sync_ld_core_sct,
      div_mgc_div_a => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_a,
      div_mgc_div_b => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_b,
      div_mgc_div_z => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_z,
      div_mgc_div_1_a => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_1_a,
      div_mgc_div_1_b => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_1_b,
      div_mgc_div_1_z => Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_1_z
    );
  Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Src_rsc_singleport_data_out <= Src_rsc_singleport_data_out;
  Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Comp_rsc_singleport_data_out <= Comp_rsc_singleport_data_out;
  Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Vga_rsc_singleport_data_out <= Vga_rsc_singleport_data_out;
  Src_rsc_singleport_data_in_core <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Src_rsc_singleport_data_in_core;
  Src_rsc_singleport_addr_core <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Src_rsc_singleport_addr_core;
  Comp_rsc_singleport_data_in_core <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Comp_rsc_singleport_data_in_core;
  Comp_rsc_singleport_addr_core <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Comp_rsc_singleport_addr_core;
  Vga_rsc_singleport_data_in_core <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Vga_rsc_singleport_data_in_core;
  Vga_rsc_singleport_addr_core <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Vga_rsc_singleport_addr_core;
  Main_Comp_Decomp_Tot_Main_Fonction_core_inst_nblevels_rsc_mgc_in_wire_d <= nblevels_rsc_mgc_in_wire_d;
  Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_Main_Comp_Decomp_Tot_Main_Fonction_return_rsc_mgc_out_stdreg_d;
  cmodel_cumulative_frequency_rsc_singleport_data_in <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_cmodel_cumulative_frequency_rsc_singleport_data_in;
  cmodel_cumulative_frequency_rsc_singleport_addr <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_cmodel_cumulative_frequency_rsc_singleport_addr;
  Main_Comp_Decomp_Tot_Main_Fonction_core_inst_cmodel_cumulative_frequency_rsc_singleport_data_out
      <= cmodel_cumulative_frequency_rsc_singleport_data_out;
  div_mgc_div_a <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_a;
  div_mgc_div_b <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_b;
  Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_z <= div_mgc_div_z;
  div_mgc_div_1_a <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_1_a;
  div_mgc_div_1_b <= Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_1_b;
  Main_Comp_Decomp_Tot_Main_Fonction_core_inst_div_mgc_div_1_z <= div_mgc_div_1_z;

  Src_rsc_singleport_data_in <= Src_rsc_singleport_data_in_core;
  Src_rsc_singleport_addr <= Src_rsc_singleport_addr_core;
  Src_rsc_singleport_re <= NOT Src_rsc_singleport_re_core_sct;
  Src_rsc_singleport_we <= NOT Src_rsc_singleport_we_core_sct;
  Comp_rsc_singleport_data_in <= Comp_rsc_singleport_data_in_core;
  Comp_rsc_singleport_addr <= Comp_rsc_singleport_addr_core;
  Comp_rsc_singleport_re <= NOT Comp_rsc_singleport_re_core_sct;
  Comp_rsc_singleport_we <= NOT Comp_rsc_singleport_we_core_sct;
  Vga_rsc_singleport_data_in <= Vga_rsc_singleport_data_in_core;
  Vga_rsc_singleport_addr <= Vga_rsc_singleport_addr_core;
  Vga_rsc_singleport_re <= NOT Vga_rsc_singleport_re_core_sct;
  Vga_rsc_singleport_we <= NOT Vga_rsc_singleport_we_core_sct;
END v1;



