{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539184771497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539184771530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 10:19:31 2018 " "Processing started: Wed Oct 10 10:19:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539184771530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184771530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM11_test -c PWM11_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM11_test -c PWM11_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184771530 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1539184774474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_dwn_cnt4.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_dwn_cnt4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_dwn_cnt4 " "Found entity 1: up_dwn_cnt4" {  } { { "up_dwn_cnt4.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/up_dwn_cnt4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539184788399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184788399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(5) " "Verilog HDL Declaration information at rst_synch.sv(5): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/rst_synch.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539184788407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539184788408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184788408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n PWM11_test.sv(4) " "Verilog HDL Declaration information at PWM11_test.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "PWM11_test.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539184788412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm11_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm11_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM11_test " "Found entity 1: PWM11_test" {  } { { "PWM11_test.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539184788413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184788413 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PWM11.sv " "Can't analyze file -- file PWM11.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1539184788440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_release " "Found entity 1: PB_release" {  } { { "PB_release.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PB_release.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539184788449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184788449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PWM_sig PWM11_test.sv(65) " "Verilog HDL Implicit Net warning at PWM11_test.sv(65): created implicit net for \"PWM_sig\"" {  } { { "PWM11_test.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184788449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM11_test " "Elaborating entity \"PWM11_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539184788581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "PWM11_test.sv" "iRST" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184788659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_release PB_release:iPB " "Elaborating entity \"PB_release\" for hierarchy \"PB_release:iPB\"" {  } { { "PWM11_test.sv" "iPB" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184788730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dwn_cnt4 up_dwn_cnt4:iCNT " "Elaborating entity \"up_dwn_cnt4\" for hierarchy \"up_dwn_cnt4:iCNT\"" {  } { { "PWM11_test.sv" "iCNT" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184788800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_dwn_cnt4.sv(12) " "Verilog HDL assignment warning at up_dwn_cnt4.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "up_dwn_cnt4.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/up_dwn_cnt4.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539184788801 "|PWM11_test|up_dwn_cnt4:iCNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_dwn_cnt4.sv(14) " "Verilog HDL assignment warning at up_dwn_cnt4.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "up_dwn_cnt4.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/up_dwn_cnt4.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539184788801 "|PWM11_test|up_dwn_cnt4:iCNT"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "iDUT PWM11 " "Node instance \"iDUT\" instantiates undefined entity \"PWM11\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "PWM11_test.sv" "iDUT" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1539184788929 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/exercise10_mappingToFGPA/PWM11_test.map.smsg " "Generated suppressed messages file I:/ece551/exercise10_mappingToFGPA/PWM11_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184789071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4997 " "Peak virtual memory: 4997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539184789369 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 10 10:19:49 2018 " "Processing ended: Wed Oct 10 10:19:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539184789369 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539184789369 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539184789369 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184789369 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184790233 ""}
