{  Startpoint: cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/mdio_outen_reg} {               (rising edge-triggered flip-flop clocked by mdiom_clk)} {  Endpoint: master_mdio_out_ean} {               (output port clocked by master_mdio_mdc)} {  Last common pin: cfg/PO_FTB_3435__129751/Y} {  Path Group: REGOUT} {  Path Type: min} {} {  Point                                                                                                               Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock mdiom_clk (rise edge)                                                                                                                                       0.000     0.000} {  clock host_clk (source latency)                                                                                                                                   0.000     0.000} {  host_clk (in)                                                                                                                             0.080                   0.000 &   0.000 r} {  host_clk (net)                                                                                                        1   0.003 } {  BLOCK_BUFFER_IN_CLK_1/A (BUF_X12N_A9PP84TL_C14)                                                                                   0.000   0.080   0.930   0.000   0.000 &   0.000 r} {  BLOCK_BUFFER_IN_CLK_1/Y (BUF_X12N_A9PP84TL_C14)                                                                                           0.027   0.976           0.031 &   0.031 r} {  aps_rename_349275_ (net)                                                                                              1   0.096 } {  CTS_cts_inv_12229391571/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.030   0.930   0.000   0.005 &   0.036 r} {  CTS_cts_inv_12229391571/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.012   0.980           0.010 &   0.045 f} {  ctsbuf_net_2059379734 (net)                                                                                           1   0.055 } {  CTS_cts_inv_12228391570/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.013   0.930   0.000   0.002 &   0.047 f} {  CTS_cts_inv_12228391570/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.012   0.981           0.008 &   0.055 r} {  ctsbuf_net_2058379733 (net)                                                                                           2   0.065 } {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                           0.000   0.013   0.930   0.000   0.002 &   0.057 r} {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                                   0.005   0.976           0.012 &   0.069 r} {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_101 (net)                                                                    8   0.008 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)                          0.000   0.005   0.930   0.000   0.000 &   0.069 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                                 0.004   0.957           0.010 &   0.079 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                                       1   0.001 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                                       0.000   0.004   0.930   0.000   0.000 &   0.079 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                               0.005   0.943           0.004 &   0.083 f} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ECO0 (net)                                                                      1   0.001 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                                         0.000   0.005   0.930   0.000   0.000 &   0.083 f} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                                 0.016   0.955           0.011 &   0.094 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_102 (net)                                                                3   0.005 } {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                                      -0.000   0.016   0.930  -0.000   0.000 &   0.094 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                               0.006   0.982           0.014 &   0.108 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out (net)                                                                           1   0.016 } {  eSi_DFT_occ_gater_21/CK (PREICG_X16N_A9PP84TL_C14)                                                                                0.000   0.007   0.930   0.000   0.001 &   0.109 r} {  eSi_DFT_occ_gater_21/ECK (PREICG_X16N_A9PP84TL_C14)                                                                                       0.019   0.985           0.020 &   0.129 r} {  host_clk_ts1 (net)                                                                                                    2   0.081 } {  CTS_cts_inv_12207391549/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.021   0.930   0.000   0.002 &   0.132 r} {  CTS_cts_inv_12207391549/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   0.980           0.011 &   0.143 f} {  ctsbuf_net_2044379719 (net)                                                                                           1   0.047 } {  CTS_cts_inv_12205391547/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.015   0.930   0.000   0.002 &   0.145 f} {  CTS_cts_inv_12205391547/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   0.971           0.010 &   0.155 r} {  ctsbuf_net_2042379717 (net)                                                                                           1   0.046 } {  CTS_cts_inv_12203391545/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.015   0.930   0.000   0.002 &   0.156 r} {  CTS_cts_inv_12203391545/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.013   0.980           0.010 &   0.166 f} {  ctsbuf_net_2040379715 (net)                                                                                           1   0.045 } {  CTS_cts_inv_12201391543/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.014   0.930   0.000   0.002 &   0.168 f} {  CTS_cts_inv_12201391543/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   0.971           0.010 &   0.177 r} {  ctsbuf_net_2038379713 (net)                                                                                           2   0.050 } {  cfg/cfg_fenpin/esi_dft_SERDES_DIV2_BYPASS_MUX_mux/A (MX2_X2N_A9PP84TR_C16)                                                        0.000   0.018   0.930   0.000   0.004 &   0.181 r} {  cfg/cfg_fenpin/esi_dft_SERDES_DIV2_BYPASS_MUX_mux/Y (MX2_X2N_A9PP84TR_C16)                                                                0.035   0.943           0.028 &   0.209 r} {  cfg/cfg_fenpin/clk_ts1 (net)                                                                                          2   0.014 } {  cfg/cfg_fenpin/mdiom_clk_reg/CK (SDFFXRPQ_X4N_A9PP84TSL_C14)                                                                     -0.003   0.037   0.930  -0.001   0.002 &   0.212 r} {  cfg/cfg_fenpin/mdiom_clk_reg/Q (SDFFXRPQ_X4N_A9PP84TSL_C14) (gclock source)                                                               0.014   0.958           0.028 &   0.240 r} {  cfg/cfg_fenpin/cts2 (net)                                                                                             2   0.016 } {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379058/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.000   0.014   0.930   0.000   0.000 &   0.241 r} {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379058/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                             0.012   0.985           0.008 &   0.248 f} {  cfg/cfg_fenpin/cts3 (net)                                                                                             1   0.086 } {  cfg/cfg_fenpin/CTS_cts_inv_11904391222/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.021   0.930   0.000   0.007 &   0.255 f} {  cfg/cfg_fenpin/CTS_cts_inv_11904391222/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.012   0.985           0.008 &   0.264 r} {  cfg/cfg_fenpin/ctsbuf_net_1835379510 (net)                                                                            1   0.055 } {  cfg/cfg_fenpin/CTS_cts_inv_11903391221/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.013   0.930   0.000   0.002 &   0.266 r} {  cfg/cfg_fenpin/CTS_cts_inv_11903391221/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.008   0.985           0.006 &   0.272 f} {  cfg/cfg_fenpin/ctsbuf_net_1834379509 (net)                                                                            1   0.065 } {  cfg/cfg_fenpin/CTS_cts_inv_11902391220/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.019   0.930   0.000   0.007 &   0.279 f} {  cfg/cfg_fenpin/CTS_cts_inv_11902391220/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.012   0.985           0.007 &   0.286 r} {  cfg/cfg_fenpin/ctsbuf_net_1833379508 (net)                                                                            1   0.062 } {  cfg/cfg_fenpin/CTS_cts_inv_11901391219/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.019   0.930   0.000   0.006 &   0.292 r} {  cfg/cfg_fenpin/CTS_cts_inv_11901391219/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.010   0.985           0.007 &   0.300 f} {  cfg/cfg_fenpin/ctsbuf_net_1832379507 (net)                                                                            1   0.048 } {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379057/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                     0.000   0.012   0.930   0.000   0.003 &   0.302 f} {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379057/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                             0.004   0.978           0.004 &   0.306 r} {  cfg/cfg_fenpin/mdiom_clk (net)                                                                                        1   0.006 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                0.000   0.004   0.930   0.000   0.000 &   0.307 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                        0.005   0.981           0.009 &   0.316 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_101 (net)                                                         8   0.008 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)               0.000   0.005   0.930   0.000   0.000 &   0.316 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                      0.004   0.957           0.010 &   0.326 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                            1   0.001 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                            0.000   0.004   0.930  -0.000   0.000 &   0.326 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                    0.005   0.943           0.004 &   0.330 f} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ECO0 (net)                                                           1   0.001 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                              0.000   0.005   0.930  -0.000   0.000 &   0.330 f} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                      0.016   0.955           0.011 &   0.340 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_102 (net)                                                     3   0.005 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                           -0.000   0.016   0.930  -0.000   0.000 &   0.341 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                    0.012   0.985           0.016 &   0.357 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out (net)                                                                1   0.036 } {  cfg/CTS_cts_inv_11838391136/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.013   0.930   0.000   0.002 &   0.359 r} {  cfg/CTS_cts_inv_11838391136/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.009   0.987           0.007 &   0.366 f} {  cfg/ctsbuf_net_1823379498 (net)                                                                                       1   0.050 } {  cfg/CTS_cts_inv_11837391135/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.011   0.930   0.000   0.002 &   0.368 f} {  cfg/CTS_cts_inv_11837391135/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   0.988           0.006 &   0.374 r} {  cfg/ctsbuf_net_1822379497 (net)                                                                                       1   0.052 } {  cfg/CTS_cts_inv_11836391134/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   0.930   0.000   0.003 &   0.377 r} {  cfg/CTS_cts_inv_11836391134/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   0.987           0.007 &   0.384 f} {  cfg/ctsbuf_net_1821379496 (net)                                                                                       1   0.060 } {  cfg/CTS_cts_inv_11835391133/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   0.930   0.000   0.003 &   0.387 f} {  cfg/CTS_cts_inv_11835391133/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.011   0.988           0.007 &   0.394 r} {  cfg/ctsbuf_net_1820379495 (net)                                                                                       1   0.059 } {  cfg/CTS_cts_inv_11834391132/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.013   0.930   0.000   0.003 &   0.397 r} {  cfg/CTS_cts_inv_11834391132/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   0.987           0.007 &   0.404 f} {  cfg/ctsbuf_net_1819379494 (net)                                                                                       1   0.056 } {  cfg/CTS_cts_inv_11833391131/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   0.930   0.000   0.003 &   0.407 f} {  cfg/CTS_cts_inv_11833391131/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.008   0.988           0.006 &   0.413 r} {  cfg/occ_clk_out_ts2 (net)                                                                                             1   0.033 } {  eSi_DFT_occ_gater_25/CK (PREICG_X4R_A9PP84TL_C14)                                                                                 0.000   0.008   0.930   0.000   0.001 &   0.414 r} {  eSi_DFT_occ_gater_25/ECK (PREICG_X4R_A9PP84TL_C14)                                                                                        0.005   0.982           0.011 &   0.425 r} {  occ_clk_out_ts26 (net)                                                                                                2   0.004 } {  cfg/PO_FTB_3435__129751/A (BUF_X4N_A9PP84TSL_C14)                                                                                 0.000   0.005   0.930   0.000   0.000 &   0.426 r} {  cfg/PO_FTB_3435__129751/Y (BUF_X4N_A9PP84TSL_C14)                                                                                         0.006   0.975           0.010 &   0.436 r} {  cfg/master_mdio_mdc (net)                                                                                             2   0.006 } {  cfg/CTS_ctosc_drc_inst_439901/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                      0.000   0.006   0.930   0.000   0.000 &   0.436 r} {  cfg/CTS_ctosc_drc_inst_439901/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                              0.006   0.965           0.005 &   0.441 f} {  cfg/CTS_ctosc_drc_27 (net)                                                                                            1   0.007 } {  cfg/CTS_ctosc_drc_inst_439900/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                    0.000   0.006   0.930   0.000   0.000 &   0.441 f} {  cfg/CTS_ctosc_drc_inst_439900/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                            0.009   0.965           0.006 &   0.447 r} {  cfg/CTS_ctosc_drc_26 (net)                                                                                            8   0.027 } {  cfg/CTS_cts_inv_11811391099/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                        0.000   0.009   0.930   0.000   0.000 &   0.447 r} {  cfg/CTS_cts_inv_11811391099/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                0.007   0.965           0.006 &   0.454 f} {  cfg/ctsbuf_net_1812379487 (net)                                                                                       1   0.010 } {  cfg/CTS_cts_inv_11810391098/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                        0.000   0.007   0.930   0.000   0.000 &   0.454 f} {  cfg/CTS_cts_inv_11810391098/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                0.014   0.968           0.009 &   0.463 r} {  cfg/ctsbuf_net_1811379486 (net)                                                                                      11   0.020 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/mdio_outen_reg/CK (SDFFRPQ_X1N_A9PP84TR_C16)                                               -0.000   0.015   0.930  -0.000   0.002 &   0.465 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/mdio_outen_reg/Q (SDFFRPQ_X1N_A9PP84TR_C16)                                                         0.004   0.961           0.031 &   0.495 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/aps_rename_348560_ (net)                                                        1   0.000 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/RO_ropt_h_inst_449212/A (BUFH_X1N_A9PP84TR_C16)                                             0.000   0.004   0.930   0.000   0.000 &   0.495 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/RO_ropt_h_inst_449212/Y (BUFH_X1N_A9PP84TR_C16)                                                     0.023   0.960           0.020 &   0.515 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/ropt_net_429841 (net)                                                           2   0.008 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75600/A (INVP_X1F_A9PP84TR_C16)                                                   0.000   0.023   0.930   0.000   0.002 &   0.517 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75600/Y (INVP_X1F_A9PP84TR_C16)                                                           0.025   0.963           0.021 &   0.538 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_net_382685 (net)                                                            1   0.005 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/CO_BUFT_RR_400000/A (BUF_X2N_A9PP84TR_C16)                                                  0.000   0.025   0.930   0.000   0.001 &   0.539 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/CO_BUFT_RR_400000/Y (BUF_X2N_A9PP84TR_C16)                                                          0.066   0.963           0.050 &   0.589 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/APSDRC_net_75600 (net)                                                          2   0.039 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75594/A (INVP_X1F_A9PP84TR_C16)                                                  -0.022   0.066   0.930  -0.012  -0.010 &   0.579 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75594/Y (INVP_X1F_A9PP84TR_C16)                                                           0.046   0.962           0.040 &   0.620 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_net_389019 (net)                                                            1   0.014 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/CO_BUFT_RR_407111/A (BUFH_X1N_A9PP84TR_C16)                                                -0.003   0.046   0.930  -0.002   0.001 &   0.620 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/CO_BUFT_RR_407111/Y (BUFH_X1N_A9PP84TR_C16)                                                         0.045   0.960           0.039 &   0.659 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/APSDRC_net_75594 (net)                                                          1   0.017 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75588/A (INV_X2R_A9PP84TR_C16)                                                   -0.001   0.045   0.930  -0.001   0.002 &   0.662 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75588/Y (INV_X2R_A9PP84TR_C16)                                                            0.041   0.975           0.026 &   0.687 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/APSDRC_net_75588 (net)                                                          1   0.024 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75582/A (INVP_X1F_A9PP84TR_C16)                                                   0.000   0.068   0.930   0.000   0.027 &   0.714 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75582/Y (INVP_X1F_A9PP84TR_C16)                                                           0.029   0.962           0.026 &   0.739 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_net_383234 (net)                                                            1   0.006 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/CO_BUFT_RR_400549/A (BUFH_X2N_A9PP84TR_C16)                                                 0.000   0.029   0.930   0.000   0.002 &   0.741 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/CO_BUFT_RR_400549/Y (BUFH_X2N_A9PP84TR_C16)                                                         0.019   0.970           0.019 &   0.761 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/APSDRC_net_75582 (net)                                                          1   0.022 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75576/A (INV_X2N_A9PP84TR_C16)                                                    0.000   0.055   0.930   0.000   0.024 &   0.785 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75576/Y (INV_X2N_A9PP84TR_C16)                                                            0.054   0.976           0.032 &   0.817 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/APSDRC_net_75576 (net)                                                          1   0.027 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75570/A (INVP_X1F_A9PP84TR_C16)                                                  -0.016   0.081   0.930  -0.006   0.025 &   0.842 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_75570/Y (INVP_X1F_A9PP84TR_C16)                                                           0.042   0.962           0.036 &   0.878 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/mdio_outen (net)                                                                1   0.010 } {  BLOCK_BUFFER_OUT_66/A (BUF_X12N_A9PP84TL_C14)                                                                                     0.000   0.046   0.930   0.000   0.005 &   0.883 f} {  BLOCK_BUFFER_OUT_66/Y (BUF_X12N_A9PP84TL_C14)                                                                                             0.011   0.982           0.022 &   0.904 f} {  master_mdio_out_ean (net)                                                                                             1   0.040 } {  master_mdio_out_ean (out)                                                                                                         0.000   0.012   0.930   0.000   0.001 &   0.905 f} {  data arrival time                                                                                                                                                           0.905} {} {  clock master_mdio_mdc (rise edge)                                                                                                                                 0.000     0.000} {  clock host_clk (source latency)                                                                                                                                   0.000     0.000} {  host_clk (in)                                                                                                                             0.080                   0.000 &   0.000 r} {  host_clk (net)                                                                                                        1   0.003 } {  BLOCK_BUFFER_IN_CLK_1/A (BUF_X12N_A9PP84TL_C14)                                                                                   0.000   0.080   1.070   0.000   0.000 &   0.000 r} {  BLOCK_BUFFER_IN_CLK_1/Y (BUF_X12N_A9PP84TL_C14)                                                                                           0.027   1.068           0.034 &   0.034 r} {  aps_rename_349275_ (net)                                                                                              1   0.103 } {  CTS_cts_inv_12229391571/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.030   1.070   0.000   0.005 &   0.039 r} {  CTS_cts_inv_12229391571/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.012   1.075           0.011 &   0.050 f} {  ctsbuf_net_2059379734 (net)                                                                                           1   0.060 } {  CTS_cts_inv_12228391570/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.013   1.070   0.000   0.002 &   0.052 f} {  CTS_cts_inv_12228391570/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.012   1.061           0.008 &   0.061 r} {  ctsbuf_net_2058379733 (net)                                                                                           2   0.066 } {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                           0.000   0.013   1.070   0.000   0.003 &   0.063 r} {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                                   0.005   1.068           0.013 &   0.076 r} {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_101 (net)                                                                    8   0.010 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)                          0.000   0.005   1.070   0.000   0.000 &   0.076 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                                 0.004   1.068           0.011 &   0.087 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                                       1   0.001 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                                       0.000   0.004   1.070   0.000   0.000 &   0.087 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                               0.005   1.090           0.005 &   0.092 f} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ECO0 (net)                                                                      1   0.002 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                                         0.000   0.005   1.070   0.000   0.000 &   0.092 f} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                                 0.016   1.060           0.012 &   0.103 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_102 (net)                                                                3   0.006 } {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                                       0.000   0.016   1.070   0.000   0.001 &   0.104 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                               0.006   1.038           0.015 &   0.119 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out (net)                                                                           1   0.016 } {  eSi_DFT_occ_gater_21/CK (PREICG_X16N_A9PP84TL_C14)                                                                                0.000   0.007   1.070   0.000   0.001 &   0.120 r} {  eSi_DFT_occ_gater_21/ECK (PREICG_X16N_A9PP84TL_C14)                                                                                       0.019   1.035           0.021 &   0.141 r} {  host_clk_ts1 (net)                                                                                                    2   0.089 } {  CTS_cts_inv_12207391549/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.021   1.070   0.000   0.003 &   0.144 r} {  CTS_cts_inv_12207391549/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   1.068           0.012 &   0.157 f} {  ctsbuf_net_2044379719 (net)                                                                                           1   0.049 } {  CTS_cts_inv_12205391547/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.015   1.070   0.000   0.002 &   0.158 f} {  CTS_cts_inv_12205391547/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   1.056           0.011 &   0.170 r} {  ctsbuf_net_2042379717 (net)                                                                                           1   0.048 } {  CTS_cts_inv_12203391545/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.015   1.070   0.000   0.002 &   0.171 r} {  CTS_cts_inv_12203391545/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.013   1.068           0.011 &   0.182 f} {  ctsbuf_net_2040379715 (net)                                                                                           1   0.047 } {  CTS_cts_inv_12201391543/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.014   1.070   0.000   0.002 &   0.184 f} {  CTS_cts_inv_12201391543/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   1.056           0.010 &   0.194 r} {  ctsbuf_net_2038379713 (net)                                                                                           2   0.050 } {  cfg/cfg_fenpin/esi_dft_SERDES_DIV2_BYPASS_MUX_mux/A (MX2_X2N_A9PP84TR_C16)                                                        0.000   0.018   1.070   0.000   0.004 &   0.199 r} {  cfg/cfg_fenpin/esi_dft_SERDES_DIV2_BYPASS_MUX_mux/Y (MX2_X2N_A9PP84TR_C16)                                                                0.036   1.253           0.038 &   0.236 r} {  cfg/cfg_fenpin/clk_ts1 (net)                                                                                          2   0.016 } {  cfg/cfg_fenpin/mdiom_clk_reg/CK (SDFFXRPQ_X4N_A9PP84TSL_C14)                                                                      0.003   0.038   1.070   0.001   0.005 &   0.241 r} {  cfg/cfg_fenpin/mdiom_clk_reg/Q (SDFFXRPQ_X4N_A9PP84TSL_C14) (gclock source)                                                               0.014   1.048           0.031 &   0.273 r} {  cfg/cfg_fenpin/cts2 (net)                                                                                             2   0.021 } {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379058/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.000   0.014   1.070   0.000   0.001 &   0.273 r} {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379058/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                             0.012   1.053           0.008 &   0.281 f} {  cfg/cfg_fenpin/cts3 (net)                                                                                             1   0.092 } {  cfg/cfg_fenpin/CTS_cts_inv_11904391222/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.021   1.070   0.000   0.008 &   0.290 f} {  cfg/cfg_fenpin/CTS_cts_inv_11904391222/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.012   1.043           0.009 &   0.299 r} {  cfg/cfg_fenpin/ctsbuf_net_1835379510 (net)                                                                            1   0.059 } {  cfg/cfg_fenpin/CTS_cts_inv_11903391221/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.013   1.070   0.000   0.002 &   0.301 r} {  cfg/cfg_fenpin/CTS_cts_inv_11903391221/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.008   1.053           0.007 &   0.308 f} {  cfg/cfg_fenpin/ctsbuf_net_1834379509 (net)                                                                            1   0.071 } {  cfg/cfg_fenpin/CTS_cts_inv_11902391220/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.019   1.070   0.000   0.008 &   0.316 f} {  cfg/cfg_fenpin/CTS_cts_inv_11902391220/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.012   1.043           0.007 &   0.323 r} {  cfg/cfg_fenpin/ctsbuf_net_1833379508 (net)                                                                            1   0.068 } {  cfg/cfg_fenpin/CTS_cts_inv_11901391219/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.019   1.070   0.000   0.007 &   0.330 r} {  cfg/cfg_fenpin/CTS_cts_inv_11901391219/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.010   1.053           0.008 &   0.338 f} {  cfg/cfg_fenpin/ctsbuf_net_1832379507 (net)                                                                            1   0.052 } {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379057/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                     0.000   0.012   1.070   0.000   0.003 &   0.341 f} {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379057/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                             0.004   1.044           0.004 &   0.345 r} {  cfg/cfg_fenpin/mdiom_clk (net)                                                                                        1   0.007 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                0.000   0.004   1.070   0.000   0.000 &   0.346 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                        0.005   1.048           0.010 &   0.356 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_101 (net)                                                         8   0.010 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)               0.000   0.005   1.070   0.000   0.000 &   0.356 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                      0.004   1.053           0.011 &   0.366 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                            1   0.001 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                            0.000   0.004   1.070   0.000   0.000 &   0.366 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                    0.005   1.070           0.005 &   0.371 f} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ECO0 (net)                                                           1   0.002 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                              0.000   0.005   1.070   0.000   0.000 &   0.371 f} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                      0.016   1.049           0.012 &   0.383 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_102 (net)                                                     3   0.006 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                            0.001   0.016   1.070   0.000   0.001 &   0.383 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                    0.012   1.029           0.017 &   0.400 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out (net)                                                                1   0.041 } {  cfg/CTS_cts_inv_11838391136/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.013   1.070   0.000   0.002 &   0.403 r} {  cfg/CTS_cts_inv_11838391136/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.009   1.032           0.007 &   0.410 f} {  cfg/ctsbuf_net_1823379498 (net)                                                                                       1   0.055 } {  cfg/CTS_cts_inv_11837391135/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.011   1.070   0.000   0.003 &   0.412 f} {  cfg/CTS_cts_inv_11837391135/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   1.026           0.006 &   0.419 r} {  cfg/ctsbuf_net_1822379497 (net)                                                                                       1   0.056 } {  cfg/CTS_cts_inv_11836391134/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   1.070   0.000   0.003 &   0.422 r} {  cfg/CTS_cts_inv_11836391134/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   1.032           0.007 &   0.429 f} {  cfg/ctsbuf_net_1821379496 (net)                                                                                       1   0.065 } {  cfg/CTS_cts_inv_11835391133/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   1.070   0.000   0.004 &   0.433 f} {  cfg/CTS_cts_inv_11835391133/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.011   1.026           0.007 &   0.440 r} {  cfg/ctsbuf_net_1820379495 (net)                                                                                       1   0.064 } {  cfg/CTS_cts_inv_11834391132/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.013   1.070   0.000   0.004 &   0.444 r} {  cfg/CTS_cts_inv_11834391132/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   1.032           0.007 &   0.451 f} {  cfg/ctsbuf_net_1819379494 (net)                                                                                       1   0.063 } {  cfg/CTS_cts_inv_11833391131/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   1.070   0.000   0.003 &   0.454 f} {  cfg/CTS_cts_inv_11833391131/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.008   1.026           0.006 &   0.460 r} {  cfg/occ_clk_out_ts2 (net)                                                                                             1   0.034 } {  eSi_DFT_occ_gater_25/CK (PREICG_X4R_A9PP84TL_C14)                                                                                 0.000   0.008   1.070   0.000   0.001 &   0.462 r} {  eSi_DFT_occ_gater_25/ECK (PREICG_X4R_A9PP84TL_C14)                                                                                        0.005   1.031           0.012 &   0.473 r} {  occ_clk_out_ts26 (net)                                                                                                2   0.004 } {  cfg/PO_FTB_3435__129751/A (BUF_X4N_A9PP84TSL_C14)                                                                                 0.000   0.005   1.070   0.000   0.001 &   0.474 r} {  cfg/PO_FTB_3435__129751/Y (BUF_X4N_A9PP84TSL_C14)                                                                                         0.006   1.032           0.011 &   0.485 r} {  cfg/master_mdio_mdc (net)                                                                                             2   0.008 } {  CTS_cfg_master_mdio_mdc_vip379084/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                  0.000   0.006   1.070   0.000   0.000 &   0.485 r} {  CTS_cfg_master_mdio_mdc_vip379084/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                          0.004   1.040           0.004 &   0.489 f} {  cts37 (net)                                                                                                           1   0.005 } {  CTS_cfg_master_mdio_mdc_vip379083/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                  0.000   0.004   1.070  -0.000   0.000 &   0.489 f} {  CTS_cfg_master_mdio_mdc_vip379083/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                          0.006   1.036           0.006 &   0.495 r} {  cts36 (net)                                                                                                           1   0.010 } {  CTS_cts_inv_13789393131/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.006   1.070   0.000   0.001 &   0.495 r} {  CTS_cts_inv_13789393131/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.018   1.040           0.011 &   0.506 f} {  ctsbuf_net_3146380821 (net)                                                                                           1   0.036 } {  CTS_cts_inv_13788393130/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.020   1.070   0.000   0.005 &   0.511 f} {  CTS_cts_inv_13788393130/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.026   1.036           0.018 &   0.528 r} {  ctsbuf_net_3145380820 (net)                                                                                           1   0.035 } {  CTS_cts_inv_13787393129/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.026   1.070   0.000   0.004 &   0.532 r} {  CTS_cts_inv_13787393129/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.024   1.040           0.018 &   0.550 f} {  ctsbuf_net_3144380819 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13786393128/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.026   1.070   0.000   0.005 &   0.556 f} {  CTS_cts_inv_13786393128/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.029   1.036           0.020 &   0.576 r} {  ctsbuf_net_3143380818 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13785393127/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.030   1.070   0.000   0.005 &   0.581 r} {  CTS_cts_inv_13785393127/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.025   1.040           0.018 &   0.599 f} {  ctsbuf_net_3142380817 (net)                                                                                           1   0.041 } {  CTS_cts_inv_13784393126/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.028   1.070   0.000   0.006 &   0.605 f} {  CTS_cts_inv_13784393126/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.029   1.036           0.021 &   0.626 r} {  ctsbuf_net_3141380816 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13783393125/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.030   1.070   0.000   0.005 &   0.631 r} {  CTS_cts_inv_13783393125/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.026   1.040           0.019 &   0.650 f} {  ctsbuf_net_3140380815 (net)                                                                                           1   0.041 } {  CTS_cts_inv_13782393124/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.027   1.070   0.000   0.005 &   0.655 f} {  CTS_cts_inv_13782393124/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.029   1.036           0.019 &   0.675 r} {  ctsbuf_net_3139380814 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13781393123/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.031   1.070   0.000   0.005 &   0.680 r} {  CTS_cts_inv_13781393123/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.024   1.040           0.019 &   0.699 f} {  ctsbuf_net_3138380813 (net)                                                                                           1   0.039 } {  CTS_cts_inv_13780393122/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.027   1.070   0.000   0.006 &   0.704 f} {  CTS_cts_inv_13780393122/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.029   1.036           0.020 &   0.725 r} {  ctsbuf_net_3137380812 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13779393121/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.030   1.070   0.000   0.005 &   0.730 r} {  CTS_cts_inv_13779393121/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.025   1.040           0.018 &   0.748 f} {  ctsbuf_net_3136380811 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13778393120/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.027   1.070   0.000   0.006 &   0.753 f} {  CTS_cts_inv_13778393120/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.030   1.036           0.021 &   0.774 r} {  ctsbuf_net_3135380810 (net)                                                                                           1   0.041 } {  CTS_cts_inv_13777393119/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.031   1.070   0.000   0.006 &   0.780 r} {  CTS_cts_inv_13777393119/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.025   1.040           0.019 &   0.798 f} {  ctsbuf_net_3134380809 (net)                                                                                           1   0.039 } {  CTS_cts_inv_13776393118/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.026   1.070   0.000   0.005 &   0.803 f} {  CTS_cts_inv_13776393118/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.026   1.036           0.019 &   0.822 r} {  ctsbuf_net_3133380808 (net)                                                                                           1   0.037 } {  BLOCK_BUFFER_OUT_CLK_3/A (BUF_X12N_A9PP84TL_C14)                                                                                  0.000   0.029   1.070   0.000   0.005 &   0.827 r} {  BLOCK_BUFFER_OUT_CLK_3/Y (BUF_X12N_A9PP84TL_C14)                                                                                          0.012   1.034           0.021 &   0.848 r} {  master_mdio_mdc (net)                                                                                                 1   0.040 } {  master_mdio_mdc (out)                                                                                                             0.000   0.012   1.070   0.000   0.001 &   0.849 r} {  clock reconvergence pessimism                                                                                                                                    -0.049     0.800} {  clock uncertainty                                                                                                                                                 0.040     0.840} {  output external delay                                                                                                                                            12.000    12.840} {  data required time                                                                                                                                                         12.840} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                         12.840} {  data arrival time                                                                                                                                                          -0.905} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                          -11.934} {} {  Derate Summary Report} {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                     -0.046 } {  total derate : arrival time                                                                                                                                       0.037 } {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                              0.083 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                        -11.934 } {  clock reconvergence pessimism (due to derating)                                                                                                                  -0.046 } {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                             -11.897 } {  slack (with no derating) (VIOLATED)                                                                                                                             -11.897 }
{  Startpoint: cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/mdio_out_reg} {               (rising edge-triggered flip-flop clocked by mdiom_clk)} {  Endpoint: master_mdio_out} {               (output port clocked by master_mdio_mdc)} {  Last common pin: cfg/PO_FTB_3435__129751/Y} {  Path Group: REGOUT} {  Path Type: min} {} {  Point                                                                                                               Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock mdiom_clk (rise edge)                                                                                                                                       0.000     0.000} {  clock host_clk (source latency)                                                                                                                                   0.000     0.000} {  host_clk (in)                                                                                                                             0.080                   0.000 &   0.000 r} {  host_clk (net)                                                                                                        1   0.003 } {  BLOCK_BUFFER_IN_CLK_1/A (BUF_X12N_A9PP84TL_C14)                                                                                   0.000   0.080   0.930   0.000   0.000 &   0.000 r} {  BLOCK_BUFFER_IN_CLK_1/Y (BUF_X12N_A9PP84TL_C14)                                                                                           0.027   0.976           0.031 &   0.031 r} {  aps_rename_349275_ (net)                                                                                              1   0.096 } {  CTS_cts_inv_12229391571/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.030   0.930   0.000   0.005 &   0.036 r} {  CTS_cts_inv_12229391571/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.012   0.980           0.010 &   0.045 f} {  ctsbuf_net_2059379734 (net)                                                                                           1   0.055 } {  CTS_cts_inv_12228391570/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.013   0.930   0.000   0.002 &   0.047 f} {  CTS_cts_inv_12228391570/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.012   0.981           0.008 &   0.055 r} {  ctsbuf_net_2058379733 (net)                                                                                           2   0.065 } {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                           0.000   0.013   0.930   0.000   0.002 &   0.057 r} {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                                   0.005   0.976           0.012 &   0.069 r} {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_101 (net)                                                                    8   0.008 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)                          0.000   0.005   0.930   0.000   0.000 &   0.069 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                                 0.004   0.957           0.010 &   0.079 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                                       1   0.001 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                                       0.000   0.004   0.930   0.000   0.000 &   0.079 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                               0.005   0.943           0.004 &   0.083 f} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ECO0 (net)                                                                      1   0.001 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                                         0.000   0.005   0.930   0.000   0.000 &   0.083 f} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                                 0.016   0.955           0.011 &   0.094 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_102 (net)                                                                3   0.005 } {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                                      -0.000   0.016   0.930  -0.000   0.000 &   0.094 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                               0.006   0.982           0.014 &   0.108 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out (net)                                                                           1   0.016 } {  eSi_DFT_occ_gater_21/CK (PREICG_X16N_A9PP84TL_C14)                                                                                0.000   0.007   0.930   0.000   0.001 &   0.109 r} {  eSi_DFT_occ_gater_21/ECK (PREICG_X16N_A9PP84TL_C14)                                                                                       0.019   0.985           0.020 &   0.129 r} {  host_clk_ts1 (net)                                                                                                    2   0.081 } {  CTS_cts_inv_12207391549/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.021   0.930   0.000   0.002 &   0.132 r} {  CTS_cts_inv_12207391549/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   0.980           0.011 &   0.143 f} {  ctsbuf_net_2044379719 (net)                                                                                           1   0.047 } {  CTS_cts_inv_12205391547/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.015   0.930   0.000   0.002 &   0.145 f} {  CTS_cts_inv_12205391547/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   0.971           0.010 &   0.155 r} {  ctsbuf_net_2042379717 (net)                                                                                           1   0.046 } {  CTS_cts_inv_12203391545/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.015   0.930   0.000   0.002 &   0.156 r} {  CTS_cts_inv_12203391545/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.013   0.980           0.010 &   0.166 f} {  ctsbuf_net_2040379715 (net)                                                                                           1   0.045 } {  CTS_cts_inv_12201391543/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.014   0.930   0.000   0.002 &   0.168 f} {  CTS_cts_inv_12201391543/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   0.971           0.010 &   0.177 r} {  ctsbuf_net_2038379713 (net)                                                                                           2   0.050 } {  cfg/cfg_fenpin/esi_dft_SERDES_DIV2_BYPASS_MUX_mux/A (MX2_X2N_A9PP84TR_C16)                                                        0.000   0.018   0.930   0.000   0.004 &   0.181 r} {  cfg/cfg_fenpin/esi_dft_SERDES_DIV2_BYPASS_MUX_mux/Y (MX2_X2N_A9PP84TR_C16)                                                                0.035   0.943           0.028 &   0.209 r} {  cfg/cfg_fenpin/clk_ts1 (net)                                                                                          2   0.014 } {  cfg/cfg_fenpin/mdiom_clk_reg/CK (SDFFXRPQ_X4N_A9PP84TSL_C14)                                                                     -0.003   0.037   0.930  -0.001   0.002 &   0.212 r} {  cfg/cfg_fenpin/mdiom_clk_reg/Q (SDFFXRPQ_X4N_A9PP84TSL_C14) (gclock source)                                                               0.014   0.958           0.028 &   0.240 r} {  cfg/cfg_fenpin/cts2 (net)                                                                                             2   0.016 } {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379058/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.000   0.014   0.930   0.000   0.000 &   0.241 r} {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379058/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                             0.012   0.985           0.008 &   0.248 f} {  cfg/cfg_fenpin/cts3 (net)                                                                                             1   0.086 } {  cfg/cfg_fenpin/CTS_cts_inv_11904391222/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.021   0.930   0.000   0.007 &   0.255 f} {  cfg/cfg_fenpin/CTS_cts_inv_11904391222/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.012   0.985           0.008 &   0.264 r} {  cfg/cfg_fenpin/ctsbuf_net_1835379510 (net)                                                                            1   0.055 } {  cfg/cfg_fenpin/CTS_cts_inv_11903391221/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.013   0.930   0.000   0.002 &   0.266 r} {  cfg/cfg_fenpin/CTS_cts_inv_11903391221/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.008   0.985           0.006 &   0.272 f} {  cfg/cfg_fenpin/ctsbuf_net_1834379509 (net)                                                                            1   0.065 } {  cfg/cfg_fenpin/CTS_cts_inv_11902391220/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.019   0.930   0.000   0.007 &   0.279 f} {  cfg/cfg_fenpin/CTS_cts_inv_11902391220/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.012   0.985           0.007 &   0.286 r} {  cfg/cfg_fenpin/ctsbuf_net_1833379508 (net)                                                                            1   0.062 } {  cfg/cfg_fenpin/CTS_cts_inv_11901391219/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.019   0.930   0.000   0.006 &   0.292 r} {  cfg/cfg_fenpin/CTS_cts_inv_11901391219/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.010   0.985           0.007 &   0.300 f} {  cfg/cfg_fenpin/ctsbuf_net_1832379507 (net)                                                                            1   0.048 } {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379057/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                     0.000   0.012   0.930   0.000   0.003 &   0.302 f} {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379057/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                             0.004   0.978           0.004 &   0.306 r} {  cfg/cfg_fenpin/mdiom_clk (net)                                                                                        1   0.006 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                0.000   0.004   0.930   0.000   0.000 &   0.307 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                        0.005   0.981           0.009 &   0.316 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_101 (net)                                                         8   0.008 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)               0.000   0.005   0.930   0.000   0.000 &   0.316 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                      0.004   0.957           0.010 &   0.326 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                            1   0.001 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                            0.000   0.004   0.930  -0.000   0.000 &   0.326 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                    0.005   0.943           0.004 &   0.330 f} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ECO0 (net)                                                           1   0.001 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                              0.000   0.005   0.930  -0.000   0.000 &   0.330 f} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                      0.016   0.955           0.011 &   0.340 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_102 (net)                                                     3   0.005 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                           -0.000   0.016   0.930  -0.000   0.000 &   0.341 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                    0.012   0.985           0.016 &   0.357 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out (net)                                                                1   0.036 } {  cfg/CTS_cts_inv_11838391136/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.013   0.930   0.000   0.002 &   0.359 r} {  cfg/CTS_cts_inv_11838391136/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.009   0.987           0.007 &   0.366 f} {  cfg/ctsbuf_net_1823379498 (net)                                                                                       1   0.050 } {  cfg/CTS_cts_inv_11837391135/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.011   0.930   0.000   0.002 &   0.368 f} {  cfg/CTS_cts_inv_11837391135/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   0.988           0.006 &   0.374 r} {  cfg/ctsbuf_net_1822379497 (net)                                                                                       1   0.052 } {  cfg/CTS_cts_inv_11836391134/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   0.930   0.000   0.003 &   0.377 r} {  cfg/CTS_cts_inv_11836391134/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   0.987           0.007 &   0.384 f} {  cfg/ctsbuf_net_1821379496 (net)                                                                                       1   0.060 } {  cfg/CTS_cts_inv_11835391133/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   0.930   0.000   0.003 &   0.387 f} {  cfg/CTS_cts_inv_11835391133/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.011   0.988           0.007 &   0.394 r} {  cfg/ctsbuf_net_1820379495 (net)                                                                                       1   0.059 } {  cfg/CTS_cts_inv_11834391132/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.013   0.930   0.000   0.003 &   0.397 r} {  cfg/CTS_cts_inv_11834391132/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   0.987           0.007 &   0.404 f} {  cfg/ctsbuf_net_1819379494 (net)                                                                                       1   0.056 } {  cfg/CTS_cts_inv_11833391131/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   0.930   0.000   0.003 &   0.407 f} {  cfg/CTS_cts_inv_11833391131/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.008   0.988           0.006 &   0.413 r} {  cfg/occ_clk_out_ts2 (net)                                                                                             1   0.033 } {  eSi_DFT_occ_gater_25/CK (PREICG_X4R_A9PP84TL_C14)                                                                                 0.000   0.008   0.930   0.000   0.001 &   0.414 r} {  eSi_DFT_occ_gater_25/ECK (PREICG_X4R_A9PP84TL_C14)                                                                                        0.005   0.982           0.011 &   0.425 r} {  occ_clk_out_ts26 (net)                                                                                                2   0.004 } {  cfg/PO_FTB_3435__129751/A (BUF_X4N_A9PP84TSL_C14)                                                                                 0.000   0.005   0.930   0.000   0.000 &   0.426 r} {  cfg/PO_FTB_3435__129751/Y (BUF_X4N_A9PP84TSL_C14)                                                                                         0.006   0.975           0.010 &   0.436 r} {  cfg/master_mdio_mdc (net)                                                                                             2   0.006 } {  cfg/CTS_ctosc_drc_inst_439901/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                      0.000   0.006   0.930   0.000   0.000 &   0.436 r} {  cfg/CTS_ctosc_drc_inst_439901/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                              0.006   0.965           0.005 &   0.441 f} {  cfg/CTS_ctosc_drc_27 (net)                                                                                            1   0.007 } {  cfg/CTS_ctosc_drc_inst_439900/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                    0.000   0.006   0.930   0.000   0.000 &   0.441 f} {  cfg/CTS_ctosc_drc_inst_439900/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                            0.009   0.965           0.006 &   0.447 r} {  cfg/CTS_ctosc_drc_26 (net)                                                                                            8   0.027 } {  cfg/CTS_cts_inv_11811391099/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                        0.000   0.009   0.930   0.000   0.000 &   0.447 r} {  cfg/CTS_cts_inv_11811391099/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                0.007   0.965           0.006 &   0.454 f} {  cfg/ctsbuf_net_1812379487 (net)                                                                                       1   0.010 } {  cfg/CTS_cts_inv_11810391098/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                        0.000   0.007   0.930   0.000   0.000 &   0.454 f} {  cfg/CTS_cts_inv_11810391098/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                0.014   0.968           0.009 &   0.463 r} {  cfg/ctsbuf_net_1811379486 (net)                                                                                      11   0.020 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/mdio_out_reg/CK (SDFFRPQ_X2N_A9PP84TR_C16)                                                 -0.000   0.015   0.930  -0.000   0.002 &   0.465 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/mdio_out_reg/Q (SDFFRPQ_X2N_A9PP84TR_C16)                                                           0.070   0.973           0.062 &   0.527 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/aps_rename_348559_ (net)                                                        2   0.040 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_RLB__133359/A (INVP_X1F_A9PP84TR_C16)                                                   -0.012   0.072   0.930  -0.006   0.002 &   0.529 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_RLB__133359/Y (INVP_X1F_A9PP84TR_C16)                                                            0.042   0.960           0.036 &   0.565 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_aps_133003 (net)                                                            1   0.011 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_RLB__133360/A (INVP_X1R_A9PP84TR_C16)                                                   -0.002   0.043   0.930  -0.001   0.004 &   0.569 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_RLB__133360/Y (INVP_X1R_A9PP84TR_C16)                                                            0.056   0.963           0.036 &   0.605 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_aps_133004 (net)                                                            1   0.015 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_RLB__133088/A (INV_X6N_A9PP84TR_C16)                                                     0.000   0.062   0.930   0.000   0.010 &   0.615 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_RLB__133088/Y (INV_X6N_A9PP84TR_C16)                                                             0.018   0.975           0.015 &   0.630 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_net_382872 (net)                                                            1   0.028 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_87111/A (INV_X3N_A9PP84TSL_C14)                                                   0.000   0.074   0.930   0.000   0.031 &   0.660 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_87111/Y (INV_X3N_A9PP84TSL_C14)                                                           0.031   0.965           0.017 &   0.677 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_net_371511 (net)                                                            1   0.026 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_87109/A (INVP_X1F_A9PP84TR_C16)                                                   0.000   0.065   0.930   0.000   0.028 &   0.705 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_87109/Y (INVP_X1F_A9PP84TR_C16)                                                           0.047   0.960           0.038 &   0.743 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_net_389378 (net)                                                            1   0.013 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/CO_BUFT_RR_407470/A (BUFH_X1N_A9PP84TR_C16)                                                 0.000   0.051   0.930   0.000   0.008 &   0.752 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/CO_BUFT_RR_407470/Y (BUFH_X1N_A9PP84TR_C16)                                                         0.039   0.958           0.033 &   0.785 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_net_371847 (net)                                                            1   0.014 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_87107/A (INVP_X1F_A9PP84TR_C16)                                                   0.000   0.042   0.930   0.000   0.009 &   0.794 f} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_AINV_P_87107/Y (INVP_X1F_A9PP84TR_C16)                                                           0.064   0.960           0.044 &   0.838 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/net_net_376543 (net)                                                            1   0.013 } {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_RLB__377944/A (BUFH_X1N_A9PP84TR_C16)                                                    0.000   0.066   0.930   0.000   0.008 &   0.846 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/PO_RLB__377944/Y (BUFH_X1N_A9PP84TR_C16)                                                            0.047   0.957           0.038 &   0.884 r} {  cfg/cfg_mdiom_top/cfg_mem2mdiom_inst0/mdio_out (net)                                                                  1   0.014 } {  BLOCK_BUFFER_OUT_65/A (BUF_X12N_A9PP84TL_C14)                                                                                     0.000   0.053   0.930   0.000   0.009 &   0.893 r} {  BLOCK_BUFFER_OUT_65/Y (BUF_X12N_A9PP84TL_C14)                                                                                             0.012   0.983           0.023 &   0.917 r} {  master_mdio_out (net)                                                                                                 1   0.040 } {  master_mdio_out (out)                                                                                                             0.000   0.013   0.930   0.000   0.001 &   0.918 r} {  data arrival time                                                                                                                                                           0.918} {} {  clock master_mdio_mdc (rise edge)                                                                                                                                 0.000     0.000} {  clock host_clk (source latency)                                                                                                                                   0.000     0.000} {  host_clk (in)                                                                                                                             0.080                   0.000 &   0.000 r} {  host_clk (net)                                                                                                        1   0.003 } {  BLOCK_BUFFER_IN_CLK_1/A (BUF_X12N_A9PP84TL_C14)                                                                                   0.000   0.080   1.070   0.000   0.000 &   0.000 r} {  BLOCK_BUFFER_IN_CLK_1/Y (BUF_X12N_A9PP84TL_C14)                                                                                           0.027   1.068           0.034 &   0.034 r} {  aps_rename_349275_ (net)                                                                                              1   0.103 } {  CTS_cts_inv_12229391571/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.030   1.070   0.000   0.005 &   0.039 r} {  CTS_cts_inv_12229391571/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.012   1.075           0.011 &   0.050 f} {  ctsbuf_net_2059379734 (net)                                                                                           1   0.060 } {  CTS_cts_inv_12228391570/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                          0.000   0.013   1.070   0.000   0.002 &   0.052 f} {  CTS_cts_inv_12228391570/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                  0.012   1.061           0.008 &   0.061 r} {  ctsbuf_net_2058379733 (net)                                                                                           2   0.066 } {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                           0.000   0.013   1.070   0.000   0.003 &   0.063 r} {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                                   0.005   1.068           0.013 &   0.076 r} {  esi_dft_occ_wrap_host_clk/pll_clk_ATibuf_101 (net)                                                                    8   0.010 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)                          0.000   0.005   1.070   0.000   0.000 &   0.076 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                                 0.004   1.068           0.011 &   0.087 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                                       1   0.001 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                                       0.000   0.004   1.070   0.000   0.000 &   0.087 r} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                               0.005   1.090           0.005 &   0.092 f} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ECO0 (net)                                                                      1   0.002 } {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                                         0.000   0.005   1.070   0.000   0.000 &   0.092 f} {  esi_dft_occ_wrap_host_clk/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                                 0.016   1.060           0.012 &   0.103 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_102 (net)                                                                3   0.006 } {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                                       0.000   0.016   1.070   0.000   0.001 &   0.104 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                               0.006   1.038           0.015 &   0.119 r} {  esi_dft_occ_wrap_host_clk/occ_clk_out (net)                                                                           1   0.016 } {  eSi_DFT_occ_gater_21/CK (PREICG_X16N_A9PP84TL_C14)                                                                                0.000   0.007   1.070   0.000   0.001 &   0.120 r} {  eSi_DFT_occ_gater_21/ECK (PREICG_X16N_A9PP84TL_C14)                                                                                       0.019   1.035           0.021 &   0.141 r} {  host_clk_ts1 (net)                                                                                                    2   0.089 } {  CTS_cts_inv_12207391549/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.021   1.070   0.000   0.003 &   0.144 r} {  CTS_cts_inv_12207391549/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   1.068           0.012 &   0.157 f} {  ctsbuf_net_2044379719 (net)                                                                                           1   0.049 } {  CTS_cts_inv_12205391547/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.015   1.070   0.000   0.002 &   0.158 f} {  CTS_cts_inv_12205391547/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   1.056           0.011 &   0.170 r} {  ctsbuf_net_2042379717 (net)                                                                                           1   0.048 } {  CTS_cts_inv_12203391545/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.015   1.070   0.000   0.002 &   0.171 r} {  CTS_cts_inv_12203391545/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.013   1.068           0.011 &   0.182 f} {  ctsbuf_net_2040379715 (net)                                                                                           1   0.047 } {  CTS_cts_inv_12201391543/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                          0.000   0.014   1.070   0.000   0.002 &   0.184 f} {  CTS_cts_inv_12201391543/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                  0.015   1.056           0.010 &   0.194 r} {  ctsbuf_net_2038379713 (net)                                                                                           2   0.050 } {  cfg/cfg_fenpin/esi_dft_SERDES_DIV2_BYPASS_MUX_mux/A (MX2_X2N_A9PP84TR_C16)                                                        0.000   0.018   1.070   0.000   0.004 &   0.199 r} {  cfg/cfg_fenpin/esi_dft_SERDES_DIV2_BYPASS_MUX_mux/Y (MX2_X2N_A9PP84TR_C16)                                                                0.036   1.253           0.038 &   0.236 r} {  cfg/cfg_fenpin/clk_ts1 (net)                                                                                          2   0.016 } {  cfg/cfg_fenpin/mdiom_clk_reg/CK (SDFFXRPQ_X4N_A9PP84TSL_C14)                                                                      0.003   0.038   1.070   0.001   0.005 &   0.241 r} {  cfg/cfg_fenpin/mdiom_clk_reg/Q (SDFFXRPQ_X4N_A9PP84TSL_C14) (gclock source)                                                               0.014   1.048           0.031 &   0.273 r} {  cfg/cfg_fenpin/cts2 (net)                                                                                             2   0.021 } {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379058/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                     0.000   0.014   1.070   0.000   0.001 &   0.273 r} {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379058/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                             0.012   1.053           0.008 &   0.281 f} {  cfg/cfg_fenpin/cts3 (net)                                                                                             1   0.092 } {  cfg/cfg_fenpin/CTS_cts_inv_11904391222/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.021   1.070   0.000   0.008 &   0.290 f} {  cfg/cfg_fenpin/CTS_cts_inv_11904391222/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.012   1.043           0.009 &   0.299 r} {  cfg/cfg_fenpin/ctsbuf_net_1835379510 (net)                                                                            1   0.059 } {  cfg/cfg_fenpin/CTS_cts_inv_11903391221/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.013   1.070   0.000   0.002 &   0.301 r} {  cfg/cfg_fenpin/CTS_cts_inv_11903391221/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.008   1.053           0.007 &   0.308 f} {  cfg/cfg_fenpin/ctsbuf_net_1834379509 (net)                                                                            1   0.071 } {  cfg/cfg_fenpin/CTS_cts_inv_11902391220/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.019   1.070   0.000   0.008 &   0.316 f} {  cfg/cfg_fenpin/CTS_cts_inv_11902391220/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.012   1.043           0.007 &   0.323 r} {  cfg/cfg_fenpin/ctsbuf_net_1833379508 (net)                                                                            1   0.068 } {  cfg/cfg_fenpin/CTS_cts_inv_11901391219/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                           0.000   0.019   1.070   0.000   0.007 &   0.330 r} {  cfg/cfg_fenpin/CTS_cts_inv_11901391219/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                   0.010   1.053           0.008 &   0.338 f} {  cfg/cfg_fenpin/ctsbuf_net_1832379507 (net)                                                                            1   0.052 } {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379057/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                     0.000   0.012   1.070   0.000   0.003 &   0.341 f} {  cfg/cfg_fenpin/CTS_mdiom_clk_reg_Q_vcs379057/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                             0.004   1.044           0.004 &   0.345 r} {  cfg/cfg_fenpin/mdiom_clk (net)                                                                                        1   0.007 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                0.000   0.004   1.070   0.000   0.000 &   0.346 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                        0.005   1.048           0.010 &   0.356 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/pll_clk_ATibuf_101 (net)                                                         8   0.010 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)               0.000   0.005   1.070   0.000   0.000 &   0.356 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                      0.004   1.053           0.011 &   0.366 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                            1   0.001 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                            0.000   0.004   1.070   0.000   0.000 &   0.366 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                    0.005   1.070           0.005 &   0.371 f} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ECO0 (net)                                                           1   0.002 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                              0.000   0.005   1.070   0.000   0.000 &   0.371 f} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                      0.016   1.049           0.012 &   0.383 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_102 (net)                                                     3   0.006 } {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                            0.001   0.016   1.070   0.000   0.001 &   0.383 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                    0.012   1.029           0.017 &   0.400 r} {  cfg/esi_dft_occ_wrap_cfg_SERDES_DIV2/occ_clk_out (net)                                                                1   0.041 } {  cfg/CTS_cts_inv_11838391136/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.013   1.070   0.000   0.002 &   0.403 r} {  cfg/CTS_cts_inv_11838391136/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.009   1.032           0.007 &   0.410 f} {  cfg/ctsbuf_net_1823379498 (net)                                                                                       1   0.055 } {  cfg/CTS_cts_inv_11837391135/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.011   1.070   0.000   0.003 &   0.412 f} {  cfg/CTS_cts_inv_11837391135/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   1.026           0.006 &   0.419 r} {  cfg/ctsbuf_net_1822379497 (net)                                                                                       1   0.056 } {  cfg/CTS_cts_inv_11836391134/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   1.070   0.000   0.003 &   0.422 r} {  cfg/CTS_cts_inv_11836391134/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   1.032           0.007 &   0.429 f} {  cfg/ctsbuf_net_1821379496 (net)                                                                                       1   0.065 } {  cfg/CTS_cts_inv_11835391133/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   1.070   0.000   0.004 &   0.433 f} {  cfg/CTS_cts_inv_11835391133/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.011   1.026           0.007 &   0.440 r} {  cfg/ctsbuf_net_1820379495 (net)                                                                                       1   0.064 } {  cfg/CTS_cts_inv_11834391132/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.013   1.070   0.000   0.004 &   0.444 r} {  cfg/CTS_cts_inv_11834391132/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.010   1.032           0.007 &   0.451 f} {  cfg/ctsbuf_net_1819379494 (net)                                                                                       1   0.063 } {  cfg/CTS_cts_inv_11833391131/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                      0.000   0.012   1.070   0.000   0.003 &   0.454 f} {  cfg/CTS_cts_inv_11833391131/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                              0.008   1.026           0.006 &   0.460 r} {  cfg/occ_clk_out_ts2 (net)                                                                                             1   0.034 } {  eSi_DFT_occ_gater_25/CK (PREICG_X4R_A9PP84TL_C14)                                                                                 0.000   0.008   1.070   0.000   0.001 &   0.462 r} {  eSi_DFT_occ_gater_25/ECK (PREICG_X4R_A9PP84TL_C14)                                                                                        0.005   1.031           0.012 &   0.473 r} {  occ_clk_out_ts26 (net)                                                                                                2   0.004 } {  cfg/PO_FTB_3435__129751/A (BUF_X4N_A9PP84TSL_C14)                                                                                 0.000   0.005   1.070   0.000   0.001 &   0.474 r} {  cfg/PO_FTB_3435__129751/Y (BUF_X4N_A9PP84TSL_C14)                                                                                         0.006   1.032           0.011 &   0.485 r} {  cfg/master_mdio_mdc (net)                                                                                             2   0.008 } {  CTS_cfg_master_mdio_mdc_vip379084/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                  0.000   0.006   1.070   0.000   0.000 &   0.485 r} {  CTS_cfg_master_mdio_mdc_vip379084/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                          0.004   1.040           0.004 &   0.489 f} {  cts37 (net)                                                                                                           1   0.005 } {  CTS_cfg_master_mdio_mdc_vip379083/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                  0.000   0.004   1.070  -0.000   0.000 &   0.489 f} {  CTS_cfg_master_mdio_mdc_vip379083/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                          0.006   1.036           0.006 &   0.495 r} {  cts36 (net)                                                                                                           1   0.010 } {  CTS_cts_inv_13789393131/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.006   1.070   0.000   0.001 &   0.495 r} {  CTS_cts_inv_13789393131/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.018   1.040           0.011 &   0.506 f} {  ctsbuf_net_3146380821 (net)                                                                                           1   0.036 } {  CTS_cts_inv_13788393130/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.020   1.070   0.000   0.005 &   0.511 f} {  CTS_cts_inv_13788393130/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.026   1.036           0.018 &   0.528 r} {  ctsbuf_net_3145380820 (net)                                                                                           1   0.035 } {  CTS_cts_inv_13787393129/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.026   1.070   0.000   0.004 &   0.532 r} {  CTS_cts_inv_13787393129/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.024   1.040           0.018 &   0.550 f} {  ctsbuf_net_3144380819 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13786393128/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.026   1.070   0.000   0.005 &   0.556 f} {  CTS_cts_inv_13786393128/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.029   1.036           0.020 &   0.576 r} {  ctsbuf_net_3143380818 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13785393127/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.030   1.070   0.000   0.005 &   0.581 r} {  CTS_cts_inv_13785393127/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.025   1.040           0.018 &   0.599 f} {  ctsbuf_net_3142380817 (net)                                                                                           1   0.041 } {  CTS_cts_inv_13784393126/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.028   1.070   0.000   0.006 &   0.605 f} {  CTS_cts_inv_13784393126/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.029   1.036           0.021 &   0.626 r} {  ctsbuf_net_3141380816 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13783393125/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.030   1.070   0.000   0.005 &   0.631 r} {  CTS_cts_inv_13783393125/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.026   1.040           0.019 &   0.650 f} {  ctsbuf_net_3140380815 (net)                                                                                           1   0.041 } {  CTS_cts_inv_13782393124/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.027   1.070   0.000   0.005 &   0.655 f} {  CTS_cts_inv_13782393124/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.029   1.036           0.019 &   0.675 r} {  ctsbuf_net_3139380814 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13781393123/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.031   1.070   0.000   0.005 &   0.680 r} {  CTS_cts_inv_13781393123/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.024   1.040           0.019 &   0.699 f} {  ctsbuf_net_3138380813 (net)                                                                                           1   0.039 } {  CTS_cts_inv_13780393122/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.027   1.070   0.000   0.006 &   0.704 f} {  CTS_cts_inv_13780393122/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.029   1.036           0.020 &   0.725 r} {  ctsbuf_net_3137380812 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13779393121/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.030   1.070   0.000   0.005 &   0.730 r} {  CTS_cts_inv_13779393121/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.025   1.040           0.018 &   0.748 f} {  ctsbuf_net_3136380811 (net)                                                                                           1   0.040 } {  CTS_cts_inv_13778393120/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.027   1.070   0.000   0.006 &   0.753 f} {  CTS_cts_inv_13778393120/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.030   1.036           0.021 &   0.774 r} {  ctsbuf_net_3135380810 (net)                                                                                           1   0.041 } {  CTS_cts_inv_13777393119/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.031   1.070   0.000   0.006 &   0.780 r} {  CTS_cts_inv_13777393119/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.025   1.040           0.019 &   0.798 f} {  ctsbuf_net_3134380809 (net)                                                                                           1   0.039 } {  CTS_cts_inv_13776393118/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                            0.000   0.026   1.070   0.000   0.005 &   0.803 f} {  CTS_cts_inv_13776393118/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                    0.026   1.036           0.019 &   0.822 r} {  ctsbuf_net_3133380808 (net)                                                                                           1   0.037 } {  BLOCK_BUFFER_OUT_CLK_3/A (BUF_X12N_A9PP84TL_C14)                                                                                  0.000   0.029   1.070   0.000   0.005 &   0.827 r} {  BLOCK_BUFFER_OUT_CLK_3/Y (BUF_X12N_A9PP84TL_C14)                                                                                          0.012   1.034           0.021 &   0.848 r} {  master_mdio_mdc (net)                                                                                                 1   0.040 } {  master_mdio_mdc (out)                                                                                                             0.000   0.012   1.070   0.000   0.001 &   0.849 r} {  clock reconvergence pessimism                                                                                                                                    -0.049     0.800} {  clock uncertainty                                                                                                                                                 0.040     0.840} {  output external delay                                                                                                                                            12.000    12.840} {  data required time                                                                                                                                                         12.840} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                         12.840} {  data arrival time                                                                                                                                                          -0.918} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                          -11.922} {} {  Derate Summary Report} {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                     -0.046 } {  total derate : arrival time                                                                                                                                       0.038 } {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                              0.084 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                        -11.922 } {  clock reconvergence pessimism (due to derating)                                                                                                                  -0.046 } {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                             -11.884 } {  slack (with no derating) (VIOLATED)                                                                                                                             -11.884 }
