Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RA1E_hazard' [C:/Users/joaqu/Desktop/Arqui 24-2/Proyecto Final/ARM-Pipeline/lab5p1.srcs/sources_1/new/arm.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RA2E_hazard' [C:/Users/joaqu/Desktop/Arqui 24-2/Proyecto Final/ARM-Pipeline/lab5p1.srcs/sources_1/new/arm.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/joaqu/Desktop/Arqui 24-2/Proyecto Final/ARM-Pipeline/lab5p1.srcs/sources_1/new/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/joaqu/Desktop/Arqui 24-2/Proyecto Final/ARM-Pipeline/lab5p1.srcs/sources_1/new/datapath.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RA1E' [C:/Users/joaqu/Desktop/Arqui 24-2/Proyecto Final/ARM-Pipeline/lab5p1.srcs/sources_1/new/arm.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RA2E' [C:/Users/joaqu/Desktop/Arqui 24-2/Proyecto Final/ARM-Pipeline/lab5p1.srcs/sources_1/new/arm.v:145]
WARNING: [VRFC 10-3129] assignment to input 'ReadData' [C:/Users/joaqu/Desktop/Arqui 24-2/Proyecto Final/ARM-Pipeline/lab5p1.srcs/sources_1/new/arm.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopr(WIDTH=20)
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.BranchPredictor
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.flopr(WIDTH=108)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=68)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
