

================================================================
== Vivado HLS Report for 'shuffle_48_l_p'
================================================================
* Date:           Fri Dec 14 14:26:51 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21313|  21313|  21313|  21313|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  21312|  21312|       222|          -|          -|    96|    no    |
        | + Loop 1.1      |    220|    220|        22|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |     20|     20|         2|          -|          -|    10|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     400|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      97|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     497|    238|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_36_fu_118_p2      |     +    |      0|  26|  12|           1|           7|
    |h_36_fu_200_p2       |     +    |      0|  17|   9|           4|           1|
    |tmp_380_fu_158_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_383_fu_188_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_384_fu_214_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_385_fu_243_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_386_fu_249_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_387_fu_278_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_388_fu_304_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_389_fu_314_p2    |     +    |      0|  50|  20|          15|          15|
    |w_36_fu_290_p2       |     +    |      0|  17|   9|           4|           1|
    |exitcond1_fu_194_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond2_fu_112_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_284_p2   |   icmp   |      0|   0|   2|           4|           4|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 400| 178|         124|         124|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |co_reg_75  |   9|          2|    7|         14|
    |h_reg_86   |   9|          2|    4|          8|
    |w_reg_97   |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   16|         36|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   5|   0|    5|          0|
    |co_36_reg_330    |   7|   0|    7|          0|
    |co_reg_75        |   7|   0|    7|          0|
    |h_36_reg_348     |   4|   0|    4|          0|
    |h_reg_86         |   4|   0|    4|          0|
    |tmp_340_reg_323  |   1|   0|    1|          0|
    |tmp_380_reg_335  |   9|   0|   10|          1|
    |tmp_383_reg_340  |  10|   0|   11|          1|
    |tmp_385_reg_353  |  13|   0|   14|          1|
    |tmp_387_reg_358  |  14|   0|   15|          1|
    |tmp_389_reg_376  |  15|   0|   15|          0|
    |w_36_reg_366     |   4|   0|    4|          0|
    |w_reg_97         |   4|   0|    4|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  97|   0|  101|          4|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | shuffle_48_l_p | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | shuffle_48_l_p | return value |
|ap_start           |  in |    1| ap_ctrl_hs | shuffle_48_l_p | return value |
|ap_done            | out |    1| ap_ctrl_hs | shuffle_48_l_p | return value |
|ap_idle            | out |    1| ap_ctrl_hs | shuffle_48_l_p | return value |
|ap_ready           | out |    1| ap_ctrl_hs | shuffle_48_l_p | return value |
|left_r_address0    | out |   13|  ap_memory |     left_r     |     array    |
|left_r_ce0         | out |    1|  ap_memory |     left_r     |     array    |
|left_r_q0          |  in |   32|  ap_memory |     left_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

