Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Sep 21 23:36:07 2025
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  80          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (178)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: div1kHz/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (178)
--------------------------------------------------
 There are 178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  195          inf        0.000                      0                  195           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.611ns  (logic 4.951ns (39.255%)  route 7.661ns (60.745%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y20         RAMB18E1                     0.000     0.000 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X5Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.882 f  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=7, routed)           2.246     3.128    led_OBUF[5]
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.146     3.274 f  seg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.978     4.253    hex_to_display[1]
    SLICE_X72Y45         LUT6 (Prop_lut6_I2_O)        0.328     4.581 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.436     9.017    seg_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         3.595    12.611 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.611    seg[4]
    Y10                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.507ns  (logic 4.910ns (39.254%)  route 7.598ns (60.746%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y20         RAMB18E1                     0.000     0.000 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X5Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.882 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=7, routed)           2.246     3.128    led_OBUF[5]
    SLICE_X82Y45         LUT3 (Prop_lut3_I0_O)        0.146     3.274 r  seg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           1.164     4.438    hex_to_display[1]
    SLICE_X72Y45         LUT6 (Prop_lut6_I5_O)        0.328     4.766 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.187     8.954    seg_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.554    12.507 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.507    seg[0]
    V10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.484ns  (logic 4.707ns (37.707%)  route 7.777ns (62.293%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y20         RAMB18E1                     0.000     0.000 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X5Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     0.882 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           1.885     2.767    led_OBUF[2]
    SLICE_X82Y45         LUT3 (Prop_lut3_I2_O)        0.124     2.891 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.471     4.362    hex_to_display[2]
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.486 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.421     8.907    seg_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         3.577    12.484 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.484    seg[3]
    AA9                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.280ns  (logic 4.790ns (39.007%)  route 7.490ns (60.993%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y20         RAMB18E1                     0.000     0.000 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X5Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.882 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=2, routed)           1.838     2.720    led_OBUF[7]
    SLICE_X88Y45         LUT3 (Prop_lut3_I0_O)        0.124     2.844 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.689     4.533    hex_to_display[3]
    SLICE_X66Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.657 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.963     8.620    seg_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         3.660    12.280 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.280    seg[1]
    W11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.129ns  (logic 4.732ns (39.016%)  route 7.396ns (60.984%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y20         RAMB18E1                     0.000     0.000 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X5Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     0.882 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           1.885     2.767    led_OBUF[2]
    SLICE_X82Y45         LUT3 (Prop_lut3_I2_O)        0.124     2.891 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.254     4.145    hex_to_display[2]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.269 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.258     8.526    seg_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         3.602    12.129 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.129    seg[6]
    Y11                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.974ns  (logic 4.856ns (40.559%)  route 7.117ns (59.441%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y20         RAMB18E1                     0.000     0.000 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X5Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.882 f  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           2.233     3.115    led_OBUF[0]
    SLICE_X72Y45         LUT3 (Prop_lut3_I2_O)        0.124     3.239 f  seg_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           1.004     4.244    hex_to_display[0]
    SLICE_X66Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.368 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.879     8.247    seg_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         3.726    11.974 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.974    seg[2]
    W12                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.354ns  (logic 4.745ns (41.797%)  route 6.608ns (58.203%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y20         RAMB18E1                     0.000     0.000 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X5Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     0.882 f  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           1.885     2.767    led_OBUF[2]
    SLICE_X82Y45         LUT3 (Prop_lut3_I2_O)        0.124     2.891 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.488     4.379    hex_to_display[2]
    SLICE_X66Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.503 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.235     7.738    seg_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         3.615    11.354 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.354    seg[5]
    AA11                                                              r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_digit_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.578ns  (logic 4.539ns (47.390%)  route 5.039ns (52.610%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDCE                         0.000     0.000 r  active_digit_reg/C
    SLICE_X87Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  active_digit_reg/Q
                         net (fo=13, routed)          0.977     1.433    an_OBUF[0]
    SLICE_X72Y45         LUT1 (Prop_lut1_I0_O)        0.150     1.583 r  an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.061     5.645    an_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.933     9.578 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.578    an[1]
    V12                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 active_digit_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 4.094ns (45.806%)  route 4.843ns (54.194%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDCE                         0.000     0.000 r  active_digit_reg/C
    SLICE_X87Y45         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  active_digit_reg/Q
                         net (fo=13, routed)          4.843     5.299    an_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.638     8.937 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.937    an[0]
    W8                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.071ns  (logic 4.384ns (54.318%)  route 3.687ns (45.682%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y20         RAMB18E1                     0.000     0.000 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X5Y20         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.882 r  BRAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=2, routed)           3.687     4.569    led_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     8.071 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.071    led[7]
    U14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div1Hz/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_1Hz_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.799%)  route 0.137ns (49.201%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE                         0.000     0.000 r  div1Hz/clk_out_reg/C
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div1Hz/clk_out_reg/Q
                         net (fo=3, routed)           0.137     0.278    clk_out
    SLICE_X112Y53        FDRE                                         r  clk_1Hz_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_ptr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE                         0.000     0.000 r  addr_ptr_reg[2]/C
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_ptr_reg[2]/Q
                         net (fo=5, routed)           0.101     0.242    addr_ptr_reg[2]
    SLICE_X112Y55        LUT6 (Prop_lut6_I5_O)        0.045     0.287 r  addr_ptr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.287    p_0_in[4]
    SLICE_X112Y55        FDCE                                         r  addr_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_1Hz_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tick_1Hz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE                         0.000     0.000 r  clk_1Hz_d_reg/C
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.148     0.148 f  clk_1Hz_d_reg/Q
                         net (fo=1, routed)           0.059     0.207    div1Hz/clk_1Hz_d
    SLICE_X112Y53        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  div1Hz/tick_1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.305    tick_1Hz0
    SLICE_X112Y53        FDRE                                         r  tick_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE                         0.000     0.000 r  div1Hz/clk_out_reg/C
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div1Hz/clk_out_reg/Q
                         net (fo=3, routed)           0.168     0.309    div1Hz/clk_out
    SLICE_X109Y53        LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  div1Hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    div1Hz/clk_out_i_1__0_n_0
    SLICE_X109Y53        FDCE                                         r  div1Hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1kHz/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1kHz/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y45         FDCE                         0.000     0.000 r  div1kHz/clk_out_reg/C
    SLICE_X88Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div1kHz/clk_out_reg/Q
                         net (fo=2, routed)           0.185     0.326    div1kHz/clk_out_reg_0
    SLICE_X88Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.371 r  div1kHz/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.371    div1kHz/clk_out_i_1_n_0
    SLICE_X88Y45         FDCE                                         r  div1kHz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1kHz/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y46         FDCE                         0.000     0.000 r  div1kHz/counter_reg[0]/C
    SLICE_X88Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  div1kHz/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    div1kHz/counter[0]
    SLICE_X88Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  div1kHz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    div1kHz/counter_0[0]
    SLICE_X88Y46         FDCE                                         r  div1kHz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tick_1Hz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            addr_ptr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.009%)  route 0.164ns (43.991%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDRE                         0.000     0.000 r  tick_1Hz_reg/C
    SLICE_X112Y53        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tick_1Hz_reg/Q
                         net (fo=7, routed)           0.164     0.328    tick_1Hz
    SLICE_X112Y54        LUT6 (Prop_lut6_I2_O)        0.045     0.373 r  addr_ptr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.373    p_0_in[6]
    SLICE_X112Y54        FDCE                                         r  addr_ptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_ptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.654%)  route 0.189ns (50.346%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE                         0.000     0.000 r  addr_ptr_reg[0]/C
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_ptr_reg[0]/Q
                         net (fo=7, routed)           0.189     0.330    addr_ptr_reg[0]
    SLICE_X113Y55        LUT6 (Prop_lut6_I5_O)        0.045     0.375 r  addr_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    p_0_in[2]
    SLICE_X113Y55        FDCE                                         r  addr_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_ptr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.654%)  route 0.189ns (50.346%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE                         0.000     0.000 r  addr_ptr_reg[0]/C
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_ptr_reg[0]/Q
                         net (fo=7, routed)           0.189     0.330    addr_ptr_reg[0]
    SLICE_X113Y55        LUT5 (Prop_lut5_I2_O)        0.045     0.375 r  addr_ptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.375    p_0_in[3]
    SLICE_X113Y55        FDCE                                         r  addr_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_ptr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_ptr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDCE                         0.000     0.000 r  addr_ptr_reg[6]/C
    SLICE_X112Y54        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  addr_ptr_reg[6]/Q
                         net (fo=3, routed)           0.186     0.350    addr_ptr_reg[6]
    SLICE_X112Y54        LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  addr_ptr[7]_i_2/O
                         net (fo=1, routed)           0.000     0.395    p_0_in[7]
    SLICE_X112Y54        FDCE                                         r  addr_ptr_reg[7]/D
  -------------------------------------------------------------------    -------------------





