# Design: Design Register File already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Top-level unit(s) detected:
# Entity => RegisterFile
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Error: COMP96_0078: TestBench/registerfile_TB.vhd : (61, 22): Unknown identifier "CLOCK_PERIOD".
# Error: COMP96_0133: TestBench/registerfile_TB.vhd : (61, 22): Cannot find object declaration.
# Error: COMP96_0085: TestBench/registerfile_TB.vhd : (61, 22): Time expression expected.
# Error: COMP96_0078: TestBench/registerfile_TB.vhd : (63, 22): Unknown identifier "CLOCK_PERIOD".
# Error: COMP96_0133: TestBench/registerfile_TB.vhd : (63, 22): Cannot find object declaration.
# Error: COMP96_0085: TestBench/registerfile_TB.vhd : (63, 22): Time expression expected.
# Error: COMP96_0078: TestBench/registerfile_TB.vhd : (75, 18): Unknown identifier "CLOCK_PERIOD".
# Error: COMP96_0133: TestBench/registerfile_TB.vhd : (75, 18): Cannot find object declaration.
# Error: COMP96_0085: TestBench/registerfile_TB.vhd : (75, 18): Time expression expected.
# Error: COMP96_0078: TestBench/registerfile_TB.vhd : (81, 18): Unknown identifier "CLOCK_PERIOD".
# Error: COMP96_0133: TestBench/registerfile_TB.vhd : (81, 18): Cannot find object declaration.
# Error: COMP96_0085: TestBench/registerfile_TB.vhd : (81, 18): Time expression expected.
# Error: COMP96_0078: TestBench/registerfile_TB.vhd : (87, 18): Unknown identifier "CLOCK_PERIOD".
# Error: COMP96_0133: TestBench/registerfile_TB.vhd : (87, 18): Cannot find object declaration.
# Error: COMP96_0085: TestBench/registerfile_TB.vhd : (87, 18): Time expression expected.
# Error: COMP96_0118: TestBench/registerfile_TB.vhd : (91, 35): Keyword 'others' is not allowed in unconstrained array aggregate.
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile failure 16 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Error: COMP96_0118: TestBench/registerfile_TB.vhd : (91, 35): Keyword 'others' is not allowed in unconstrained array aggregate.
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
asim -O5 +access +r +m+RegisterFile RegisterFile Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6197 kB (elbread=256 elab2=5803 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\ece443_finalproject\Components\Register_File\Register File\src\wave.asdb
#  7:51 PM, Sunday, November 26, 2023
#  Simulation has been initialized
# 10 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RegisterFile,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /RegisterFile,  Process: line__49.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+registerfile_tb registerfile_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6199 kB (elbread=256 elab2=5805 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\ece443_finalproject\Components\Register_File\Register File\src\wave.asdb
#  7:51 PM, Sunday, November 26, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/wave.asdb'.
# 10 object(s) traced.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /registerfile_tb/UUT,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /registerfile_tb/UUT,  Process: line__49.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 20 ns,  Iteration: 2,  Instance: /registerfile_tb/UUT,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 20 ns,  Iteration: 2,  Instance: /registerfile_tb/UUT,  Process: line__49.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 35 ns,  Iteration: 2,  Instance: /registerfile_tb/UUT,  Process: line__48.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 35 ns,  Iteration: 2,  Instance: /registerfile_tb/UUT,  Process: line__49.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'C:/My_Designs/ece443_finalproject/Components/Register_File/RegisterFile/src/registerfilewave.awc' connected to 'C:/My_Designs/ece443_finalproject/Components/Register_File/RegisterFile/src/registerfilewave.asdb'.
# Adding file C:\My_Designs\ece443_finalproject\Components\Register_File\RegisterFile\src\registerfilewave.asdb ... Done
# Adding file C:\My_Designs\ece443_finalproject\Components\Register_File\RegisterFile\src\registerfilewave.awc ... Done
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work Register_File -2002  "$dsn/src/Register File.vhd" $dsn/src/TestBench/registerfile_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/Register File.vhd
# Compile Entity "RegisterFile"
# Compile Architecture "Behavioral" of Entity "RegisterFile"
# File: C:/My_Designs/ece443_finalproject/Components/Register_File/Register File/src/TestBench/registerfile_TB.vhd
# Compile Entity "registerfile_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "registerfile_tb"
# Compile Configuration "TESTBENCH_FOR_registerfile"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
