{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751650534624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751650534635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 04 23:05:34 2025 " "Processing started: Fri Jul 04 23:05:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751650534635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650534635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_gpu -c mini_gpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_gpu -c mini_gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650534635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751650535365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751650535366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpu_tb " "Found entity 1: gpu_tb" {  } { { "gpu_tb.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/gpu_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/decoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetcher " "Found entity 1: fetcher" {  } { { "fetcher.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/fetcher.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548950 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 lsu.sv(103) " "Verilog HDL Expression warning at lsu.sv(103): truncated literal to match 3 bits" {  } { { "lsu.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/lsu.sv" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1751650548960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/lsu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/pc.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548969 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "scheduler.sv(45) " "Verilog HDL information at scheduler.sv(45): always construct contains both blocking and non-blocking assignments" {  } { { "scheduler.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/scheduler.sv" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751650548976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE scheduler.sv(35) " "Verilog HDL Declaration information at scheduler.sv(35): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "scheduler.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/scheduler.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751650548976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scheduler " "Found entity 1: scheduler" {  } { { "scheduler.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/scheduler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcr.sv 1 1 " "Found 1 design units, including 1 entities, in source file dcr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcr " "Found entity 1: dcr" {  } { { "dcr.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/dcr.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548989 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dispatch.sv(39) " "Verilog HDL information at dispatch.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "dispatch.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/dispatch.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751650548992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file dispatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dispatch " "Found entity 1: dispatch" {  } { { "dispatch.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/dispatch.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650548994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650548994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/registers.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650549000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650549000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/gpu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650549006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650549006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.sv(49) " "Verilog HDL information at controller.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "controller.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/controller.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751650549011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650549014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650549014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpu " "Elaborating entity \"gpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751650549101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcr dcr:dcr_instance " "Elaborating entity \"dcr\" for hierarchy \"dcr:dcr_instance\"" {  } { { "gpu.sv" "dcr_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/gpu.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:data_memory_controller " "Elaborating entity \"controller\" for hierarchy \"controller:data_memory_controller\"" {  } { { "gpu.sv" "data_memory_controller" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/gpu.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controller.sv(74) " "Verilog HDL assignment warning at controller.sv(74): truncated value with size 32 to match size of target (3)" {  } { { "controller.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549122 "|gpu|controller:data_memory_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controller.sv(84) " "Verilog HDL assignment warning at controller.sv(84): truncated value with size 32 to match size of target (3)" {  } { { "controller.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/controller.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549122 "|gpu|controller:data_memory_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:program_memory_controller " "Elaborating entity \"controller\" for hierarchy \"controller:program_memory_controller\"" {  } { { "gpu.sv" "program_memory_controller" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/gpu.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.sv(74) " "Verilog HDL assignment warning at controller.sv(74): truncated value with size 32 to match size of target (1)" {  } { { "controller.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549127 "|gpu|controller:program_memory_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.sv(84) " "Verilog HDL assignment warning at controller.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "controller.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/controller.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549127 "|gpu|controller:program_memory_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatch dispatch:dispatch_instance " "Elaborating entity \"dispatch\" for hierarchy \"dispatch:dispatch_instance\"" {  } { { "gpu.sv" "dispatch_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/gpu.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dispatch.sv(32) " "Verilog HDL assignment warning at dispatch.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "dispatch.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/dispatch.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549130 "|gpu|dispatch:dispatch_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dispatch.sv(50) " "Verilog HDL assignment warning at dispatch.sv(50): truncated value with size 32 to match size of target (3)" {  } { { "dispatch.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/dispatch.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549130 "|gpu|dispatch:dispatch_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dispatch.sv(74) " "Verilog HDL assignment warning at dispatch.sv(74): truncated value with size 32 to match size of target (3)" {  } { { "dispatch.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/dispatch.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549130 "|gpu|dispatch:dispatch_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dispatch.sv(78) " "Verilog HDL assignment warning at dispatch.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "dispatch.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/dispatch.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549130 "|gpu|dispatch:dispatch_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dispatch.sv(88) " "Verilog HDL assignment warning at dispatch.sv(88): truncated value with size 32 to match size of target (8)" {  } { { "dispatch.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/dispatch.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549131 "|gpu|dispatch:dispatch_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:cores\[0\].core_instance " "Elaborating entity \"core\" for hierarchy \"core:cores\[0\].core_instance\"" {  } { { "gpu.sv" "cores\[0\].core_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/gpu.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetcher core:cores\[0\].core_instance\|fetcher:fetcher_instance " "Elaborating entity \"fetcher\" for hierarchy \"core:cores\[0\].core_instance\|fetcher:fetcher_instance\"" {  } { { "core.sv" "fetcher_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:cores\[0\].core_instance\|decoder:decoder_instance " "Elaborating entity \"decoder\" for hierarchy \"core:cores\[0\].core_instance\|decoder:decoder_instance\"" {  } { { "core.sv" "decoder_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler core:cores\[0\].core_instance\|scheduler:scheduler_instance " "Elaborating entity \"scheduler\" for hierarchy \"core:cores\[0\].core_instance\|scheduler:scheduler_instance\"" {  } { { "core.sv" "scheduler_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:cores\[0\].core_instance\|alu:threads\[0\].alu_instance " "Elaborating entity \"alu\" for hierarchy \"core:cores\[0\].core_instance\|alu:threads\[0\].alu_instance\"" {  } { { "core.sv" "threads\[0\].alu_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu core:cores\[0\].core_instance\|lsu:threads\[0\].lsu_instance " "Elaborating entity \"lsu\" for hierarchy \"core:cores\[0\].core_instance\|lsu:threads\[0\].lsu_instance\"" {  } { { "core.sv" "threads\[0\].lsu_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers core:cores\[0\].core_instance\|registers:threads\[0\].register_instance " "Elaborating entity \"registers\" for hierarchy \"core:cores\[0\].core_instance\|registers:threads\[0\].register_instance\"" {  } { { "core.sv" "threads\[0\].register_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registers.sv(65) " "Verilog HDL assignment warning at registers.sv(65): truncated value with size 32 to match size of target (8)" {  } { { "registers.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/registers.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549160 "|gpu|core:cores[0].core_instance|registers:threads[0].register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registers.sv(66) " "Verilog HDL assignment warning at registers.sv(66): truncated value with size 32 to match size of target (8)" {  } { { "registers.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/registers.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549160 "|gpu|core:cores[0].core_instance|registers:threads[0].register_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc core:cores\[0\].core_instance\|pc:threads\[0\].pc_instance " "Elaborating entity \"pc\" for hierarchy \"core:cores\[0\].core_instance\|pc:threads\[0\].pc_instance\"" {  } { { "core.sv" "threads\[0\].pc_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc.sv(49) " "Verilog HDL assignment warning at pc.sv(49): truncated value with size 32 to match size of target (8)" {  } { { "pc.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/pc.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549163 "|gpu|core:cores[0].core_instance|pc:threads[0].pc_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc.sv(54) " "Verilog HDL assignment warning at pc.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "pc.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/pc.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549163 "|gpu|core:cores[0].core_instance|pc:threads[0].pc_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers core:cores\[0\].core_instance\|registers:threads\[1\].register_instance " "Elaborating entity \"registers\" for hierarchy \"core:cores\[0\].core_instance\|registers:threads\[1\].register_instance\"" {  } { { "core.sv" "threads\[1\].register_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registers.sv(65) " "Verilog HDL assignment warning at registers.sv(65): truncated value with size 32 to match size of target (8)" {  } { { "registers.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/registers.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549171 "|gpu|core:cores[0].core_instance|registers:threads[1].register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registers.sv(66) " "Verilog HDL assignment warning at registers.sv(66): truncated value with size 32 to match size of target (8)" {  } { { "registers.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/registers.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549171 "|gpu|core:cores[0].core_instance|registers:threads[1].register_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers core:cores\[0\].core_instance\|registers:threads\[2\].register_instance " "Elaborating entity \"registers\" for hierarchy \"core:cores\[0\].core_instance\|registers:threads\[2\].register_instance\"" {  } { { "core.sv" "threads\[2\].register_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registers.sv(65) " "Verilog HDL assignment warning at registers.sv(65): truncated value with size 32 to match size of target (8)" {  } { { "registers.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/registers.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549181 "|gpu|core:cores[0].core_instance|registers:threads[2].register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registers.sv(66) " "Verilog HDL assignment warning at registers.sv(66): truncated value with size 32 to match size of target (8)" {  } { { "registers.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/registers.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549181 "|gpu|core:cores[0].core_instance|registers:threads[2].register_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers core:cores\[0\].core_instance\|registers:threads\[3\].register_instance " "Elaborating entity \"registers\" for hierarchy \"core:cores\[0\].core_instance\|registers:threads\[3\].register_instance\"" {  } { { "core.sv" "threads\[3\].register_instance" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/core.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650549185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registers.sv(65) " "Verilog HDL assignment warning at registers.sv(65): truncated value with size 32 to match size of target (8)" {  } { { "registers.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/registers.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549191 "|gpu|core:cores[0].core_instance|registers:threads[3].register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registers.sv(66) " "Verilog HDL assignment warning at registers.sv(66): truncated value with size 32 to match size of target (8)" {  } { { "registers.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/registers.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751650549192 "|gpu|core:cores[0].core_instance|registers:threads[3].register_instance"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:cores\[1\].core_instance\|alu:threads\[3\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:cores\[1\].core_instance\|alu:threads\[3\].alu_instance\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:cores\[1\].core_instance\|alu:threads\[3\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:cores\[1\].core_instance\|alu:threads\[3\].alu_instance\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:cores\[1\].core_instance\|alu:threads\[2\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:cores\[1\].core_instance\|alu:threads\[2\].alu_instance\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:cores\[1\].core_instance\|alu:threads\[2\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:cores\[1\].core_instance\|alu:threads\[2\].alu_instance\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:cores\[0\].core_instance\|alu:threads\[1\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:cores\[0\].core_instance\|alu:threads\[1\].alu_instance\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:cores\[0\].core_instance\|alu:threads\[1\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:cores\[0\].core_instance\|alu:threads\[1\].alu_instance\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:cores\[0\].core_instance\|alu:threads\[2\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:cores\[0\].core_instance\|alu:threads\[2\].alu_instance\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:cores\[0\].core_instance\|alu:threads\[2\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:cores\[0\].core_instance\|alu:threads\[2\].alu_instance\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:cores\[0\].core_instance\|alu:threads\[0\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:cores\[0\].core_instance\|alu:threads\[0\].alu_instance\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:cores\[0\].core_instance\|alu:threads\[0\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:cores\[0\].core_instance\|alu:threads\[0\].alu_instance\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:cores\[1\].core_instance\|alu:threads\[1\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:cores\[1\].core_instance\|alu:threads\[1\].alu_instance\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:cores\[1\].core_instance\|alu:threads\[1\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:cores\[1\].core_instance\|alu:threads\[1\].alu_instance\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:cores\[1\].core_instance\|alu:threads\[0\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:cores\[1\].core_instance\|alu:threads\[0\].alu_instance\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:cores\[1\].core_instance\|alu:threads\[0\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:cores\[1\].core_instance\|alu:threads\[0\].alu_instance\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751650556594 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751650556594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|lpm_mult:Mult0\"" {  } { { "alu.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650556717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556718 ""}  } { { "alu.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751650556718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/db/mult_0ls.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650556838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650556838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|lpm_divide:Div0\"" {  } { { "alu.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650556922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|lpm_divide:Div0 " "Instantiated megafunction \"core:cores\[0\].core_instance\|alu:threads\[3\].alu_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751650556922 ""}  } { { "alu.sv" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/alu.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751650556922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dsl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dsl " "Found entity 1: lpm_divide_dsl" {  } { { "db/lpm_divide_dsl.tdf" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/db/lpm_divide_dsl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650557040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650557040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650557084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650557084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/db/alt_u_div_8fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650557134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650557134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650557253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650557253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751650557352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650557352 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751650558843 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751650564009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/2025_summer/SOC_Mini_GPU/Mini_GPU/output_files/mini_gpu.map.smsg " "Generated suppressed messages file C:/2025_summer/SOC_Mini_GPU/Mini_GPU/output_files/mini_gpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650572717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751650573434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751650573434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6245 " "Implemented 6245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751650574244 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751650574244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6054 " "Implemented 6054 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751650574244 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1751650574244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751650574244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751650574349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 04 23:06:14 2025 " "Processing ended: Fri Jul 04 23:06:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751650574349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751650574349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751650574349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751650574349 ""}
