Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 27 16:30:01 2019
| Host         : DESKTOP-EKOU29H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ALPIDE_Carrier_timing_summary_routed.rpt -pb ALPIDE_Carrier_timing_summary_routed.pb -rpx ALPIDE_Carrier_timing_summary_routed.rpx -warn_on_violation
| Design       : ALPIDE_Carrier
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: current_task_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_task_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.082        0.000                      0                  260        0.111        0.000                      0                  260        3.000        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_100MHz                {0.000 5.000}      10.000          100.000         
  clk_out1_phase_shifter  {0.000 12.500}     25.000          40.000          
  clk_out2_phase_shifter  {6.250 18.750}     25.000          40.000          
  clkfbout_phase_shifter  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_phase_shifter       18.810        0.000                      0                  156        0.111        0.000                      0                  156       12.000        0.000                       0                    91  
  clk_out2_phase_shifter       19.876        0.000                      0                  102        0.122        0.000                      0                  102       12.000        0.000                       0                    45  
  clkfbout_phase_shifter                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_phase_shifter  clk_out1_phase_shifter       17.266        0.000                      0                    2        5.943        0.000                      0                    2  
clk_out1_phase_shifter  clk_out2_phase_shifter        4.082        0.000                      0                    2       18.634        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_phase_shifter
  To Clock:  clk_out1_phase_shifter

Setup :            0  Failing Endpoints,  Worst Slack       18.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.810ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            word_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.919ns (17.224%)  route 4.417ns (82.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  word_in[7]_i_4/O
                         net (fo=3, routed)           0.564     2.213    u2/word_in_reg[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.337 r  u2/word_in[7]_i_2/O
                         net (fo=9, routed)           0.831     3.168    u2/word_in0
    SLICE_X7Y4           LUT4 (Prop_lut4_I0_O)        0.153     3.321 r  u2/word_in[7]_i_1/O
                         net (fo=8, routed)           0.645     3.967    u2_n_24
    SLICE_X6Y0           FDRE                                         r  word_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.518    22.965    DCLK_OBUF
    SLICE_X6Y0           FDRE                                         r  word_in_reg[0]/C
                         clock pessimism              0.626    23.591    
                         clock uncertainty           -0.087    23.504    
    SLICE_X6Y0           FDRE (Setup_fdre_C_R)       -0.727    22.777    word_in_reg[0]
  -------------------------------------------------------------------
                         required time                         22.777    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 18.810    

Slack (MET) :             18.810ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            word_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.919ns (17.224%)  route 4.417ns (82.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  word_in[7]_i_4/O
                         net (fo=3, routed)           0.564     2.213    u2/word_in_reg[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.337 r  u2/word_in[7]_i_2/O
                         net (fo=9, routed)           0.831     3.168    u2/word_in0
    SLICE_X7Y4           LUT4 (Prop_lut4_I0_O)        0.153     3.321 r  u2/word_in[7]_i_1/O
                         net (fo=8, routed)           0.645     3.967    u2_n_24
    SLICE_X6Y0           FDRE                                         r  word_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.518    22.965    DCLK_OBUF
    SLICE_X6Y0           FDRE                                         r  word_in_reg[1]/C
                         clock pessimism              0.626    23.591    
                         clock uncertainty           -0.087    23.504    
    SLICE_X6Y0           FDRE (Setup_fdre_C_R)       -0.727    22.777    word_in_reg[1]
  -------------------------------------------------------------------
                         required time                         22.777    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 18.810    

Slack (MET) :             18.810ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            word_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.919ns (17.224%)  route 4.417ns (82.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  word_in[7]_i_4/O
                         net (fo=3, routed)           0.564     2.213    u2/word_in_reg[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.337 r  u2/word_in[7]_i_2/O
                         net (fo=9, routed)           0.831     3.168    u2/word_in0
    SLICE_X7Y4           LUT4 (Prop_lut4_I0_O)        0.153     3.321 r  u2/word_in[7]_i_1/O
                         net (fo=8, routed)           0.645     3.967    u2_n_24
    SLICE_X6Y0           FDRE                                         r  word_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.518    22.965    DCLK_OBUF
    SLICE_X6Y0           FDRE                                         r  word_in_reg[2]/C
                         clock pessimism              0.626    23.591    
                         clock uncertainty           -0.087    23.504    
    SLICE_X6Y0           FDRE (Setup_fdre_C_R)       -0.727    22.777    word_in_reg[2]
  -------------------------------------------------------------------
                         required time                         22.777    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 18.810    

Slack (MET) :             18.810ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            word_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.919ns (17.224%)  route 4.417ns (82.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  word_in[7]_i_4/O
                         net (fo=3, routed)           0.564     2.213    u2/word_in_reg[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.337 r  u2/word_in[7]_i_2/O
                         net (fo=9, routed)           0.831     3.168    u2/word_in0
    SLICE_X7Y4           LUT4 (Prop_lut4_I0_O)        0.153     3.321 r  u2/word_in[7]_i_1/O
                         net (fo=8, routed)           0.645     3.967    u2_n_24
    SLICE_X6Y0           FDRE                                         r  word_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.518    22.965    DCLK_OBUF
    SLICE_X6Y0           FDRE                                         r  word_in_reg[3]/C
                         clock pessimism              0.626    23.591    
                         clock uncertainty           -0.087    23.504    
    SLICE_X6Y0           FDRE (Setup_fdre_C_R)       -0.727    22.777    word_in_reg[3]
  -------------------------------------------------------------------
                         required time                         22.777    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 18.810    

Slack (MET) :             18.905ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            word_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.919ns (17.224%)  route 4.417ns (82.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  word_in[7]_i_4/O
                         net (fo=3, routed)           0.564     2.213    u2/word_in_reg[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.337 r  u2/word_in[7]_i_2/O
                         net (fo=9, routed)           0.831     3.168    u2/word_in0
    SLICE_X7Y4           LUT4 (Prop_lut4_I0_O)        0.153     3.321 r  u2/word_in[7]_i_1/O
                         net (fo=8, routed)           0.645     3.967    u2_n_24
    SLICE_X7Y0           FDRE                                         r  word_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.518    22.965    DCLK_OBUF
    SLICE_X7Y0           FDRE                                         r  word_in_reg[4]/C
                         clock pessimism              0.626    23.591    
                         clock uncertainty           -0.087    23.504    
    SLICE_X7Y0           FDRE (Setup_fdre_C_R)       -0.632    22.872    word_in_reg[4]
  -------------------------------------------------------------------
                         required time                         22.872    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 18.905    

Slack (MET) :             18.905ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            word_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.919ns (17.224%)  route 4.417ns (82.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  word_in[7]_i_4/O
                         net (fo=3, routed)           0.564     2.213    u2/word_in_reg[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.337 r  u2/word_in[7]_i_2/O
                         net (fo=9, routed)           0.831     3.168    u2/word_in0
    SLICE_X7Y4           LUT4 (Prop_lut4_I0_O)        0.153     3.321 r  u2/word_in[7]_i_1/O
                         net (fo=8, routed)           0.645     3.967    u2_n_24
    SLICE_X7Y0           FDRE                                         r  word_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.518    22.965    DCLK_OBUF
    SLICE_X7Y0           FDRE                                         r  word_in_reg[5]/C
                         clock pessimism              0.626    23.591    
                         clock uncertainty           -0.087    23.504    
    SLICE_X7Y0           FDRE (Setup_fdre_C_R)       -0.632    22.872    word_in_reg[5]
  -------------------------------------------------------------------
                         required time                         22.872    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 18.905    

Slack (MET) :             18.905ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            word_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.919ns (17.224%)  route 4.417ns (82.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  word_in[7]_i_4/O
                         net (fo=3, routed)           0.564     2.213    u2/word_in_reg[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.337 r  u2/word_in[7]_i_2/O
                         net (fo=9, routed)           0.831     3.168    u2/word_in0
    SLICE_X7Y4           LUT4 (Prop_lut4_I0_O)        0.153     3.321 r  u2/word_in[7]_i_1/O
                         net (fo=8, routed)           0.645     3.967    u2_n_24
    SLICE_X7Y0           FDRE                                         r  word_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.518    22.965    DCLK_OBUF
    SLICE_X7Y0           FDRE                                         r  word_in_reg[6]/C
                         clock pessimism              0.626    23.591    
                         clock uncertainty           -0.087    23.504    
    SLICE_X7Y0           FDRE (Setup_fdre_C_R)       -0.632    22.872    word_in_reg[6]
  -------------------------------------------------------------------
                         required time                         22.872    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 18.905    

Slack (MET) :             18.905ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            word_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.919ns (17.224%)  route 4.417ns (82.776%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 22.965 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.124     1.649 f  word_in[7]_i_4/O
                         net (fo=3, routed)           0.564     2.213    u2/word_in_reg[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.337 r  u2/word_in[7]_i_2/O
                         net (fo=9, routed)           0.831     3.168    u2/word_in0
    SLICE_X7Y4           LUT4 (Prop_lut4_I0_O)        0.153     3.321 r  u2/word_in[7]_i_1/O
                         net (fo=8, routed)           0.645     3.967    u2_n_24
    SLICE_X7Y0           FDRE                                         r  word_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.518    22.965    DCLK_OBUF
    SLICE_X7Y0           FDRE                                         r  word_in_reg[7]/C
                         clock pessimism              0.626    23.591    
                         clock uncertainty           -0.087    23.504    
    SLICE_X7Y0           FDRE (Setup_fdre_C_R)       -0.632    22.872    word_in_reg[7]
  -------------------------------------------------------------------
                         required time                         22.872    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 18.905    

Slack (MET) :             19.367ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.126ns (21.369%)  route 4.143ns (78.631%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 22.898 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.152     1.677 r  addra[7]_i_9/O
                         net (fo=1, routed)           0.408     2.085    u2/addra_reg[0]_1
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.332     2.417 r  u2/addra[7]_i_3/O
                         net (fo=1, routed)           0.624     3.040    u2/addra[7]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I1_O)        0.124     3.164 r  u2/addra[7]_i_1/O
                         net (fo=9, routed)           0.736     3.900    u2_n_15
    SLICE_X10Y4          FDRE                                         r  addra_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.451    22.898    DCLK_OBUF
    SLICE_X10Y4          FDRE                                         r  addra_reg[6]/C
                         clock pessimism              0.626    23.524    
                         clock uncertainty           -0.087    23.437    
    SLICE_X10Y4          FDRE (Setup_fdre_C_CE)      -0.169    23.268    addra_reg[6]
  -------------------------------------------------------------------
                         required time                         23.268    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                 19.367    

Slack (MET) :             19.367ns  (required time - arrival time)
  Source:                 FSM_sequential_ALPIDEC_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_phase_shifter rise@25.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.126ns (21.369%)  route 4.143ns (78.631%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 22.898 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.638    -1.369    DCLK_OBUF
    SLICE_X2Y5           FDCE                                         r  FSM_sequential_ALPIDEC_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518    -0.851 r  FSM_sequential_ALPIDEC_state_reg[1]/Q
                         net (fo=40, routed)          2.376     1.525    ALPIDEC_state__0[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.152     1.677 r  addra[7]_i_9/O
                         net (fo=1, routed)           0.408     2.085    u2/addra_reg[0]_1
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.332     2.417 r  u2/addra[7]_i_3/O
                         net (fo=1, routed)           0.624     3.040    u2/addra[7]_i_3_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I1_O)        0.124     3.164 r  u2/addra[7]_i_1/O
                         net (fo=9, routed)           0.736     3.900    u2_n_15
    SLICE_X10Y4          FDRE                                         r  addra_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.451    22.898    DCLK_OBUF
    SLICE_X10Y4          FDRE                                         r  addra_reg[7]/C
                         clock pessimism              0.626    23.524    
                         clock uncertainty           -0.087    23.437    
    SLICE_X10Y4          FDRE (Setup_fdre_C_CE)      -0.169    23.268    addra_reg[7]
  -------------------------------------------------------------------
                         required time                         23.268    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                 19.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.416%)  route 0.189ns (53.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.243    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.566    -0.651    DCLK_OBUF
    SLICE_X8Y4           FDRE                                         r  addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  addra_reg[0]/Q
                         net (fo=9, routed)           0.189    -0.298    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.879    -0.844    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.252    -0.592    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.409    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.913%)  route 0.227ns (58.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.243    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.566    -0.651    DCLK_OBUF
    SLICE_X10Y4          FDRE                                         r  addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  addra_reg[6]/Q
                         net (fo=4, routed)           0.227    -0.260    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.879    -0.844    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.572    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.389    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.747%)  route 0.229ns (58.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.243    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.566    -0.651    DCLK_OBUF
    SLICE_X10Y4          FDRE                                         r  addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  addra_reg[6]/Q
                         net (fo=4, routed)           0.229    -0.258    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.878    -0.845    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.272    -0.573    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.390    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.209%)  route 0.151ns (51.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.243    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.566    -0.651    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X9Y3           FDCE                                         r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.151    -0.359    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.878    -0.845    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    -0.593    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.497    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 word_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u2/word_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.243    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.594    -0.623    DCLK_OBUF
    SLICE_X7Y0           FDRE                                         r  word_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  word_in_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.370    u2/word_buff_reg[7]_0[7]
    SLICE_X7Y1           FDRE                                         r  u2/word_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.865    -0.858    u2/clk_out1
    SLICE_X7Y1           FDRE                                         r  u2/word_buff_reg[7]/C
                         clock pessimism              0.251    -0.607    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.078    -0.529    u2/word_buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MMCM/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MMCM/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -1.363    MMCM/inst/clk_out1_phase_shifter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.343 r  MMCM/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.071    MMCM/inst/clk_out1_phase_shifter_en_clk
    SLICE_X34Y46         FDRE                                         r  MMCM/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.907 r  MMCM/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.851    MMCM/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  MMCM/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.875    MMCM/inst/clk_out1_phase_shifter
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.832 r  MMCM/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.335    MMCM/inst/clk_out1_phase_shifter_en_clk
    SLICE_X34Y46         FDRE                                         r  MMCM/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.264    -1.071    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -1.011    MMCM/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 word_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u2/word_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.243    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.594    -0.623    DCLK_OBUF
    SLICE_X7Y0           FDRE                                         r  word_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  word_in_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.370    u2/word_buff_reg[7]_0[6]
    SLICE_X7Y1           FDRE                                         r  u2/word_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.865    -0.858    u2/clk_out1
    SLICE_X7Y1           FDRE                                         r  u2/word_buff_reg[6]/C
                         clock pessimism              0.251    -0.607    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.076    -0.531    u2/word_buff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 word_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u2/word_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.243    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.594    -0.623    DCLK_OBUF
    SLICE_X7Y0           FDRE                                         r  word_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  word_in_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.370    u2/word_buff_reg[7]_0[4]
    SLICE_X7Y1           FDRE                                         r  u2/word_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.865    -0.858    u2/clk_out1
    SLICE_X7Y1           FDRE                                         r  u2/word_buff_reg[4]/C
                         clock pessimism              0.251    -0.607    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.075    -0.532    u2/word_buff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.526%)  route 0.241ns (59.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.243    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.566    -0.651    DCLK_OBUF
    SLICE_X8Y4           FDRE                                         r  addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  addra_reg[2]/Q
                         net (fo=7, routed)           0.241    -0.246    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.878    -0.845    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.252    -0.593    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.410    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 word_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u2/word_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_phase_shifter rise@0.000ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.243    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.217 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.594    -0.623    DCLK_OBUF
    SLICE_X7Y0           FDRE                                         r  word_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  word_in_reg[5]/Q
                         net (fo=1, routed)           0.112    -0.370    u2/word_buff_reg[7]_0[5]
    SLICE_X7Y1           FDRE                                         r  u2/word_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.865    -0.858    u2/clk_out1
    SLICE_X7Y1           FDRE                                         r  u2/word_buff_reg[5]/C
                         clock pessimism              0.251    -0.607    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.071    -0.536    u2/word_buff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_phase_shifter
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y0      ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y0      ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      MMCM/inst/clkout1_buf_en/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    MMCM/inst/clkout1_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y5       FSM_sequential_ALPIDEC_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y5       FSM_sequential_ALPIDEC_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X2Y6       FSM_sequential_ALPIDEC_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     MMCM/inst/seq_reg1_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y5       FSM_sequential_ALPIDEC_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y5       FSM_sequential_ALPIDEC_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y8       cmd_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y8       cmd_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y8       cmd_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y8       cmd_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y8       cmd_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y7       FSM_sequential_i_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y7       FSM_sequential_rr_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y7       FSM_sequential_rr_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y8       byte_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y8       byte_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_phase_shifter
  To Clock:  clk_out2_phase_shifter

Setup :            0  Failing Endpoints,  Worst Slack       19.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.608ns  (logic 1.058ns (22.959%)  route 3.550ns (77.041%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 29.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.037     9.490    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.520    29.217    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[1]/C
                         clock pessimism              0.665    29.882    
                         clock uncertainty           -0.087    29.795    
    SLICE_X1Y1           FDRE (Setup_fdre_C_R)       -0.429    29.366    u1/word_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.366    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.608ns  (logic 1.058ns (22.959%)  route 3.550ns (77.041%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 29.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.037     9.490    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.520    29.217    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
                         clock pessimism              0.665    29.882    
                         clock uncertainty           -0.087    29.795    
    SLICE_X1Y1           FDRE (Setup_fdre_C_R)       -0.429    29.366    u1/word_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.366    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.608ns  (logic 1.058ns (22.959%)  route 3.550ns (77.041%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 29.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.037     9.490    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.520    29.217    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[3]/C
                         clock pessimism              0.665    29.882    
                         clock uncertainty           -0.087    29.795    
    SLICE_X1Y1           FDRE (Setup_fdre_C_R)       -0.429    29.366    u1/word_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.366    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.608ns  (logic 1.058ns (22.959%)  route 3.550ns (77.041%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 29.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.037     9.490    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.520    29.217    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[4]/C
                         clock pessimism              0.665    29.882    
                         clock uncertainty           -0.087    29.795    
    SLICE_X1Y1           FDRE (Setup_fdre_C_R)       -0.429    29.366    u1/word_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.366    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.984ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.475ns  (logic 1.058ns (23.642%)  route 3.417ns (76.358%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 29.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.904     9.357    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.520    29.217    u1/clk_out2
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[5]/C
                         clock pessimism              0.640    29.857    
                         clock uncertainty           -0.087    29.770    
    SLICE_X1Y2           FDRE (Setup_fdre_C_R)       -0.429    29.341    u1/word_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.341    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 19.984    

Slack (MET) :             19.984ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.475ns  (logic 1.058ns (23.642%)  route 3.417ns (76.358%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 29.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.904     9.357    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.520    29.217    u1/clk_out2
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[6]/C
                         clock pessimism              0.640    29.857    
                         clock uncertainty           -0.087    29.770    
    SLICE_X1Y2           FDRE (Setup_fdre_C_R)       -0.429    29.341    u1/word_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.341    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 19.984    

Slack (MET) :             19.984ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.475ns  (logic 1.058ns (23.642%)  route 3.417ns (76.358%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 29.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.904     9.357    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.520    29.217    u1/clk_out2
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[7]/C
                         clock pessimism              0.640    29.857    
                         clock uncertainty           -0.087    29.770    
    SLICE_X1Y2           FDRE (Setup_fdre_C_R)       -0.429    29.341    u1/word_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.341    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 19.984    

Slack (MET) :             19.984ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.475ns  (logic 1.058ns (23.642%)  route 3.417ns (76.358%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 29.217 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.904     9.357    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.520    29.217    u1/clk_out2
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[8]/C
                         clock pessimism              0.640    29.857    
                         clock uncertainty           -0.087    29.770    
    SLICE_X1Y2           FDRE (Setup_fdre_C_R)       -0.429    29.341    u1/word_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.341    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 19.984    

Slack (MET) :             20.130ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.328ns  (logic 1.058ns (24.448%)  route 3.270ns (75.552%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 29.216 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.757     9.210    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  u1/word_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.519    29.216    u1/clk_out2
    SLICE_X1Y3           FDRE                                         r  u1/word_cnt_reg[10]/C
                         clock pessimism              0.640    29.856    
                         clock uncertainty           -0.087    29.769    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    29.340    u1/word_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.340    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                 20.130    

Slack (MET) :             20.130ns  (required time - arrival time)
  Source:                 u1/word_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_phase_shifter rise@31.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        4.328ns  (logic 1.058ns (24.448%)  route 3.270ns (75.552%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 29.216 - 31.250 ) 
    Source Clock Delay      (SCD):    -1.368ns = ( 4.882 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.639     4.882    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     5.338 r  u1/word_cnt_reg[2]/Q
                         net (fo=2, routed)           1.154     6.492    u1/word_cnt[2]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     6.616 f  u1/FSM_onehot_state_fsm[2]_i_10/O
                         net (fo=2, routed)           0.685     7.302    u1/FSM_onehot_state_fsm[2]_i_10_n_0
    SLICE_X0Y6           LUT5 (Prop_lut5_I4_O)        0.152     7.454 f  u1/FSM_onehot_state_fsm[2]_i_5/O
                         net (fo=3, routed)           0.673     8.127    u1/FSM_onehot_state_fsm[2]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.326     8.453 r  u1/word_cnt[30]_i_1/O
                         net (fo=30, routed)          0.757     9.210    u1/word_cnt[30]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  u1/word_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                     31.250    31.250 r  
    N15                                               0.000    31.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    31.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    32.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    26.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    27.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.519    29.216    u1/clk_out2
    SLICE_X1Y3           FDRE                                         r  u1/word_cnt_reg[11]/C
                         clock pessimism              0.640    29.856    
                         clock uncertainty           -0.087    29.769    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    29.340    u1/word_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         29.340    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                 20.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MMCM/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            MMCM/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 4.915 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.071ns = ( 5.179 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369     4.887    MMCM/inst/clk_out2_phase_shifter
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     4.907 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     5.179    MMCM/inst/clk_out2_phase_shifter_en_clk
    SLICE_X35Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     5.320 r  MMCM/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     5.376    MMCM/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411     4.375    MMCM/inst/clk_out2_phase_shifter
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     4.418 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     4.915    MMCM/inst/clk_out2_phase_shifter_en_clk
    SLICE_X35Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.264     5.179    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     5.254    MMCM/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.254    
                         arrival time                           5.376    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MMCM/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            MMCM/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 4.915 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.071ns = ( 5.179 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369     4.887    MMCM/inst/clk_out2_phase_shifter
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     4.907 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     5.179    MMCM/inst/clk_out2_phase_shifter_en_clk
    SLICE_X35Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     5.307 r  MMCM/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     5.363    MMCM/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411     4.375    MMCM/inst/clk_out2_phase_shifter
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     4.418 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     4.915    MMCM/inst/clk_out2_phase_shifter_en_clk
    SLICE_X35Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.264     5.179    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     5.173    MMCM/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.173    
                         arrival time                           5.363    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 MMCM/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            MMCM/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 4.915 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.071ns = ( 5.179 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369     4.887    MMCM/inst/clk_out2_phase_shifter
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     4.907 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272     5.179    MMCM/inst/clk_out2_phase_shifter_en_clk
    SLICE_X35Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     5.307 r  MMCM/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     5.427    MMCM/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411     4.375    MMCM/inst/clk_out2_phase_shifter
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     4.418 r  MMCM/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     4.915    MMCM/inst/clk_out2_phase_shifter_en_clk
    SLICE_X35Y46         FDRE                                         r  MMCM/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.264     5.179    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017     5.196    MMCM/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.196    
                         arrival time                           5.427    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u1/word_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 5.392 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( 5.627 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489     5.007    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.033 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.594     5.627    u1/clk_out2
    SLICE_X1Y7           FDRE                                         r  u1/word_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     5.768 r  u1/word_cnt_reg[28]/Q
                         net (fo=3, routed)           0.118     5.886    u1/word_cnt[28]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     5.994 r  u1/word_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.994    u1/data0[28]
    SLICE_X1Y7           FDRE                                         r  u1/word_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534     4.498    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     4.527 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.865     5.392    u1/clk_out2
    SLICE_X1Y7           FDRE                                         r  u1/word_cnt_reg[28]/C
                         clock pessimism              0.235     5.627    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.105     5.732    u1/word_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.732    
                         arrival time                           5.994    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 5.393 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 5.628 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489     5.007    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.033 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.595     5.628    u1/clk_out2
    SLICE_X1Y6           FDRE                                         r  u1/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     5.769 r  u1/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     5.888    u1/word_cnt[24]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     5.996 r  u1/word_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.996    u1/data0[24]
    SLICE_X1Y6           FDRE                                         r  u1/word_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534     4.498    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     4.527 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.866     5.393    u1/clk_out2
    SLICE_X1Y6           FDRE                                         r  u1/word_cnt_reg[24]/C
                         clock pessimism              0.235     5.628    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105     5.733    u1/word_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.733    
                         arrival time                           5.996    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/word_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 5.393 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 5.628 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489     5.007    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.033 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.595     5.628    u1/clk_out2
    SLICE_X1Y4           FDRE                                         r  u1/word_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     5.769 r  u1/word_cnt_reg[16]/Q
                         net (fo=3, routed)           0.120     5.889    u1/word_cnt[16]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     5.997 r  u1/word_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.997    u1/data0[16]
    SLICE_X1Y4           FDRE                                         r  u1/word_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534     4.498    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     4.527 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.866     5.393    u1/clk_out2
    SLICE_X1Y4           FDRE                                         r  u1/word_cnt_reg[16]/C
                         clock pessimism              0.235     5.628    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105     5.733    u1/word_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.733    
                         arrival time                           5.997    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/word_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 5.393 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 5.628 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489     5.007    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.033 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.595     5.628    u1/clk_out2
    SLICE_X1Y5           FDRE                                         r  u1/word_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     5.769 r  u1/word_cnt_reg[20]/Q
                         net (fo=3, routed)           0.120     5.889    u1/word_cnt[20]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     5.997 r  u1/word_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.997    u1/data0[20]
    SLICE_X1Y5           FDRE                                         r  u1/word_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534     4.498    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     4.527 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.866     5.393    u1/clk_out2
    SLICE_X1Y5           FDRE                                         r  u1/word_cnt_reg[20]/C
                         clock pessimism              0.235     5.628    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     5.733    u1/word_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.733    
                         arrival time                           5.997    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/word_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 5.393 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 5.628 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489     5.007    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.033 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.595     5.628    u1/clk_out2
    SLICE_X1Y3           FDRE                                         r  u1/word_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     5.769 r  u1/word_cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     5.889    u1/word_cnt[12]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     5.997 r  u1/word_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.997    u1/data0[12]
    SLICE_X1Y3           FDRE                                         r  u1/word_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534     4.498    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     4.527 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.866     5.393    u1/clk_out2
    SLICE_X1Y3           FDRE                                         r  u1/word_cnt_reg[12]/C
                         clock pessimism              0.235     5.628    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.105     5.733    u1/word_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.733    
                         arrival time                           5.997    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/word_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 5.394 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 5.629 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489     5.007    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.033 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.596     5.629    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     5.770 r  u1/word_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     5.890    u1/word_cnt[4]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     5.998 r  u1/word_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.998    u1/data0[4]
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534     4.498    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     4.527 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.867     5.394    u1/clk_out2
    SLICE_X1Y1           FDRE                                         r  u1/word_cnt_reg[4]/C
                         clock pessimism              0.235     5.629    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.105     5.734    u1/word_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.734    
                         arrival time                           5.998    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/word_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/word_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_phase_shifter rise@6.250ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 5.394 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 5.629 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489     5.007    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.033 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.596     5.629    u1/clk_out2
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     5.770 r  u1/word_cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     5.890    u1/word_cnt[8]
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     5.998 r  u1/word_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.998    u1/data0[8]
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534     4.498    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     4.527 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.867     5.394    u1/clk_out2
    SLICE_X1Y2           FDRE                                         r  u1/word_cnt_reg[8]/C
                         clock pessimism              0.235     5.629    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.105     5.734    u1/word_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.734    
                         arrival time                           5.998    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_phase_shifter
Waveform(ns):       { 6.250 18.750 }
Period(ns):         25.000
Sources:            { MMCM/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    MMCM/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      MMCM/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     MMCM/inst/seq_reg2_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y5       u1/word_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y5       u1/word_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y5       u1/word_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y5       u1/word_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y5       u1/word_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y1       u1/word_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y5       u1/word_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y6       u1/word_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y6       u1/word_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y6       u1/word_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y6       u1/word_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y7       u1/word_cnt_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_phase_shifter
  To Clock:  clkfbout_phase_shifter

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_phase_shifter
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_phase_shifter
  To Clock:  clk_out1_phase_shifter

Setup :            0  Failing Endpoints,  Worst Slack       17.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.943ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.266ns  (required time - arrival time)
  Source:                 u1/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/busy_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_phase_shifter rise@25.000ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        1.005ns  (logic 0.456ns (45.381%)  route 0.549ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.369ns = ( 4.881 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.638     4.881    u1/clk_out2
    SLICE_X3Y6           FDCE                                         r  u1/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.456     5.337 r  u1/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=7, routed)           0.549     5.886    u1/word_cnt_0
    SLICE_X4Y6           FDRE                                         r  u1/busy_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.517    22.964    u1/clk_out1
    SLICE_X4Y6           FDRE                                         r  u1/busy_signal_reg/C
                         clock pessimism              0.461    23.426    
                         clock uncertainty           -0.207    23.218    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.067    23.151    u1/busy_signal_reg
  -------------------------------------------------------------------
                         required time                         23.151    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                 17.266    

Slack (MET) :             17.433ns  (required time - arrival time)
  Source:                 u1/FSM_onehot_state_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/readable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_phase_shifter rise@25.000ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.843ns  (logic 0.456ns (54.070%)  route 0.387ns (45.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.370ns = ( 4.880 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     7.212 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.445    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     1.480 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666     3.147    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.243 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.637     4.880    u1/clk_out2
    SLICE_X3Y7           FDCE                                         r  u1/FSM_onehot_state_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.336 r  u1/FSM_onehot_state_fsm_reg[2]/Q
                         net (fo=5, routed)           0.387     5.723    u1/FSM_onehot_state_fsm_reg_n_0_[2]
    SLICE_X4Y6           FDRE                                         r  u1/readable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    25.828 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.990    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    19.769 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    21.356    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    21.447 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.517    22.964    u1/clk_out1
    SLICE_X4Y6           FDRE                                         r  u1/readable_reg/C
                         clock pessimism              0.461    23.426    
                         clock uncertainty           -0.207    23.218    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.062    23.156    u1/readable_reg
  -------------------------------------------------------------------
                         required time                         23.156    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 17.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.943ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_state_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/readable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_phase_shifter rise@0.000ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.731%)  route 0.148ns (51.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns = ( 5.627 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489     5.007    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.033 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.594     5.627    u1/clk_out2
    SLICE_X3Y7           FDCE                                         r  u1/FSM_onehot_state_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     5.768 r  u1/FSM_onehot_state_fsm_reg[2]/Q
                         net (fo=5, routed)           0.148     5.916    u1/FSM_onehot_state_fsm_reg_n_0_[2]
    SLICE_X4Y6           FDRE                                         r  u1/readable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.864    -0.859    u1/clk_out1
    SLICE_X4Y6           FDRE                                         r  u1/readable_reg/C
                         clock pessimism              0.554    -0.305    
                         clock uncertainty            0.207    -0.098    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.071    -0.027    u1/readable_reg
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.031ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            u1/busy_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_phase_shifter rise@0.000ns - clk_out2_phase_shifter rise@6.250ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.618%)  route 0.234ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.622ns = ( 5.628 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     6.441 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.881    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     4.518 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489     5.007    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.033 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.595     5.628    u1/clk_out2
    SLICE_X3Y6           FDCE                                         r  u1/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     5.769 r  u1/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=7, routed)           0.234     6.003    u1/word_cnt_0
    SLICE_X4Y6           FDRE                                         r  u1/busy_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.752    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.723 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.864    -0.859    u1/clk_out1
    SLICE_X4Y6           FDRE                                         r  u1/busy_signal_reg/C
                         clock pessimism              0.554    -0.305    
                         clock uncertainty            0.207    -0.098    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.070    -0.028    u1/busy_signal_reg
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           6.003    
  -------------------------------------------------------------------
                         slack                                  6.031    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_phase_shifter
  To Clock:  clk_out2_phase_shifter

Setup :            0  Failing Endpoints,  Worst Slack        4.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       18.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_phase_shifter rise@6.250ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.704ns (39.289%)  route 1.088ns (60.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 4.216 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.372ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.635    -1.372    DCLK_OBUF
    SLICE_X4Y6           FDRE                                         r  re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.916 r  re_reg/Q
                         net (fo=3, routed)           0.423    -0.494    u1/re_reg
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.124    -0.370 r  u1/FSM_onehot_state_fsm[1]_i_2/O
                         net (fo=1, routed)           0.665     0.296    u1/FSM_onehot_state_fsm[1]_i_2_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.124     0.420 r  u1/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.420    u1/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X3Y6           FDCE                                         r  u1/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     7.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587     2.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.519     4.216    u1/clk_out2
    SLICE_X3Y6           FDCE                                         r  u1/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.461     4.678    
                         clock uncertainty           -0.207     4.470    
    SLICE_X3Y6           FDCE (Setup_fdce_C_D)        0.031     4.501    u1/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          4.501    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_phase_shifter rise@6.250ns - clk_out1_phase_shifter rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.900ns (60.936%)  route 0.577ns (39.064%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 4.216 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.372ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -3.103    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.007 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          1.635    -1.372    DCLK_OBUF
    SLICE_X4Y6           FDRE                                         r  re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456    -0.916 f  re_reg/Q
                         net (fo=3, routed)           0.423    -0.494    u1/re_reg
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.118    -0.376 r  u1/FSM_onehot_state_fsm[0]_i_2/O
                         net (fo=1, routed)           0.154    -0.221    u1/FSM_onehot_state_fsm[0]_i_2_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.326     0.105 r  u1/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.105    u1/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X3Y6           FDPE                                         r  u1/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     7.078 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.240    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     1.019 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587     2.606    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     2.697 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          1.519     4.216    u1/clk_out2
    SLICE_X3Y6           FDPE                                         r  u1/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.461     4.678    
                         clock uncertainty           -0.207     4.470    
    SLICE_X3Y6           FDPE (Setup_fdpe_C_D)        0.031     4.501    u1/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          4.501    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  4.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.634ns  (arrival time - required time)
  Source:                 re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out2_phase_shifter rise@6.250ns - clk_out1_phase_shifter rise@25.000ns)
  Data Path Delay:        0.504ns  (logic 0.296ns (58.735%)  route 0.208ns (41.265%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 5.393 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.624ns = ( 24.376 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191    25.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.268 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    23.757    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    23.783 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.593    24.376    DCLK_OBUF
    SLICE_X4Y6           FDRE                                         r  re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    24.517 f  re_reg/Q
                         net (fo=3, routed)           0.155    24.671    u1/re_reg
    SLICE_X3Y6           LUT4 (Prop_lut4_I0_O)        0.048    24.719 r  u1/FSM_onehot_state_fsm[0]_i_2/O
                         net (fo=1, routed)           0.053    24.773    u1/FSM_onehot_state_fsm[0]_i_2_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.107    24.880 r  u1/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000    24.880    u1/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X3Y6           FDPE                                         r  u1/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534     4.498    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     4.527 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.866     5.393    u1/clk_out2
    SLICE_X3Y6           FDPE                                         r  u1/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.554     5.947    
                         clock uncertainty            0.207     6.154    
    SLICE_X3Y6           FDPE (Hold_fdpe_C_D)         0.092     6.246    u1/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.246    
                         arrival time                          24.880    
  -------------------------------------------------------------------
                         slack                                 18.634    

Slack (MET) :             18.737ns  (arrival time - required time)
  Source:                 re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_phase_shifter  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u1/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_phase_shifter  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_phase_shifter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out2_phase_shifter rise@6.250ns - clk_out1_phase_shifter rise@25.000ns)
  Data Path Delay:        0.607ns  (logic 0.231ns (38.065%)  route 0.376ns (61.935%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 5.393 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.624ns = ( 24.376 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_phase_shifter rise edge)
                                                     25.000    25.000 r  
    N15                                               0.000    25.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    25.000    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191    25.191 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.631    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.268 r  MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    23.757    MMCM/inst/clk_out1_phase_shifter
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    23.783 r  MMCM/inst/clkout1_buf/O
                         net (fo=81, routed)          0.593    24.376    DCLK_OBUF
    SLICE_X4Y6           FDRE                                         r  re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    24.517 r  re_reg/Q
                         net (fo=3, routed)           0.155    24.671    u1/re_reg
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.045    24.716 r  u1/FSM_onehot_state_fsm[1]_i_2/O
                         net (fo=1, routed)           0.221    24.938    u1/FSM_onehot_state_fsm[1]_i_2_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I0_O)        0.045    24.983 r  u1/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000    24.983    u1/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X3Y6           FDCE                                         r  u1/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_phase_shifter rise edge)
                                                      6.250     6.250 r  
    N15                                               0.000     6.250 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.250    MMCM/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     6.630 r  MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.110    MMCM/inst/clk_in1_phase_shifter
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     3.964 r  MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534     4.498    MMCM/inst/clk_out2_phase_shifter
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     4.527 r  MMCM/inst/clkout2_buf/O
                         net (fo=34, routed)          0.866     5.393    u1/clk_out2
    SLICE_X3Y6           FDCE                                         r  u1/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.554     5.947    
                         clock uncertainty            0.207     6.154    
    SLICE_X3Y6           FDCE (Hold_fdce_C_D)         0.092     6.246    u1/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.246    
                         arrival time                          24.983    
  -------------------------------------------------------------------
                         slack                                 18.737    





