module ff_t(output q,
				input t,clk,s);
    output q;
    input t,c;
    logic q;
    initial 
     begin 
      q=s;
     end
    always_ff @ (posedge clk)
    begin
        if (t==1'b0) 
		  `begin 
		  ``q=q; 
		  `end
        else 
		  `begin 
		  ``q=~q;  
		  end
    end
endmodule