

================================================================
== Vitis HLS Report for 'write_ddr_1_Pipeline_1'
================================================================
* Date:           Fri Dec 16 14:07:28 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95|  0.950 us|  0.950 us|   95|   95|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       93|       93|         3|          1|          1|    92|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      20|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      20|      73|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_59_fu_99_p2          |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond55_fu_93_p2        |      icmp|   0|  0|  10|           7|           7|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          16|          11|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|    7|         14|
    |loop_index_fu_48                  |   9|          2|    7|         14|
    |ps_ddr_blk_n_W                    |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   17|         34|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |data_load_reg_136                 |  8|   0|    8|          0|
    |loop_index_fu_48                  |  7|   0|    7|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 20|   0|   20|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_1|  return value|
|m_axi_ps_ddr_AWVALID   |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY   |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR    |  out|   64|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWID      |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN     |  out|   32|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE    |  out|    3|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST   |  out|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK    |  out|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE   |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT    |  out|    3|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS     |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION  |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY    |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA     |  out|    8|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB     |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST     |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WID       |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER     |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID   |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY   |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR    |  out|   64|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARID      |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN     |  out|   32|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE    |  out|    3|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST   |  out|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK    |  out|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE   |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT    |  out|    3|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS     |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION  |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID    |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA     |   in|    8|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST     |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RID       |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM  |   in|   11|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER     |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP     |   in|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID    |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP     |   in|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BID       |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER     |   in|    1|       m_axi|                  ps_ddr|       pointer|
|add_ln126_1            |   in|   64|     ap_none|             add_ln126_1|        scalar|
|data_address0          |  out|    7|   ap_memory|                    data|         array|
|data_ce0               |  out|    1|   ap_memory|                    data|         array|
|data_q0                |   in|    8|   ap_memory|                    data|         array|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 10, void @empty, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln126_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln126_1"   --->   Operation 8 'read' 'add_ln126_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %loop_index"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index_load = load i7 %loop_index"   --->   Operation 11 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ps_ddr_addr = getelementptr i8 %ps_ddr, i64 %add_ln126_1_read" [can.c:126]   --->   Operation 12 'getelementptr' 'ps_ddr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.81ns)   --->   "%exitcond55 = icmp_eq  i7 %loop_index_load, i7 92"   --->   Operation 14 'icmp' 'exitcond55' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 92, i64 92, i64 92"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%empty_59 = add i7 %loop_index_load, i7 1"   --->   Operation 16 'add' 'empty_59' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond55, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i7 %loop_index_load"   --->   Operation 18 'zext' 'loop_index_cast' <Predicate = (!exitcond55)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i8 %data, i64 0, i64 %loop_index_cast"   --->   Operation 19 'getelementptr' 'data_addr' <Predicate = (!exitcond55)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%data_load = load i7 %data_addr"   --->   Operation 20 'load' 'data_load' <Predicate = (!exitcond55)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 %empty_59, i7 %loop_index"   --->   Operation 21 'store' 'store_ln0' <Predicate = (!exitcond55)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 22 [1/2] (0.67ns)   --->   "%data_load = load i7 %data_addr"   --->   Operation 22 'load' 'data_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (exitcond55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 23 [1/1] (7.30ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %ps_ddr_addr, i8 %data_load, i1 1" [can.c:126]   --->   Operation 23 'write' 'write_ln126' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln126_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index        (alloca           ) [ 0100]
specinterface_ln0 (specinterface    ) [ 0000]
add_ln126_1_read  (read             ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
loop_index_load   (load             ) [ 0000]
ps_ddr_addr       (getelementptr    ) [ 0111]
specpipeline_ln0  (specpipeline     ) [ 0000]
exitcond55        (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
empty_59          (add              ) [ 0000]
br_ln0            (br               ) [ 0000]
loop_index_cast   (zext             ) [ 0000]
data_addr         (getelementptr    ) [ 0110]
store_ln0         (store            ) [ 0000]
data_load         (load             ) [ 0101]
write_ln126       (write            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ps_ddr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln126_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="loop_index_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="add_ln126_1_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln126_1_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln126_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="2"/>
<pin id="61" dir="0" index="2" bw="8" slack="1"/>
<pin id="62" dir="0" index="3" bw="1" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln126/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="loop_index_load_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="ps_ddr_addr_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ps_ddr_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="exitcond55_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="7" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond55/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="empty_59_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_59/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="loop_index_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1005" name="loop_index_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="122" class="1005" name="ps_ddr_addr_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="2"/>
<pin id="124" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="ps_ddr_addr "/>
</bind>
</comp>

<comp id="127" class="1005" name="exitcond55_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond55 "/>
</bind>
</comp>

<comp id="131" class="1005" name="data_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="136" class="1005" name="data_load_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="1"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="46" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="52" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="84" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="114"><net_src comp="99" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="48" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="125"><net_src comp="87" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="130"><net_src comp="93" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="66" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="139"><net_src comp="73" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ps_ddr | {3 }
	Port: data | {}
 - Input state : 
	Port: write_ddr.1_Pipeline_1 : ps_ddr | {}
	Port: write_ddr.1_Pipeline_1 : add_ln126_1 | {1 }
	Port: write_ddr.1_Pipeline_1 : data | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_load : 1
		exitcond55 : 2
		empty_59 : 2
		br_ln0 : 3
		loop_index_cast : 2
		data_addr : 3
		data_load : 4
		store_ln0 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |        empty_59_fu_99       |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |       exitcond55_fu_93      |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   read   | add_ln126_1_read_read_fu_52 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln126_write_fu_58   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |    loop_index_cast_fu_105   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    24   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| data_addr_reg_131 |    7   |
| data_load_reg_136 |    8   |
| exitcond55_reg_127|    1   |
| loop_index_reg_115|    7   |
|ps_ddr_addr_reg_122|    8   |
+-------------------+--------+
|       Total       |   31   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   31   |   33   |
+-----------+--------+--------+--------+
