{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602822185304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602822185308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 16 12:23:05 2020 " "Processing started: Fri Oct 16 12:23:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602822185308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602822185308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vlc_transmit -c vlc_transmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off vlc_transmit -c vlc_transmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602822185308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1602822185692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim/test_transmit.v 1 1 " "Found 1 design units, including 1 entities, in source file sim/test_transmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_transmit " "Found entity 1: test_transmit" {  } { { "sim/test_transmit.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/sim/test_transmit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822192426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822192426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822192435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822192435 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"2\";  expecting \"end\" uart_rx.v(40) " "Verilog HDL syntax error at uart_rx.v(40) near text \"2\";  expecting \"end\"" {  } { { "uart_rx.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/uart_rx.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1602822192443 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "uart_rx uart_rx.v(1) " "Ignored design unit \"uart_rx\" at uart_rx.v(1) due to previous errors" {  } { { "uart_rx.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/uart_rx.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1602822192443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822192443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/fft_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_ip/synthesis/fft_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_ip " "Found entity 1: fft_ip" {  } { { "fft_ip/synthesis/fft_ip.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/fft_ip.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822192450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822192450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft_ip) " "Found design unit 1: auk_dspip_text_pkg (fft_ip)" {  } { { "fft_ip/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193046 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "fft_ip/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft_ip) " "Found design unit 1: auk_dspip_math_pkg (fft_ip)" {  } { { "fft_ip/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193053 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "fft_ip/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft_ip) " "Found design unit 1: auk_dspip_lib_pkg (fft_ip)" {  } { { "fft_ip/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193066 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193073 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193080 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193086 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp " "Found entity 1: auk_dspip_fpcompiler_alufp" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193092 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf " "Found entity 1: auk_dspip_fpcompiler_aslf" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_asrf-rtl " "Found design unit 1: auk_dspip_fpcompiler_asrf-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193099 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_asrf " "Found entity 1: auk_dspip_fpcompiler_asrf" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193105 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox " "Found entity 1: auk_dspip_fpcompiler_castftox" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193112 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof " "Found entity 1: auk_dspip_fpcompiler_castxtof" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193118 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf " "Found entity 1: auk_dspip_fpcompiler_clzf" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193125 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp " "Found entity 1: auk_dspip_fpcompiler_mulfp" {  } { { "fft_ip/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "fft_ip/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193155 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "fft_ip/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_ip/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "fft_ip/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "fft_ip/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193179 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "fft_ip/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "fft_ip/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_dual_port_ram.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193196 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "fft_ip/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_dual_port_ram.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "fft_ip/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193215 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "fft_ip/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193261 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193261 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193261 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "fft_ip/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193275 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "fft_ip/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft_ip) " "Found design unit 1: auk_fft_pkg (fft_ip)" {  } { { "fft_ip/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193286 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "fft_ip/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (fft_ip) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft_ip)" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193346 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "fft_ip/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193364 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "fft_ip/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193376 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "fft_ip/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193399 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193415 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193453 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193489 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193505 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193641 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193679 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193722 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193762 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193779 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193797 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193811 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193868 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193883 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193900 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193927 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193972 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "fft_ip/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_ip/synthesis/submodules/fft_ip_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_ip/synthesis/submodules/fft_ip_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_ip_fft_ii_0 " "Found entity 1: fft_ip_fft_ii_0" {  } { { "fft_ip/synthesis/submodules/fft_ip_fft_ii_0.sv" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/fft_ip_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlc_transmit.v 1 1 " "Found 1 design units, including 1 entities, in source file vlc_transmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 vlc_transmit " "Found entity 1: vlc_transmit" {  } { { "vlc_transmit.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/vlc_transmit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qam16.v 1 1 " "Found 1 design units, including 1 entities, in source file qam16.v" { { "Info" "ISGN_ENTITY_NAME" "1 qam16 " "Found entity 1: qam16" {  } { { "qam16.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/qam16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fre_Division.v(19) " "Verilog HDL information at Fre_Division.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1602822193995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_division.v 1 1 " "Found 1 design units, including 1 entities, in source file fre_division.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fre_Division " "Found entity 1: Fre_Division" {  } { { "Fre_Division.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822193996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822193996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_code.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_code " "Found entity 1: conv_code" {  } { { "conv_code.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/conv_code.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file add_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_CP " "Found entity 1: add_CP" {  } { { "add_CP.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/add_CP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_real.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_real.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_real " "Found entity 1: RAM_real" {  } { { "RAM_real.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/RAM_real.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_imag.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_imag.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_imag " "Found entity 1: RAM_imag" {  } { { "RAM_imag.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/RAM_imag.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_ctrl " "Found entity 1: RAM_ctrl" {  } { { "RAM_ctrl.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/RAM_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_syn " "Found entity 1: ROM_syn" {  } { { "ROM_syn.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/ROM_syn.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_addcp.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_addcp.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_addcp " "Found entity 1: RAM_addcp" {  } { { "RAM_addcp.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/RAM_addcp.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addcp_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file addcp_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 addcp_ctrl " "Found entity 1: addcp_ctrl" {  } { { "addcp_ctrl.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/addcp_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Found entity 1: fifo_rx" {  } { { "fifo_rx.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fifo_rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "fifo_ctrl.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fifo_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_ofdm.v 1 1 " "Found 1 design units, including 1 entities, in source file u_ofdm.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_ofdm " "Found entity 1: u_ofdm" {  } { { "u_ofdm.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/u_ofdm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file new_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_reset " "Found entity 1: new_reset" {  } { { "new_reset.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/new_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_800khz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_800khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_800kHz " "Found entity 1: clk_800kHz" {  } { { "clk_800kHz.v" "" { Text "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/clk_800kHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602822194048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602822194048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/output_files/vlc_transmit.map.smsg " "Generated suppressed messages file C:/Users/Cumt/Documents/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/output_files/vlc_transmit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1602822194148 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602822194297 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 16 12:23:14 2020 " "Processing ended: Fri Oct 16 12:23:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602822194297 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602822194297 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602822194297 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602822194297 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602822194892 ""}
