{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763398614767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763398614768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 17 11:56:54 2025 " "Processing started: Mon Nov 17 11:56:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763398614768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398614768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398614768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763398614874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763398614874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4/ClockDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file Lab4/ClockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "Lab4/ClockDivider.v" "" { Text "/eecs/home/mattg77/3201/Lab4/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763398617974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398617974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4/shot_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Lab4/shot_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 shot_clock " "Found entity 1: shot_clock" {  } { { "Lab4/shot_clock.v" "" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763398617974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398617974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file Lab4/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763398617974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398617974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763398617998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:u_div " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:u_div\"" {  } { { "Lab4/top_module.v" "u_div" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763398617998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shot_clock shot_clock:u_clock " "Elaborating entity \"shot_clock\" for hierarchy \"shot_clock:u_clock\"" {  } { { "Lab4/top_module.v" "u_clock" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763398617999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 shot_clock.v(20) " "Verilog HDL assignment warning at shot_clock.v(20): truncated value with size 32 to match size of target (6)" {  } { { "Lab4/shot_clock.v" "" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763398617999 "|top_module|shot_clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 shot_clock.v(23) " "Verilog HDL assignment warning at shot_clock.v(23): truncated value with size 32 to match size of target (6)" {  } { { "Lab4/shot_clock.v" "" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763398617999 "|top_module|shot_clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shot_clock.v(34) " "Verilog HDL assignment warning at shot_clock.v(34): truncated value with size 32 to match size of target (4)" {  } { { "Lab4/shot_clock.v" "" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763398618000 "|top_module|shot_clock:u_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shot_clock.v(35) " "Verilog HDL assignment warning at shot_clock.v(35): truncated value with size 32 to match size of target (4)" {  } { { "Lab4/shot_clock.v" "" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763398618000 "|top_module|shot_clock:u_clock"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "shot_clock:u_clock\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"shot_clock:u_clock\|Div0\"" {  } { { "Lab4/shot_clock.v" "Div0" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763398618083 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1763398618083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shot_clock:u_clock\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"shot_clock:u_clock\|lpm_divide:Div0\"" {  } { { "Lab4/shot_clock.v" "" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763398618097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shot_clock:u_clock\|lpm_divide:Div0 " "Instantiated megafunction \"shot_clock:u_clock\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763398618097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763398618097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763398618097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763398618097 ""}  } { { "Lab4/shot_clock.v" "" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763398618097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "/eecs/home/mattg77/3201/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763398618114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398618114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/eecs/home/mattg77/3201/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763398618118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398618118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "/eecs/home/mattg77/3201/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763398618121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398618121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/eecs/home/mattg77/3201/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763398618138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398618138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/eecs/home/mattg77/3201/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763398618155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398618155 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shot_clock:u_clock\|count_val\[1\] shot_clock:u_clock\|count_val\[1\]~_emulated shot_clock:u_clock\|count_val\[1\]~1 " "Register \"shot_clock:u_clock\|count_val\[1\]\" is converted into an equivalent circuit using register \"shot_clock:u_clock\|count_val\[1\]~_emulated\" and latch \"shot_clock:u_clock\|count_val\[1\]~1\"" {  } { { "Lab4/shot_clock.v" "" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1763398618210 "|top_module|shot_clock:u_clock|count_val[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "shot_clock:u_clock\|count_val\[2\] shot_clock:u_clock\|count_val\[2\]~_emulated shot_clock:u_clock\|count_val\[1\]~1 " "Register \"shot_clock:u_clock\|count_val\[2\]\" is converted into an equivalent circuit using register \"shot_clock:u_clock\|count_val\[2\]~_emulated\" and latch \"shot_clock:u_clock\|count_val\[1\]~1\"" {  } { { "Lab4/shot_clock.v" "" { Text "/eecs/home/mattg77/3201/Lab4/shot_clock.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1763398618210 "|top_module|shot_clock:u_clock|count_val[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1763398618210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763398618243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763398618416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763398618416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763398618451 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763398618451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763398618451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763398618451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "750 " "Peak virtual memory: 750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763398618461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 17 11:56:58 2025 " "Processing ended: Mon Nov 17 11:56:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763398618461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763398618461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763398618461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763398618461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1763398618830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763398618831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 17 11:56:58 2025 " "Processing started: Mon Nov 17 11:56:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763398618831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1763398618831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1763398618831 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1763398618845 ""}
{ "Info" "0" "" "Project  = Lab4" {  } {  } 0 0 "Project  = Lab4" 0 0 "Fitter" 0 0 1763398618845 ""}
{ "Info" "0" "" "Revision = Lab4" {  } {  } 0 0 "Revision = Lab4" 0 0 "Fitter" 0 0 1763398618845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1763398618893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1763398618893 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763398618897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763398618911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763398618911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763398619011 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763398619013 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1763398619035 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763398619036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763398619036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763398619036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763398619036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763398619036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763398619036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763398619036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763398619036 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1763398619036 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763398619037 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763398619037 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763398619037 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763398619037 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763398619037 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUTS_VCCIO_INCOMPATIBLE" "SW0 7 2.5 V 3.3V " "Pin SW0 is incompatible with I/O bank 7.  Pin uses I/O standard 2.5 V, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[0\] 7 3.3V " "Pin HEX0\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[1\] 7 3.3V " "Pin HEX0\[1\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[1] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[2\] 7 3.3V " "Pin HEX0\[2\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[2] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[3\] 7 3.3V " "Pin HEX0\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[3] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[4\] 7 3.3V " "Pin HEX0\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[4] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[5\] 7 3.3V " "Pin HEX0\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[5] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX0\[6\] 7 3.3V " "Pin HEX0\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX0[6] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[0\] 7 3.3V " "Pin HEX1\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[3\] 7 3.3V " "Pin HEX1\[3\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[3] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[4\] 7 3.3V " "Pin HEX1\[4\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[4] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[5\] 7 3.3V " "Pin HEX1\[5\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[5] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "HEX1\[6\] 7 3.3V " "Pin HEX1\[6\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HEX1[6] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "KEY\[0\] 7 3.3V " "Pin KEY\[0\] in I/O bank 7 uses VCCIO 3.3V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1763398619079 ""}  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW0 } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169029 "Pin %1!s! is incompatible with I/O bank %2!s!.  Pin uses I/O standard %3!s!, which has a VCCIO requirement incompatible with that bank's VCCIO setting or its other pins that use VCCIO %4!s!." 0 0 "Fitter" 0 -1 1763398619079 ""}
{ "Error" "EFIOMGR_IO_BANK_INPUT_EXLUSIVE_ALL" "7 " "I/O bank 7 contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" { { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.0V " "Can't select VCCIO 1.0V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SW0 2.5 V " "Input or bidirectional pin SW0 uses I/O standard 2.5 V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW0 } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "KEY\[0\] 3.3 V Schmitt Trigger " "Input or bidirectional pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.2V " "Can't select VCCIO 1.2V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SW0 2.5 V " "Input or bidirectional pin SW0 uses I/O standard 2.5 V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW0 } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "KEY\[0\] 3.3 V Schmitt Trigger " "Input or bidirectional pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.35V " "Can't select VCCIO 1.35V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SW0 2.5 V " "Input or bidirectional pin SW0 uses I/O standard 2.5 V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW0 } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "KEY\[0\] 3.3 V Schmitt Trigger " "Input or bidirectional pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.5V " "Can't select VCCIO 1.5V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SW0 2.5 V " "Input or bidirectional pin SW0 uses I/O standard 2.5 V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW0 } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "KEY\[0\] 3.3 V Schmitt Trigger " "Input or bidirectional pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 1.8V " "Can't select VCCIO 1.8V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SW0 2.5 V " "Input or bidirectional pin SW0 uses I/O standard 2.5 V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW0 } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "KEY\[0\] 3.3 V Schmitt Trigger " "Input or bidirectional pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 2.5V " "Can't select VCCIO 2.5V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "KEY\[0\] 3.3 V Schmitt Trigger " "Input or bidirectional pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "2 3.0V " "Can't select VCCIO 3.0V for I/O bank due to 2 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SW0 2.5 V " "Input or bidirectional pin SW0 uses I/O standard 2.5 V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW0 } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD" "KEY\[0\] 3.3 V Schmitt Trigger " "Input or bidirectional pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1763398619080 ""} { "Info" "IFIOMGR_VCCIO_EXCLUDED_TOP_LEVEL" "1 3.3V " "Can't select VCCIO 3.3V for I/O bank due to 1 input or bidirectional pins" { { "Info" "IFIOMGR_PIN_IO_STANDARD" "SW0 2.5 V " "Input or bidirectional pin SW0 uses I/O standard 2.5 V" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW0 } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW0" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169088 "Input or bidirectional pin %1!s! uses I/O standard %2!s!" 0 0 "Design Software" 0 -1 1763398619080 ""}  } {  } 0 169087 "Can't select VCCIO %2!s! for I/O bank due to %1!d! input or bidirectional pins" 0 0 "Design Software" 0 -1 1763398619080 ""}  } {  } 0 169032 "I/O bank %1!s! contains input or bidirectional pins with I/O standards that make it impossible to choose a legal VCCIO value for the bank" 0 0 "Fitter" 0 -1 1763398619080 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763398619080 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1763398619120 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1763398619122 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763398619123 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Lab4/top_module.v" "" { Text "/eecs/home/mattg77/3201/Lab4/top_module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/eecs/home/mattg77/3201/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1763398619123 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1763398619123 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763398619172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 17 11:56:59 2025 " "Processing ended: Mon Nov 17 11:56:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763398619172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763398619172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763398619172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763398619172 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763398619247 ""}
