// Seed: 2146016284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_7;
  assign id_5 = 1;
  assign id_4 = 1;
  logic id_8;
  logic id_9;
endmodule
`timescale 1 ps / 1 ps
module module_1 (
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7,
    input id_8,
    output id_9,
    input logic id_10,
    input id_11,
    output id_12,
    input logic id_13
);
  assign id_3 = 1'b0;
  assign {id_9, 1'b0, 1} = id_4;
endmodule
