module regfile(
    input clk,
    input we3,
    input [4:0] ra1, ra2, wa3, // Read addresses and write address
    input [31:0] wd3,          // Write data
    output [31:0] rd1, rd2     // Read data outputs
);

    reg [31:0] rf[0:31];  // 32 registers of 32-bit

    always @(posedge clk)
        if (we3)
            rf[wa3] <= wd3;

    assign rd1 = (ra1 == 5'b11111) ? 32'h00000000 : rf[ra1]; // Special case for $zero
    assign rd2 = (ra2 == 5'b11111) ? 32'h00000000 : rf[ra2];

endmodule
