{"Source Block": ["oh/elink/hdl/emaxi.v@161:171@HdlStmAssign", "   //--------------------\n   //write address channel\n   //--------------------\n   assign aw_go       = m_axi_awvalid & m_axi_awready;\n   assign w_go        = m_axi_wvalid & m_axi_wready;\n   assign emwr_rd_en  = ( emwr_access & ~awvalid_b & ~wvalid_b);\n\n   // generate write-address signals\n   always @( posedge m_axi_aclk )     \n     if(~m_axi_aresetn) \n       begin\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@159:169", "   assign m_axi_arqos[3:0]\t= 4'h0;\n\n   //--------------------\n   //write address channel\n   //--------------------\n   assign aw_go       = m_axi_awvalid & m_axi_awready;\n   assign w_go        = m_axi_wvalid & m_axi_wready;\n   assign emwr_rd_en  = ( emwr_access & ~awvalid_b & ~wvalid_b);\n\n   // generate write-address signals\n   always @( posedge m_axi_aclk )     \n"], ["oh/elink/hdl/emaxi.v@160:170", "\n   //--------------------\n   //write address channel\n   //--------------------\n   assign aw_go       = m_axi_awvalid & m_axi_awready;\n   assign w_go        = m_axi_wvalid & m_axi_wready;\n   assign emwr_rd_en  = ( emwr_access & ~awvalid_b & ~wvalid_b);\n\n   // generate write-address signals\n   always @( posedge m_axi_aclk )     \n     if(~m_axi_aresetn) \n"]], "Diff Content": {"Delete": [[166, "   assign emwr_rd_en  = ( emwr_access & ~awvalid_b & ~wvalid_b);\n"]], "Add": [[166, "   assign w_go        = m_axi_wvalid  & m_axi_wready;\n"], [166, "   assign rxwr_wait   = awvalid_b     | wvalid_b;\n"]]}}