---
content_type: resource
description: This file contains lecture on transaction-level design focussing on hardware
  design abstraction levels, application, algorithm, unit-transaction level (UTL)
  model, guarded atomic actions (bluespec), register- transfer level (verilog RTL),
  gates, circuits, devices and physics.
file: /media/courses/6-884-complex-digital-systems-spring-2005/51647b25192916a0548794c5b19d02f3_l14_utl.pdf
file_type: application/pdf
learning_resource_types:
- Lecture Notes
ocw_type: OCWFile
parent_title: Lecture Notes
parent_type: CourseSection
resourcetype: Document
title: l14_utl.pdf
uid: 51647b25-1929-16a0-5487-94c5b19d02f3
---
