
Omnidirectionnnel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f2c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  080080c0  080080c0  000180c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084f4  080084f4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  080084f4  080084f4  000184f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084fc  080084fc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084fc  080084fc  000184fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008500  08008500  00018500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008504  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  200001e4  080086e8  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  080086e8  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d4dc  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002112  00000000  00000000  0002d6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a98  00000000  00000000  0002f808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b0  00000000  00000000  000302a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027033  00000000  00000000  00030c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d950  00000000  00000000  00057c83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9af8  00000000  00000000  000655d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014f0cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bdc  00000000  00000000  0014f11c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080080a4 	.word	0x080080a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	080080a4 	.word	0x080080a4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000ef0:	b0b2      	sub	sp, #200	; 0xc8
 8000ef2:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef4:	f000 ffdc 	bl	8001eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef8:	f000 f892 	bl	8001020 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efc:	f000 f998 	bl	8001230 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f00:	f000 f970 	bl	80011e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f04:	f000 f90e 	bl	8001124 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000f08:	f000 f8dc 	bl	80010c4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000f0c:	f000 f93a 	bl	8001184 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  uint16_t *channel;
  IBUS_Init(&Ibus, &huart1);
 8000f10:	4939      	ldr	r1, [pc, #228]	; (8000ff8 <main+0x10c>)
 8000f12:	483a      	ldr	r0, [pc, #232]	; (8000ffc <main+0x110>)
 8000f14:	f000 fc9d 	bl	8001852 <IBUS_Init>
  Sabertooth_Init(&saber, &huart3, motor ,address);
 8000f18:	4b39      	ldr	r3, [pc, #228]	; (8001000 <main+0x114>)
 8000f1a:	4a3a      	ldr	r2, [pc, #232]	; (8001004 <main+0x118>)
 8000f1c:	493a      	ldr	r1, [pc, #232]	; (8001008 <main+0x11c>)
 8000f1e:	483b      	ldr	r0, [pc, #236]	; (800100c <main+0x120>)
 8000f20:	f000 fe5a 	bl	8001bd8 <Sabertooth_Init>
  channel = IBUS_GetChannels(&Ibus);
 8000f24:	4835      	ldr	r0, [pc, #212]	; (8000ffc <main+0x110>)
 8000f26:	f000 fd32 	bl	800198e <IBUS_GetChannels>
 8000f2a:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac

  char msg[150] = {0};
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]
 8000f32:	f107 0318 	add.w	r3, r7, #24
 8000f36:	2292      	movs	r2, #146	; 0x92
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f004 f932 	bl	80051a4 <memset>
  IBUS_Update(&Ibus);
 8000f40:	482e      	ldr	r0, [pc, #184]	; (8000ffc <main+0x110>)
 8000f42:	f000 fcaa 	bl	800189a <IBUS_Update>


  /* USER CODE END 2 */
  float command[4]= {0};
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	605a      	str	r2, [r3, #4]
 8000f4e:	609a      	str	r2, [r3, #8]
 8000f50:	60da      	str	r2, [r3, #12]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	//Receiving
	  IBUS_Update(&Ibus);
 8000f52:	482a      	ldr	r0, [pc, #168]	; (8000ffc <main+0x110>)
 8000f54:	f000 fca1 	bl	800189a <IBUS_Update>

	//Processing
	  Transform_Omni(channel, command);
 8000f58:	1d3b      	adds	r3, r7, #4
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8000f60:	f000 fd22 	bl	80019a8 <Transform_Omni>



	//Controlling
	  if (channel[8]<1500) {
 8000f64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000f68:	3310      	adds	r3, #16
 8000f6a:	881b      	ldrh	r3, [r3, #0]
 8000f6c:	f240 52db 	movw	r2, #1499	; 0x5db
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d80a      	bhi.n	8000f8a <main+0x9e>
		  Sabertooth_Drive(&saber,Stop);
 8000f74:	4926      	ldr	r1, [pc, #152]	; (8001010 <main+0x124>)
 8000f76:	4825      	ldr	r0, [pc, #148]	; (800100c <main+0x120>)
 8000f78:	f000 ff14 	bl	8001da4 <Sabertooth_Drive>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2120      	movs	r1, #32
 8000f80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f84:	f001 fcc4 	bl	8002910 <HAL_GPIO_WritePin>
 8000f88:	e00a      	b.n	8000fa0 <main+0xb4>
		  //HAL_UART_Transmit(&huart2, "-", 1, 5);
	  }
	  else {
		  Sabertooth_Drive(&saber,command);
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	481f      	ldr	r0, [pc, #124]	; (800100c <main+0x120>)
 8000f90:	f000 ff08 	bl	8001da4 <Sabertooth_Drive>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8000f94:	2201      	movs	r2, #1
 8000f96:	2120      	movs	r1, #32
 8000f98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9c:	f001 fcb8 	bl	8002910 <HAL_GPIO_WritePin>
	  }
	  sprintf(msg,"%f;%f;%f;%f\r\n",command[0],command[1],command[2],command[3]);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fad0 	bl	8000548 <__aeabi_f2d>
 8000fa8:	4682      	mov	sl, r0
 8000faa:	468b      	mov	fp, r1
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff faca 	bl	8000548 <__aeabi_f2d>
 8000fb4:	4604      	mov	r4, r0
 8000fb6:	460d      	mov	r5, r1
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fac4 	bl	8000548 <__aeabi_f2d>
 8000fc0:	4680      	mov	r8, r0
 8000fc2:	4689      	mov	r9, r1
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fabe 	bl	8000548 <__aeabi_f2d>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	f107 0014 	add.w	r0, r7, #20
 8000fd4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000fd8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8000fdc:	e9cd 4500 	strd	r4, r5, [sp]
 8000fe0:	4652      	mov	r2, sl
 8000fe2:	465b      	mov	r3, fp
 8000fe4:	490b      	ldr	r1, [pc, #44]	; (8001014 <main+0x128>)
 8000fe6:	f004 fd4f 	bl	8005a88 <siprintf>
	  HAL_UART_Transmit(&huart2, "-", 1, 5);
 8000fea:	2305      	movs	r3, #5
 8000fec:	2201      	movs	r2, #1
 8000fee:	490a      	ldr	r1, [pc, #40]	; (8001018 <main+0x12c>)
 8000ff0:	480a      	ldr	r0, [pc, #40]	; (800101c <main+0x130>)
 8000ff2:	f003 f813 	bl	800401c <HAL_UART_Transmit>
	  IBUS_Update(&Ibus);
 8000ff6:	e7ac      	b.n	8000f52 <main+0x66>
 8000ff8:	20000200 	.word	0x20000200
 8000ffc:	2000041c 	.word	0x2000041c
 8001000:	20000004 	.word	0x20000004
 8001004:	20000000 	.word	0x20000000
 8001008:	20000308 	.word	0x20000308
 800100c:	200004b4 	.word	0x200004b4
 8001010:	200004cc 	.word	0x200004cc
 8001014:	080080c0 	.word	0x080080c0
 8001018:	080080d0 	.word	0x080080d0
 800101c:	20000284 	.word	0x20000284

08001020 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b096      	sub	sp, #88	; 0x58
 8001024:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	2244      	movs	r2, #68	; 0x44
 800102c:	2100      	movs	r1, #0
 800102e:	4618      	mov	r0, r3
 8001030:	f004 f8b8 	bl	80051a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001034:	463b      	mov	r3, r7
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001042:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001046:	f001 fc89 	bl	800295c <HAL_PWREx_ControlVoltageScaling>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001050:	f000 f954 	bl	80012fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001054:	2302      	movs	r3, #2
 8001056:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001058:	f44f 7380 	mov.w	r3, #256	; 0x100
 800105c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800105e:	2310      	movs	r3, #16
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001062:	2302      	movs	r3, #2
 8001064:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001066:	2302      	movs	r3, #2
 8001068:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800106a:	2301      	movs	r3, #1
 800106c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800106e:	230a      	movs	r3, #10
 8001070:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001072:	2307      	movs	r3, #7
 8001074:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001076:	2302      	movs	r3, #2
 8001078:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	4618      	mov	r0, r3
 8001084:	f001 fcc0 	bl	8002a08 <HAL_RCC_OscConfig>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800108e:	f000 f935 	bl	80012fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	230f      	movs	r3, #15
 8001094:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001096:	2303      	movs	r3, #3
 8001098:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010a6:	463b      	mov	r3, r7
 80010a8:	2104      	movs	r1, #4
 80010aa:	4618      	mov	r0, r3
 80010ac:	f002 f888 	bl	80031c0 <HAL_RCC_ClockConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010b6:	f000 f921 	bl	80012fc <Error_Handler>
  }
}
 80010ba:	bf00      	nop
 80010bc:	3758      	adds	r7, #88	; 0x58
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010c8:	4b14      	ldr	r3, [pc, #80]	; (800111c <MX_USART1_UART_Init+0x58>)
 80010ca:	4a15      	ldr	r2, [pc, #84]	; (8001120 <MX_USART1_UART_Init+0x5c>)
 80010cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ce:	4b13      	ldr	r3, [pc, #76]	; (800111c <MX_USART1_UART_Init+0x58>)
 80010d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010d6:	4b11      	ldr	r3, [pc, #68]	; (800111c <MX_USART1_UART_Init+0x58>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010dc:	4b0f      	ldr	r3, [pc, #60]	; (800111c <MX_USART1_UART_Init+0x58>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010e2:	4b0e      	ldr	r3, [pc, #56]	; (800111c <MX_USART1_UART_Init+0x58>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 80010e8:	4b0c      	ldr	r3, [pc, #48]	; (800111c <MX_USART1_UART_Init+0x58>)
 80010ea:	2204      	movs	r2, #4
 80010ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ee:	4b0b      	ldr	r3, [pc, #44]	; (800111c <MX_USART1_UART_Init+0x58>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010f4:	4b09      	ldr	r3, [pc, #36]	; (800111c <MX_USART1_UART_Init+0x58>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <MX_USART1_UART_Init+0x58>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001100:	4b06      	ldr	r3, [pc, #24]	; (800111c <MX_USART1_UART_Init+0x58>)
 8001102:	2200      	movs	r2, #0
 8001104:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001106:	4805      	ldr	r0, [pc, #20]	; (800111c <MX_USART1_UART_Init+0x58>)
 8001108:	f002 ff3a 	bl	8003f80 <HAL_UART_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001112:	f000 f8f3 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000200 	.word	0x20000200
 8001120:	40013800 	.word	0x40013800

08001124 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001128:	4b14      	ldr	r3, [pc, #80]	; (800117c <MX_USART2_UART_Init+0x58>)
 800112a:	4a15      	ldr	r2, [pc, #84]	; (8001180 <MX_USART2_UART_Init+0x5c>)
 800112c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800112e:	4b13      	ldr	r3, [pc, #76]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001130:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001134:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001136:	4b11      	ldr	r3, [pc, #68]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800113c:	4b0f      	ldr	r3, [pc, #60]	; (800117c <MX_USART2_UART_Init+0x58>)
 800113e:	2200      	movs	r2, #0
 8001140:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001142:	4b0e      	ldr	r3, [pc, #56]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <MX_USART2_UART_Init+0x58>)
 800114a:	220c      	movs	r2, #12
 800114c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800114e:	4b0b      	ldr	r3, [pc, #44]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001150:	2200      	movs	r2, #0
 8001152:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001154:	4b09      	ldr	r3, [pc, #36]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001156:	2200      	movs	r2, #0
 8001158:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800115a:	4b08      	ldr	r3, [pc, #32]	; (800117c <MX_USART2_UART_Init+0x58>)
 800115c:	2200      	movs	r2, #0
 800115e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001160:	4b06      	ldr	r3, [pc, #24]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001162:	2200      	movs	r2, #0
 8001164:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001166:	4805      	ldr	r0, [pc, #20]	; (800117c <MX_USART2_UART_Init+0x58>)
 8001168:	f002 ff0a 	bl	8003f80 <HAL_UART_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001172:	f000 f8c3 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000284 	.word	0x20000284
 8001180:	40004400 	.word	0x40004400

08001184 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001188:	4b14      	ldr	r3, [pc, #80]	; (80011dc <MX_USART3_UART_Init+0x58>)
 800118a:	4a15      	ldr	r2, [pc, #84]	; (80011e0 <MX_USART3_UART_Init+0x5c>)
 800118c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800118e:	4b13      	ldr	r3, [pc, #76]	; (80011dc <MX_USART3_UART_Init+0x58>)
 8001190:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001194:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001196:	4b11      	ldr	r3, [pc, #68]	; (80011dc <MX_USART3_UART_Init+0x58>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800119c:	4b0f      	ldr	r3, [pc, #60]	; (80011dc <MX_USART3_UART_Init+0x58>)
 800119e:	2200      	movs	r2, #0
 80011a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011a2:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <MX_USART3_UART_Init+0x58>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <MX_USART3_UART_Init+0x58>)
 80011aa:	2208      	movs	r2, #8
 80011ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ae:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <MX_USART3_UART_Init+0x58>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b4:	4b09      	ldr	r3, [pc, #36]	; (80011dc <MX_USART3_UART_Init+0x58>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ba:	4b08      	ldr	r3, [pc, #32]	; (80011dc <MX_USART3_UART_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <MX_USART3_UART_Init+0x58>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011c6:	4805      	ldr	r0, [pc, #20]	; (80011dc <MX_USART3_UART_Init+0x58>)
 80011c8:	f002 feda 	bl	8003f80 <HAL_UART_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80011d2:	f000 f893 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000308 	.word	0x20000308
 80011e0:	40004800 	.word	0x40004800

080011e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <MX_DMA_Init+0x48>)
 80011ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ee:	4a0f      	ldr	r2, [pc, #60]	; (800122c <MX_DMA_Init+0x48>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6493      	str	r3, [r2, #72]	; 0x48
 80011f6:	4b0d      	ldr	r3, [pc, #52]	; (800122c <MX_DMA_Init+0x48>)
 80011f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	607b      	str	r3, [r7, #4]
 8001200:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001202:	2200      	movs	r2, #0
 8001204:	2100      	movs	r1, #0
 8001206:	200c      	movs	r0, #12
 8001208:	f000 ffa9 	bl	800215e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800120c:	200c      	movs	r0, #12
 800120e:	f000 ffc2 	bl	8002196 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001212:	2200      	movs	r2, #0
 8001214:	2100      	movs	r1, #0
 8001216:	200f      	movs	r0, #15
 8001218:	f000 ffa1 	bl	800215e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800121c:	200f      	movs	r0, #15
 800121e:	f000 ffba 	bl	8002196 <HAL_NVIC_EnableIRQ>

}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40021000 	.word	0x40021000

08001230 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08a      	sub	sp, #40	; 0x28
 8001234:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
 8001244:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001246:	4b2b      	ldr	r3, [pc, #172]	; (80012f4 <MX_GPIO_Init+0xc4>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	4a2a      	ldr	r2, [pc, #168]	; (80012f4 <MX_GPIO_Init+0xc4>)
 800124c:	f043 0304 	orr.w	r3, r3, #4
 8001250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001252:	4b28      	ldr	r3, [pc, #160]	; (80012f4 <MX_GPIO_Init+0xc4>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001256:	f003 0304 	and.w	r3, r3, #4
 800125a:	613b      	str	r3, [r7, #16]
 800125c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800125e:	4b25      	ldr	r3, [pc, #148]	; (80012f4 <MX_GPIO_Init+0xc4>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001262:	4a24      	ldr	r2, [pc, #144]	; (80012f4 <MX_GPIO_Init+0xc4>)
 8001264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800126a:	4b22      	ldr	r3, [pc, #136]	; (80012f4 <MX_GPIO_Init+0xc4>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	4b1f      	ldr	r3, [pc, #124]	; (80012f4 <MX_GPIO_Init+0xc4>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127a:	4a1e      	ldr	r2, [pc, #120]	; (80012f4 <MX_GPIO_Init+0xc4>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001282:	4b1c      	ldr	r3, [pc, #112]	; (80012f4 <MX_GPIO_Init+0xc4>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	60bb      	str	r3, [r7, #8]
 800128c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	4b19      	ldr	r3, [pc, #100]	; (80012f4 <MX_GPIO_Init+0xc4>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	4a18      	ldr	r2, [pc, #96]	; (80012f4 <MX_GPIO_Init+0xc4>)
 8001294:	f043 0302 	orr.w	r3, r3, #2
 8001298:	64d3      	str	r3, [r2, #76]	; 0x4c
 800129a:	4b16      	ldr	r3, [pc, #88]	; (80012f4 <MX_GPIO_Init+0xc4>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	607b      	str	r3, [r7, #4]
 80012a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2120      	movs	r1, #32
 80012aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ae:	f001 fb2f 	bl	8002910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012b8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80012bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012c2:	f107 0314 	add.w	r3, r7, #20
 80012c6:	4619      	mov	r1, r3
 80012c8:	480b      	ldr	r0, [pc, #44]	; (80012f8 <MX_GPIO_Init+0xc8>)
 80012ca:	f001 f977 	bl	80025bc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012ce:	2320      	movs	r3, #32
 80012d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d2:	2301      	movs	r3, #1
 80012d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012da:	2300      	movs	r3, #0
 80012dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	4619      	mov	r1, r3
 80012e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e8:	f001 f968 	bl	80025bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012ec:	bf00      	nop
 80012ee:	3728      	adds	r7, #40	; 0x28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40021000 	.word	0x40021000
 80012f8:	48000800 	.word	0x48000800

080012fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001300:	b672      	cpsid	i
}
 8001302:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001304:	e7fe      	b.n	8001304 <Error_Handler+0x8>
	...

08001308 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130e:	4b0f      	ldr	r3, [pc, #60]	; (800134c <HAL_MspInit+0x44>)
 8001310:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001312:	4a0e      	ldr	r2, [pc, #56]	; (800134c <HAL_MspInit+0x44>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6613      	str	r3, [r2, #96]	; 0x60
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <HAL_MspInit+0x44>)
 800131c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001326:	4b09      	ldr	r3, [pc, #36]	; (800134c <HAL_MspInit+0x44>)
 8001328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800132a:	4a08      	ldr	r2, [pc, #32]	; (800134c <HAL_MspInit+0x44>)
 800132c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001330:	6593      	str	r3, [r2, #88]	; 0x58
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <HAL_MspInit+0x44>)
 8001334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40021000 	.word	0x40021000

08001350 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b0b0      	sub	sp, #192	; 0xc0
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800136c:	2288      	movs	r2, #136	; 0x88
 800136e:	2100      	movs	r1, #0
 8001370:	4618      	mov	r0, r3
 8001372:	f003 ff17 	bl	80051a4 <memset>
  if(huart->Instance==USART1)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a8d      	ldr	r2, [pc, #564]	; (80015b0 <HAL_UART_MspInit+0x260>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d167      	bne.n	8001450 <HAL_UART_MspInit+0x100>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001380:	2301      	movs	r3, #1
 8001382:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001384:	2300      	movs	r3, #0
 8001386:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001388:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800138c:	4618      	mov	r0, r3
 800138e:	f002 f93b 	bl	8003608 <HAL_RCCEx_PeriphCLKConfig>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001398:	f7ff ffb0 	bl	80012fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800139c:	4b85      	ldr	r3, [pc, #532]	; (80015b4 <HAL_UART_MspInit+0x264>)
 800139e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013a0:	4a84      	ldr	r2, [pc, #528]	; (80015b4 <HAL_UART_MspInit+0x264>)
 80013a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a6:	6613      	str	r3, [r2, #96]	; 0x60
 80013a8:	4b82      	ldr	r3, [pc, #520]	; (80015b4 <HAL_UART_MspInit+0x264>)
 80013aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013b0:	623b      	str	r3, [r7, #32]
 80013b2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b4:	4b7f      	ldr	r3, [pc, #508]	; (80015b4 <HAL_UART_MspInit+0x264>)
 80013b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b8:	4a7e      	ldr	r2, [pc, #504]	; (80015b4 <HAL_UART_MspInit+0x264>)
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013c0:	4b7c      	ldr	r3, [pc, #496]	; (80015b4 <HAL_UART_MspInit+0x264>)
 80013c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c4:	f003 0301 	and.w	r3, r3, #1
 80013c8:	61fb      	str	r3, [r7, #28]
 80013ca:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013cc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80013d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d4:	2302      	movs	r3, #2
 80013d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e0:	2303      	movs	r3, #3
 80013e2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013e6:	2307      	movs	r3, #7
 80013e8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ec:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80013f0:	4619      	mov	r1, r3
 80013f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f6:	f001 f8e1 	bl	80025bc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80013fa:	4b6f      	ldr	r3, [pc, #444]	; (80015b8 <HAL_UART_MspInit+0x268>)
 80013fc:	4a6f      	ldr	r2, [pc, #444]	; (80015bc <HAL_UART_MspInit+0x26c>)
 80013fe:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8001400:	4b6d      	ldr	r3, [pc, #436]	; (80015b8 <HAL_UART_MspInit+0x268>)
 8001402:	2202      	movs	r2, #2
 8001404:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001406:	4b6c      	ldr	r3, [pc, #432]	; (80015b8 <HAL_UART_MspInit+0x268>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800140c:	4b6a      	ldr	r3, [pc, #424]	; (80015b8 <HAL_UART_MspInit+0x268>)
 800140e:	2200      	movs	r2, #0
 8001410:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001412:	4b69      	ldr	r3, [pc, #420]	; (80015b8 <HAL_UART_MspInit+0x268>)
 8001414:	2280      	movs	r2, #128	; 0x80
 8001416:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001418:	4b67      	ldr	r3, [pc, #412]	; (80015b8 <HAL_UART_MspInit+0x268>)
 800141a:	2200      	movs	r2, #0
 800141c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800141e:	4b66      	ldr	r3, [pc, #408]	; (80015b8 <HAL_UART_MspInit+0x268>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001424:	4b64      	ldr	r3, [pc, #400]	; (80015b8 <HAL_UART_MspInit+0x268>)
 8001426:	2220      	movs	r2, #32
 8001428:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800142a:	4b63      	ldr	r3, [pc, #396]	; (80015b8 <HAL_UART_MspInit+0x268>)
 800142c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001430:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001432:	4861      	ldr	r0, [pc, #388]	; (80015b8 <HAL_UART_MspInit+0x268>)
 8001434:	f000 feca 	bl	80021cc <HAL_DMA_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 800143e:	f7ff ff5d 	bl	80012fc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a5c      	ldr	r2, [pc, #368]	; (80015b8 <HAL_UART_MspInit+0x268>)
 8001446:	671a      	str	r2, [r3, #112]	; 0x70
 8001448:	4a5b      	ldr	r2, [pc, #364]	; (80015b8 <HAL_UART_MspInit+0x268>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800144e:	e0aa      	b.n	80015a6 <HAL_UART_MspInit+0x256>
  else if(huart->Instance==USART2)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a5a      	ldr	r2, [pc, #360]	; (80015c0 <HAL_UART_MspInit+0x270>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d13c      	bne.n	80014d4 <HAL_UART_MspInit+0x184>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800145a:	2302      	movs	r3, #2
 800145c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800145e:	2300      	movs	r3, #0
 8001460:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001462:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001466:	4618      	mov	r0, r3
 8001468:	f002 f8ce 	bl	8003608 <HAL_RCCEx_PeriphCLKConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <HAL_UART_MspInit+0x126>
      Error_Handler();
 8001472:	f7ff ff43 	bl	80012fc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001476:	4b4f      	ldr	r3, [pc, #316]	; (80015b4 <HAL_UART_MspInit+0x264>)
 8001478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147a:	4a4e      	ldr	r2, [pc, #312]	; (80015b4 <HAL_UART_MspInit+0x264>)
 800147c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001480:	6593      	str	r3, [r2, #88]	; 0x58
 8001482:	4b4c      	ldr	r3, [pc, #304]	; (80015b4 <HAL_UART_MspInit+0x264>)
 8001484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148a:	61bb      	str	r3, [r7, #24]
 800148c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	4b49      	ldr	r3, [pc, #292]	; (80015b4 <HAL_UART_MspInit+0x264>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	4a48      	ldr	r2, [pc, #288]	; (80015b4 <HAL_UART_MspInit+0x264>)
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	64d3      	str	r3, [r2, #76]	; 0x4c
 800149a:	4b46      	ldr	r3, [pc, #280]	; (80015b4 <HAL_UART_MspInit+0x264>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014a6:	230c      	movs	r3, #12
 80014a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ac:	2302      	movs	r3, #2
 80014ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b8:	2303      	movs	r3, #3
 80014ba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014be:	2307      	movs	r3, #7
 80014c0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80014c8:	4619      	mov	r1, r3
 80014ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ce:	f001 f875 	bl	80025bc <HAL_GPIO_Init>
}
 80014d2:	e068      	b.n	80015a6 <HAL_UART_MspInit+0x256>
  else if(huart->Instance==USART3)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a3a      	ldr	r2, [pc, #232]	; (80015c4 <HAL_UART_MspInit+0x274>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d163      	bne.n	80015a6 <HAL_UART_MspInit+0x256>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014de:	2304      	movs	r3, #4
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014e2:	2300      	movs	r3, #0
 80014e4:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ea:	4618      	mov	r0, r3
 80014ec:	f002 f88c 	bl	8003608 <HAL_RCCEx_PeriphCLKConfig>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <HAL_UART_MspInit+0x1aa>
      Error_Handler();
 80014f6:	f7ff ff01 	bl	80012fc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80014fa:	4b2e      	ldr	r3, [pc, #184]	; (80015b4 <HAL_UART_MspInit+0x264>)
 80014fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014fe:	4a2d      	ldr	r2, [pc, #180]	; (80015b4 <HAL_UART_MspInit+0x264>)
 8001500:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001504:	6593      	str	r3, [r2, #88]	; 0x58
 8001506:	4b2b      	ldr	r3, [pc, #172]	; (80015b4 <HAL_UART_MspInit+0x264>)
 8001508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800150a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800150e:	613b      	str	r3, [r7, #16]
 8001510:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001512:	4b28      	ldr	r3, [pc, #160]	; (80015b4 <HAL_UART_MspInit+0x264>)
 8001514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001516:	4a27      	ldr	r2, [pc, #156]	; (80015b4 <HAL_UART_MspInit+0x264>)
 8001518:	f043 0304 	orr.w	r3, r3, #4
 800151c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800151e:	4b25      	ldr	r3, [pc, #148]	; (80015b4 <HAL_UART_MspInit+0x264>)
 8001520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001522:	f003 0304 	and.w	r3, r3, #4
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800152a:	2330      	movs	r3, #48	; 0x30
 800152c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001530:	2302      	movs	r3, #2
 8001532:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800153c:	2303      	movs	r3, #3
 800153e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001542:	2307      	movs	r3, #7
 8001544:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001548:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800154c:	4619      	mov	r1, r3
 800154e:	481e      	ldr	r0, [pc, #120]	; (80015c8 <HAL_UART_MspInit+0x278>)
 8001550:	f001 f834 	bl	80025bc <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001554:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <HAL_UART_MspInit+0x27c>)
 8001556:	4a1e      	ldr	r2, [pc, #120]	; (80015d0 <HAL_UART_MspInit+0x280>)
 8001558:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_2;
 800155a:	4b1c      	ldr	r3, [pc, #112]	; (80015cc <HAL_UART_MspInit+0x27c>)
 800155c:	2202      	movs	r2, #2
 800155e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001560:	4b1a      	ldr	r3, [pc, #104]	; (80015cc <HAL_UART_MspInit+0x27c>)
 8001562:	2210      	movs	r2, #16
 8001564:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001566:	4b19      	ldr	r3, [pc, #100]	; (80015cc <HAL_UART_MspInit+0x27c>)
 8001568:	2200      	movs	r2, #0
 800156a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800156c:	4b17      	ldr	r3, [pc, #92]	; (80015cc <HAL_UART_MspInit+0x27c>)
 800156e:	2280      	movs	r2, #128	; 0x80
 8001570:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001572:	4b16      	ldr	r3, [pc, #88]	; (80015cc <HAL_UART_MspInit+0x27c>)
 8001574:	2200      	movs	r2, #0
 8001576:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001578:	4b14      	ldr	r3, [pc, #80]	; (80015cc <HAL_UART_MspInit+0x27c>)
 800157a:	2200      	movs	r2, #0
 800157c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800157e:	4b13      	ldr	r3, [pc, #76]	; (80015cc <HAL_UART_MspInit+0x27c>)
 8001580:	2200      	movs	r2, #0
 8001582:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_UART_MspInit+0x27c>)
 8001586:	2200      	movs	r2, #0
 8001588:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800158a:	4810      	ldr	r0, [pc, #64]	; (80015cc <HAL_UART_MspInit+0x27c>)
 800158c:	f000 fe1e 	bl	80021cc <HAL_DMA_Init>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <HAL_UART_MspInit+0x24a>
      Error_Handler();
 8001596:	f7ff feb1 	bl	80012fc <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a0b      	ldr	r2, [pc, #44]	; (80015cc <HAL_UART_MspInit+0x27c>)
 800159e:	66da      	str	r2, [r3, #108]	; 0x6c
 80015a0:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <HAL_UART_MspInit+0x27c>)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6293      	str	r3, [r2, #40]	; 0x28
}
 80015a6:	bf00      	nop
 80015a8:	37c0      	adds	r7, #192	; 0xc0
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40013800 	.word	0x40013800
 80015b4:	40021000 	.word	0x40021000
 80015b8:	2000038c 	.word	0x2000038c
 80015bc:	40020058 	.word	0x40020058
 80015c0:	40004400 	.word	0x40004400
 80015c4:	40004800 	.word	0x40004800
 80015c8:	48000800 	.word	0x48000800
 80015cc:	200003d4 	.word	0x200003d4
 80015d0:	4002001c 	.word	0x4002001c

080015d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015d8:	e7fe      	b.n	80015d8 <NMI_Handler+0x4>

080015da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015da:	b480      	push	{r7}
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015de:	e7fe      	b.n	80015de <HardFault_Handler+0x4>

080015e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <MemManage_Handler+0x4>

080015e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ea:	e7fe      	b.n	80015ea <BusFault_Handler+0x4>

080015ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <UsageFault_Handler+0x4>

080015f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015f6:	bf00      	nop
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001620:	f000 fca2 	bl	8001f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001624:	bf00      	nop
 8001626:	bd80      	pop	{r7, pc}

08001628 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800162c:	4802      	ldr	r0, [pc, #8]	; (8001638 <DMA1_Channel2_IRQHandler+0x10>)
 800162e:	f000 fee5 	bl	80023fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	200003d4 	.word	0x200003d4

0800163c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <DMA1_Channel5_IRQHandler+0x10>)
 8001642:	f000 fedb 	bl	80023fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	2000038c 	.word	0x2000038c

08001650 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return 1;
 8001654:	2301      	movs	r3, #1
}
 8001656:	4618      	mov	r0, r3
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <_kill>:

int _kill(int pid, int sig)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800166a:	f003 fd63 	bl	8005134 <__errno>
 800166e:	4603      	mov	r3, r0
 8001670:	2216      	movs	r2, #22
 8001672:	601a      	str	r2, [r3, #0]
  return -1;
 8001674:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001678:	4618      	mov	r0, r3
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <_exit>:

void _exit (int status)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001688:	f04f 31ff 	mov.w	r1, #4294967295
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff ffe7 	bl	8001660 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001692:	e7fe      	b.n	8001692 <_exit+0x12>

08001694 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	e00a      	b.n	80016bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016a6:	f3af 8000 	nop.w
 80016aa:	4601      	mov	r1, r0
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	60ba      	str	r2, [r7, #8]
 80016b2:	b2ca      	uxtb	r2, r1
 80016b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	3301      	adds	r3, #1
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	dbf0      	blt.n	80016a6 <_read+0x12>
  }

  return len;
 80016c4:	687b      	ldr	r3, [r7, #4]
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b086      	sub	sp, #24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	60f8      	str	r0, [r7, #12]
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
 80016de:	e009      	b.n	80016f4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	1c5a      	adds	r2, r3, #1
 80016e4:	60ba      	str	r2, [r7, #8]
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	3301      	adds	r3, #1
 80016f2:	617b      	str	r3, [r7, #20]
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	dbf1      	blt.n	80016e0 <_write+0x12>
  }
  return len;
 80016fc:	687b      	ldr	r3, [r7, #4]
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3718      	adds	r7, #24
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <_close>:

int _close(int file)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800170e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001712:	4618      	mov	r0, r3
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
 8001726:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800172e:	605a      	str	r2, [r3, #4]
  return 0;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <_isatty>:

int _isatty(int file)
{
 800173e:	b480      	push	{r7}
 8001740:	b083      	sub	sp, #12
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001746:	2301      	movs	r3, #1
}
 8001748:	4618      	mov	r0, r3
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
	...

08001770 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001778:	4a14      	ldr	r2, [pc, #80]	; (80017cc <_sbrk+0x5c>)
 800177a:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <_sbrk+0x60>)
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001784:	4b13      	ldr	r3, [pc, #76]	; (80017d4 <_sbrk+0x64>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d102      	bne.n	8001792 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800178c:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <_sbrk+0x64>)
 800178e:	4a12      	ldr	r2, [pc, #72]	; (80017d8 <_sbrk+0x68>)
 8001790:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001792:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <_sbrk+0x64>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	429a      	cmp	r2, r3
 800179e:	d207      	bcs.n	80017b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a0:	f003 fcc8 	bl	8005134 <__errno>
 80017a4:	4603      	mov	r3, r0
 80017a6:	220c      	movs	r2, #12
 80017a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017aa:	f04f 33ff 	mov.w	r3, #4294967295
 80017ae:	e009      	b.n	80017c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b0:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <_sbrk+0x64>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017b6:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <_sbrk+0x64>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4413      	add	r3, r2
 80017be:	4a05      	ldr	r2, [pc, #20]	; (80017d4 <_sbrk+0x64>)
 80017c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017c2:	68fb      	ldr	r3, [r7, #12]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3718      	adds	r7, #24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20018000 	.word	0x20018000
 80017d0:	00000400 	.word	0x00000400
 80017d4:	200004dc 	.word	0x200004dc
 80017d8:	20000508 	.word	0x20000508

080017dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <SystemInit+0x20>)
 80017e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017e6:	4a05      	ldr	r2, [pc, #20]	; (80017fc <SystemInit+0x20>)
 80017e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001800:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001838 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001804:	f7ff ffea 	bl	80017dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001808:	480c      	ldr	r0, [pc, #48]	; (800183c <LoopForever+0x6>)
  ldr r1, =_edata
 800180a:	490d      	ldr	r1, [pc, #52]	; (8001840 <LoopForever+0xa>)
  ldr r2, =_sidata
 800180c:	4a0d      	ldr	r2, [pc, #52]	; (8001844 <LoopForever+0xe>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001810:	e002      	b.n	8001818 <LoopCopyDataInit>

08001812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001816:	3304      	adds	r3, #4

08001818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800181c:	d3f9      	bcc.n	8001812 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181e:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001820:	4c0a      	ldr	r4, [pc, #40]	; (800184c <LoopForever+0x16>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001824:	e001      	b.n	800182a <LoopFillZerobss>

08001826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001828:	3204      	adds	r2, #4

0800182a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800182c:	d3fb      	bcc.n	8001826 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800182e:	f003 fc87 	bl	8005140 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001832:	f7ff fb5b 	bl	8000eec <main>

08001836 <LoopForever>:

LoopForever:
    b LoopForever
 8001836:	e7fe      	b.n	8001836 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001838:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800183c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001840:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001844:	08008504 	.word	0x08008504
  ldr r2, =_sbss
 8001848:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800184c:	20000504 	.word	0x20000504

08001850 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001850:	e7fe      	b.n	8001850 <ADC1_2_IRQHandler>

08001852 <IBUS_Init>:
		checksum -= value[i];
	}
	return checksum;
}

HAL_StatusTypeDef IBUS_Init(IBus_struct *Ibus, UART_HandleTypeDef *handle) {
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
 800185a:	6039      	str	r1, [r7, #0]
	memset(Ibus->channel, 1500, 6 * sizeof(uint16_t));
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3304      	adds	r3, #4
 8001860:	220c      	movs	r2, #12
 8001862:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8001866:	4618      	mov	r0, r3
 8001868:	f003 fc9c 	bl	80051a4 <memset>
	Ibus->handle = handle;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	601a      	str	r2, [r3, #0]
	memset(Ibus->UARTBuffer, 0, 128);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	3318      	adds	r3, #24
 8001876:	2280      	movs	r2, #128	; 0x80
 8001878:	2100      	movs	r1, #0
 800187a:	4618      	mov	r0, r3
 800187c:	f003 fc92 	bl	80051a4 <memset>
	return HAL_UART_Receive_DMA(Ibus->handle, Ibus->UARTBuffer, 128);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6818      	ldr	r0, [r3, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3318      	adds	r3, #24
 8001888:	2280      	movs	r2, #128	; 0x80
 800188a:	4619      	mov	r1, r3
 800188c:	f002 fcea 	bl	8004264 <HAL_UART_Receive_DMA>
 8001890:	4603      	mov	r3, r0

}
 8001892:	4618      	mov	r0, r3
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <IBUS_Update>:

HAL_StatusTypeDef IBUS_Update(IBus_struct *Ibus) {
 800189a:	b580      	push	{r7, lr}
 800189c:	b094      	sub	sp, #80	; 0x50
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(Ibus->handle, Ibus->UARTBuffer, 64);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6818      	ldr	r0, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	3318      	adds	r3, #24
 80018aa:	2240      	movs	r2, #64	; 0x40
 80018ac:	4619      	mov	r1, r3
 80018ae:	f002 fcd9 	bl	8004264 <HAL_UART_Receive_DMA>
	uint8_t Packet[64] = { 0 };
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
 80018b6:	f107 030c 	add.w	r3, r7, #12
 80018ba:	223c      	movs	r2, #60	; 0x3c
 80018bc:	2100      	movs	r1, #0
 80018be:	4618      	mov	r0, r3
 80018c0:	f003 fc70 	bl	80051a4 <memset>
	uint16_t packetStart = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	for (uint16_t i = 0; i < 64 - 1; i++) {
 80018ca:	2300      	movs	r3, #0
 80018cc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80018d0:	e018      	b.n	8001904 <IBUS_Update+0x6a>
		if (Ibus->UARTBuffer[i] == 0x20 && Ibus->UARTBuffer[i + 1] == 0x40) {
 80018d2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	4413      	add	r3, r2
 80018da:	7e1b      	ldrb	r3, [r3, #24]
 80018dc:	2b20      	cmp	r3, #32
 80018de:	d10c      	bne.n	80018fa <IBUS_Update+0x60>
 80018e0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80018e4:	3301      	adds	r3, #1
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	7e1b      	ldrb	r3, [r3, #24]
 80018ec:	2b40      	cmp	r3, #64	; 0x40
 80018ee:	d104      	bne.n	80018fa <IBUS_Update+0x60>
			packetStart = i;
 80018f0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80018f4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
			break;
 80018f8:	e008      	b.n	800190c <IBUS_Update+0x72>
	for (uint16_t i = 0; i < 64 - 1; i++) {
 80018fa:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80018fe:	3301      	adds	r3, #1
 8001900:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8001904:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001908:	2b3e      	cmp	r3, #62	; 0x3e
 800190a:	d9e2      	bls.n	80018d2 <IBUS_Update+0x38>
		}
	}
	if (packetStart >= 64) {
 800190c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001910:	2b3f      	cmp	r3, #63	; 0x3f
 8001912:	d901      	bls.n	8001918 <IBUS_Update+0x7e>
		return HAL_OK;
 8001914:	2300      	movs	r3, #0
 8001916:	e036      	b.n	8001986 <IBUS_Update+0xec>
	}
	memcpy(Packet, Ibus->UARTBuffer + packetStart + 2, 32);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f103 0218 	add.w	r2, r3, #24
 800191e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001922:	3302      	adds	r3, #2
 8001924:	18d1      	adds	r1, r2, r3
 8001926:	f107 0308 	add.w	r3, r7, #8
 800192a:	2220      	movs	r2, #32
 800192c:	4618      	mov	r0, r3
 800192e:	f003 fc2b 	bl	8005188 <memcpy>



	for (uint16_t i = 0; i < 10	; i++) {
 8001932:	2300      	movs	r3, #0
 8001934:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8001938:	e020      	b.n	800197c <IBUS_Update+0xe2>
		Ibus->channel[i] = (Packet[2 * i + 1] << 8) | Packet[2 * i];
 800193a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	3301      	adds	r3, #1
 8001942:	3350      	adds	r3, #80	; 0x50
 8001944:	443b      	add	r3, r7
 8001946:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	b21a      	sxth	r2, r3
 800194e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	3350      	adds	r3, #80	; 0x50
 8001956:	443b      	add	r3, r7
 8001958:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800195c:	b21b      	sxth	r3, r3
 800195e:	4313      	orrs	r3, r2
 8001960:	b21a      	sxth	r2, r3
 8001962:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001966:	b291      	uxth	r1, r2
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	4413      	add	r3, r2
 800196e:	460a      	mov	r2, r1
 8001970:	809a      	strh	r2, [r3, #4]
	for (uint16_t i = 0; i < 10	; i++) {
 8001972:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001976:	3301      	adds	r3, #1
 8001978:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800197c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001980:	2b09      	cmp	r3, #9
 8001982:	d9da      	bls.n	800193a <IBUS_Update+0xa0>

	}
	return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	3750      	adds	r7, #80	; 0x50
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <IBUS_GetChannels>:
uint16_t* IBUS_GetChannels(IBus_struct *Ibus) {
 800198e:	b480      	push	{r7}
 8001990:	b083      	sub	sp, #12
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
	return Ibus->channel;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3304      	adds	r3, #4
}
 800199a:	4618      	mov	r0, r3
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
	...

080019a8 <Transform_Omni>:
#include "Omnidirection.h"
HAL_StatusTypeDef Transform_Omni(uint16_t Channel[3], float output[4]) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08c      	sub	sp, #48	; 0x30
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
	float input[3] = { 0 };
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
	uint8_t forward[4] = { 1, 1, -1, -1 };
 80019be:	4b65      	ldr	r3, [pc, #404]	; (8001b54 <Transform_Omni+0x1ac>)
 80019c0:	613b      	str	r3, [r7, #16]
	uint8_t right[4] = { 1, -1, -1, 1 };
 80019c2:	4b65      	ldr	r3, [pc, #404]	; (8001b58 <Transform_Omni+0x1b0>)
 80019c4:	60fb      	str	r3, [r7, #12]
	uint8_t rotate_c[4] = { -1, 1, -1, 1 };
 80019c6:	f06f 23fe 	mvn.w	r3, #4261477888	; 0xfe00fe00
 80019ca:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 3; i++) {
 80019cc:	2300      	movs	r3, #0
 80019ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019d0:	e01a      	b.n	8001a08 <Transform_Omni+0x60>
		input[i] = ((float) Channel[i] - 1500) / 500;
 80019d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	ee07 3a90 	vmov	s15, r3
 80019e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019e4:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8001b5c <Transform_Omni+0x1b4>
 80019e8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80019ec:	eddf 6a5c 	vldr	s13, [pc, #368]	; 8001b60 <Transform_Omni+0x1b8>
 80019f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	3330      	adds	r3, #48	; 0x30
 80019fa:	443b      	add	r3, r7
 80019fc:	3b1c      	subs	r3, #28
 80019fe:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 3; i++) {
 8001a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a04:	3301      	adds	r3, #1
 8001a06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	dde1      	ble.n	80019d2 <Transform_Omni+0x2a>

	}
	float norme = sqrtf(
			input[0] * input[0] + input[1] * input[1] + input[2] * input[2]);
 8001a0e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a12:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a1a:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8001a2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a32:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float norme = sqrtf(
 8001a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a3e:	f006 fb0f 	bl	8008060 <sqrtf>
 8001a42:	ed87 0a08 	vstr	s0, [r7, #32]
	if (norme >= 1) {
 8001a46:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a56:	db3e      	blt.n	8001ad6 <Transform_Omni+0x12e>
		for (int i = 0; i < 4; i++) {
 8001a58:	2300      	movs	r3, #0
 8001a5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a5c:	e037      	b.n	8001ace <Transform_Omni+0x126>
			output[i] = (input[0] * forward[i] + input[1] * right[i]
 8001a5e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a62:	f107 0210 	add.w	r2, r7, #16
 8001a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a68:	4413      	add	r3, r2
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	ee07 3a90 	vmov	s15, r3
 8001a70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a78:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a7c:	f107 020c 	add.w	r2, r7, #12
 8001a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a82:	4413      	add	r3, r2
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	ee07 3a90 	vmov	s15, r3
 8001a8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a92:	ee37 7a27 	vadd.f32	s14, s14, s15
					+ input[2] * rotate_c[i]) / norme;
 8001a96:	edd7 6a07 	vldr	s13, [r7, #28]
 8001a9a:	f107 0208 	add.w	r2, r7, #8
 8001a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aa0:	4413      	add	r3, r2
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	ee07 3a90 	vmov	s15, r3
 8001aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ab0:	ee77 6a27 	vadd.f32	s13, s14, s15
			output[i] = (input[0] * forward[i] + input[1] * right[i]
 8001ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	4413      	add	r3, r2
					+ input[2] * rotate_c[i]) / norme;
 8001abc:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ac0:	eec6 7a87 	vdiv.f32	s15, s13, s14
			output[i] = (input[0] * forward[i] + input[1] * right[i]
 8001ac4:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < 4; i++) {
 8001ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aca:	3301      	adds	r3, #1
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad0:	2b03      	cmp	r3, #3
 8001ad2:	ddc4      	ble.n	8001a5e <Transform_Omni+0xb6>
 8001ad4:	e039      	b.n	8001b4a <Transform_Omni+0x1a2>
		}
	} else {
		for (int i = 0; i < 4; i++) {
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8001ada:	e033      	b.n	8001b44 <Transform_Omni+0x19c>
			output[i] = input[0] * forward[i] + input[1] * right[i]
 8001adc:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ae0:	f107 0210 	add.w	r2, r7, #16
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae6:	4413      	add	r3, r2
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	ee07 3a90 	vmov	s15, r3
 8001aee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001af6:	edd7 6a06 	vldr	s13, [r7, #24]
 8001afa:	f107 020c 	add.w	r2, r7, #12
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	4413      	add	r3, r2
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	ee07 3a90 	vmov	s15, r3
 8001b08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b10:	ee37 7a27 	vadd.f32	s14, s14, s15
					+ input[2] * rotate_c[i];
 8001b14:	edd7 6a07 	vldr	s13, [r7, #28]
 8001b18:	f107 0208 	add.w	r2, r7, #8
 8001b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1e:	4413      	add	r3, r2
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	ee07 3a90 	vmov	s15, r3
 8001b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
			output[i] = input[0] * forward[i] + input[1] * right[i]
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	4413      	add	r3, r2
					+ input[2] * rotate_c[i];
 8001b36:	ee77 7a27 	vadd.f32	s15, s14, s15
			output[i] = input[0] * forward[i] + input[1] * right[i]
 8001b3a:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < 4; i++) {
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b40:	3301      	adds	r3, #1
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
 8001b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b46:	2b03      	cmp	r3, #3
 8001b48:	ddc8      	ble.n	8001adc <Transform_Omni+0x134>
		}
	}
	return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3730      	adds	r7, #48	; 0x30
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	ffff0101 	.word	0xffff0101
 8001b58:	01ffff01 	.word	0x01ffff01
 8001b5c:	44bb8000 	.word	0x44bb8000
 8001b60:	43fa0000 	.word	0x43fa0000

08001b64 <HAL_UART_RxCpltCallback>:
 */

#include "Sabertooth.h"
static Sabertooth *sabertooth_ptr;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
	if (huart != sabertooth_ptr->handle) {
 8001b6c:	4b19      	ldr	r3, [pc, #100]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d129      	bne.n	8001bcc <HAL_UART_RxCpltCallback+0x68>
		return;
	}
	if (sabertooth_ptr->Queue.NumberOfPacket <= 0) {
 8001b78:	4b16      	ldr	r3, [pc, #88]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	89db      	ldrh	r3, [r3, #14]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d104      	bne.n	8001b8c <HAL_UART_RxCpltCallback+0x28>
		sabertooth_ptr->Queue.CurrentlySending = 0;
 8001b82:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2200      	movs	r2, #0
 8001b88:	731a      	strb	r2, [r3, #12]
 8001b8a:	e020      	b.n	8001bce <HAL_UART_RxCpltCallback+0x6a>
	} else {
		HAL_UART_Transmit_DMA(huart, sabertooth_ptr->Queue.FirstPacket->Packet,
 8001b8c:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	691b      	ldr	r3, [r3, #16]
 8001b92:	6819      	ldr	r1, [r3, #0]
				sabertooth_ptr->Queue.FirstPacket->length);
 8001b94:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	691b      	ldr	r3, [r3, #16]
		HAL_UART_Transmit_DMA(huart, sabertooth_ptr->Queue.FirstPacket->Packet,
 8001b9a:	889b      	ldrh	r3, [r3, #4]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f002 fad0 	bl	8004144 <HAL_UART_Transmit_DMA>
		sabertooth_ptr->Queue.FirstPacket =
				sabertooth_ptr->Queue.FirstPacket->Next_Packet;
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	691a      	ldr	r2, [r3, #16]
		sabertooth_ptr->Queue.FirstPacket =
 8001baa:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001bac:	681b      	ldr	r3, [r3, #0]
				sabertooth_ptr->Queue.FirstPacket->Next_Packet;
 8001bae:	6892      	ldr	r2, [r2, #8]
		sabertooth_ptr->Queue.FirstPacket =
 8001bb0:	611a      	str	r2, [r3, #16]
		sabertooth_ptr->Queue.NumberOfPacket -= 1;
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	89da      	ldrh	r2, [r3, #14]
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	3a01      	subs	r2, #1
 8001bbe:	b292      	uxth	r2, r2
 8001bc0:	81da      	strh	r2, [r3, #14]
		sabertooth_ptr->Queue.CurrentlySending = 1;
 8001bc2:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <HAL_UART_RxCpltCallback+0x70>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	731a      	strb	r2, [r3, #12]
 8001bca:	e000      	b.n	8001bce <HAL_UART_RxCpltCallback+0x6a>
		return;
 8001bcc:	bf00      	nop
	}
}
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	200004e0 	.word	0x200004e0

08001bd8 <Sabertooth_Init>:
HAL_StatusTypeDef Sabertooth_Init(Sabertooth *saber, UART_HandleTypeDef *handle,
		uint8_t motor[4], uint8_t adress[4]) {
 8001bd8:	b480      	push	{r7}
 8001bda:	b087      	sub	sp, #28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	603b      	str	r3, [r7, #0]
	sabertooth_ptr = saber;
 8001be6:	4a15      	ldr	r2, [pc, #84]	; (8001c3c <Sabertooth_Init+0x64>)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < 4; i++) {
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	e016      	b.n	8001c20 <Sabertooth_Init+0x48>
		saber->adress[i] = adress[i];
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	7819      	ldrb	r1, [r3, #0]
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	4413      	add	r3, r2
 8001c00:	3304      	adds	r3, #4
 8001c02:	460a      	mov	r2, r1
 8001c04:	701a      	strb	r2, [r3, #0]
		saber->motor[i] = motor[i];
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	7819      	ldrb	r1, [r3, #0]
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	4413      	add	r3, r2
 8001c14:	3308      	adds	r3, #8
 8001c16:	460a      	mov	r2, r1
 8001c18:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	2b03      	cmp	r3, #3
 8001c24:	dde5      	ble.n	8001bf2 <Sabertooth_Init+0x1a>
	}
	saber->handle = handle;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	68ba      	ldr	r2, [r7, #8]
 8001c2a:	601a      	str	r2, [r3, #0]
	/*saber->Queue.FirstPacket = 0;
	 saber->Queue.NumberOfPacket = 0;*/
	return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	371c      	adds	r7, #28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	200004e0 	.word	0x200004e0

08001c40 <Sabertooth_Send>:
HAL_StatusTypeDef Sabertooth_Send(Sabertooth *saber, uint8_t address,
		uint8_t command, uint8_t data[], uint16_t data_length) {
 8001c40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c44:	b08b      	sub	sp, #44	; 0x2c
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	60f8      	str	r0, [r7, #12]
 8001c4a:	607b      	str	r3, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	72fb      	strb	r3, [r7, #11]
 8001c50:	4613      	mov	r3, r2
 8001c52:	72bb      	strb	r3, [r7, #10]
 8001c54:	466b      	mov	r3, sp
 8001c56:	461e      	mov	r6, r3
	uint8_t Packet[3 + data_length];
 8001c58:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001c5c:	1cd9      	adds	r1, r3, #3
 8001c5e:	1e4b      	subs	r3, r1, #1
 8001c60:	61bb      	str	r3, [r7, #24]
 8001c62:	460a      	mov	r2, r1
 8001c64:	2300      	movs	r3, #0
 8001c66:	4690      	mov	r8, r2
 8001c68:	4699      	mov	r9, r3
 8001c6a:	f04f 0200 	mov.w	r2, #0
 8001c6e:	f04f 0300 	mov.w	r3, #0
 8001c72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c7e:	460a      	mov	r2, r1
 8001c80:	2300      	movs	r3, #0
 8001c82:	4614      	mov	r4, r2
 8001c84:	461d      	mov	r5, r3
 8001c86:	f04f 0200 	mov.w	r2, #0
 8001c8a:	f04f 0300 	mov.w	r3, #0
 8001c8e:	00eb      	lsls	r3, r5, #3
 8001c90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c94:	00e2      	lsls	r2, r4, #3
 8001c96:	460b      	mov	r3, r1
 8001c98:	3307      	adds	r3, #7
 8001c9a:	08db      	lsrs	r3, r3, #3
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	ebad 0d03 	sub.w	sp, sp, r3
 8001ca2:	466b      	mov	r3, sp
 8001ca4:	3300      	adds	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
	Packet[0] = address;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	7afa      	ldrb	r2, [r7, #11]
 8001cac:	701a      	strb	r2, [r3, #0]
	Packet[1] = command;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	7aba      	ldrb	r2, [r7, #10]
 8001cb2:	705a      	strb	r2, [r3, #1]
	for (int i = 0; i < data_length; i++) {
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
 8001cb8:	e00a      	b.n	8001cd0 <Sabertooth_Send+0x90>
		Packet[i + 2] = data[i];
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	441a      	add	r2, r3
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	3302      	adds	r3, #2
 8001cc4:	7811      	ldrb	r1, [r2, #0]
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < data_length; i++) {
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	61fb      	str	r3, [r7, #28]
 8001cd0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001cd4:	69fa      	ldr	r2, [r7, #28]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	dbef      	blt.n	8001cba <Sabertooth_Send+0x7a>
	}
	uint8_t Checksum = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	for (int i = 0; i < 2 + data_length; i++) {
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce4:	e00b      	b.n	8001cfe <Sabertooth_Send+0xbe>
		Checksum += Packet[i];
 8001ce6:	697a      	ldr	r2, [r7, #20]
 8001ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cea:	4413      	add	r3, r2
 8001cec:	781a      	ldrb	r2, [r3, #0]
 8001cee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001cf2:	4413      	add	r3, r2
 8001cf4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	for (int i = 0; i < 2 + data_length; i++) {
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8001cfe:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001d02:	3301      	adds	r3, #1
 8001d04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d06:	429a      	cmp	r2, r3
 8001d08:	dded      	ble.n	8001ce6 <Sabertooth_Send+0xa6>
	}
	Checksum = Checksum & 0x7F;
 8001d0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	Packet[2 + data_length] = Checksum;
 8001d16:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001d1a:	3302      	adds	r3, #2
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8001d22:	54d1      	strb	r1, [r2, r3]
	//return HAL_UART_Transmit_DMA(saber->handle, Packet, 3 + data_length);
	//return HAL_UART_Transmit(saber->handle, Packet, 3+data_length,10);
	static Packet_el PacketToSend;
	PacketToSend.Next_Packet = 0;
 8001d24:	4b1e      	ldr	r3, [pc, #120]	; (8001da0 <Sabertooth_Send+0x160>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	609a      	str	r2, [r3, #8]
	PacketToSend.Packet = Packet;
 8001d2a:	4a1d      	ldr	r2, [pc, #116]	; (8001da0 <Sabertooth_Send+0x160>)
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	6013      	str	r3, [r2, #0]
	PacketToSend.length = 3 + data_length;
 8001d30:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001d34:	3303      	adds	r3, #3
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	4b19      	ldr	r3, [pc, #100]	; (8001da0 <Sabertooth_Send+0x160>)
 8001d3a:	809a      	strh	r2, [r3, #4]
	if (!saber->Queue.CurrentlySending) {
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	7b1b      	ldrb	r3, [r3, #12]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d10b      	bne.n	8001d5c <Sabertooth_Send+0x11c>
		HAL_UART_Transmit_DMA(saber->handle, Packet, PacketToSend.length);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a15      	ldr	r2, [pc, #84]	; (8001da0 <Sabertooth_Send+0x160>)
 8001d4a:	8892      	ldrh	r2, [r2, #4]
 8001d4c:	6979      	ldr	r1, [r7, #20]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f002 f9f8 	bl	8004144 <HAL_UART_Transmit_DMA>
		saber->Queue.CurrentlySending = 1;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2201      	movs	r2, #1
 8001d58:	731a      	strb	r2, [r3, #12]
 8001d5a:	e01a      	b.n	8001d92 <Sabertooth_Send+0x152>
	} else if (saber->Queue.NumberOfPacket > 0) {
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	89db      	ldrh	r3, [r3, #14]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d00d      	beq.n	8001d80 <Sabertooth_Send+0x140>

		saber->Queue.lastPacket->Next_Packet = &PacketToSend;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	4a0d      	ldr	r2, [pc, #52]	; (8001da0 <Sabertooth_Send+0x160>)
 8001d6a:	609a      	str	r2, [r3, #8]
		saber->Queue.lastPacket = &PacketToSend;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	4a0c      	ldr	r2, [pc, #48]	; (8001da0 <Sabertooth_Send+0x160>)
 8001d70:	615a      	str	r2, [r3, #20]
		saber->Queue.NumberOfPacket += 1;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	89db      	ldrh	r3, [r3, #14]
 8001d76:	3301      	adds	r3, #1
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	81da      	strh	r2, [r3, #14]
 8001d7e:	e008      	b.n	8001d92 <Sabertooth_Send+0x152>
	} else {
		saber->Queue.FirstPacket = &PacketToSend;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	4a07      	ldr	r2, [pc, #28]	; (8001da0 <Sabertooth_Send+0x160>)
 8001d84:	611a      	str	r2, [r3, #16]
		saber->Queue.lastPacket = &PacketToSend;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4a05      	ldr	r2, [pc, #20]	; (8001da0 <Sabertooth_Send+0x160>)
 8001d8a:	615a      	str	r2, [r3, #20]
		saber->Queue.NumberOfPacket = 1;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	81da      	strh	r2, [r3, #14]
	}
	return HAL_OK;
 8001d92:	2300      	movs	r3, #0
 8001d94:	46b5      	mov	sp, r6
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	372c      	adds	r7, #44	; 0x2c
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001da0:	200004e4 	.word	0x200004e4

08001da4 <Sabertooth_Drive>:

HAL_StatusTypeDef Sabertooth_Drive(Sabertooth *saber, float command[4]) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af02      	add	r7, sp, #8
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 4; i++) {
 8001dae:	2300      	movs	r3, #0
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	e072      	b.n	8001e9a <Sabertooth_Drive+0xf6>
		if (command[i] >= 0) {
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	4413      	add	r3, r2
 8001dbc:	edd3 7a00 	vldr	s15, [r3]
 8001dc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	db30      	blt.n	8001e2c <Sabertooth_Drive+0x88>
			uint8_t data = floor(command[i] * 127);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	edd3 7a00 	vldr	s15, [r3]
 8001dd6:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001eac <Sabertooth_Drive+0x108>
 8001dda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dde:	ee17 0a90 	vmov	r0, s15
 8001de2:	f7fe fbb1 	bl	8000548 <__aeabi_f2d>
 8001de6:	4602      	mov	r2, r0
 8001de8:	460b      	mov	r3, r1
 8001dea:	ec43 2b10 	vmov	d0, r2, r3
 8001dee:	f006 f8b7 	bl	8007f60 <floor>
 8001df2:	ec53 2b10 	vmov	r2, r3, d0
 8001df6:	4610      	mov	r0, r2
 8001df8:	4619      	mov	r1, r3
 8001dfa:	f7fe fed5 	bl	8000ba8 <__aeabi_d2uiz>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	72fb      	strb	r3, [r7, #11]
			Sabertooth_Send(saber, saber->adress[i], 4 * saber->motor[i], &data,
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4413      	add	r3, r2
 8001e0a:	3304      	adds	r3, #4
 8001e0c:	7819      	ldrb	r1, [r3, #0]
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	4413      	add	r3, r2
 8001e14:	3308      	adds	r3, #8
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	f107 030b 	add.w	r3, r7, #11
 8001e20:	2001      	movs	r0, #1
 8001e22:	9000      	str	r0, [sp, #0]
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff ff0b 	bl	8001c40 <Sabertooth_Send>
 8001e2a:	e033      	b.n	8001e94 <Sabertooth_Drive+0xf0>
					1);

		} else {
			uint8_t data = floor(-command[i] * 127);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	4413      	add	r3, r2
 8001e34:	edd3 7a00 	vldr	s15, [r3]
 8001e38:	eef1 7a67 	vneg.f32	s15, s15
 8001e3c:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001eac <Sabertooth_Drive+0x108>
 8001e40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e44:	ee17 0a90 	vmov	r0, s15
 8001e48:	f7fe fb7e 	bl	8000548 <__aeabi_f2d>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	ec43 2b10 	vmov	d0, r2, r3
 8001e54:	f006 f884 	bl	8007f60 <floor>
 8001e58:	ec53 2b10 	vmov	r2, r3, d0
 8001e5c:	4610      	mov	r0, r2
 8001e5e:	4619      	mov	r1, r3
 8001e60:	f7fe fea2 	bl	8000ba8 <__aeabi_d2uiz>
 8001e64:	4603      	mov	r3, r0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	72bb      	strb	r3, [r7, #10]
			Sabertooth_Send(saber, saber->adress[i], 4 * saber->motor[i] + 1,
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	4413      	add	r3, r2
 8001e70:	3304      	adds	r3, #4
 8001e72:	7819      	ldrb	r1, [r3, #0]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	4413      	add	r3, r2
 8001e7a:	3308      	adds	r3, #8
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	3301      	adds	r3, #1
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	f107 030a 	add.w	r3, r7, #10
 8001e8a:	2001      	movs	r0, #1
 8001e8c:	9000      	str	r0, [sp, #0]
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7ff fed6 	bl	8001c40 <Sabertooth_Send>
	for (int i = 0; i < 4; i++) {
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	3301      	adds	r3, #1
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2b03      	cmp	r3, #3
 8001e9e:	dd89      	ble.n	8001db4 <Sabertooth_Drive+0x10>
					&data, 1);
		}
	}

	return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	42fe0000 	.word	0x42fe0000

08001eb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eba:	4b0c      	ldr	r3, [pc, #48]	; (8001eec <HAL_Init+0x3c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a0b      	ldr	r2, [pc, #44]	; (8001eec <HAL_Init+0x3c>)
 8001ec0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ec4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec6:	2003      	movs	r0, #3
 8001ec8:	f000 f93e 	bl	8002148 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ecc:	2000      	movs	r0, #0
 8001ece:	f000 f80f 	bl	8001ef0 <HAL_InitTick>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d002      	beq.n	8001ede <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	71fb      	strb	r3, [r7, #7]
 8001edc:	e001      	b.n	8001ee2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ede:	f7ff fa13 	bl	8001308 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40022000 	.word	0x40022000

08001ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001efc:	4b17      	ldr	r3, [pc, #92]	; (8001f5c <HAL_InitTick+0x6c>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d023      	beq.n	8001f4c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f04:	4b16      	ldr	r3, [pc, #88]	; (8001f60 <HAL_InitTick+0x70>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4b14      	ldr	r3, [pc, #80]	; (8001f5c <HAL_InitTick+0x6c>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 f949 	bl	80021b2 <HAL_SYSTICK_Config>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10f      	bne.n	8001f46 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b0f      	cmp	r3, #15
 8001f2a:	d809      	bhi.n	8001f40 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	f04f 30ff 	mov.w	r0, #4294967295
 8001f34:	f000 f913 	bl	800215e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f38:	4a0a      	ldr	r2, [pc, #40]	; (8001f64 <HAL_InitTick+0x74>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	e007      	b.n	8001f50 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	73fb      	strb	r3, [r7, #15]
 8001f44:	e004      	b.n	8001f50 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	73fb      	strb	r3, [r7, #15]
 8001f4a:	e001      	b.n	8001f50 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20000010 	.word	0x20000010
 8001f60:	20000008 	.word	0x20000008
 8001f64:	2000000c 	.word	0x2000000c

08001f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f6c:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <HAL_IncTick+0x20>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	461a      	mov	r2, r3
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <HAL_IncTick+0x24>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4413      	add	r3, r2
 8001f78:	4a04      	ldr	r2, [pc, #16]	; (8001f8c <HAL_IncTick+0x24>)
 8001f7a:	6013      	str	r3, [r2, #0]
}
 8001f7c:	bf00      	nop
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	20000010 	.word	0x20000010
 8001f8c:	200004f0 	.word	0x200004f0

08001f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return uwTick;
 8001f94:	4b03      	ldr	r3, [pc, #12]	; (8001fa4 <HAL_GetTick+0x14>)
 8001f96:	681b      	ldr	r3, [r3, #0]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	200004f0 	.word	0x200004f0

08001fa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f003 0307 	and.w	r3, r3, #7
 8001fb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fb8:	4b0c      	ldr	r3, [pc, #48]	; (8001fec <__NVIC_SetPriorityGrouping+0x44>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fbe:	68ba      	ldr	r2, [r7, #8]
 8001fc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fda:	4a04      	ldr	r2, [pc, #16]	; (8001fec <__NVIC_SetPriorityGrouping+0x44>)
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	60d3      	str	r3, [r2, #12]
}
 8001fe0:	bf00      	nop
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	e000ed00 	.word	0xe000ed00

08001ff0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ff4:	4b04      	ldr	r3, [pc, #16]	; (8002008 <__NVIC_GetPriorityGrouping+0x18>)
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	0a1b      	lsrs	r3, r3, #8
 8001ffa:	f003 0307 	and.w	r3, r3, #7
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201a:	2b00      	cmp	r3, #0
 800201c:	db0b      	blt.n	8002036 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	f003 021f 	and.w	r2, r3, #31
 8002024:	4907      	ldr	r1, [pc, #28]	; (8002044 <__NVIC_EnableIRQ+0x38>)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	095b      	lsrs	r3, r3, #5
 800202c:	2001      	movs	r0, #1
 800202e:	fa00 f202 	lsl.w	r2, r0, r2
 8002032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002036:	bf00      	nop
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	e000e100 	.word	0xe000e100

08002048 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	6039      	str	r1, [r7, #0]
 8002052:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002058:	2b00      	cmp	r3, #0
 800205a:	db0a      	blt.n	8002072 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	b2da      	uxtb	r2, r3
 8002060:	490c      	ldr	r1, [pc, #48]	; (8002094 <__NVIC_SetPriority+0x4c>)
 8002062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002066:	0112      	lsls	r2, r2, #4
 8002068:	b2d2      	uxtb	r2, r2
 800206a:	440b      	add	r3, r1
 800206c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002070:	e00a      	b.n	8002088 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	b2da      	uxtb	r2, r3
 8002076:	4908      	ldr	r1, [pc, #32]	; (8002098 <__NVIC_SetPriority+0x50>)
 8002078:	79fb      	ldrb	r3, [r7, #7]
 800207a:	f003 030f 	and.w	r3, r3, #15
 800207e:	3b04      	subs	r3, #4
 8002080:	0112      	lsls	r2, r2, #4
 8002082:	b2d2      	uxtb	r2, r2
 8002084:	440b      	add	r3, r1
 8002086:	761a      	strb	r2, [r3, #24]
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	e000e100 	.word	0xe000e100
 8002098:	e000ed00 	.word	0xe000ed00

0800209c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800209c:	b480      	push	{r7}
 800209e:	b089      	sub	sp, #36	; 0x24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	f1c3 0307 	rsb	r3, r3, #7
 80020b6:	2b04      	cmp	r3, #4
 80020b8:	bf28      	it	cs
 80020ba:	2304      	movcs	r3, #4
 80020bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	3304      	adds	r3, #4
 80020c2:	2b06      	cmp	r3, #6
 80020c4:	d902      	bls.n	80020cc <NVIC_EncodePriority+0x30>
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	3b03      	subs	r3, #3
 80020ca:	e000      	b.n	80020ce <NVIC_EncodePriority+0x32>
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d0:	f04f 32ff 	mov.w	r2, #4294967295
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	43da      	mvns	r2, r3
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	401a      	ands	r2, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020e4:	f04f 31ff 	mov.w	r1, #4294967295
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	fa01 f303 	lsl.w	r3, r1, r3
 80020ee:	43d9      	mvns	r1, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f4:	4313      	orrs	r3, r2
         );
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3724      	adds	r7, #36	; 0x24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
	...

08002104 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	3b01      	subs	r3, #1
 8002110:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002114:	d301      	bcc.n	800211a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002116:	2301      	movs	r3, #1
 8002118:	e00f      	b.n	800213a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800211a:	4a0a      	ldr	r2, [pc, #40]	; (8002144 <SysTick_Config+0x40>)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3b01      	subs	r3, #1
 8002120:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002122:	210f      	movs	r1, #15
 8002124:	f04f 30ff 	mov.w	r0, #4294967295
 8002128:	f7ff ff8e 	bl	8002048 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <SysTick_Config+0x40>)
 800212e:	2200      	movs	r2, #0
 8002130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002132:	4b04      	ldr	r3, [pc, #16]	; (8002144 <SysTick_Config+0x40>)
 8002134:	2207      	movs	r2, #7
 8002136:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	e000e010 	.word	0xe000e010

08002148 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f7ff ff29 	bl	8001fa8 <__NVIC_SetPriorityGrouping>
}
 8002156:	bf00      	nop
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b086      	sub	sp, #24
 8002162:	af00      	add	r7, sp, #0
 8002164:	4603      	mov	r3, r0
 8002166:	60b9      	str	r1, [r7, #8]
 8002168:	607a      	str	r2, [r7, #4]
 800216a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002170:	f7ff ff3e 	bl	8001ff0 <__NVIC_GetPriorityGrouping>
 8002174:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	68b9      	ldr	r1, [r7, #8]
 800217a:	6978      	ldr	r0, [r7, #20]
 800217c:	f7ff ff8e 	bl	800209c <NVIC_EncodePriority>
 8002180:	4602      	mov	r2, r0
 8002182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002186:	4611      	mov	r1, r2
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ff5d 	bl	8002048 <__NVIC_SetPriority>
}
 800218e:	bf00      	nop
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
 800219c:	4603      	mov	r3, r0
 800219e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff ff31 	bl	800200c <__NVIC_EnableIRQ>
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff ffa2 	bl	8002104 <SysTick_Config>
 80021c0:	4603      	mov	r3, r0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e098      	b.n	8002310 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	461a      	mov	r2, r3
 80021e4:	4b4d      	ldr	r3, [pc, #308]	; (800231c <HAL_DMA_Init+0x150>)
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d80f      	bhi.n	800220a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	461a      	mov	r2, r3
 80021f0:	4b4b      	ldr	r3, [pc, #300]	; (8002320 <HAL_DMA_Init+0x154>)
 80021f2:	4413      	add	r3, r2
 80021f4:	4a4b      	ldr	r2, [pc, #300]	; (8002324 <HAL_DMA_Init+0x158>)
 80021f6:	fba2 2303 	umull	r2, r3, r2, r3
 80021fa:	091b      	lsrs	r3, r3, #4
 80021fc:	009a      	lsls	r2, r3, #2
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a48      	ldr	r2, [pc, #288]	; (8002328 <HAL_DMA_Init+0x15c>)
 8002206:	641a      	str	r2, [r3, #64]	; 0x40
 8002208:	e00e      	b.n	8002228 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	461a      	mov	r2, r3
 8002210:	4b46      	ldr	r3, [pc, #280]	; (800232c <HAL_DMA_Init+0x160>)
 8002212:	4413      	add	r3, r2
 8002214:	4a43      	ldr	r2, [pc, #268]	; (8002324 <HAL_DMA_Init+0x158>)
 8002216:	fba2 2303 	umull	r2, r3, r2, r3
 800221a:	091b      	lsrs	r3, r3, #4
 800221c:	009a      	lsls	r2, r3, #2
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a42      	ldr	r2, [pc, #264]	; (8002330 <HAL_DMA_Init+0x164>)
 8002226:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2202      	movs	r2, #2
 800222c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800223e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002242:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800224c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002258:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002264:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800226c:	68fa      	ldr	r2, [r7, #12]
 800226e:	4313      	orrs	r3, r2
 8002270:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002282:	d039      	beq.n	80022f8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	4a27      	ldr	r2, [pc, #156]	; (8002328 <HAL_DMA_Init+0x15c>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d11a      	bne.n	80022c4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800228e:	4b29      	ldr	r3, [pc, #164]	; (8002334 <HAL_DMA_Init+0x168>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002296:	f003 031c 	and.w	r3, r3, #28
 800229a:	210f      	movs	r1, #15
 800229c:	fa01 f303 	lsl.w	r3, r1, r3
 80022a0:	43db      	mvns	r3, r3
 80022a2:	4924      	ldr	r1, [pc, #144]	; (8002334 <HAL_DMA_Init+0x168>)
 80022a4:	4013      	ands	r3, r2
 80022a6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80022a8:	4b22      	ldr	r3, [pc, #136]	; (8002334 <HAL_DMA_Init+0x168>)
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6859      	ldr	r1, [r3, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b4:	f003 031c 	and.w	r3, r3, #28
 80022b8:	fa01 f303 	lsl.w	r3, r1, r3
 80022bc:	491d      	ldr	r1, [pc, #116]	; (8002334 <HAL_DMA_Init+0x168>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	600b      	str	r3, [r1, #0]
 80022c2:	e019      	b.n	80022f8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80022c4:	4b1c      	ldr	r3, [pc, #112]	; (8002338 <HAL_DMA_Init+0x16c>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022cc:	f003 031c 	and.w	r3, r3, #28
 80022d0:	210f      	movs	r1, #15
 80022d2:	fa01 f303 	lsl.w	r3, r1, r3
 80022d6:	43db      	mvns	r3, r3
 80022d8:	4917      	ldr	r1, [pc, #92]	; (8002338 <HAL_DMA_Init+0x16c>)
 80022da:	4013      	ands	r3, r2
 80022dc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80022de:	4b16      	ldr	r3, [pc, #88]	; (8002338 <HAL_DMA_Init+0x16c>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6859      	ldr	r1, [r3, #4]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ea:	f003 031c 	and.w	r3, r3, #28
 80022ee:	fa01 f303 	lsl.w	r3, r1, r3
 80022f2:	4911      	ldr	r1, [pc, #68]	; (8002338 <HAL_DMA_Init+0x16c>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2201      	movs	r2, #1
 8002302:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	40020407 	.word	0x40020407
 8002320:	bffdfff8 	.word	0xbffdfff8
 8002324:	cccccccd 	.word	0xcccccccd
 8002328:	40020000 	.word	0x40020000
 800232c:	bffdfbf8 	.word	0xbffdfbf8
 8002330:	40020400 	.word	0x40020400
 8002334:	400200a8 	.word	0x400200a8
 8002338:	400204a8 	.word	0x400204a8

0800233c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
 8002348:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800234a:	2300      	movs	r3, #0
 800234c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002354:	2b01      	cmp	r3, #1
 8002356:	d101      	bne.n	800235c <HAL_DMA_Start_IT+0x20>
 8002358:	2302      	movs	r3, #2
 800235a:	e04b      	b.n	80023f4 <HAL_DMA_Start_IT+0xb8>
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800236a:	b2db      	uxtb	r3, r3
 800236c:	2b01      	cmp	r3, #1
 800236e:	d13a      	bne.n	80023e6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2202      	movs	r2, #2
 8002374:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2200      	movs	r2, #0
 800237c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0201 	bic.w	r2, r2, #1
 800238c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	68b9      	ldr	r1, [r7, #8]
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 f8e0 	bl	800255a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d008      	beq.n	80023b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f042 020e 	orr.w	r2, r2, #14
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	e00f      	b.n	80023d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0204 	bic.w	r2, r2, #4
 80023c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 020a 	orr.w	r2, r2, #10
 80023d2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0201 	orr.w	r2, r2, #1
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	e005      	b.n	80023f2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80023ee:	2302      	movs	r3, #2
 80023f0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80023f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002418:	f003 031c 	and.w	r3, r3, #28
 800241c:	2204      	movs	r2, #4
 800241e:	409a      	lsls	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4013      	ands	r3, r2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d026      	beq.n	8002476 <HAL_DMA_IRQHandler+0x7a>
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	2b00      	cmp	r3, #0
 8002430:	d021      	beq.n	8002476 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0320 	and.w	r3, r3, #32
 800243c:	2b00      	cmp	r3, #0
 800243e:	d107      	bne.n	8002450 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f022 0204 	bic.w	r2, r2, #4
 800244e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002454:	f003 021c 	and.w	r2, r3, #28
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245c:	2104      	movs	r1, #4
 800245e:	fa01 f202 	lsl.w	r2, r1, r2
 8002462:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002468:	2b00      	cmp	r3, #0
 800246a:	d071      	beq.n	8002550 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002474:	e06c      	b.n	8002550 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247a:	f003 031c 	and.w	r3, r3, #28
 800247e:	2202      	movs	r2, #2
 8002480:	409a      	lsls	r2, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	4013      	ands	r3, r2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d02e      	beq.n	80024e8 <HAL_DMA_IRQHandler+0xec>
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	f003 0302 	and.w	r3, r3, #2
 8002490:	2b00      	cmp	r3, #0
 8002492:	d029      	beq.n	80024e8 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0320 	and.w	r3, r3, #32
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10b      	bne.n	80024ba <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f022 020a 	bic.w	r2, r2, #10
 80024b0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024be:	f003 021c 	and.w	r2, r3, #28
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	2102      	movs	r1, #2
 80024c8:	fa01 f202 	lsl.w	r2, r1, r2
 80024cc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d038      	beq.n	8002550 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80024e6:	e033      	b.n	8002550 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ec:	f003 031c 	and.w	r3, r3, #28
 80024f0:	2208      	movs	r2, #8
 80024f2:	409a      	lsls	r2, r3
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4013      	ands	r3, r2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d02a      	beq.n	8002552 <HAL_DMA_IRQHandler+0x156>
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f003 0308 	and.w	r3, r3, #8
 8002502:	2b00      	cmp	r3, #0
 8002504:	d025      	beq.n	8002552 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 020e 	bic.w	r2, r2, #14
 8002514:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800251a:	f003 021c 	and.w	r2, r3, #28
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	2101      	movs	r1, #1
 8002524:	fa01 f202 	lsl.w	r2, r1, r2
 8002528:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002544:	2b00      	cmp	r3, #0
 8002546:	d004      	beq.n	8002552 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002550:	bf00      	nop
 8002552:	bf00      	nop
}
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800255a:	b480      	push	{r7}
 800255c:	b085      	sub	sp, #20
 800255e:	af00      	add	r7, sp, #0
 8002560:	60f8      	str	r0, [r7, #12]
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
 8002566:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256c:	f003 021c 	and.w	r2, r3, #28
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002574:	2101      	movs	r1, #1
 8002576:	fa01 f202 	lsl.w	r2, r1, r2
 800257a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	683a      	ldr	r2, [r7, #0]
 8002582:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	2b10      	cmp	r3, #16
 800258a:	d108      	bne.n	800259e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68ba      	ldr	r2, [r7, #8]
 800259a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800259c:	e007      	b.n	80025ae <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	60da      	str	r2, [r3, #12]
}
 80025ae:	bf00      	nop
 80025b0:	3714      	adds	r7, #20
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025bc:	b480      	push	{r7}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ca:	e17f      	b.n	80028cc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	2101      	movs	r1, #1
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	fa01 f303 	lsl.w	r3, r1, r3
 80025d8:	4013      	ands	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f000 8171 	beq.w	80028c6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f003 0303 	and.w	r3, r3, #3
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d005      	beq.n	80025fc <HAL_GPIO_Init+0x40>
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d130      	bne.n	800265e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	2203      	movs	r2, #3
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	4013      	ands	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	68da      	ldr	r2, [r3, #12]
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	4313      	orrs	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002632:	2201      	movs	r2, #1
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	43db      	mvns	r3, r3
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4013      	ands	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	091b      	lsrs	r3, r3, #4
 8002648:	f003 0201 	and.w	r2, r3, #1
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	4313      	orrs	r3, r2
 8002656:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f003 0303 	and.w	r3, r3, #3
 8002666:	2b03      	cmp	r3, #3
 8002668:	d118      	bne.n	800269c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002670:	2201      	movs	r2, #1
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	fa02 f303 	lsl.w	r3, r2, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4013      	ands	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	08db      	lsrs	r3, r3, #3
 8002686:	f003 0201 	and.w	r2, r3, #1
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	4313      	orrs	r3, r2
 8002694:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f003 0303 	and.w	r3, r3, #3
 80026a4:	2b03      	cmp	r3, #3
 80026a6:	d017      	beq.n	80026d8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	2203      	movs	r2, #3
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	4013      	ands	r3, r2
 80026be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f003 0303 	and.w	r3, r3, #3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d123      	bne.n	800272c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	08da      	lsrs	r2, r3, #3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3208      	adds	r2, #8
 80026ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	220f      	movs	r2, #15
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	43db      	mvns	r3, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4013      	ands	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	691a      	ldr	r2, [r3, #16]
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	f003 0307 	and.w	r3, r3, #7
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4313      	orrs	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	08da      	lsrs	r2, r3, #3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	3208      	adds	r2, #8
 8002726:	6939      	ldr	r1, [r7, #16]
 8002728:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	2203      	movs	r2, #3
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	43db      	mvns	r3, r3
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	4013      	ands	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f003 0203 	and.w	r2, r3, #3
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	693a      	ldr	r2, [r7, #16]
 8002756:	4313      	orrs	r3, r2
 8002758:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 80ac 	beq.w	80028c6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800276e:	4b5f      	ldr	r3, [pc, #380]	; (80028ec <HAL_GPIO_Init+0x330>)
 8002770:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002772:	4a5e      	ldr	r2, [pc, #376]	; (80028ec <HAL_GPIO_Init+0x330>)
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	6613      	str	r3, [r2, #96]	; 0x60
 800277a:	4b5c      	ldr	r3, [pc, #368]	; (80028ec <HAL_GPIO_Init+0x330>)
 800277c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002786:	4a5a      	ldr	r2, [pc, #360]	; (80028f0 <HAL_GPIO_Init+0x334>)
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	089b      	lsrs	r3, r3, #2
 800278c:	3302      	adds	r3, #2
 800278e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002792:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	220f      	movs	r2, #15
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	4013      	ands	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80027b0:	d025      	beq.n	80027fe <HAL_GPIO_Init+0x242>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a4f      	ldr	r2, [pc, #316]	; (80028f4 <HAL_GPIO_Init+0x338>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d01f      	beq.n	80027fa <HAL_GPIO_Init+0x23e>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a4e      	ldr	r2, [pc, #312]	; (80028f8 <HAL_GPIO_Init+0x33c>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d019      	beq.n	80027f6 <HAL_GPIO_Init+0x23a>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a4d      	ldr	r2, [pc, #308]	; (80028fc <HAL_GPIO_Init+0x340>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d013      	beq.n	80027f2 <HAL_GPIO_Init+0x236>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a4c      	ldr	r2, [pc, #304]	; (8002900 <HAL_GPIO_Init+0x344>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d00d      	beq.n	80027ee <HAL_GPIO_Init+0x232>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a4b      	ldr	r2, [pc, #300]	; (8002904 <HAL_GPIO_Init+0x348>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d007      	beq.n	80027ea <HAL_GPIO_Init+0x22e>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a4a      	ldr	r2, [pc, #296]	; (8002908 <HAL_GPIO_Init+0x34c>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d101      	bne.n	80027e6 <HAL_GPIO_Init+0x22a>
 80027e2:	2306      	movs	r3, #6
 80027e4:	e00c      	b.n	8002800 <HAL_GPIO_Init+0x244>
 80027e6:	2307      	movs	r3, #7
 80027e8:	e00a      	b.n	8002800 <HAL_GPIO_Init+0x244>
 80027ea:	2305      	movs	r3, #5
 80027ec:	e008      	b.n	8002800 <HAL_GPIO_Init+0x244>
 80027ee:	2304      	movs	r3, #4
 80027f0:	e006      	b.n	8002800 <HAL_GPIO_Init+0x244>
 80027f2:	2303      	movs	r3, #3
 80027f4:	e004      	b.n	8002800 <HAL_GPIO_Init+0x244>
 80027f6:	2302      	movs	r3, #2
 80027f8:	e002      	b.n	8002800 <HAL_GPIO_Init+0x244>
 80027fa:	2301      	movs	r3, #1
 80027fc:	e000      	b.n	8002800 <HAL_GPIO_Init+0x244>
 80027fe:	2300      	movs	r3, #0
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	f002 0203 	and.w	r2, r2, #3
 8002806:	0092      	lsls	r2, r2, #2
 8002808:	4093      	lsls	r3, r2
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4313      	orrs	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002810:	4937      	ldr	r1, [pc, #220]	; (80028f0 <HAL_GPIO_Init+0x334>)
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	089b      	lsrs	r3, r3, #2
 8002816:	3302      	adds	r3, #2
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800281e:	4b3b      	ldr	r3, [pc, #236]	; (800290c <HAL_GPIO_Init+0x350>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	43db      	mvns	r3, r3
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	4013      	ands	r3, r2
 800282c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4313      	orrs	r3, r2
 8002840:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002842:	4a32      	ldr	r2, [pc, #200]	; (800290c <HAL_GPIO_Init+0x350>)
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002848:	4b30      	ldr	r3, [pc, #192]	; (800290c <HAL_GPIO_Init+0x350>)
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	43db      	mvns	r3, r3
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	4013      	ands	r3, r2
 8002856:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d003      	beq.n	800286c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	4313      	orrs	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800286c:	4a27      	ldr	r2, [pc, #156]	; (800290c <HAL_GPIO_Init+0x350>)
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002872:	4b26      	ldr	r3, [pc, #152]	; (800290c <HAL_GPIO_Init+0x350>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	43db      	mvns	r3, r3
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4013      	ands	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	4313      	orrs	r3, r2
 8002894:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002896:	4a1d      	ldr	r2, [pc, #116]	; (800290c <HAL_GPIO_Init+0x350>)
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800289c:	4b1b      	ldr	r3, [pc, #108]	; (800290c <HAL_GPIO_Init+0x350>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	43db      	mvns	r3, r3
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	4013      	ands	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d003      	beq.n	80028c0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	4313      	orrs	r3, r2
 80028be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028c0:	4a12      	ldr	r2, [pc, #72]	; (800290c <HAL_GPIO_Init+0x350>)
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	3301      	adds	r3, #1
 80028ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	fa22 f303 	lsr.w	r3, r2, r3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	f47f ae78 	bne.w	80025cc <HAL_GPIO_Init+0x10>
  }
}
 80028dc:	bf00      	nop
 80028de:	bf00      	nop
 80028e0:	371c      	adds	r7, #28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	40021000 	.word	0x40021000
 80028f0:	40010000 	.word	0x40010000
 80028f4:	48000400 	.word	0x48000400
 80028f8:	48000800 	.word	0x48000800
 80028fc:	48000c00 	.word	0x48000c00
 8002900:	48001000 	.word	0x48001000
 8002904:	48001400 	.word	0x48001400
 8002908:	48001800 	.word	0x48001800
 800290c:	40010400 	.word	0x40010400

08002910 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	460b      	mov	r3, r1
 800291a:	807b      	strh	r3, [r7, #2]
 800291c:	4613      	mov	r3, r2
 800291e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002920:	787b      	ldrb	r3, [r7, #1]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002926:	887a      	ldrh	r2, [r7, #2]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800292c:	e002      	b.n	8002934 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800292e:	887a      	ldrh	r2, [r7, #2]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002944:	4b04      	ldr	r3, [pc, #16]	; (8002958 <HAL_PWREx_GetVoltageRange+0x18>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800294c:	4618      	mov	r0, r3
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40007000 	.word	0x40007000

0800295c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800295c:	b480      	push	{r7}
 800295e:	b085      	sub	sp, #20
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800296a:	d130      	bne.n	80029ce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800296c:	4b23      	ldr	r3, [pc, #140]	; (80029fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002974:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002978:	d038      	beq.n	80029ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800297a:	4b20      	ldr	r3, [pc, #128]	; (80029fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002982:	4a1e      	ldr	r2, [pc, #120]	; (80029fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002984:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002988:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800298a:	4b1d      	ldr	r3, [pc, #116]	; (8002a00 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2232      	movs	r2, #50	; 0x32
 8002990:	fb02 f303 	mul.w	r3, r2, r3
 8002994:	4a1b      	ldr	r2, [pc, #108]	; (8002a04 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002996:	fba2 2303 	umull	r2, r3, r2, r3
 800299a:	0c9b      	lsrs	r3, r3, #18
 800299c:	3301      	adds	r3, #1
 800299e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029a0:	e002      	b.n	80029a8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	3b01      	subs	r3, #1
 80029a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029a8:	4b14      	ldr	r3, [pc, #80]	; (80029fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029b4:	d102      	bne.n	80029bc <HAL_PWREx_ControlVoltageScaling+0x60>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1f2      	bne.n	80029a2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029bc:	4b0f      	ldr	r3, [pc, #60]	; (80029fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029c8:	d110      	bne.n	80029ec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e00f      	b.n	80029ee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80029ce:	4b0b      	ldr	r3, [pc, #44]	; (80029fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80029d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029da:	d007      	beq.n	80029ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029dc:	4b07      	ldr	r3, [pc, #28]	; (80029fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80029e4:	4a05      	ldr	r2, [pc, #20]	; (80029fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029ea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3714      	adds	r7, #20
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	40007000 	.word	0x40007000
 8002a00:	20000008 	.word	0x20000008
 8002a04:	431bde83 	.word	0x431bde83

08002a08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b088      	sub	sp, #32
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e3ca      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a1a:	4b97      	ldr	r3, [pc, #604]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 030c 	and.w	r3, r3, #12
 8002a22:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a24:	4b94      	ldr	r3, [pc, #592]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	f003 0303 	and.w	r3, r3, #3
 8002a2c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0310 	and.w	r3, r3, #16
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f000 80e4 	beq.w	8002c04 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a3c:	69bb      	ldr	r3, [r7, #24]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d007      	beq.n	8002a52 <HAL_RCC_OscConfig+0x4a>
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	2b0c      	cmp	r3, #12
 8002a46:	f040 808b 	bne.w	8002b60 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	f040 8087 	bne.w	8002b60 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a52:	4b89      	ldr	r3, [pc, #548]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d005      	beq.n	8002a6a <HAL_RCC_OscConfig+0x62>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e3a2      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a1a      	ldr	r2, [r3, #32]
 8002a6e:	4b82      	ldr	r3, [pc, #520]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0308 	and.w	r3, r3, #8
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d004      	beq.n	8002a84 <HAL_RCC_OscConfig+0x7c>
 8002a7a:	4b7f      	ldr	r3, [pc, #508]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a82:	e005      	b.n	8002a90 <HAL_RCC_OscConfig+0x88>
 8002a84:	4b7c      	ldr	r3, [pc, #496]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a8a:	091b      	lsrs	r3, r3, #4
 8002a8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d223      	bcs.n	8002adc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f000 fd55 	bl	8003548 <RCC_SetFlashLatencyFromMSIRange>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e383      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aa8:	4b73      	ldr	r3, [pc, #460]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a72      	ldr	r2, [pc, #456]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002aae:	f043 0308 	orr.w	r3, r3, #8
 8002ab2:	6013      	str	r3, [r2, #0]
 8002ab4:	4b70      	ldr	r3, [pc, #448]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	496d      	ldr	r1, [pc, #436]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ac6:	4b6c      	ldr	r3, [pc, #432]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	69db      	ldr	r3, [r3, #28]
 8002ad2:	021b      	lsls	r3, r3, #8
 8002ad4:	4968      	ldr	r1, [pc, #416]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	604b      	str	r3, [r1, #4]
 8002ada:	e025      	b.n	8002b28 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002adc:	4b66      	ldr	r3, [pc, #408]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a65      	ldr	r2, [pc, #404]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002ae2:	f043 0308 	orr.w	r3, r3, #8
 8002ae6:	6013      	str	r3, [r2, #0]
 8002ae8:	4b63      	ldr	r3, [pc, #396]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a1b      	ldr	r3, [r3, #32]
 8002af4:	4960      	ldr	r1, [pc, #384]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002afa:	4b5f      	ldr	r3, [pc, #380]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	021b      	lsls	r3, r3, #8
 8002b08:	495b      	ldr	r1, [pc, #364]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d109      	bne.n	8002b28 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f000 fd15 	bl	8003548 <RCC_SetFlashLatencyFromMSIRange>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e343      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b28:	f000 fc4a 	bl	80033c0 <HAL_RCC_GetSysClockFreq>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	4b52      	ldr	r3, [pc, #328]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	091b      	lsrs	r3, r3, #4
 8002b34:	f003 030f 	and.w	r3, r3, #15
 8002b38:	4950      	ldr	r1, [pc, #320]	; (8002c7c <HAL_RCC_OscConfig+0x274>)
 8002b3a:	5ccb      	ldrb	r3, [r1, r3]
 8002b3c:	f003 031f 	and.w	r3, r3, #31
 8002b40:	fa22 f303 	lsr.w	r3, r2, r3
 8002b44:	4a4e      	ldr	r2, [pc, #312]	; (8002c80 <HAL_RCC_OscConfig+0x278>)
 8002b46:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b48:	4b4e      	ldr	r3, [pc, #312]	; (8002c84 <HAL_RCC_OscConfig+0x27c>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff f9cf 	bl	8001ef0 <HAL_InitTick>
 8002b52:	4603      	mov	r3, r0
 8002b54:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d052      	beq.n	8002c02 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002b5c:	7bfb      	ldrb	r3, [r7, #15]
 8002b5e:	e327      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d032      	beq.n	8002bce <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b68:	4b43      	ldr	r3, [pc, #268]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a42      	ldr	r2, [pc, #264]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002b6e:	f043 0301 	orr.w	r3, r3, #1
 8002b72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b74:	f7ff fa0c 	bl	8001f90 <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b7c:	f7ff fa08 	bl	8001f90 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e310      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b8e:	4b3a      	ldr	r3, [pc, #232]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d0f0      	beq.n	8002b7c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b9a:	4b37      	ldr	r3, [pc, #220]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a36      	ldr	r2, [pc, #216]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002ba0:	f043 0308 	orr.w	r3, r3, #8
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	4b34      	ldr	r3, [pc, #208]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a1b      	ldr	r3, [r3, #32]
 8002bb2:	4931      	ldr	r1, [pc, #196]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bb8:	4b2f      	ldr	r3, [pc, #188]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	69db      	ldr	r3, [r3, #28]
 8002bc4:	021b      	lsls	r3, r3, #8
 8002bc6:	492c      	ldr	r1, [pc, #176]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	604b      	str	r3, [r1, #4]
 8002bcc:	e01a      	b.n	8002c04 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002bce:	4b2a      	ldr	r3, [pc, #168]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a29      	ldr	r2, [pc, #164]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002bd4:	f023 0301 	bic.w	r3, r3, #1
 8002bd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bda:	f7ff f9d9 	bl	8001f90 <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002be2:	f7ff f9d5 	bl	8001f90 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e2dd      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bf4:	4b20      	ldr	r3, [pc, #128]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1f0      	bne.n	8002be2 <HAL_RCC_OscConfig+0x1da>
 8002c00:	e000      	b.n	8002c04 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c02:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0301 	and.w	r3, r3, #1
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d074      	beq.n	8002cfa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	2b08      	cmp	r3, #8
 8002c14:	d005      	beq.n	8002c22 <HAL_RCC_OscConfig+0x21a>
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	2b0c      	cmp	r3, #12
 8002c1a:	d10e      	bne.n	8002c3a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	2b03      	cmp	r3, #3
 8002c20:	d10b      	bne.n	8002c3a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c22:	4b15      	ldr	r3, [pc, #84]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d064      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x2f0>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d160      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e2ba      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c42:	d106      	bne.n	8002c52 <HAL_RCC_OscConfig+0x24a>
 8002c44:	4b0c      	ldr	r3, [pc, #48]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a0b      	ldr	r2, [pc, #44]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002c4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c4e:	6013      	str	r3, [r2, #0]
 8002c50:	e026      	b.n	8002ca0 <HAL_RCC_OscConfig+0x298>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c5a:	d115      	bne.n	8002c88 <HAL_RCC_OscConfig+0x280>
 8002c5c:	4b06      	ldr	r3, [pc, #24]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a05      	ldr	r2, [pc, #20]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002c62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c66:	6013      	str	r3, [r2, #0]
 8002c68:	4b03      	ldr	r3, [pc, #12]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a02      	ldr	r2, [pc, #8]	; (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c72:	6013      	str	r3, [r2, #0]
 8002c74:	e014      	b.n	8002ca0 <HAL_RCC_OscConfig+0x298>
 8002c76:	bf00      	nop
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	080080d4 	.word	0x080080d4
 8002c80:	20000008 	.word	0x20000008
 8002c84:	2000000c 	.word	0x2000000c
 8002c88:	4ba0      	ldr	r3, [pc, #640]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a9f      	ldr	r2, [pc, #636]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c92:	6013      	str	r3, [r2, #0]
 8002c94:	4b9d      	ldr	r3, [pc, #628]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a9c      	ldr	r2, [pc, #624]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d013      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca8:	f7ff f972 	bl	8001f90 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cae:	e008      	b.n	8002cc2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cb0:	f7ff f96e 	bl	8001f90 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b64      	cmp	r3, #100	; 0x64
 8002cbc:	d901      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e276      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cc2:	4b92      	ldr	r3, [pc, #584]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d0f0      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x2a8>
 8002cce:	e014      	b.n	8002cfa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd0:	f7ff f95e 	bl	8001f90 <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd8:	f7ff f95a 	bl	8001f90 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b64      	cmp	r3, #100	; 0x64
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e262      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cea:	4b88      	ldr	r3, [pc, #544]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1f0      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x2d0>
 8002cf6:	e000      	b.n	8002cfa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d060      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	2b04      	cmp	r3, #4
 8002d0a:	d005      	beq.n	8002d18 <HAL_RCC_OscConfig+0x310>
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	2b0c      	cmp	r3, #12
 8002d10:	d119      	bne.n	8002d46 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d116      	bne.n	8002d46 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d18:	4b7c      	ldr	r3, [pc, #496]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d005      	beq.n	8002d30 <HAL_RCC_OscConfig+0x328>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d101      	bne.n	8002d30 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e23f      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d30:	4b76      	ldr	r3, [pc, #472]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	061b      	lsls	r3, r3, #24
 8002d3e:	4973      	ldr	r1, [pc, #460]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d44:	e040      	b.n	8002dc8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d023      	beq.n	8002d96 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d4e:	4b6f      	ldr	r3, [pc, #444]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a6e      	ldr	r2, [pc, #440]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d5a:	f7ff f919 	bl	8001f90 <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d60:	e008      	b.n	8002d74 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d62:	f7ff f915 	bl	8001f90 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e21d      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d74:	4b65      	ldr	r3, [pc, #404]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0f0      	beq.n	8002d62 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d80:	4b62      	ldr	r3, [pc, #392]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	061b      	lsls	r3, r3, #24
 8002d8e:	495f      	ldr	r1, [pc, #380]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	604b      	str	r3, [r1, #4]
 8002d94:	e018      	b.n	8002dc8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d96:	4b5d      	ldr	r3, [pc, #372]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a5c      	ldr	r2, [pc, #368]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002d9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002da0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da2:	f7ff f8f5 	bl	8001f90 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002daa:	f7ff f8f1 	bl	8001f90 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e1f9      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dbc:	4b53      	ldr	r3, [pc, #332]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1f0      	bne.n	8002daa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0308 	and.w	r3, r3, #8
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d03c      	beq.n	8002e4e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	695b      	ldr	r3, [r3, #20]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d01c      	beq.n	8002e16 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ddc:	4b4b      	ldr	r3, [pc, #300]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002dde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002de2:	4a4a      	ldr	r2, [pc, #296]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002de4:	f043 0301 	orr.w	r3, r3, #1
 8002de8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dec:	f7ff f8d0 	bl	8001f90 <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df4:	f7ff f8cc 	bl	8001f90 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e1d4      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e06:	4b41      	ldr	r3, [pc, #260]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0ef      	beq.n	8002df4 <HAL_RCC_OscConfig+0x3ec>
 8002e14:	e01b      	b.n	8002e4e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e16:	4b3d      	ldr	r3, [pc, #244]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e1c:	4a3b      	ldr	r2, [pc, #236]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002e1e:	f023 0301 	bic.w	r3, r3, #1
 8002e22:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e26:	f7ff f8b3 	bl	8001f90 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e2e:	f7ff f8af 	bl	8001f90 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e1b7      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e40:	4b32      	ldr	r3, [pc, #200]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1ef      	bne.n	8002e2e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0304 	and.w	r3, r3, #4
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f000 80a6 	beq.w	8002fa8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e60:	4b2a      	ldr	r3, [pc, #168]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10d      	bne.n	8002e88 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e6c:	4b27      	ldr	r3, [pc, #156]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e70:	4a26      	ldr	r2, [pc, #152]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002e72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e76:	6593      	str	r3, [r2, #88]	; 0x58
 8002e78:	4b24      	ldr	r3, [pc, #144]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e80:	60bb      	str	r3, [r7, #8]
 8002e82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e84:	2301      	movs	r3, #1
 8002e86:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e88:	4b21      	ldr	r3, [pc, #132]	; (8002f10 <HAL_RCC_OscConfig+0x508>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d118      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e94:	4b1e      	ldr	r3, [pc, #120]	; (8002f10 <HAL_RCC_OscConfig+0x508>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a1d      	ldr	r2, [pc, #116]	; (8002f10 <HAL_RCC_OscConfig+0x508>)
 8002e9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ea0:	f7ff f876 	bl	8001f90 <HAL_GetTick>
 8002ea4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ea6:	e008      	b.n	8002eba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ea8:	f7ff f872 	bl	8001f90 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e17a      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eba:	4b15      	ldr	r3, [pc, #84]	; (8002f10 <HAL_RCC_OscConfig+0x508>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d0f0      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d108      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x4d8>
 8002ece:	4b0f      	ldr	r3, [pc, #60]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ed4:	4a0d      	ldr	r2, [pc, #52]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002ed6:	f043 0301 	orr.w	r3, r3, #1
 8002eda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ede:	e029      	b.n	8002f34 <HAL_RCC_OscConfig+0x52c>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	2b05      	cmp	r3, #5
 8002ee6:	d115      	bne.n	8002f14 <HAL_RCC_OscConfig+0x50c>
 8002ee8:	4b08      	ldr	r3, [pc, #32]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eee:	4a07      	ldr	r2, [pc, #28]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002ef0:	f043 0304 	orr.w	r3, r3, #4
 8002ef4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ef8:	4b04      	ldr	r3, [pc, #16]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efe:	4a03      	ldr	r2, [pc, #12]	; (8002f0c <HAL_RCC_OscConfig+0x504>)
 8002f00:	f043 0301 	orr.w	r3, r3, #1
 8002f04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f08:	e014      	b.n	8002f34 <HAL_RCC_OscConfig+0x52c>
 8002f0a:	bf00      	nop
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	40007000 	.word	0x40007000
 8002f14:	4b9c      	ldr	r3, [pc, #624]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8002f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f1a:	4a9b      	ldr	r2, [pc, #620]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8002f1c:	f023 0301 	bic.w	r3, r3, #1
 8002f20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f24:	4b98      	ldr	r3, [pc, #608]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8002f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f2a:	4a97      	ldr	r2, [pc, #604]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8002f2c:	f023 0304 	bic.w	r3, r3, #4
 8002f30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d016      	beq.n	8002f6a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f3c:	f7ff f828 	bl	8001f90 <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f42:	e00a      	b.n	8002f5a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f44:	f7ff f824 	bl	8001f90 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e12a      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f5a:	4b8b      	ldr	r3, [pc, #556]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8002f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0ed      	beq.n	8002f44 <HAL_RCC_OscConfig+0x53c>
 8002f68:	e015      	b.n	8002f96 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f6a:	f7ff f811 	bl	8001f90 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f70:	e00a      	b.n	8002f88 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f72:	f7ff f80d 	bl	8001f90 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e113      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f88:	4b7f      	ldr	r3, [pc, #508]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8002f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1ed      	bne.n	8002f72 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f96:	7ffb      	ldrb	r3, [r7, #31]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d105      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f9c:	4b7a      	ldr	r3, [pc, #488]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8002f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa0:	4a79      	ldr	r2, [pc, #484]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8002fa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fa6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 80fe 	beq.w	80031ae <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	f040 80d0 	bne.w	800315c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002fbc:	4b72      	ldr	r3, [pc, #456]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	f003 0203 	and.w	r2, r3, #3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d130      	bne.n	8003032 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d127      	bne.n	8003032 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fec:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d11f      	bne.n	8003032 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ffc:	2a07      	cmp	r2, #7
 8002ffe:	bf14      	ite	ne
 8003000:	2201      	movne	r2, #1
 8003002:	2200      	moveq	r2, #0
 8003004:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003006:	4293      	cmp	r3, r2
 8003008:	d113      	bne.n	8003032 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003014:	085b      	lsrs	r3, r3, #1
 8003016:	3b01      	subs	r3, #1
 8003018:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800301a:	429a      	cmp	r2, r3
 800301c:	d109      	bne.n	8003032 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003028:	085b      	lsrs	r3, r3, #1
 800302a:	3b01      	subs	r3, #1
 800302c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800302e:	429a      	cmp	r2, r3
 8003030:	d06e      	beq.n	8003110 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	2b0c      	cmp	r3, #12
 8003036:	d069      	beq.n	800310c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003038:	4b53      	ldr	r3, [pc, #332]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d105      	bne.n	8003050 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003044:	4b50      	ldr	r3, [pc, #320]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e0ad      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003054:	4b4c      	ldr	r3, [pc, #304]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a4b      	ldr	r2, [pc, #300]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 800305a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800305e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003060:	f7fe ff96 	bl	8001f90 <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003068:	f7fe ff92 	bl	8001f90 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e09a      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800307a:	4b43      	ldr	r3, [pc, #268]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1f0      	bne.n	8003068 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003086:	4b40      	ldr	r3, [pc, #256]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8003088:	68da      	ldr	r2, [r3, #12]
 800308a:	4b40      	ldr	r3, [pc, #256]	; (800318c <HAL_RCC_OscConfig+0x784>)
 800308c:	4013      	ands	r3, r2
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003096:	3a01      	subs	r2, #1
 8003098:	0112      	lsls	r2, r2, #4
 800309a:	4311      	orrs	r1, r2
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80030a0:	0212      	lsls	r2, r2, #8
 80030a2:	4311      	orrs	r1, r2
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80030a8:	0852      	lsrs	r2, r2, #1
 80030aa:	3a01      	subs	r2, #1
 80030ac:	0552      	lsls	r2, r2, #21
 80030ae:	4311      	orrs	r1, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80030b4:	0852      	lsrs	r2, r2, #1
 80030b6:	3a01      	subs	r2, #1
 80030b8:	0652      	lsls	r2, r2, #25
 80030ba:	4311      	orrs	r1, r2
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030c0:	0912      	lsrs	r2, r2, #4
 80030c2:	0452      	lsls	r2, r2, #17
 80030c4:	430a      	orrs	r2, r1
 80030c6:	4930      	ldr	r1, [pc, #192]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80030cc:	4b2e      	ldr	r3, [pc, #184]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a2d      	ldr	r2, [pc, #180]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 80030d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030d8:	4b2b      	ldr	r3, [pc, #172]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	4a2a      	ldr	r2, [pc, #168]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 80030de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030e4:	f7fe ff54 	bl	8001f90 <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ec:	f7fe ff50 	bl	8001f90 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e058      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030fe:	4b22      	ldr	r3, [pc, #136]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d0f0      	beq.n	80030ec <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800310a:	e050      	b.n	80031ae <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e04f      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003110:	4b1d      	ldr	r3, [pc, #116]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d148      	bne.n	80031ae <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800311c:	4b1a      	ldr	r3, [pc, #104]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a19      	ldr	r2, [pc, #100]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8003122:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003126:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003128:	4b17      	ldr	r3, [pc, #92]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	4a16      	ldr	r2, [pc, #88]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 800312e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003132:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003134:	f7fe ff2c 	bl	8001f90 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800313c:	f7fe ff28 	bl	8001f90 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e030      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800314e:	4b0e      	ldr	r3, [pc, #56]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0f0      	beq.n	800313c <HAL_RCC_OscConfig+0x734>
 800315a:	e028      	b.n	80031ae <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	2b0c      	cmp	r3, #12
 8003160:	d023      	beq.n	80031aa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003162:	4b09      	ldr	r3, [pc, #36]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a08      	ldr	r2, [pc, #32]	; (8003188 <HAL_RCC_OscConfig+0x780>)
 8003168:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800316c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316e:	f7fe ff0f 	bl	8001f90 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003174:	e00c      	b.n	8003190 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003176:	f7fe ff0b 	bl	8001f90 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d905      	bls.n	8003190 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e013      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
 8003188:	40021000 	.word	0x40021000
 800318c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003190:	4b09      	ldr	r3, [pc, #36]	; (80031b8 <HAL_RCC_OscConfig+0x7b0>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1ec      	bne.n	8003176 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800319c:	4b06      	ldr	r3, [pc, #24]	; (80031b8 <HAL_RCC_OscConfig+0x7b0>)
 800319e:	68da      	ldr	r2, [r3, #12]
 80031a0:	4905      	ldr	r1, [pc, #20]	; (80031b8 <HAL_RCC_OscConfig+0x7b0>)
 80031a2:	4b06      	ldr	r3, [pc, #24]	; (80031bc <HAL_RCC_OscConfig+0x7b4>)
 80031a4:	4013      	ands	r3, r2
 80031a6:	60cb      	str	r3, [r1, #12]
 80031a8:	e001      	b.n	80031ae <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e000      	b.n	80031b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3720      	adds	r7, #32
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	40021000 	.word	0x40021000
 80031bc:	feeefffc 	.word	0xfeeefffc

080031c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d101      	bne.n	80031d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e0e7      	b.n	80033a4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031d4:	4b75      	ldr	r3, [pc, #468]	; (80033ac <HAL_RCC_ClockConfig+0x1ec>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0307 	and.w	r3, r3, #7
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d910      	bls.n	8003204 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031e2:	4b72      	ldr	r3, [pc, #456]	; (80033ac <HAL_RCC_ClockConfig+0x1ec>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f023 0207 	bic.w	r2, r3, #7
 80031ea:	4970      	ldr	r1, [pc, #448]	; (80033ac <HAL_RCC_ClockConfig+0x1ec>)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031f2:	4b6e      	ldr	r3, [pc, #440]	; (80033ac <HAL_RCC_ClockConfig+0x1ec>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0307 	and.w	r3, r3, #7
 80031fa:	683a      	ldr	r2, [r7, #0]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d001      	beq.n	8003204 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e0cf      	b.n	80033a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d010      	beq.n	8003232 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	4b66      	ldr	r3, [pc, #408]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800321c:	429a      	cmp	r2, r3
 800321e:	d908      	bls.n	8003232 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003220:	4b63      	ldr	r3, [pc, #396]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	4960      	ldr	r1, [pc, #384]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 800322e:	4313      	orrs	r3, r2
 8003230:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d04c      	beq.n	80032d8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b03      	cmp	r3, #3
 8003244:	d107      	bne.n	8003256 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003246:	4b5a      	ldr	r3, [pc, #360]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d121      	bne.n	8003296 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e0a6      	b.n	80033a4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	2b02      	cmp	r3, #2
 800325c:	d107      	bne.n	800326e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800325e:	4b54      	ldr	r3, [pc, #336]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d115      	bne.n	8003296 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e09a      	b.n	80033a4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d107      	bne.n	8003286 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003276:	4b4e      	ldr	r3, [pc, #312]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d109      	bne.n	8003296 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e08e      	b.n	80033a4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003286:	4b4a      	ldr	r3, [pc, #296]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e086      	b.n	80033a4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003296:	4b46      	ldr	r3, [pc, #280]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f023 0203 	bic.w	r2, r3, #3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	4943      	ldr	r1, [pc, #268]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032a8:	f7fe fe72 	bl	8001f90 <HAL_GetTick>
 80032ac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ae:	e00a      	b.n	80032c6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b0:	f7fe fe6e 	bl	8001f90 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80032be:	4293      	cmp	r3, r2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e06e      	b.n	80033a4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032c6:	4b3a      	ldr	r3, [pc, #232]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 020c 	and.w	r2, r3, #12
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d1eb      	bne.n	80032b0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d010      	beq.n	8003306 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	4b31      	ldr	r3, [pc, #196]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d208      	bcs.n	8003306 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032f4:	4b2e      	ldr	r3, [pc, #184]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	492b      	ldr	r1, [pc, #172]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003302:	4313      	orrs	r3, r2
 8003304:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003306:	4b29      	ldr	r3, [pc, #164]	; (80033ac <HAL_RCC_ClockConfig+0x1ec>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0307 	and.w	r3, r3, #7
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	d210      	bcs.n	8003336 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003314:	4b25      	ldr	r3, [pc, #148]	; (80033ac <HAL_RCC_ClockConfig+0x1ec>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f023 0207 	bic.w	r2, r3, #7
 800331c:	4923      	ldr	r1, [pc, #140]	; (80033ac <HAL_RCC_ClockConfig+0x1ec>)
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	4313      	orrs	r3, r2
 8003322:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003324:	4b21      	ldr	r3, [pc, #132]	; (80033ac <HAL_RCC_ClockConfig+0x1ec>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	429a      	cmp	r2, r3
 8003330:	d001      	beq.n	8003336 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e036      	b.n	80033a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0304 	and.w	r3, r3, #4
 800333e:	2b00      	cmp	r3, #0
 8003340:	d008      	beq.n	8003354 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003342:	4b1b      	ldr	r3, [pc, #108]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	4918      	ldr	r1, [pc, #96]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003350:	4313      	orrs	r3, r2
 8003352:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0308 	and.w	r3, r3, #8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d009      	beq.n	8003374 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003360:	4b13      	ldr	r3, [pc, #76]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	00db      	lsls	r3, r3, #3
 800336e:	4910      	ldr	r1, [pc, #64]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 8003370:	4313      	orrs	r3, r2
 8003372:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003374:	f000 f824 	bl	80033c0 <HAL_RCC_GetSysClockFreq>
 8003378:	4602      	mov	r2, r0
 800337a:	4b0d      	ldr	r3, [pc, #52]	; (80033b0 <HAL_RCC_ClockConfig+0x1f0>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	091b      	lsrs	r3, r3, #4
 8003380:	f003 030f 	and.w	r3, r3, #15
 8003384:	490b      	ldr	r1, [pc, #44]	; (80033b4 <HAL_RCC_ClockConfig+0x1f4>)
 8003386:	5ccb      	ldrb	r3, [r1, r3]
 8003388:	f003 031f 	and.w	r3, r3, #31
 800338c:	fa22 f303 	lsr.w	r3, r2, r3
 8003390:	4a09      	ldr	r2, [pc, #36]	; (80033b8 <HAL_RCC_ClockConfig+0x1f8>)
 8003392:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003394:	4b09      	ldr	r3, [pc, #36]	; (80033bc <HAL_RCC_ClockConfig+0x1fc>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4618      	mov	r0, r3
 800339a:	f7fe fda9 	bl	8001ef0 <HAL_InitTick>
 800339e:	4603      	mov	r3, r0
 80033a0:	72fb      	strb	r3, [r7, #11]

  return status;
 80033a2:	7afb      	ldrb	r3, [r7, #11]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40022000 	.word	0x40022000
 80033b0:	40021000 	.word	0x40021000
 80033b4:	080080d4 	.word	0x080080d4
 80033b8:	20000008 	.word	0x20000008
 80033bc:	2000000c 	.word	0x2000000c

080033c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b089      	sub	sp, #36	; 0x24
 80033c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61fb      	str	r3, [r7, #28]
 80033ca:	2300      	movs	r3, #0
 80033cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033ce:	4b3e      	ldr	r3, [pc, #248]	; (80034c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 030c 	and.w	r3, r3, #12
 80033d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033d8:	4b3b      	ldr	r3, [pc, #236]	; (80034c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	f003 0303 	and.w	r3, r3, #3
 80033e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <HAL_RCC_GetSysClockFreq+0x34>
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	2b0c      	cmp	r3, #12
 80033ec:	d121      	bne.n	8003432 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d11e      	bne.n	8003432 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80033f4:	4b34      	ldr	r3, [pc, #208]	; (80034c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0308 	and.w	r3, r3, #8
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d107      	bne.n	8003410 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003400:	4b31      	ldr	r3, [pc, #196]	; (80034c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003402:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003406:	0a1b      	lsrs	r3, r3, #8
 8003408:	f003 030f 	and.w	r3, r3, #15
 800340c:	61fb      	str	r3, [r7, #28]
 800340e:	e005      	b.n	800341c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003410:	4b2d      	ldr	r3, [pc, #180]	; (80034c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	091b      	lsrs	r3, r3, #4
 8003416:	f003 030f 	and.w	r3, r3, #15
 800341a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800341c:	4a2b      	ldr	r2, [pc, #172]	; (80034cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003424:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10d      	bne.n	8003448 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003430:	e00a      	b.n	8003448 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	2b04      	cmp	r3, #4
 8003436:	d102      	bne.n	800343e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003438:	4b25      	ldr	r3, [pc, #148]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800343a:	61bb      	str	r3, [r7, #24]
 800343c:	e004      	b.n	8003448 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	2b08      	cmp	r3, #8
 8003442:	d101      	bne.n	8003448 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003444:	4b23      	ldr	r3, [pc, #140]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003446:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	2b0c      	cmp	r3, #12
 800344c:	d134      	bne.n	80034b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800344e:	4b1e      	ldr	r3, [pc, #120]	; (80034c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	2b02      	cmp	r3, #2
 800345c:	d003      	beq.n	8003466 <HAL_RCC_GetSysClockFreq+0xa6>
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	2b03      	cmp	r3, #3
 8003462:	d003      	beq.n	800346c <HAL_RCC_GetSysClockFreq+0xac>
 8003464:	e005      	b.n	8003472 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003466:	4b1a      	ldr	r3, [pc, #104]	; (80034d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003468:	617b      	str	r3, [r7, #20]
      break;
 800346a:	e005      	b.n	8003478 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800346c:	4b19      	ldr	r3, [pc, #100]	; (80034d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800346e:	617b      	str	r3, [r7, #20]
      break;
 8003470:	e002      	b.n	8003478 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	617b      	str	r3, [r7, #20]
      break;
 8003476:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003478:	4b13      	ldr	r3, [pc, #76]	; (80034c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	091b      	lsrs	r3, r3, #4
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	3301      	adds	r3, #1
 8003484:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003486:	4b10      	ldr	r3, [pc, #64]	; (80034c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	0a1b      	lsrs	r3, r3, #8
 800348c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	fb03 f202 	mul.w	r2, r3, r2
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	fbb2 f3f3 	udiv	r3, r2, r3
 800349c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800349e:	4b0a      	ldr	r3, [pc, #40]	; (80034c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	0e5b      	lsrs	r3, r3, #25
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	3301      	adds	r3, #1
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80034b8:	69bb      	ldr	r3, [r7, #24]
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3724      	adds	r7, #36	; 0x24
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40021000 	.word	0x40021000
 80034cc:	080080ec 	.word	0x080080ec
 80034d0:	00f42400 	.word	0x00f42400
 80034d4:	007a1200 	.word	0x007a1200

080034d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034dc:	4b03      	ldr	r3, [pc, #12]	; (80034ec <HAL_RCC_GetHCLKFreq+0x14>)
 80034de:	681b      	ldr	r3, [r3, #0]
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	20000008 	.word	0x20000008

080034f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80034f4:	f7ff fff0 	bl	80034d8 <HAL_RCC_GetHCLKFreq>
 80034f8:	4602      	mov	r2, r0
 80034fa:	4b06      	ldr	r3, [pc, #24]	; (8003514 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	0a1b      	lsrs	r3, r3, #8
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	4904      	ldr	r1, [pc, #16]	; (8003518 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003506:	5ccb      	ldrb	r3, [r1, r3]
 8003508:	f003 031f 	and.w	r3, r3, #31
 800350c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003510:	4618      	mov	r0, r3
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40021000 	.word	0x40021000
 8003518:	080080e4 	.word	0x080080e4

0800351c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003520:	f7ff ffda 	bl	80034d8 <HAL_RCC_GetHCLKFreq>
 8003524:	4602      	mov	r2, r0
 8003526:	4b06      	ldr	r3, [pc, #24]	; (8003540 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	0adb      	lsrs	r3, r3, #11
 800352c:	f003 0307 	and.w	r3, r3, #7
 8003530:	4904      	ldr	r1, [pc, #16]	; (8003544 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003532:	5ccb      	ldrb	r3, [r1, r3]
 8003534:	f003 031f 	and.w	r3, r3, #31
 8003538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800353c:	4618      	mov	r0, r3
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40021000 	.word	0x40021000
 8003544:	080080e4 	.word	0x080080e4

08003548 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003550:	2300      	movs	r3, #0
 8003552:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003554:	4b2a      	ldr	r3, [pc, #168]	; (8003600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003560:	f7ff f9ee 	bl	8002940 <HAL_PWREx_GetVoltageRange>
 8003564:	6178      	str	r0, [r7, #20]
 8003566:	e014      	b.n	8003592 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003568:	4b25      	ldr	r3, [pc, #148]	; (8003600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800356a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800356c:	4a24      	ldr	r2, [pc, #144]	; (8003600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800356e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003572:	6593      	str	r3, [r2, #88]	; 0x58
 8003574:	4b22      	ldr	r3, [pc, #136]	; (8003600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003580:	f7ff f9de 	bl	8002940 <HAL_PWREx_GetVoltageRange>
 8003584:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003586:	4b1e      	ldr	r3, [pc, #120]	; (8003600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800358a:	4a1d      	ldr	r2, [pc, #116]	; (8003600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800358c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003590:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003598:	d10b      	bne.n	80035b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b80      	cmp	r3, #128	; 0x80
 800359e:	d919      	bls.n	80035d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2ba0      	cmp	r3, #160	; 0xa0
 80035a4:	d902      	bls.n	80035ac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035a6:	2302      	movs	r3, #2
 80035a8:	613b      	str	r3, [r7, #16]
 80035aa:	e013      	b.n	80035d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035ac:	2301      	movs	r3, #1
 80035ae:	613b      	str	r3, [r7, #16]
 80035b0:	e010      	b.n	80035d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b80      	cmp	r3, #128	; 0x80
 80035b6:	d902      	bls.n	80035be <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80035b8:	2303      	movs	r3, #3
 80035ba:	613b      	str	r3, [r7, #16]
 80035bc:	e00a      	b.n	80035d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b80      	cmp	r3, #128	; 0x80
 80035c2:	d102      	bne.n	80035ca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035c4:	2302      	movs	r3, #2
 80035c6:	613b      	str	r3, [r7, #16]
 80035c8:	e004      	b.n	80035d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b70      	cmp	r3, #112	; 0x70
 80035ce:	d101      	bne.n	80035d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035d0:	2301      	movs	r3, #1
 80035d2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80035d4:	4b0b      	ldr	r3, [pc, #44]	; (8003604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f023 0207 	bic.w	r2, r3, #7
 80035dc:	4909      	ldr	r1, [pc, #36]	; (8003604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80035e4:	4b07      	ldr	r3, [pc, #28]	; (8003604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d001      	beq.n	80035f6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e000      	b.n	80035f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3718      	adds	r7, #24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40021000 	.word	0x40021000
 8003604:	40022000 	.word	0x40022000

08003608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003610:	2300      	movs	r3, #0
 8003612:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003614:	2300      	movs	r3, #0
 8003616:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003620:	2b00      	cmp	r3, #0
 8003622:	d041      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003628:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800362c:	d02a      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800362e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003632:	d824      	bhi.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003634:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003638:	d008      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800363a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800363e:	d81e      	bhi.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00a      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003644:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003648:	d010      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800364a:	e018      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800364c:	4b86      	ldr	r3, [pc, #536]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	4a85      	ldr	r2, [pc, #532]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003652:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003656:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003658:	e015      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	3304      	adds	r3, #4
 800365e:	2100      	movs	r1, #0
 8003660:	4618      	mov	r0, r3
 8003662:	f000 fabb 	bl	8003bdc <RCCEx_PLLSAI1_Config>
 8003666:	4603      	mov	r3, r0
 8003668:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800366a:	e00c      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3320      	adds	r3, #32
 8003670:	2100      	movs	r1, #0
 8003672:	4618      	mov	r0, r3
 8003674:	f000 fba6 	bl	8003dc4 <RCCEx_PLLSAI2_Config>
 8003678:	4603      	mov	r3, r0
 800367a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800367c:	e003      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	74fb      	strb	r3, [r7, #19]
      break;
 8003682:	e000      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003684:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003686:	7cfb      	ldrb	r3, [r7, #19]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10b      	bne.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800368c:	4b76      	ldr	r3, [pc, #472]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800368e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003692:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800369a:	4973      	ldr	r1, [pc, #460]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800369c:	4313      	orrs	r3, r2
 800369e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80036a2:	e001      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a4:	7cfb      	ldrb	r3, [r7, #19]
 80036a6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d041      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80036b8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80036bc:	d02a      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80036be:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80036c2:	d824      	bhi.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80036c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036c8:	d008      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80036ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036ce:	d81e      	bhi.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80036d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036d8:	d010      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036da:	e018      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036dc:	4b62      	ldr	r3, [pc, #392]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	4a61      	ldr	r2, [pc, #388]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036e6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036e8:	e015      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	3304      	adds	r3, #4
 80036ee:	2100      	movs	r1, #0
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 fa73 	bl	8003bdc <RCCEx_PLLSAI1_Config>
 80036f6:	4603      	mov	r3, r0
 80036f8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80036fa:	e00c      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	3320      	adds	r3, #32
 8003700:	2100      	movs	r1, #0
 8003702:	4618      	mov	r0, r3
 8003704:	f000 fb5e 	bl	8003dc4 <RCCEx_PLLSAI2_Config>
 8003708:	4603      	mov	r3, r0
 800370a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800370c:	e003      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	74fb      	strb	r3, [r7, #19]
      break;
 8003712:	e000      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003714:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003716:	7cfb      	ldrb	r3, [r7, #19]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10b      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800371c:	4b52      	ldr	r3, [pc, #328]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800371e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003722:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800372a:	494f      	ldr	r1, [pc, #316]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800372c:	4313      	orrs	r3, r2
 800372e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003732:	e001      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003734:	7cfb      	ldrb	r3, [r7, #19]
 8003736:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 80a0 	beq.w	8003886 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003746:	2300      	movs	r3, #0
 8003748:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800374a:	4b47      	ldr	r3, [pc, #284]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800374c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800374e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800375a:	2300      	movs	r3, #0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00d      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003760:	4b41      	ldr	r3, [pc, #260]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003764:	4a40      	ldr	r2, [pc, #256]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800376a:	6593      	str	r3, [r2, #88]	; 0x58
 800376c:	4b3e      	ldr	r3, [pc, #248]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800376e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003774:	60bb      	str	r3, [r7, #8]
 8003776:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003778:	2301      	movs	r3, #1
 800377a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800377c:	4b3b      	ldr	r3, [pc, #236]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a3a      	ldr	r2, [pc, #232]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003786:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003788:	f7fe fc02 	bl	8001f90 <HAL_GetTick>
 800378c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800378e:	e009      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003790:	f7fe fbfe 	bl	8001f90 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d902      	bls.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	74fb      	strb	r3, [r7, #19]
        break;
 80037a2:	e005      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80037a4:	4b31      	ldr	r3, [pc, #196]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d0ef      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80037b0:	7cfb      	ldrb	r3, [r7, #19]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d15c      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80037b6:	4b2c      	ldr	r3, [pc, #176]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037c0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d01f      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d019      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037d4:	4b24      	ldr	r3, [pc, #144]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037e0:	4b21      	ldr	r3, [pc, #132]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e6:	4a20      	ldr	r2, [pc, #128]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037f0:	4b1d      	ldr	r3, [pc, #116]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f6:	4a1c      	ldr	r2, [pc, #112]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003800:	4a19      	ldr	r2, [pc, #100]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b00      	cmp	r3, #0
 8003810:	d016      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003812:	f7fe fbbd 	bl	8001f90 <HAL_GetTick>
 8003816:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003818:	e00b      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800381a:	f7fe fbb9 	bl	8001f90 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	f241 3288 	movw	r2, #5000	; 0x1388
 8003828:	4293      	cmp	r3, r2
 800382a:	d902      	bls.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	74fb      	strb	r3, [r7, #19]
            break;
 8003830:	e006      	b.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003832:	4b0d      	ldr	r3, [pc, #52]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0ec      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003840:	7cfb      	ldrb	r3, [r7, #19]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10c      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003846:	4b08      	ldr	r3, [pc, #32]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003856:	4904      	ldr	r1, [pc, #16]	; (8003868 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003858:	4313      	orrs	r3, r2
 800385a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800385e:	e009      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003860:	7cfb      	ldrb	r3, [r7, #19]
 8003862:	74bb      	strb	r3, [r7, #18]
 8003864:	e006      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003866:	bf00      	nop
 8003868:	40021000 	.word	0x40021000
 800386c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003870:	7cfb      	ldrb	r3, [r7, #19]
 8003872:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003874:	7c7b      	ldrb	r3, [r7, #17]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d105      	bne.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800387a:	4b9e      	ldr	r3, [pc, #632]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800387e:	4a9d      	ldr	r2, [pc, #628]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003880:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003884:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00a      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003892:	4b98      	ldr	r3, [pc, #608]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003898:	f023 0203 	bic.w	r2, r3, #3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a0:	4994      	ldr	r1, [pc, #592]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00a      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038b4:	4b8f      	ldr	r3, [pc, #572]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ba:	f023 020c 	bic.w	r2, r3, #12
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038c2:	498c      	ldr	r1, [pc, #560]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0304 	and.w	r3, r3, #4
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00a      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038d6:	4b87      	ldr	r3, [pc, #540]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038dc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	4983      	ldr	r1, [pc, #524]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0308 	and.w	r3, r3, #8
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00a      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80038f8:	4b7e      	ldr	r3, [pc, #504]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038fe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003906:	497b      	ldr	r1, [pc, #492]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003908:	4313      	orrs	r3, r2
 800390a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0310 	and.w	r3, r3, #16
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00a      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800391a:	4b76      	ldr	r3, [pc, #472]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800391c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003920:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003928:	4972      	ldr	r1, [pc, #456]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392a:	4313      	orrs	r3, r2
 800392c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0320 	and.w	r3, r3, #32
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00a      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800393c:	4b6d      	ldr	r3, [pc, #436]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003942:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800394a:	496a      	ldr	r1, [pc, #424]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800394c:	4313      	orrs	r3, r2
 800394e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00a      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800395e:	4b65      	ldr	r3, [pc, #404]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003964:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396c:	4961      	ldr	r1, [pc, #388]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800396e:	4313      	orrs	r3, r2
 8003970:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800397c:	2b00      	cmp	r3, #0
 800397e:	d00a      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003980:	4b5c      	ldr	r3, [pc, #368]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003986:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800398e:	4959      	ldr	r1, [pc, #356]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003990:	4313      	orrs	r3, r2
 8003992:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00a      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039a2:	4b54      	ldr	r3, [pc, #336]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039b0:	4950      	ldr	r1, [pc, #320]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00a      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039c4:	4b4b      	ldr	r3, [pc, #300]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d2:	4948      	ldr	r1, [pc, #288]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00a      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80039e6:	4b43      	ldr	r3, [pc, #268]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f4:	493f      	ldr	r1, [pc, #252]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d028      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a08:	4b3a      	ldr	r3, [pc, #232]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a16:	4937      	ldr	r1, [pc, #220]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a26:	d106      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a28:	4b32      	ldr	r3, [pc, #200]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	4a31      	ldr	r2, [pc, #196]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a32:	60d3      	str	r3, [r2, #12]
 8003a34:	e011      	b.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a3a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a3e:	d10c      	bne.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	3304      	adds	r3, #4
 8003a44:	2101      	movs	r1, #1
 8003a46:	4618      	mov	r0, r3
 8003a48:	f000 f8c8 	bl	8003bdc <RCCEx_PLLSAI1_Config>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a50:	7cfb      	ldrb	r3, [r7, #19]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003a56:	7cfb      	ldrb	r3, [r7, #19]
 8003a58:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d028      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a66:	4b23      	ldr	r3, [pc, #140]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a6c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a74:	491f      	ldr	r1, [pc, #124]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a84:	d106      	bne.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a86:	4b1b      	ldr	r3, [pc, #108]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	4a1a      	ldr	r2, [pc, #104]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a90:	60d3      	str	r3, [r2, #12]
 8003a92:	e011      	b.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a98:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a9c:	d10c      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	3304      	adds	r3, #4
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f000 f899 	bl	8003bdc <RCCEx_PLLSAI1_Config>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003aae:	7cfb      	ldrb	r3, [r7, #19]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ab4:	7cfb      	ldrb	r3, [r7, #19]
 8003ab6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d02b      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ac4:	4b0b      	ldr	r3, [pc, #44]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ad2:	4908      	ldr	r1, [pc, #32]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ade:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ae2:	d109      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ae4:	4b03      	ldr	r3, [pc, #12]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	4a02      	ldr	r2, [pc, #8]	; (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003aee:	60d3      	str	r3, [r2, #12]
 8003af0:	e014      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003af2:	bf00      	nop
 8003af4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003afc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b00:	d10c      	bne.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	3304      	adds	r3, #4
 8003b06:	2101      	movs	r1, #1
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f000 f867 	bl	8003bdc <RCCEx_PLLSAI1_Config>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b12:	7cfb      	ldrb	r3, [r7, #19]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003b18:	7cfb      	ldrb	r3, [r7, #19]
 8003b1a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d02f      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b28:	4b2b      	ldr	r3, [pc, #172]	; (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b36:	4928      	ldr	r1, [pc, #160]	; (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b42:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b46:	d10d      	bne.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3304      	adds	r3, #4
 8003b4c:	2102      	movs	r1, #2
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 f844 	bl	8003bdc <RCCEx_PLLSAI1_Config>
 8003b54:	4603      	mov	r3, r0
 8003b56:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b58:	7cfb      	ldrb	r3, [r7, #19]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d014      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b5e:	7cfb      	ldrb	r3, [r7, #19]
 8003b60:	74bb      	strb	r3, [r7, #18]
 8003b62:	e011      	b.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b6c:	d10c      	bne.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	3320      	adds	r3, #32
 8003b72:	2102      	movs	r1, #2
 8003b74:	4618      	mov	r0, r3
 8003b76:	f000 f925 	bl	8003dc4 <RCCEx_PLLSAI2_Config>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b7e:	7cfb      	ldrb	r3, [r7, #19]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d001      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b84:	7cfb      	ldrb	r3, [r7, #19]
 8003b86:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00a      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b94:	4b10      	ldr	r3, [pc, #64]	; (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b9a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ba2:	490d      	ldr	r1, [pc, #52]	; (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00b      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bb6:	4b08      	ldr	r3, [pc, #32]	; (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bbc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bc6:	4904      	ldr	r1, [pc, #16]	; (8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003bce:	7cbb      	ldrb	r3, [r7, #18]
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3718      	adds	r7, #24
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40021000 	.word	0x40021000

08003bdc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003be6:	2300      	movs	r3, #0
 8003be8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bea:	4b75      	ldr	r3, [pc, #468]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f003 0303 	and.w	r3, r3, #3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d018      	beq.n	8003c28 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003bf6:	4b72      	ldr	r3, [pc, #456]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f003 0203 	and.w	r2, r3, #3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d10d      	bne.n	8003c22 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
       ||
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d009      	beq.n	8003c22 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c0e:	4b6c      	ldr	r3, [pc, #432]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	091b      	lsrs	r3, r3, #4
 8003c14:	f003 0307 	and.w	r3, r3, #7
 8003c18:	1c5a      	adds	r2, r3, #1
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
       ||
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d047      	beq.n	8003cb2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	73fb      	strb	r3, [r7, #15]
 8003c26:	e044      	b.n	8003cb2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2b03      	cmp	r3, #3
 8003c2e:	d018      	beq.n	8003c62 <RCCEx_PLLSAI1_Config+0x86>
 8003c30:	2b03      	cmp	r3, #3
 8003c32:	d825      	bhi.n	8003c80 <RCCEx_PLLSAI1_Config+0xa4>
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d002      	beq.n	8003c3e <RCCEx_PLLSAI1_Config+0x62>
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d009      	beq.n	8003c50 <RCCEx_PLLSAI1_Config+0x74>
 8003c3c:	e020      	b.n	8003c80 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c3e:	4b60      	ldr	r3, [pc, #384]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d11d      	bne.n	8003c86 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c4e:	e01a      	b.n	8003c86 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c50:	4b5b      	ldr	r3, [pc, #364]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d116      	bne.n	8003c8a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c60:	e013      	b.n	8003c8a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c62:	4b57      	ldr	r3, [pc, #348]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10f      	bne.n	8003c8e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c6e:	4b54      	ldr	r3, [pc, #336]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d109      	bne.n	8003c8e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c7e:	e006      	b.n	8003c8e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
      break;
 8003c84:	e004      	b.n	8003c90 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c86:	bf00      	nop
 8003c88:	e002      	b.n	8003c90 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c8a:	bf00      	nop
 8003c8c:	e000      	b.n	8003c90 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c8e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c90:	7bfb      	ldrb	r3, [r7, #15]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10d      	bne.n	8003cb2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c96:	4b4a      	ldr	r3, [pc, #296]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6819      	ldr	r1, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	430b      	orrs	r3, r1
 8003cac:	4944      	ldr	r1, [pc, #272]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d17d      	bne.n	8003db4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003cb8:	4b41      	ldr	r3, [pc, #260]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a40      	ldr	r2, [pc, #256]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cbe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003cc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cc4:	f7fe f964 	bl	8001f90 <HAL_GetTick>
 8003cc8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cca:	e009      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ccc:	f7fe f960 	bl	8001f90 <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d902      	bls.n	8003ce0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	73fb      	strb	r3, [r7, #15]
        break;
 8003cde:	e005      	b.n	8003cec <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ce0:	4b37      	ldr	r3, [pc, #220]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1ef      	bne.n	8003ccc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d160      	bne.n	8003db4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d111      	bne.n	8003d1c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cf8:	4b31      	ldr	r3, [pc, #196]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6892      	ldr	r2, [r2, #8]
 8003d08:	0211      	lsls	r1, r2, #8
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	68d2      	ldr	r2, [r2, #12]
 8003d0e:	0912      	lsrs	r2, r2, #4
 8003d10:	0452      	lsls	r2, r2, #17
 8003d12:	430a      	orrs	r2, r1
 8003d14:	492a      	ldr	r1, [pc, #168]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	610b      	str	r3, [r1, #16]
 8003d1a:	e027      	b.n	8003d6c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d112      	bne.n	8003d48 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d22:	4b27      	ldr	r3, [pc, #156]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d24:	691b      	ldr	r3, [r3, #16]
 8003d26:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003d2a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6892      	ldr	r2, [r2, #8]
 8003d32:	0211      	lsls	r1, r2, #8
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	6912      	ldr	r2, [r2, #16]
 8003d38:	0852      	lsrs	r2, r2, #1
 8003d3a:	3a01      	subs	r2, #1
 8003d3c:	0552      	lsls	r2, r2, #21
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	491f      	ldr	r1, [pc, #124]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	610b      	str	r3, [r1, #16]
 8003d46:	e011      	b.n	8003d6c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d48:	4b1d      	ldr	r3, [pc, #116]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d50:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	6892      	ldr	r2, [r2, #8]
 8003d58:	0211      	lsls	r1, r2, #8
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6952      	ldr	r2, [r2, #20]
 8003d5e:	0852      	lsrs	r2, r2, #1
 8003d60:	3a01      	subs	r2, #1
 8003d62:	0652      	lsls	r2, r2, #25
 8003d64:	430a      	orrs	r2, r1
 8003d66:	4916      	ldr	r1, [pc, #88]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d6c:	4b14      	ldr	r3, [pc, #80]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a13      	ldr	r2, [pc, #76]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d72:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d78:	f7fe f90a 	bl	8001f90 <HAL_GetTick>
 8003d7c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d7e:	e009      	b.n	8003d94 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d80:	f7fe f906 	bl	8001f90 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d902      	bls.n	8003d94 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	73fb      	strb	r3, [r7, #15]
          break;
 8003d92:	e005      	b.n	8003da0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d94:	4b0a      	ldr	r3, [pc, #40]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d0ef      	beq.n	8003d80 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003da0:	7bfb      	ldrb	r3, [r7, #15]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d106      	bne.n	8003db4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003da6:	4b06      	ldr	r3, [pc, #24]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da8:	691a      	ldr	r2, [r3, #16]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	4904      	ldr	r1, [pc, #16]	; (8003dc0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	40021000 	.word	0x40021000

08003dc4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dd2:	4b6a      	ldr	r3, [pc, #424]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f003 0303 	and.w	r3, r3, #3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d018      	beq.n	8003e10 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003dde:	4b67      	ldr	r3, [pc, #412]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	f003 0203 	and.w	r2, r3, #3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d10d      	bne.n	8003e0a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
       ||
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d009      	beq.n	8003e0a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003df6:	4b61      	ldr	r3, [pc, #388]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	091b      	lsrs	r3, r3, #4
 8003dfc:	f003 0307 	and.w	r3, r3, #7
 8003e00:	1c5a      	adds	r2, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
       ||
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d047      	beq.n	8003e9a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	73fb      	strb	r3, [r7, #15]
 8003e0e:	e044      	b.n	8003e9a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2b03      	cmp	r3, #3
 8003e16:	d018      	beq.n	8003e4a <RCCEx_PLLSAI2_Config+0x86>
 8003e18:	2b03      	cmp	r3, #3
 8003e1a:	d825      	bhi.n	8003e68 <RCCEx_PLLSAI2_Config+0xa4>
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d002      	beq.n	8003e26 <RCCEx_PLLSAI2_Config+0x62>
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d009      	beq.n	8003e38 <RCCEx_PLLSAI2_Config+0x74>
 8003e24:	e020      	b.n	8003e68 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e26:	4b55      	ldr	r3, [pc, #340]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d11d      	bne.n	8003e6e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e36:	e01a      	b.n	8003e6e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e38:	4b50      	ldr	r3, [pc, #320]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d116      	bne.n	8003e72 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e48:	e013      	b.n	8003e72 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e4a:	4b4c      	ldr	r3, [pc, #304]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10f      	bne.n	8003e76 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e56:	4b49      	ldr	r3, [pc, #292]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d109      	bne.n	8003e76 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e66:	e006      	b.n	8003e76 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e6c:	e004      	b.n	8003e78 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e6e:	bf00      	nop
 8003e70:	e002      	b.n	8003e78 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e72:	bf00      	nop
 8003e74:	e000      	b.n	8003e78 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003e76:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10d      	bne.n	8003e9a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e7e:	4b3f      	ldr	r3, [pc, #252]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6819      	ldr	r1, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	011b      	lsls	r3, r3, #4
 8003e92:	430b      	orrs	r3, r1
 8003e94:	4939      	ldr	r1, [pc, #228]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e9a:	7bfb      	ldrb	r3, [r7, #15]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d167      	bne.n	8003f70 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003ea0:	4b36      	ldr	r3, [pc, #216]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a35      	ldr	r2, [pc, #212]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eac:	f7fe f870 	bl	8001f90 <HAL_GetTick>
 8003eb0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003eb2:	e009      	b.n	8003ec8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003eb4:	f7fe f86c 	bl	8001f90 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d902      	bls.n	8003ec8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	73fb      	strb	r3, [r7, #15]
        break;
 8003ec6:	e005      	b.n	8003ed4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ec8:	4b2c      	ldr	r3, [pc, #176]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d1ef      	bne.n	8003eb4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ed4:	7bfb      	ldrb	r3, [r7, #15]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d14a      	bne.n	8003f70 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d111      	bne.n	8003f04 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ee0:	4b26      	ldr	r3, [pc, #152]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ee2:	695b      	ldr	r3, [r3, #20]
 8003ee4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	6892      	ldr	r2, [r2, #8]
 8003ef0:	0211      	lsls	r1, r2, #8
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	68d2      	ldr	r2, [r2, #12]
 8003ef6:	0912      	lsrs	r2, r2, #4
 8003ef8:	0452      	lsls	r2, r2, #17
 8003efa:	430a      	orrs	r2, r1
 8003efc:	491f      	ldr	r1, [pc, #124]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	614b      	str	r3, [r1, #20]
 8003f02:	e011      	b.n	8003f28 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f04:	4b1d      	ldr	r3, [pc, #116]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003f0c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	6892      	ldr	r2, [r2, #8]
 8003f14:	0211      	lsls	r1, r2, #8
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	6912      	ldr	r2, [r2, #16]
 8003f1a:	0852      	lsrs	r2, r2, #1
 8003f1c:	3a01      	subs	r2, #1
 8003f1e:	0652      	lsls	r2, r2, #25
 8003f20:	430a      	orrs	r2, r1
 8003f22:	4916      	ldr	r1, [pc, #88]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f28:	4b14      	ldr	r3, [pc, #80]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a13      	ldr	r2, [pc, #76]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f32:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f34:	f7fe f82c 	bl	8001f90 <HAL_GetTick>
 8003f38:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f3a:	e009      	b.n	8003f50 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f3c:	f7fe f828 	bl	8001f90 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d902      	bls.n	8003f50 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	73fb      	strb	r3, [r7, #15]
          break;
 8003f4e:	e005      	b.n	8003f5c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f50:	4b0a      	ldr	r3, [pc, #40]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d0ef      	beq.n	8003f3c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003f5c:	7bfb      	ldrb	r3, [r7, #15]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d106      	bne.n	8003f70 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003f62:	4b06      	ldr	r3, [pc, #24]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f64:	695a      	ldr	r2, [r3, #20]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	4904      	ldr	r1, [pc, #16]	; (8003f7c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	40021000 	.word	0x40021000

08003f80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e040      	b.n	8004014 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fd f9d4 	bl	8001350 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2224      	movs	r2, #36	; 0x24
 8003fac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0201 	bic.w	r2, r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f000 f9da 	bl	8004378 <UART_SetConfig>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d101      	bne.n	8003fce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e022      	b.n	8004014 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fc86 	bl	80048e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003fea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ffa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f000 fd0d 	bl	8004a2c <UART_CheckIdleState>
 8004012:	4603      	mov	r3, r0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3708      	adds	r7, #8
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b08a      	sub	sp, #40	; 0x28
 8004020:	af02      	add	r7, sp, #8
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	603b      	str	r3, [r7, #0]
 8004028:	4613      	mov	r3, r2
 800402a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004030:	2b20      	cmp	r3, #32
 8004032:	f040 8082 	bne.w	800413a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <HAL_UART_Transmit+0x26>
 800403c:	88fb      	ldrh	r3, [r7, #6]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e07a      	b.n	800413c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800404c:	2b01      	cmp	r3, #1
 800404e:	d101      	bne.n	8004054 <HAL_UART_Transmit+0x38>
 8004050:	2302      	movs	r3, #2
 8004052:	e073      	b.n	800413c <HAL_UART_Transmit+0x120>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2221      	movs	r2, #33	; 0x21
 8004068:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800406a:	f7fd ff91 	bl	8001f90 <HAL_GetTick>
 800406e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	88fa      	ldrh	r2, [r7, #6]
 8004074:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	88fa      	ldrh	r2, [r7, #6]
 800407c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004088:	d108      	bne.n	800409c <HAL_UART_Transmit+0x80>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d104      	bne.n	800409c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004092:	2300      	movs	r3, #0
 8004094:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	61bb      	str	r3, [r7, #24]
 800409a:	e003      	b.n	80040a4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040a0:	2300      	movs	r3, #0
 80040a2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80040ac:	e02d      	b.n	800410a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	9300      	str	r3, [sp, #0]
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	2200      	movs	r2, #0
 80040b6:	2180      	movs	r1, #128	; 0x80
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 fd00 	bl	8004abe <UART_WaitOnFlagUntilTimeout>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e039      	b.n	800413c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d10b      	bne.n	80040e6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	881a      	ldrh	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040da:	b292      	uxth	r2, r2
 80040dc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	3302      	adds	r3, #2
 80040e2:	61bb      	str	r3, [r7, #24]
 80040e4:	e008      	b.n	80040f8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	781a      	ldrb	r2, [r3, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	b292      	uxth	r2, r2
 80040f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	3301      	adds	r3, #1
 80040f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80040fe:	b29b      	uxth	r3, r3
 8004100:	3b01      	subs	r3, #1
 8004102:	b29a      	uxth	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004110:	b29b      	uxth	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1cb      	bne.n	80040ae <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	9300      	str	r3, [sp, #0]
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	2200      	movs	r2, #0
 800411e:	2140      	movs	r1, #64	; 0x40
 8004120:	68f8      	ldr	r0, [r7, #12]
 8004122:	f000 fccc 	bl	8004abe <UART_WaitOnFlagUntilTimeout>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e005      	b.n	800413c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2220      	movs	r2, #32
 8004134:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004136:	2300      	movs	r3, #0
 8004138:	e000      	b.n	800413c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800413a:	2302      	movs	r3, #2
  }
}
 800413c:	4618      	mov	r0, r3
 800413e:	3720      	adds	r7, #32
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b08a      	sub	sp, #40	; 0x28
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	4613      	mov	r3, r2
 8004150:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004156:	2b20      	cmp	r3, #32
 8004158:	d178      	bne.n	800424c <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d002      	beq.n	8004166 <HAL_UART_Transmit_DMA+0x22>
 8004160:	88fb      	ldrh	r3, [r7, #6]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d101      	bne.n	800416a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e071      	b.n	800424e <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_UART_Transmit_DMA+0x34>
 8004174:	2302      	movs	r3, #2
 8004176:	e06a      	b.n	800424e <HAL_UART_Transmit_DMA+0x10a>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	68ba      	ldr	r2, [r7, #8]
 8004184:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	88fa      	ldrh	r2, [r7, #6]
 800418a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	88fa      	ldrh	r2, [r7, #6]
 8004192:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2221      	movs	r2, #33	; 0x21
 80041a2:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d02b      	beq.n	8004204 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041b0:	4a29      	ldr	r2, [pc, #164]	; (8004258 <HAL_UART_Transmit_DMA+0x114>)
 80041b2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041b8:	4a28      	ldr	r2, [pc, #160]	; (800425c <HAL_UART_Transmit_DMA+0x118>)
 80041ba:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041c0:	4a27      	ldr	r2, [pc, #156]	; (8004260 <HAL_UART_Transmit_DMA+0x11c>)
 80041c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041c8:	2200      	movs	r2, #0
 80041ca:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041d4:	4619      	mov	r1, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	3328      	adds	r3, #40	; 0x28
 80041dc:	461a      	mov	r2, r3
 80041de:	88fb      	ldrh	r3, [r7, #6]
 80041e0:	f7fe f8ac 	bl	800233c <HAL_DMA_Start_IT>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00c      	beq.n	8004204 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2210      	movs	r2, #16
 80041ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2220      	movs	r2, #32
 80041fe:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e024      	b.n	800424e <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2240      	movs	r2, #64	; 0x40
 800420a:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	3308      	adds	r3, #8
 800421a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	e853 3f00 	ldrex	r3, [r3]
 8004222:	613b      	str	r3, [r7, #16]
   return(result);
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800422a:	627b      	str	r3, [r7, #36]	; 0x24
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	3308      	adds	r3, #8
 8004232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004234:	623a      	str	r2, [r7, #32]
 8004236:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004238:	69f9      	ldr	r1, [r7, #28]
 800423a:	6a3a      	ldr	r2, [r7, #32]
 800423c:	e841 2300 	strex	r3, r2, [r1]
 8004240:	61bb      	str	r3, [r7, #24]
   return(result);
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1e5      	bne.n	8004214 <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 8004248:	2300      	movs	r3, #0
 800424a:	e000      	b.n	800424e <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800424c:	2302      	movs	r3, #2
  }
}
 800424e:	4618      	mov	r0, r3
 8004250:	3728      	adds	r7, #40	; 0x28
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	08004ea7 	.word	0x08004ea7
 800425c:	08004f41 	.word	0x08004f41
 8004260:	080050b9 	.word	0x080050b9

08004264 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b08a      	sub	sp, #40	; 0x28
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	4613      	mov	r3, r2
 8004270:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004276:	2b20      	cmp	r3, #32
 8004278:	d142      	bne.n	8004300 <HAL_UART_Receive_DMA+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d002      	beq.n	8004286 <HAL_UART_Receive_DMA+0x22>
 8004280:	88fb      	ldrh	r3, [r7, #6]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e03b      	b.n	8004302 <HAL_UART_Receive_DMA+0x9e>
    }

    __HAL_LOCK(huart);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004290:	2b01      	cmp	r3, #1
 8004292:	d101      	bne.n	8004298 <HAL_UART_Receive_DMA+0x34>
 8004294:	2302      	movs	r3, #2
 8004296:	e034      	b.n	8004302 <HAL_UART_Receive_DMA+0x9e>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a18      	ldr	r2, [pc, #96]	; (800430c <HAL_UART_Receive_DMA+0xa8>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d01f      	beq.n	80042f0 <HAL_UART_Receive_DMA+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d018      	beq.n	80042f0 <HAL_UART_Receive_DMA+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	e853 3f00 	ldrex	r3, [r3]
 80042ca:	613b      	str	r3, [r7, #16]
   return(result);
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80042d2:	627b      	str	r3, [r7, #36]	; 0x24
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042dc:	623b      	str	r3, [r7, #32]
 80042de:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e0:	69f9      	ldr	r1, [r7, #28]
 80042e2:	6a3a      	ldr	r2, [r7, #32]
 80042e4:	e841 2300 	strex	r3, r2, [r1]
 80042e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1e6      	bne.n	80042be <HAL_UART_Receive_DMA+0x5a>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80042f0:	88fb      	ldrh	r3, [r7, #6]
 80042f2:	461a      	mov	r2, r3
 80042f4:	68b9      	ldr	r1, [r7, #8]
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f000 fca6 	bl	8004c48 <UART_Start_Receive_DMA>
 80042fc:	4603      	mov	r3, r0
 80042fe:	e000      	b.n	8004302 <HAL_UART_Receive_DMA+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004300:	2302      	movs	r3, #2
  }
}
 8004302:	4618      	mov	r0, r3
 8004304:	3728      	adds	r7, #40	; 0x28
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	40008000 	.word	0x40008000

08004310 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004340:	bf00      	nop
 8004342:	370c      	adds	r7, #12
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	460b      	mov	r3, r1
 800436a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004378:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800437c:	b08a      	sub	sp, #40	; 0x28
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004382:	2300      	movs	r3, #0
 8004384:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	689a      	ldr	r2, [r3, #8]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	431a      	orrs	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	431a      	orrs	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	4313      	orrs	r3, r2
 800439e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	4ba4      	ldr	r3, [pc, #656]	; (8004638 <UART_SetConfig+0x2c0>)
 80043a8:	4013      	ands	r3, r2
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	6812      	ldr	r2, [r2, #0]
 80043ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80043b0:	430b      	orrs	r3, r1
 80043b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	68da      	ldr	r2, [r3, #12]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a99      	ldr	r2, [pc, #612]	; (800463c <UART_SetConfig+0x2c4>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d004      	beq.n	80043e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043e0:	4313      	orrs	r3, r2
 80043e2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043f4:	430a      	orrs	r2, r1
 80043f6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a90      	ldr	r2, [pc, #576]	; (8004640 <UART_SetConfig+0x2c8>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d126      	bne.n	8004450 <UART_SetConfig+0xd8>
 8004402:	4b90      	ldr	r3, [pc, #576]	; (8004644 <UART_SetConfig+0x2cc>)
 8004404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004408:	f003 0303 	and.w	r3, r3, #3
 800440c:	2b03      	cmp	r3, #3
 800440e:	d81b      	bhi.n	8004448 <UART_SetConfig+0xd0>
 8004410:	a201      	add	r2, pc, #4	; (adr r2, 8004418 <UART_SetConfig+0xa0>)
 8004412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004416:	bf00      	nop
 8004418:	08004429 	.word	0x08004429
 800441c:	08004439 	.word	0x08004439
 8004420:	08004431 	.word	0x08004431
 8004424:	08004441 	.word	0x08004441
 8004428:	2301      	movs	r3, #1
 800442a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800442e:	e116      	b.n	800465e <UART_SetConfig+0x2e6>
 8004430:	2302      	movs	r3, #2
 8004432:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004436:	e112      	b.n	800465e <UART_SetConfig+0x2e6>
 8004438:	2304      	movs	r3, #4
 800443a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800443e:	e10e      	b.n	800465e <UART_SetConfig+0x2e6>
 8004440:	2308      	movs	r3, #8
 8004442:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004446:	e10a      	b.n	800465e <UART_SetConfig+0x2e6>
 8004448:	2310      	movs	r3, #16
 800444a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800444e:	e106      	b.n	800465e <UART_SetConfig+0x2e6>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a7c      	ldr	r2, [pc, #496]	; (8004648 <UART_SetConfig+0x2d0>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d138      	bne.n	80044cc <UART_SetConfig+0x154>
 800445a:	4b7a      	ldr	r3, [pc, #488]	; (8004644 <UART_SetConfig+0x2cc>)
 800445c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004460:	f003 030c 	and.w	r3, r3, #12
 8004464:	2b0c      	cmp	r3, #12
 8004466:	d82d      	bhi.n	80044c4 <UART_SetConfig+0x14c>
 8004468:	a201      	add	r2, pc, #4	; (adr r2, 8004470 <UART_SetConfig+0xf8>)
 800446a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446e:	bf00      	nop
 8004470:	080044a5 	.word	0x080044a5
 8004474:	080044c5 	.word	0x080044c5
 8004478:	080044c5 	.word	0x080044c5
 800447c:	080044c5 	.word	0x080044c5
 8004480:	080044b5 	.word	0x080044b5
 8004484:	080044c5 	.word	0x080044c5
 8004488:	080044c5 	.word	0x080044c5
 800448c:	080044c5 	.word	0x080044c5
 8004490:	080044ad 	.word	0x080044ad
 8004494:	080044c5 	.word	0x080044c5
 8004498:	080044c5 	.word	0x080044c5
 800449c:	080044c5 	.word	0x080044c5
 80044a0:	080044bd 	.word	0x080044bd
 80044a4:	2300      	movs	r3, #0
 80044a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044aa:	e0d8      	b.n	800465e <UART_SetConfig+0x2e6>
 80044ac:	2302      	movs	r3, #2
 80044ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044b2:	e0d4      	b.n	800465e <UART_SetConfig+0x2e6>
 80044b4:	2304      	movs	r3, #4
 80044b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044ba:	e0d0      	b.n	800465e <UART_SetConfig+0x2e6>
 80044bc:	2308      	movs	r3, #8
 80044be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044c2:	e0cc      	b.n	800465e <UART_SetConfig+0x2e6>
 80044c4:	2310      	movs	r3, #16
 80044c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044ca:	e0c8      	b.n	800465e <UART_SetConfig+0x2e6>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a5e      	ldr	r2, [pc, #376]	; (800464c <UART_SetConfig+0x2d4>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d125      	bne.n	8004522 <UART_SetConfig+0x1aa>
 80044d6:	4b5b      	ldr	r3, [pc, #364]	; (8004644 <UART_SetConfig+0x2cc>)
 80044d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044dc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80044e0:	2b30      	cmp	r3, #48	; 0x30
 80044e2:	d016      	beq.n	8004512 <UART_SetConfig+0x19a>
 80044e4:	2b30      	cmp	r3, #48	; 0x30
 80044e6:	d818      	bhi.n	800451a <UART_SetConfig+0x1a2>
 80044e8:	2b20      	cmp	r3, #32
 80044ea:	d00a      	beq.n	8004502 <UART_SetConfig+0x18a>
 80044ec:	2b20      	cmp	r3, #32
 80044ee:	d814      	bhi.n	800451a <UART_SetConfig+0x1a2>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d002      	beq.n	80044fa <UART_SetConfig+0x182>
 80044f4:	2b10      	cmp	r3, #16
 80044f6:	d008      	beq.n	800450a <UART_SetConfig+0x192>
 80044f8:	e00f      	b.n	800451a <UART_SetConfig+0x1a2>
 80044fa:	2300      	movs	r3, #0
 80044fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004500:	e0ad      	b.n	800465e <UART_SetConfig+0x2e6>
 8004502:	2302      	movs	r3, #2
 8004504:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004508:	e0a9      	b.n	800465e <UART_SetConfig+0x2e6>
 800450a:	2304      	movs	r3, #4
 800450c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004510:	e0a5      	b.n	800465e <UART_SetConfig+0x2e6>
 8004512:	2308      	movs	r3, #8
 8004514:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004518:	e0a1      	b.n	800465e <UART_SetConfig+0x2e6>
 800451a:	2310      	movs	r3, #16
 800451c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004520:	e09d      	b.n	800465e <UART_SetConfig+0x2e6>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a4a      	ldr	r2, [pc, #296]	; (8004650 <UART_SetConfig+0x2d8>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d125      	bne.n	8004578 <UART_SetConfig+0x200>
 800452c:	4b45      	ldr	r3, [pc, #276]	; (8004644 <UART_SetConfig+0x2cc>)
 800452e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004532:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004536:	2bc0      	cmp	r3, #192	; 0xc0
 8004538:	d016      	beq.n	8004568 <UART_SetConfig+0x1f0>
 800453a:	2bc0      	cmp	r3, #192	; 0xc0
 800453c:	d818      	bhi.n	8004570 <UART_SetConfig+0x1f8>
 800453e:	2b80      	cmp	r3, #128	; 0x80
 8004540:	d00a      	beq.n	8004558 <UART_SetConfig+0x1e0>
 8004542:	2b80      	cmp	r3, #128	; 0x80
 8004544:	d814      	bhi.n	8004570 <UART_SetConfig+0x1f8>
 8004546:	2b00      	cmp	r3, #0
 8004548:	d002      	beq.n	8004550 <UART_SetConfig+0x1d8>
 800454a:	2b40      	cmp	r3, #64	; 0x40
 800454c:	d008      	beq.n	8004560 <UART_SetConfig+0x1e8>
 800454e:	e00f      	b.n	8004570 <UART_SetConfig+0x1f8>
 8004550:	2300      	movs	r3, #0
 8004552:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004556:	e082      	b.n	800465e <UART_SetConfig+0x2e6>
 8004558:	2302      	movs	r3, #2
 800455a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800455e:	e07e      	b.n	800465e <UART_SetConfig+0x2e6>
 8004560:	2304      	movs	r3, #4
 8004562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004566:	e07a      	b.n	800465e <UART_SetConfig+0x2e6>
 8004568:	2308      	movs	r3, #8
 800456a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800456e:	e076      	b.n	800465e <UART_SetConfig+0x2e6>
 8004570:	2310      	movs	r3, #16
 8004572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004576:	e072      	b.n	800465e <UART_SetConfig+0x2e6>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a35      	ldr	r2, [pc, #212]	; (8004654 <UART_SetConfig+0x2dc>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d12a      	bne.n	80045d8 <UART_SetConfig+0x260>
 8004582:	4b30      	ldr	r3, [pc, #192]	; (8004644 <UART_SetConfig+0x2cc>)
 8004584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004588:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800458c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004590:	d01a      	beq.n	80045c8 <UART_SetConfig+0x250>
 8004592:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004596:	d81b      	bhi.n	80045d0 <UART_SetConfig+0x258>
 8004598:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800459c:	d00c      	beq.n	80045b8 <UART_SetConfig+0x240>
 800459e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045a2:	d815      	bhi.n	80045d0 <UART_SetConfig+0x258>
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d003      	beq.n	80045b0 <UART_SetConfig+0x238>
 80045a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045ac:	d008      	beq.n	80045c0 <UART_SetConfig+0x248>
 80045ae:	e00f      	b.n	80045d0 <UART_SetConfig+0x258>
 80045b0:	2300      	movs	r3, #0
 80045b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045b6:	e052      	b.n	800465e <UART_SetConfig+0x2e6>
 80045b8:	2302      	movs	r3, #2
 80045ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045be:	e04e      	b.n	800465e <UART_SetConfig+0x2e6>
 80045c0:	2304      	movs	r3, #4
 80045c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045c6:	e04a      	b.n	800465e <UART_SetConfig+0x2e6>
 80045c8:	2308      	movs	r3, #8
 80045ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045ce:	e046      	b.n	800465e <UART_SetConfig+0x2e6>
 80045d0:	2310      	movs	r3, #16
 80045d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045d6:	e042      	b.n	800465e <UART_SetConfig+0x2e6>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a17      	ldr	r2, [pc, #92]	; (800463c <UART_SetConfig+0x2c4>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d13a      	bne.n	8004658 <UART_SetConfig+0x2e0>
 80045e2:	4b18      	ldr	r3, [pc, #96]	; (8004644 <UART_SetConfig+0x2cc>)
 80045e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80045ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80045f0:	d01a      	beq.n	8004628 <UART_SetConfig+0x2b0>
 80045f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80045f6:	d81b      	bhi.n	8004630 <UART_SetConfig+0x2b8>
 80045f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045fc:	d00c      	beq.n	8004618 <UART_SetConfig+0x2a0>
 80045fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004602:	d815      	bhi.n	8004630 <UART_SetConfig+0x2b8>
 8004604:	2b00      	cmp	r3, #0
 8004606:	d003      	beq.n	8004610 <UART_SetConfig+0x298>
 8004608:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800460c:	d008      	beq.n	8004620 <UART_SetConfig+0x2a8>
 800460e:	e00f      	b.n	8004630 <UART_SetConfig+0x2b8>
 8004610:	2300      	movs	r3, #0
 8004612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004616:	e022      	b.n	800465e <UART_SetConfig+0x2e6>
 8004618:	2302      	movs	r3, #2
 800461a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800461e:	e01e      	b.n	800465e <UART_SetConfig+0x2e6>
 8004620:	2304      	movs	r3, #4
 8004622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004626:	e01a      	b.n	800465e <UART_SetConfig+0x2e6>
 8004628:	2308      	movs	r3, #8
 800462a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800462e:	e016      	b.n	800465e <UART_SetConfig+0x2e6>
 8004630:	2310      	movs	r3, #16
 8004632:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004636:	e012      	b.n	800465e <UART_SetConfig+0x2e6>
 8004638:	efff69f3 	.word	0xefff69f3
 800463c:	40008000 	.word	0x40008000
 8004640:	40013800 	.word	0x40013800
 8004644:	40021000 	.word	0x40021000
 8004648:	40004400 	.word	0x40004400
 800464c:	40004800 	.word	0x40004800
 8004650:	40004c00 	.word	0x40004c00
 8004654:	40005000 	.word	0x40005000
 8004658:	2310      	movs	r3, #16
 800465a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a9f      	ldr	r2, [pc, #636]	; (80048e0 <UART_SetConfig+0x568>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d17a      	bne.n	800475e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004668:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800466c:	2b08      	cmp	r3, #8
 800466e:	d824      	bhi.n	80046ba <UART_SetConfig+0x342>
 8004670:	a201      	add	r2, pc, #4	; (adr r2, 8004678 <UART_SetConfig+0x300>)
 8004672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004676:	bf00      	nop
 8004678:	0800469d 	.word	0x0800469d
 800467c:	080046bb 	.word	0x080046bb
 8004680:	080046a5 	.word	0x080046a5
 8004684:	080046bb 	.word	0x080046bb
 8004688:	080046ab 	.word	0x080046ab
 800468c:	080046bb 	.word	0x080046bb
 8004690:	080046bb 	.word	0x080046bb
 8004694:	080046bb 	.word	0x080046bb
 8004698:	080046b3 	.word	0x080046b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800469c:	f7fe ff28 	bl	80034f0 <HAL_RCC_GetPCLK1Freq>
 80046a0:	61f8      	str	r0, [r7, #28]
        break;
 80046a2:	e010      	b.n	80046c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046a4:	4b8f      	ldr	r3, [pc, #572]	; (80048e4 <UART_SetConfig+0x56c>)
 80046a6:	61fb      	str	r3, [r7, #28]
        break;
 80046a8:	e00d      	b.n	80046c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046aa:	f7fe fe89 	bl	80033c0 <HAL_RCC_GetSysClockFreq>
 80046ae:	61f8      	str	r0, [r7, #28]
        break;
 80046b0:	e009      	b.n	80046c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046b6:	61fb      	str	r3, [r7, #28]
        break;
 80046b8:	e005      	b.n	80046c6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80046c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 80fb 	beq.w	80048c4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	4613      	mov	r3, r2
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	4413      	add	r3, r2
 80046d8:	69fa      	ldr	r2, [r7, #28]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d305      	bcc.n	80046ea <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80046e4:	69fa      	ldr	r2, [r7, #28]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d903      	bls.n	80046f2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80046f0:	e0e8      	b.n	80048c4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	2200      	movs	r2, #0
 80046f6:	461c      	mov	r4, r3
 80046f8:	4615      	mov	r5, r2
 80046fa:	f04f 0200 	mov.w	r2, #0
 80046fe:	f04f 0300 	mov.w	r3, #0
 8004702:	022b      	lsls	r3, r5, #8
 8004704:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004708:	0222      	lsls	r2, r4, #8
 800470a:	68f9      	ldr	r1, [r7, #12]
 800470c:	6849      	ldr	r1, [r1, #4]
 800470e:	0849      	lsrs	r1, r1, #1
 8004710:	2000      	movs	r0, #0
 8004712:	4688      	mov	r8, r1
 8004714:	4681      	mov	r9, r0
 8004716:	eb12 0a08 	adds.w	sl, r2, r8
 800471a:	eb43 0b09 	adc.w	fp, r3, r9
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	603b      	str	r3, [r7, #0]
 8004726:	607a      	str	r2, [r7, #4]
 8004728:	e9d7 2300 	ldrd	r2, r3, [r7]
 800472c:	4650      	mov	r0, sl
 800472e:	4659      	mov	r1, fp
 8004730:	f7fc fa5a 	bl	8000be8 <__aeabi_uldivmod>
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	4613      	mov	r3, r2
 800473a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004742:	d308      	bcc.n	8004756 <UART_SetConfig+0x3de>
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800474a:	d204      	bcs.n	8004756 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	60da      	str	r2, [r3, #12]
 8004754:	e0b6      	b.n	80048c4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800475c:	e0b2      	b.n	80048c4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004766:	d15e      	bne.n	8004826 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004768:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800476c:	2b08      	cmp	r3, #8
 800476e:	d828      	bhi.n	80047c2 <UART_SetConfig+0x44a>
 8004770:	a201      	add	r2, pc, #4	; (adr r2, 8004778 <UART_SetConfig+0x400>)
 8004772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004776:	bf00      	nop
 8004778:	0800479d 	.word	0x0800479d
 800477c:	080047a5 	.word	0x080047a5
 8004780:	080047ad 	.word	0x080047ad
 8004784:	080047c3 	.word	0x080047c3
 8004788:	080047b3 	.word	0x080047b3
 800478c:	080047c3 	.word	0x080047c3
 8004790:	080047c3 	.word	0x080047c3
 8004794:	080047c3 	.word	0x080047c3
 8004798:	080047bb 	.word	0x080047bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800479c:	f7fe fea8 	bl	80034f0 <HAL_RCC_GetPCLK1Freq>
 80047a0:	61f8      	str	r0, [r7, #28]
        break;
 80047a2:	e014      	b.n	80047ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047a4:	f7fe feba 	bl	800351c <HAL_RCC_GetPCLK2Freq>
 80047a8:	61f8      	str	r0, [r7, #28]
        break;
 80047aa:	e010      	b.n	80047ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047ac:	4b4d      	ldr	r3, [pc, #308]	; (80048e4 <UART_SetConfig+0x56c>)
 80047ae:	61fb      	str	r3, [r7, #28]
        break;
 80047b0:	e00d      	b.n	80047ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047b2:	f7fe fe05 	bl	80033c0 <HAL_RCC_GetSysClockFreq>
 80047b6:	61f8      	str	r0, [r7, #28]
        break;
 80047b8:	e009      	b.n	80047ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047be:	61fb      	str	r3, [r7, #28]
        break;
 80047c0:	e005      	b.n	80047ce <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80047cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d077      	beq.n	80048c4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	005a      	lsls	r2, r3, #1
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	085b      	lsrs	r3, r3, #1
 80047de:	441a      	add	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	2b0f      	cmp	r3, #15
 80047ee:	d916      	bls.n	800481e <UART_SetConfig+0x4a6>
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047f6:	d212      	bcs.n	800481e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	f023 030f 	bic.w	r3, r3, #15
 8004800:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	085b      	lsrs	r3, r3, #1
 8004806:	b29b      	uxth	r3, r3
 8004808:	f003 0307 	and.w	r3, r3, #7
 800480c:	b29a      	uxth	r2, r3
 800480e:	8afb      	ldrh	r3, [r7, #22]
 8004810:	4313      	orrs	r3, r2
 8004812:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	8afa      	ldrh	r2, [r7, #22]
 800481a:	60da      	str	r2, [r3, #12]
 800481c:	e052      	b.n	80048c4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004824:	e04e      	b.n	80048c4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004826:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800482a:	2b08      	cmp	r3, #8
 800482c:	d827      	bhi.n	800487e <UART_SetConfig+0x506>
 800482e:	a201      	add	r2, pc, #4	; (adr r2, 8004834 <UART_SetConfig+0x4bc>)
 8004830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004834:	08004859 	.word	0x08004859
 8004838:	08004861 	.word	0x08004861
 800483c:	08004869 	.word	0x08004869
 8004840:	0800487f 	.word	0x0800487f
 8004844:	0800486f 	.word	0x0800486f
 8004848:	0800487f 	.word	0x0800487f
 800484c:	0800487f 	.word	0x0800487f
 8004850:	0800487f 	.word	0x0800487f
 8004854:	08004877 	.word	0x08004877
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004858:	f7fe fe4a 	bl	80034f0 <HAL_RCC_GetPCLK1Freq>
 800485c:	61f8      	str	r0, [r7, #28]
        break;
 800485e:	e014      	b.n	800488a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004860:	f7fe fe5c 	bl	800351c <HAL_RCC_GetPCLK2Freq>
 8004864:	61f8      	str	r0, [r7, #28]
        break;
 8004866:	e010      	b.n	800488a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004868:	4b1e      	ldr	r3, [pc, #120]	; (80048e4 <UART_SetConfig+0x56c>)
 800486a:	61fb      	str	r3, [r7, #28]
        break;
 800486c:	e00d      	b.n	800488a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800486e:	f7fe fda7 	bl	80033c0 <HAL_RCC_GetSysClockFreq>
 8004872:	61f8      	str	r0, [r7, #28]
        break;
 8004874:	e009      	b.n	800488a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004876:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800487a:	61fb      	str	r3, [r7, #28]
        break;
 800487c:	e005      	b.n	800488a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800487e:	2300      	movs	r3, #0
 8004880:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004888:	bf00      	nop
    }

    if (pclk != 0U)
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d019      	beq.n	80048c4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	085a      	lsrs	r2, r3, #1
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	441a      	add	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	2b0f      	cmp	r3, #15
 80048a8:	d909      	bls.n	80048be <UART_SetConfig+0x546>
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048b0:	d205      	bcs.n	80048be <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	60da      	str	r2, [r3, #12]
 80048bc:	e002      	b.n	80048c4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80048d0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3728      	adds	r7, #40	; 0x28
 80048d8:	46bd      	mov	sp, r7
 80048da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048de:	bf00      	nop
 80048e0:	40008000 	.word	0x40008000
 80048e4:	00f42400 	.word	0x00f42400

080048e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f4:	f003 0301 	and.w	r3, r3, #1
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00a      	beq.n	8004912 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	430a      	orrs	r2, r1
 8004910:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00a      	beq.n	8004934 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	430a      	orrs	r2, r1
 8004932:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004938:	f003 0304 	and.w	r3, r3, #4
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00a      	beq.n	8004956 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495a:	f003 0308 	and.w	r3, r3, #8
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00a      	beq.n	8004978 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497c:	f003 0310 	and.w	r3, r3, #16
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00a      	beq.n	800499a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00a      	beq.n	80049bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	430a      	orrs	r2, r1
 80049ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d01a      	beq.n	80049fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	430a      	orrs	r2, r1
 80049dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049e6:	d10a      	bne.n	80049fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00a      	beq.n	8004a20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	605a      	str	r2, [r3, #4]
  }
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af02      	add	r7, sp, #8
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a3c:	f7fd faa8 	bl	8001f90 <HAL_GetTick>
 8004a40:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0308 	and.w	r3, r3, #8
 8004a4c:	2b08      	cmp	r3, #8
 8004a4e:	d10e      	bne.n	8004a6e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a54:	9300      	str	r3, [sp, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f82d 	bl	8004abe <UART_WaitOnFlagUntilTimeout>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e023      	b.n	8004ab6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0304 	and.w	r3, r3, #4
 8004a78:	2b04      	cmp	r3, #4
 8004a7a:	d10e      	bne.n	8004a9a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a80:	9300      	str	r3, [sp, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 f817 	bl	8004abe <UART_WaitOnFlagUntilTimeout>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e00d      	b.n	8004ab6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3710      	adds	r7, #16
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b09c      	sub	sp, #112	; 0x70
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	60f8      	str	r0, [r7, #12]
 8004ac6:	60b9      	str	r1, [r7, #8]
 8004ac8:	603b      	str	r3, [r7, #0]
 8004aca:	4613      	mov	r3, r2
 8004acc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ace:	e0a5      	b.n	8004c1c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ad0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad6:	f000 80a1 	beq.w	8004c1c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ada:	f7fd fa59 	bl	8001f90 <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d302      	bcc.n	8004af0 <UART_WaitOnFlagUntilTimeout+0x32>
 8004aea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d13e      	bne.n	8004b6e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004af8:	e853 3f00 	ldrex	r3, [r3]
 8004afc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004afe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b00:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b04:	667b      	str	r3, [r7, #100]	; 0x64
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b10:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b12:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004b14:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004b1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1e6      	bne.n	8004af0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	3308      	adds	r3, #8
 8004b28:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b2c:	e853 3f00 	ldrex	r3, [r3]
 8004b30:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b34:	f023 0301 	bic.w	r3, r3, #1
 8004b38:	663b      	str	r3, [r7, #96]	; 0x60
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	3308      	adds	r3, #8
 8004b40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004b42:	64ba      	str	r2, [r7, #72]	; 0x48
 8004b44:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b46:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004b48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b4a:	e841 2300 	strex	r3, r2, [r1]
 8004b4e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004b50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1e5      	bne.n	8004b22 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2220      	movs	r2, #32
 8004b5a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e067      	b.n	8004c3e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d04f      	beq.n	8004c1c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b8a:	d147      	bne.n	8004c1c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b94:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9e:	e853 3f00 	ldrex	r3, [r3]
 8004ba2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004baa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bb4:	637b      	str	r3, [r7, #52]	; 0x34
 8004bb6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004bba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004bbc:	e841 2300 	strex	r3, r2, [r1]
 8004bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1e6      	bne.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3308      	adds	r3, #8
 8004bce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	e853 3f00 	ldrex	r3, [r3]
 8004bd6:	613b      	str	r3, [r7, #16]
   return(result);
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	f023 0301 	bic.w	r3, r3, #1
 8004bde:	66bb      	str	r3, [r7, #104]	; 0x68
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	3308      	adds	r3, #8
 8004be6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004be8:	623a      	str	r2, [r7, #32]
 8004bea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bec:	69f9      	ldr	r1, [r7, #28]
 8004bee:	6a3a      	ldr	r2, [r7, #32]
 8004bf0:	e841 2300 	strex	r3, r2, [r1]
 8004bf4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1e5      	bne.n	8004bc8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2220      	movs	r2, #32
 8004c00:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2220      	movs	r2, #32
 8004c06:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e010      	b.n	8004c3e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	69da      	ldr	r2, [r3, #28]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	4013      	ands	r3, r2
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	bf0c      	ite	eq
 8004c2c:	2301      	moveq	r3, #1
 8004c2e:	2300      	movne	r3, #0
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	461a      	mov	r2, r3
 8004c34:	79fb      	ldrb	r3, [r7, #7]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	f43f af4a 	beq.w	8004ad0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3770      	adds	r7, #112	; 0x70
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
	...

08004c48 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b096      	sub	sp, #88	; 0x58
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	4613      	mov	r3, r2
 8004c54:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	88fa      	ldrh	r2, [r7, #6]
 8004c60:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2222      	movs	r2, #34	; 0x22
 8004c70:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d02b      	beq.n	8004cd2 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c7e:	4a42      	ldr	r2, [pc, #264]	; (8004d88 <UART_Start_Receive_DMA+0x140>)
 8004c80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c86:	4a41      	ldr	r2, [pc, #260]	; (8004d8c <UART_Start_Receive_DMA+0x144>)
 8004c88:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c8e:	4a40      	ldr	r2, [pc, #256]	; (8004d90 <UART_Start_Receive_DMA+0x148>)
 8004c90:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c96:	2200      	movs	r2, #0
 8004c98:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	3324      	adds	r3, #36	; 0x24
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004caa:	461a      	mov	r2, r3
 8004cac:	88fb      	ldrh	r3, [r7, #6]
 8004cae:	f7fd fb45 	bl	800233c <HAL_DMA_Start_IT>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00c      	beq.n	8004cd2 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2210      	movs	r2, #16
 8004cbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2220      	movs	r2, #32
 8004ccc:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e055      	b.n	8004d7e <UART_Start_Receive_DMA+0x136>
    }
  }
  __HAL_UNLOCK(huart);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d018      	beq.n	8004d14 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cea:	e853 3f00 	ldrex	r3, [r3]
 8004cee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cf6:	657b      	str	r3, [r7, #84]	; 0x54
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d00:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d02:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d04:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004d06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d08:	e841 2300 	strex	r3, r2, [r1]
 8004d0c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004d0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1e6      	bne.n	8004ce2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	3308      	adds	r3, #8
 8004d1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d1e:	e853 3f00 	ldrex	r3, [r3]
 8004d22:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d26:	f043 0301 	orr.w	r3, r3, #1
 8004d2a:	653b      	str	r3, [r7, #80]	; 0x50
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	3308      	adds	r3, #8
 8004d32:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004d34:	637a      	str	r2, [r7, #52]	; 0x34
 8004d36:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d38:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d3c:	e841 2300 	strex	r3, r2, [r1]
 8004d40:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d1e5      	bne.n	8004d14 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	3308      	adds	r3, #8
 8004d4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	e853 3f00 	ldrex	r3, [r3]
 8004d56:	613b      	str	r3, [r7, #16]
   return(result);
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	3308      	adds	r3, #8
 8004d66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d68:	623a      	str	r2, [r7, #32]
 8004d6a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6c:	69f9      	ldr	r1, [r7, #28]
 8004d6e:	6a3a      	ldr	r2, [r7, #32]
 8004d70:	e841 2300 	strex	r3, r2, [r1]
 8004d74:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d1e5      	bne.n	8004d48 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3758      	adds	r7, #88	; 0x58
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	08004f5d 	.word	0x08004f5d
 8004d8c:	08005081 	.word	0x08005081
 8004d90:	080050b9 	.word	0x080050b9

08004d94 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b089      	sub	sp, #36	; 0x24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	e853 3f00 	ldrex	r3, [r3]
 8004da8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004db0:	61fb      	str	r3, [r7, #28]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	461a      	mov	r2, r3
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	61bb      	str	r3, [r7, #24]
 8004dbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dbe:	6979      	ldr	r1, [r7, #20]
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	e841 2300 	strex	r3, r2, [r1]
 8004dc6:	613b      	str	r3, [r7, #16]
   return(result);
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1e6      	bne.n	8004d9c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2220      	movs	r2, #32
 8004dd2:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004dd4:	bf00      	nop
 8004dd6:	3724      	adds	r7, #36	; 0x24
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b095      	sub	sp, #84	; 0x54
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004df0:	e853 3f00 	ldrex	r3, [r3]
 8004df4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004df8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004dfc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	461a      	mov	r2, r3
 8004e04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e06:	643b      	str	r3, [r7, #64]	; 0x40
 8004e08:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e0c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e0e:	e841 2300 	strex	r3, r2, [r1]
 8004e12:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1e6      	bne.n	8004de8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	3308      	adds	r3, #8
 8004e20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e22:	6a3b      	ldr	r3, [r7, #32]
 8004e24:	e853 3f00 	ldrex	r3, [r3]
 8004e28:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	f023 0301 	bic.w	r3, r3, #1
 8004e30:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	3308      	adds	r3, #8
 8004e38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e3a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e3c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e42:	e841 2300 	strex	r3, r2, [r1]
 8004e46:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1e5      	bne.n	8004e1a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d118      	bne.n	8004e88 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	e853 3f00 	ldrex	r3, [r3]
 8004e62:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f023 0310 	bic.w	r3, r3, #16
 8004e6a:	647b      	str	r3, [r7, #68]	; 0x44
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	461a      	mov	r2, r3
 8004e72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e74:	61bb      	str	r3, [r7, #24]
 8004e76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e78:	6979      	ldr	r1, [r7, #20]
 8004e7a:	69ba      	ldr	r2, [r7, #24]
 8004e7c:	e841 2300 	strex	r3, r2, [r1]
 8004e80:	613b      	str	r3, [r7, #16]
   return(result);
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d1e6      	bne.n	8004e56 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004e9a:	bf00      	nop
 8004e9c:	3754      	adds	r7, #84	; 0x54
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr

08004ea6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b090      	sub	sp, #64	; 0x40
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0320 	and.w	r3, r3, #32
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d137      	bne.n	8004f32 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8004ec2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004eca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	3308      	adds	r3, #8
 8004ed0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed4:	e853 3f00 	ldrex	r3, [r3]
 8004ed8:	623b      	str	r3, [r7, #32]
   return(result);
 8004eda:	6a3b      	ldr	r3, [r7, #32]
 8004edc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ee0:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ee2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	3308      	adds	r3, #8
 8004ee8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004eea:	633a      	str	r2, [r7, #48]	; 0x30
 8004eec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ef0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ef2:	e841 2300 	strex	r3, r2, [r1]
 8004ef6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1e5      	bne.n	8004eca <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004efe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	e853 3f00 	ldrex	r3, [r3]
 8004f0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f12:	637b      	str	r3, [r7, #52]	; 0x34
 8004f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	461a      	mov	r2, r3
 8004f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f1c:	61fb      	str	r3, [r7, #28]
 8004f1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f20:	69b9      	ldr	r1, [r7, #24]
 8004f22:	69fa      	ldr	r2, [r7, #28]
 8004f24:	e841 2300 	strex	r3, r2, [r1]
 8004f28:	617b      	str	r3, [r7, #20]
   return(result);
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1e6      	bne.n	8004efe <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f30:	e002      	b.n	8004f38 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004f32:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004f34:	f7ff f9ec 	bl	8004310 <HAL_UART_TxCpltCallback>
}
 8004f38:	bf00      	nop
 8004f3a:	3740      	adds	r7, #64	; 0x40
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f4c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f7ff f9e8 	bl	8004324 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f54:	bf00      	nop
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b09c      	sub	sp, #112	; 0x70
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f68:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0320 	and.w	r3, r3, #32
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d170      	bne.n	800505a <UART_DMAReceiveCplt+0xfe>
  {
    huart->RxXferCount = 0U;
 8004f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f88:	e853 3f00 	ldrex	r3, [r3]
 8004f8c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004f8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f94:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f9e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004fa0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004fa4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004fa6:	e841 2300 	strex	r3, r2, [r1]
 8004faa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004fac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1e6      	bne.n	8004f80 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	3308      	adds	r3, #8
 8004fb8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fbc:	e853 3f00 	ldrex	r3, [r3]
 8004fc0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fc4:	f023 0301 	bic.w	r3, r3, #1
 8004fc8:	667b      	str	r3, [r7, #100]	; 0x64
 8004fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	3308      	adds	r3, #8
 8004fd0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004fd2:	647a      	str	r2, [r7, #68]	; 0x44
 8004fd4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004fd8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004fda:	e841 2300 	strex	r3, r2, [r1]
 8004fde:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004fe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1e5      	bne.n	8004fb2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3308      	adds	r3, #8
 8004fec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff0:	e853 3f00 	ldrex	r3, [r3]
 8004ff4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ff6:	6a3b      	ldr	r3, [r7, #32]
 8004ff8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ffc:	663b      	str	r3, [r7, #96]	; 0x60
 8004ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	3308      	adds	r3, #8
 8005004:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005006:	633a      	str	r2, [r7, #48]	; 0x30
 8005008:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800500c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800500e:	e841 2300 	strex	r3, r2, [r1]
 8005012:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1e5      	bne.n	8004fe6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800501a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800501c:	2220      	movs	r2, #32
 800501e:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005020:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005024:	2b01      	cmp	r3, #1
 8005026:	d118      	bne.n	800505a <UART_DMAReceiveCplt+0xfe>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005028:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	e853 3f00 	ldrex	r3, [r3]
 8005034:	60fb      	str	r3, [r7, #12]
   return(result);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f023 0310 	bic.w	r3, r3, #16
 800503c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800503e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	461a      	mov	r2, r3
 8005044:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005046:	61fb      	str	r3, [r7, #28]
 8005048:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504a:	69b9      	ldr	r1, [r7, #24]
 800504c:	69fa      	ldr	r2, [r7, #28]
 800504e:	e841 2300 	strex	r3, r2, [r1]
 8005052:	617b      	str	r3, [r7, #20]
   return(result);
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1e6      	bne.n	8005028 <UART_DMAReceiveCplt+0xcc>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800505a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800505c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800505e:	2b01      	cmp	r3, #1
 8005060:	d107      	bne.n	8005072 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005064:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005068:	4619      	mov	r1, r3
 800506a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800506c:	f7ff f978 	bl	8004360 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005070:	e002      	b.n	8005078 <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 8005072:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005074:	f7fc fd76 	bl	8001b64 <HAL_UART_RxCpltCallback>
}
 8005078:	bf00      	nop
 800507a:	3770      	adds	r7, #112	; 0x70
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800508c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005092:	2b01      	cmp	r3, #1
 8005094:	d109      	bne.n	80050aa <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800509c:	085b      	lsrs	r3, r3, #1
 800509e:	b29b      	uxth	r3, r3
 80050a0:	4619      	mov	r1, r3
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f7ff f95c 	bl	8004360 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80050a8:	e002      	b.n	80050b0 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f7ff f944 	bl	8004338 <HAL_UART_RxHalfCpltCallback>
}
 80050b0:	bf00      	nop
 80050b2:	3710      	adds	r7, #16
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b086      	sub	sp, #24
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050ca:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050d0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050dc:	2b80      	cmp	r3, #128	; 0x80
 80050de:	d109      	bne.n	80050f4 <UART_DMAError+0x3c>
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	2b21      	cmp	r3, #33	; 0x21
 80050e4:	d106      	bne.n	80050f4 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80050ee:	6978      	ldr	r0, [r7, #20]
 80050f0:	f7ff fe50 	bl	8004d94 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fe:	2b40      	cmp	r3, #64	; 0x40
 8005100:	d109      	bne.n	8005116 <UART_DMAError+0x5e>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2b22      	cmp	r3, #34	; 0x22
 8005106:	d106      	bne.n	8005116 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	2200      	movs	r2, #0
 800510c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8005110:	6978      	ldr	r0, [r7, #20]
 8005112:	f7ff fe65 	bl	8004de0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800511c:	f043 0210 	orr.w	r2, r3, #16
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005126:	6978      	ldr	r0, [r7, #20]
 8005128:	f7ff f910 	bl	800434c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800512c:	bf00      	nop
 800512e:	3718      	adds	r7, #24
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <__errno>:
 8005134:	4b01      	ldr	r3, [pc, #4]	; (800513c <__errno+0x8>)
 8005136:	6818      	ldr	r0, [r3, #0]
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	20000014 	.word	0x20000014

08005140 <__libc_init_array>:
 8005140:	b570      	push	{r4, r5, r6, lr}
 8005142:	4d0d      	ldr	r5, [pc, #52]	; (8005178 <__libc_init_array+0x38>)
 8005144:	4c0d      	ldr	r4, [pc, #52]	; (800517c <__libc_init_array+0x3c>)
 8005146:	1b64      	subs	r4, r4, r5
 8005148:	10a4      	asrs	r4, r4, #2
 800514a:	2600      	movs	r6, #0
 800514c:	42a6      	cmp	r6, r4
 800514e:	d109      	bne.n	8005164 <__libc_init_array+0x24>
 8005150:	4d0b      	ldr	r5, [pc, #44]	; (8005180 <__libc_init_array+0x40>)
 8005152:	4c0c      	ldr	r4, [pc, #48]	; (8005184 <__libc_init_array+0x44>)
 8005154:	f002 ffa6 	bl	80080a4 <_init>
 8005158:	1b64      	subs	r4, r4, r5
 800515a:	10a4      	asrs	r4, r4, #2
 800515c:	2600      	movs	r6, #0
 800515e:	42a6      	cmp	r6, r4
 8005160:	d105      	bne.n	800516e <__libc_init_array+0x2e>
 8005162:	bd70      	pop	{r4, r5, r6, pc}
 8005164:	f855 3b04 	ldr.w	r3, [r5], #4
 8005168:	4798      	blx	r3
 800516a:	3601      	adds	r6, #1
 800516c:	e7ee      	b.n	800514c <__libc_init_array+0xc>
 800516e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005172:	4798      	blx	r3
 8005174:	3601      	adds	r6, #1
 8005176:	e7f2      	b.n	800515e <__libc_init_array+0x1e>
 8005178:	080084fc 	.word	0x080084fc
 800517c:	080084fc 	.word	0x080084fc
 8005180:	080084fc 	.word	0x080084fc
 8005184:	08008500 	.word	0x08008500

08005188 <memcpy>:
 8005188:	440a      	add	r2, r1
 800518a:	4291      	cmp	r1, r2
 800518c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005190:	d100      	bne.n	8005194 <memcpy+0xc>
 8005192:	4770      	bx	lr
 8005194:	b510      	push	{r4, lr}
 8005196:	f811 4b01 	ldrb.w	r4, [r1], #1
 800519a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800519e:	4291      	cmp	r1, r2
 80051a0:	d1f9      	bne.n	8005196 <memcpy+0xe>
 80051a2:	bd10      	pop	{r4, pc}

080051a4 <memset>:
 80051a4:	4402      	add	r2, r0
 80051a6:	4603      	mov	r3, r0
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d100      	bne.n	80051ae <memset+0xa>
 80051ac:	4770      	bx	lr
 80051ae:	f803 1b01 	strb.w	r1, [r3], #1
 80051b2:	e7f9      	b.n	80051a8 <memset+0x4>

080051b4 <__cvt>:
 80051b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051b8:	ec55 4b10 	vmov	r4, r5, d0
 80051bc:	2d00      	cmp	r5, #0
 80051be:	460e      	mov	r6, r1
 80051c0:	4619      	mov	r1, r3
 80051c2:	462b      	mov	r3, r5
 80051c4:	bfbb      	ittet	lt
 80051c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80051ca:	461d      	movlt	r5, r3
 80051cc:	2300      	movge	r3, #0
 80051ce:	232d      	movlt	r3, #45	; 0x2d
 80051d0:	700b      	strb	r3, [r1, #0]
 80051d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80051d8:	4691      	mov	r9, r2
 80051da:	f023 0820 	bic.w	r8, r3, #32
 80051de:	bfbc      	itt	lt
 80051e0:	4622      	movlt	r2, r4
 80051e2:	4614      	movlt	r4, r2
 80051e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051e8:	d005      	beq.n	80051f6 <__cvt+0x42>
 80051ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051ee:	d100      	bne.n	80051f2 <__cvt+0x3e>
 80051f0:	3601      	adds	r6, #1
 80051f2:	2102      	movs	r1, #2
 80051f4:	e000      	b.n	80051f8 <__cvt+0x44>
 80051f6:	2103      	movs	r1, #3
 80051f8:	ab03      	add	r3, sp, #12
 80051fa:	9301      	str	r3, [sp, #4]
 80051fc:	ab02      	add	r3, sp, #8
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	ec45 4b10 	vmov	d0, r4, r5
 8005204:	4653      	mov	r3, sl
 8005206:	4632      	mov	r2, r6
 8005208:	f000 fcea 	bl	8005be0 <_dtoa_r>
 800520c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005210:	4607      	mov	r7, r0
 8005212:	d102      	bne.n	800521a <__cvt+0x66>
 8005214:	f019 0f01 	tst.w	r9, #1
 8005218:	d022      	beq.n	8005260 <__cvt+0xac>
 800521a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800521e:	eb07 0906 	add.w	r9, r7, r6
 8005222:	d110      	bne.n	8005246 <__cvt+0x92>
 8005224:	783b      	ldrb	r3, [r7, #0]
 8005226:	2b30      	cmp	r3, #48	; 0x30
 8005228:	d10a      	bne.n	8005240 <__cvt+0x8c>
 800522a:	2200      	movs	r2, #0
 800522c:	2300      	movs	r3, #0
 800522e:	4620      	mov	r0, r4
 8005230:	4629      	mov	r1, r5
 8005232:	f7fb fc49 	bl	8000ac8 <__aeabi_dcmpeq>
 8005236:	b918      	cbnz	r0, 8005240 <__cvt+0x8c>
 8005238:	f1c6 0601 	rsb	r6, r6, #1
 800523c:	f8ca 6000 	str.w	r6, [sl]
 8005240:	f8da 3000 	ldr.w	r3, [sl]
 8005244:	4499      	add	r9, r3
 8005246:	2200      	movs	r2, #0
 8005248:	2300      	movs	r3, #0
 800524a:	4620      	mov	r0, r4
 800524c:	4629      	mov	r1, r5
 800524e:	f7fb fc3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005252:	b108      	cbz	r0, 8005258 <__cvt+0xa4>
 8005254:	f8cd 900c 	str.w	r9, [sp, #12]
 8005258:	2230      	movs	r2, #48	; 0x30
 800525a:	9b03      	ldr	r3, [sp, #12]
 800525c:	454b      	cmp	r3, r9
 800525e:	d307      	bcc.n	8005270 <__cvt+0xbc>
 8005260:	9b03      	ldr	r3, [sp, #12]
 8005262:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005264:	1bdb      	subs	r3, r3, r7
 8005266:	4638      	mov	r0, r7
 8005268:	6013      	str	r3, [r2, #0]
 800526a:	b004      	add	sp, #16
 800526c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005270:	1c59      	adds	r1, r3, #1
 8005272:	9103      	str	r1, [sp, #12]
 8005274:	701a      	strb	r2, [r3, #0]
 8005276:	e7f0      	b.n	800525a <__cvt+0xa6>

08005278 <__exponent>:
 8005278:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800527a:	4603      	mov	r3, r0
 800527c:	2900      	cmp	r1, #0
 800527e:	bfb8      	it	lt
 8005280:	4249      	neglt	r1, r1
 8005282:	f803 2b02 	strb.w	r2, [r3], #2
 8005286:	bfb4      	ite	lt
 8005288:	222d      	movlt	r2, #45	; 0x2d
 800528a:	222b      	movge	r2, #43	; 0x2b
 800528c:	2909      	cmp	r1, #9
 800528e:	7042      	strb	r2, [r0, #1]
 8005290:	dd2a      	ble.n	80052e8 <__exponent+0x70>
 8005292:	f10d 0407 	add.w	r4, sp, #7
 8005296:	46a4      	mov	ip, r4
 8005298:	270a      	movs	r7, #10
 800529a:	46a6      	mov	lr, r4
 800529c:	460a      	mov	r2, r1
 800529e:	fb91 f6f7 	sdiv	r6, r1, r7
 80052a2:	fb07 1516 	mls	r5, r7, r6, r1
 80052a6:	3530      	adds	r5, #48	; 0x30
 80052a8:	2a63      	cmp	r2, #99	; 0x63
 80052aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80052ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80052b2:	4631      	mov	r1, r6
 80052b4:	dcf1      	bgt.n	800529a <__exponent+0x22>
 80052b6:	3130      	adds	r1, #48	; 0x30
 80052b8:	f1ae 0502 	sub.w	r5, lr, #2
 80052bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80052c0:	1c44      	adds	r4, r0, #1
 80052c2:	4629      	mov	r1, r5
 80052c4:	4561      	cmp	r1, ip
 80052c6:	d30a      	bcc.n	80052de <__exponent+0x66>
 80052c8:	f10d 0209 	add.w	r2, sp, #9
 80052cc:	eba2 020e 	sub.w	r2, r2, lr
 80052d0:	4565      	cmp	r5, ip
 80052d2:	bf88      	it	hi
 80052d4:	2200      	movhi	r2, #0
 80052d6:	4413      	add	r3, r2
 80052d8:	1a18      	subs	r0, r3, r0
 80052da:	b003      	add	sp, #12
 80052dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80052e6:	e7ed      	b.n	80052c4 <__exponent+0x4c>
 80052e8:	2330      	movs	r3, #48	; 0x30
 80052ea:	3130      	adds	r1, #48	; 0x30
 80052ec:	7083      	strb	r3, [r0, #2]
 80052ee:	70c1      	strb	r1, [r0, #3]
 80052f0:	1d03      	adds	r3, r0, #4
 80052f2:	e7f1      	b.n	80052d8 <__exponent+0x60>

080052f4 <_printf_float>:
 80052f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052f8:	ed2d 8b02 	vpush	{d8}
 80052fc:	b08d      	sub	sp, #52	; 0x34
 80052fe:	460c      	mov	r4, r1
 8005300:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005304:	4616      	mov	r6, r2
 8005306:	461f      	mov	r7, r3
 8005308:	4605      	mov	r5, r0
 800530a:	f001 fa57 	bl	80067bc <_localeconv_r>
 800530e:	f8d0 a000 	ldr.w	sl, [r0]
 8005312:	4650      	mov	r0, sl
 8005314:	f7fa ff5c 	bl	80001d0 <strlen>
 8005318:	2300      	movs	r3, #0
 800531a:	930a      	str	r3, [sp, #40]	; 0x28
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	9305      	str	r3, [sp, #20]
 8005320:	f8d8 3000 	ldr.w	r3, [r8]
 8005324:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005328:	3307      	adds	r3, #7
 800532a:	f023 0307 	bic.w	r3, r3, #7
 800532e:	f103 0208 	add.w	r2, r3, #8
 8005332:	f8c8 2000 	str.w	r2, [r8]
 8005336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800533e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005342:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005346:	9307      	str	r3, [sp, #28]
 8005348:	f8cd 8018 	str.w	r8, [sp, #24]
 800534c:	ee08 0a10 	vmov	s16, r0
 8005350:	4b9f      	ldr	r3, [pc, #636]	; (80055d0 <_printf_float+0x2dc>)
 8005352:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005356:	f04f 32ff 	mov.w	r2, #4294967295
 800535a:	f7fb fbe7 	bl	8000b2c <__aeabi_dcmpun>
 800535e:	bb88      	cbnz	r0, 80053c4 <_printf_float+0xd0>
 8005360:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005364:	4b9a      	ldr	r3, [pc, #616]	; (80055d0 <_printf_float+0x2dc>)
 8005366:	f04f 32ff 	mov.w	r2, #4294967295
 800536a:	f7fb fbc1 	bl	8000af0 <__aeabi_dcmple>
 800536e:	bb48      	cbnz	r0, 80053c4 <_printf_float+0xd0>
 8005370:	2200      	movs	r2, #0
 8005372:	2300      	movs	r3, #0
 8005374:	4640      	mov	r0, r8
 8005376:	4649      	mov	r1, r9
 8005378:	f7fb fbb0 	bl	8000adc <__aeabi_dcmplt>
 800537c:	b110      	cbz	r0, 8005384 <_printf_float+0x90>
 800537e:	232d      	movs	r3, #45	; 0x2d
 8005380:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005384:	4b93      	ldr	r3, [pc, #588]	; (80055d4 <_printf_float+0x2e0>)
 8005386:	4894      	ldr	r0, [pc, #592]	; (80055d8 <_printf_float+0x2e4>)
 8005388:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800538c:	bf94      	ite	ls
 800538e:	4698      	movls	r8, r3
 8005390:	4680      	movhi	r8, r0
 8005392:	2303      	movs	r3, #3
 8005394:	6123      	str	r3, [r4, #16]
 8005396:	9b05      	ldr	r3, [sp, #20]
 8005398:	f023 0204 	bic.w	r2, r3, #4
 800539c:	6022      	str	r2, [r4, #0]
 800539e:	f04f 0900 	mov.w	r9, #0
 80053a2:	9700      	str	r7, [sp, #0]
 80053a4:	4633      	mov	r3, r6
 80053a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80053a8:	4621      	mov	r1, r4
 80053aa:	4628      	mov	r0, r5
 80053ac:	f000 f9d8 	bl	8005760 <_printf_common>
 80053b0:	3001      	adds	r0, #1
 80053b2:	f040 8090 	bne.w	80054d6 <_printf_float+0x1e2>
 80053b6:	f04f 30ff 	mov.w	r0, #4294967295
 80053ba:	b00d      	add	sp, #52	; 0x34
 80053bc:	ecbd 8b02 	vpop	{d8}
 80053c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053c4:	4642      	mov	r2, r8
 80053c6:	464b      	mov	r3, r9
 80053c8:	4640      	mov	r0, r8
 80053ca:	4649      	mov	r1, r9
 80053cc:	f7fb fbae 	bl	8000b2c <__aeabi_dcmpun>
 80053d0:	b140      	cbz	r0, 80053e4 <_printf_float+0xf0>
 80053d2:	464b      	mov	r3, r9
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	bfbc      	itt	lt
 80053d8:	232d      	movlt	r3, #45	; 0x2d
 80053da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80053de:	487f      	ldr	r0, [pc, #508]	; (80055dc <_printf_float+0x2e8>)
 80053e0:	4b7f      	ldr	r3, [pc, #508]	; (80055e0 <_printf_float+0x2ec>)
 80053e2:	e7d1      	b.n	8005388 <_printf_float+0x94>
 80053e4:	6863      	ldr	r3, [r4, #4]
 80053e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80053ea:	9206      	str	r2, [sp, #24]
 80053ec:	1c5a      	adds	r2, r3, #1
 80053ee:	d13f      	bne.n	8005470 <_printf_float+0x17c>
 80053f0:	2306      	movs	r3, #6
 80053f2:	6063      	str	r3, [r4, #4]
 80053f4:	9b05      	ldr	r3, [sp, #20]
 80053f6:	6861      	ldr	r1, [r4, #4]
 80053f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80053fc:	2300      	movs	r3, #0
 80053fe:	9303      	str	r3, [sp, #12]
 8005400:	ab0a      	add	r3, sp, #40	; 0x28
 8005402:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005406:	ab09      	add	r3, sp, #36	; 0x24
 8005408:	ec49 8b10 	vmov	d0, r8, r9
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	6022      	str	r2, [r4, #0]
 8005410:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005414:	4628      	mov	r0, r5
 8005416:	f7ff fecd 	bl	80051b4 <__cvt>
 800541a:	9b06      	ldr	r3, [sp, #24]
 800541c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800541e:	2b47      	cmp	r3, #71	; 0x47
 8005420:	4680      	mov	r8, r0
 8005422:	d108      	bne.n	8005436 <_printf_float+0x142>
 8005424:	1cc8      	adds	r0, r1, #3
 8005426:	db02      	blt.n	800542e <_printf_float+0x13a>
 8005428:	6863      	ldr	r3, [r4, #4]
 800542a:	4299      	cmp	r1, r3
 800542c:	dd41      	ble.n	80054b2 <_printf_float+0x1be>
 800542e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005432:	fa5f fb8b 	uxtb.w	fp, fp
 8005436:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800543a:	d820      	bhi.n	800547e <_printf_float+0x18a>
 800543c:	3901      	subs	r1, #1
 800543e:	465a      	mov	r2, fp
 8005440:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005444:	9109      	str	r1, [sp, #36]	; 0x24
 8005446:	f7ff ff17 	bl	8005278 <__exponent>
 800544a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800544c:	1813      	adds	r3, r2, r0
 800544e:	2a01      	cmp	r2, #1
 8005450:	4681      	mov	r9, r0
 8005452:	6123      	str	r3, [r4, #16]
 8005454:	dc02      	bgt.n	800545c <_printf_float+0x168>
 8005456:	6822      	ldr	r2, [r4, #0]
 8005458:	07d2      	lsls	r2, r2, #31
 800545a:	d501      	bpl.n	8005460 <_printf_float+0x16c>
 800545c:	3301      	adds	r3, #1
 800545e:	6123      	str	r3, [r4, #16]
 8005460:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005464:	2b00      	cmp	r3, #0
 8005466:	d09c      	beq.n	80053a2 <_printf_float+0xae>
 8005468:	232d      	movs	r3, #45	; 0x2d
 800546a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800546e:	e798      	b.n	80053a2 <_printf_float+0xae>
 8005470:	9a06      	ldr	r2, [sp, #24]
 8005472:	2a47      	cmp	r2, #71	; 0x47
 8005474:	d1be      	bne.n	80053f4 <_printf_float+0x100>
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1bc      	bne.n	80053f4 <_printf_float+0x100>
 800547a:	2301      	movs	r3, #1
 800547c:	e7b9      	b.n	80053f2 <_printf_float+0xfe>
 800547e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005482:	d118      	bne.n	80054b6 <_printf_float+0x1c2>
 8005484:	2900      	cmp	r1, #0
 8005486:	6863      	ldr	r3, [r4, #4]
 8005488:	dd0b      	ble.n	80054a2 <_printf_float+0x1ae>
 800548a:	6121      	str	r1, [r4, #16]
 800548c:	b913      	cbnz	r3, 8005494 <_printf_float+0x1a0>
 800548e:	6822      	ldr	r2, [r4, #0]
 8005490:	07d0      	lsls	r0, r2, #31
 8005492:	d502      	bpl.n	800549a <_printf_float+0x1a6>
 8005494:	3301      	adds	r3, #1
 8005496:	440b      	add	r3, r1
 8005498:	6123      	str	r3, [r4, #16]
 800549a:	65a1      	str	r1, [r4, #88]	; 0x58
 800549c:	f04f 0900 	mov.w	r9, #0
 80054a0:	e7de      	b.n	8005460 <_printf_float+0x16c>
 80054a2:	b913      	cbnz	r3, 80054aa <_printf_float+0x1b6>
 80054a4:	6822      	ldr	r2, [r4, #0]
 80054a6:	07d2      	lsls	r2, r2, #31
 80054a8:	d501      	bpl.n	80054ae <_printf_float+0x1ba>
 80054aa:	3302      	adds	r3, #2
 80054ac:	e7f4      	b.n	8005498 <_printf_float+0x1a4>
 80054ae:	2301      	movs	r3, #1
 80054b0:	e7f2      	b.n	8005498 <_printf_float+0x1a4>
 80054b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80054b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054b8:	4299      	cmp	r1, r3
 80054ba:	db05      	blt.n	80054c8 <_printf_float+0x1d4>
 80054bc:	6823      	ldr	r3, [r4, #0]
 80054be:	6121      	str	r1, [r4, #16]
 80054c0:	07d8      	lsls	r0, r3, #31
 80054c2:	d5ea      	bpl.n	800549a <_printf_float+0x1a6>
 80054c4:	1c4b      	adds	r3, r1, #1
 80054c6:	e7e7      	b.n	8005498 <_printf_float+0x1a4>
 80054c8:	2900      	cmp	r1, #0
 80054ca:	bfd4      	ite	le
 80054cc:	f1c1 0202 	rsble	r2, r1, #2
 80054d0:	2201      	movgt	r2, #1
 80054d2:	4413      	add	r3, r2
 80054d4:	e7e0      	b.n	8005498 <_printf_float+0x1a4>
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	055a      	lsls	r2, r3, #21
 80054da:	d407      	bmi.n	80054ec <_printf_float+0x1f8>
 80054dc:	6923      	ldr	r3, [r4, #16]
 80054de:	4642      	mov	r2, r8
 80054e0:	4631      	mov	r1, r6
 80054e2:	4628      	mov	r0, r5
 80054e4:	47b8      	blx	r7
 80054e6:	3001      	adds	r0, #1
 80054e8:	d12c      	bne.n	8005544 <_printf_float+0x250>
 80054ea:	e764      	b.n	80053b6 <_printf_float+0xc2>
 80054ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054f0:	f240 80e0 	bls.w	80056b4 <_printf_float+0x3c0>
 80054f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054f8:	2200      	movs	r2, #0
 80054fa:	2300      	movs	r3, #0
 80054fc:	f7fb fae4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005500:	2800      	cmp	r0, #0
 8005502:	d034      	beq.n	800556e <_printf_float+0x27a>
 8005504:	4a37      	ldr	r2, [pc, #220]	; (80055e4 <_printf_float+0x2f0>)
 8005506:	2301      	movs	r3, #1
 8005508:	4631      	mov	r1, r6
 800550a:	4628      	mov	r0, r5
 800550c:	47b8      	blx	r7
 800550e:	3001      	adds	r0, #1
 8005510:	f43f af51 	beq.w	80053b6 <_printf_float+0xc2>
 8005514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005518:	429a      	cmp	r2, r3
 800551a:	db02      	blt.n	8005522 <_printf_float+0x22e>
 800551c:	6823      	ldr	r3, [r4, #0]
 800551e:	07d8      	lsls	r0, r3, #31
 8005520:	d510      	bpl.n	8005544 <_printf_float+0x250>
 8005522:	ee18 3a10 	vmov	r3, s16
 8005526:	4652      	mov	r2, sl
 8005528:	4631      	mov	r1, r6
 800552a:	4628      	mov	r0, r5
 800552c:	47b8      	blx	r7
 800552e:	3001      	adds	r0, #1
 8005530:	f43f af41 	beq.w	80053b6 <_printf_float+0xc2>
 8005534:	f04f 0800 	mov.w	r8, #0
 8005538:	f104 091a 	add.w	r9, r4, #26
 800553c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800553e:	3b01      	subs	r3, #1
 8005540:	4543      	cmp	r3, r8
 8005542:	dc09      	bgt.n	8005558 <_printf_float+0x264>
 8005544:	6823      	ldr	r3, [r4, #0]
 8005546:	079b      	lsls	r3, r3, #30
 8005548:	f100 8105 	bmi.w	8005756 <_printf_float+0x462>
 800554c:	68e0      	ldr	r0, [r4, #12]
 800554e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005550:	4298      	cmp	r0, r3
 8005552:	bfb8      	it	lt
 8005554:	4618      	movlt	r0, r3
 8005556:	e730      	b.n	80053ba <_printf_float+0xc6>
 8005558:	2301      	movs	r3, #1
 800555a:	464a      	mov	r2, r9
 800555c:	4631      	mov	r1, r6
 800555e:	4628      	mov	r0, r5
 8005560:	47b8      	blx	r7
 8005562:	3001      	adds	r0, #1
 8005564:	f43f af27 	beq.w	80053b6 <_printf_float+0xc2>
 8005568:	f108 0801 	add.w	r8, r8, #1
 800556c:	e7e6      	b.n	800553c <_printf_float+0x248>
 800556e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005570:	2b00      	cmp	r3, #0
 8005572:	dc39      	bgt.n	80055e8 <_printf_float+0x2f4>
 8005574:	4a1b      	ldr	r2, [pc, #108]	; (80055e4 <_printf_float+0x2f0>)
 8005576:	2301      	movs	r3, #1
 8005578:	4631      	mov	r1, r6
 800557a:	4628      	mov	r0, r5
 800557c:	47b8      	blx	r7
 800557e:	3001      	adds	r0, #1
 8005580:	f43f af19 	beq.w	80053b6 <_printf_float+0xc2>
 8005584:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005588:	4313      	orrs	r3, r2
 800558a:	d102      	bne.n	8005592 <_printf_float+0x29e>
 800558c:	6823      	ldr	r3, [r4, #0]
 800558e:	07d9      	lsls	r1, r3, #31
 8005590:	d5d8      	bpl.n	8005544 <_printf_float+0x250>
 8005592:	ee18 3a10 	vmov	r3, s16
 8005596:	4652      	mov	r2, sl
 8005598:	4631      	mov	r1, r6
 800559a:	4628      	mov	r0, r5
 800559c:	47b8      	blx	r7
 800559e:	3001      	adds	r0, #1
 80055a0:	f43f af09 	beq.w	80053b6 <_printf_float+0xc2>
 80055a4:	f04f 0900 	mov.w	r9, #0
 80055a8:	f104 0a1a 	add.w	sl, r4, #26
 80055ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055ae:	425b      	negs	r3, r3
 80055b0:	454b      	cmp	r3, r9
 80055b2:	dc01      	bgt.n	80055b8 <_printf_float+0x2c4>
 80055b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055b6:	e792      	b.n	80054de <_printf_float+0x1ea>
 80055b8:	2301      	movs	r3, #1
 80055ba:	4652      	mov	r2, sl
 80055bc:	4631      	mov	r1, r6
 80055be:	4628      	mov	r0, r5
 80055c0:	47b8      	blx	r7
 80055c2:	3001      	adds	r0, #1
 80055c4:	f43f aef7 	beq.w	80053b6 <_printf_float+0xc2>
 80055c8:	f109 0901 	add.w	r9, r9, #1
 80055cc:	e7ee      	b.n	80055ac <_printf_float+0x2b8>
 80055ce:	bf00      	nop
 80055d0:	7fefffff 	.word	0x7fefffff
 80055d4:	08008120 	.word	0x08008120
 80055d8:	08008124 	.word	0x08008124
 80055dc:	0800812c 	.word	0x0800812c
 80055e0:	08008128 	.word	0x08008128
 80055e4:	08008130 	.word	0x08008130
 80055e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055ec:	429a      	cmp	r2, r3
 80055ee:	bfa8      	it	ge
 80055f0:	461a      	movge	r2, r3
 80055f2:	2a00      	cmp	r2, #0
 80055f4:	4691      	mov	r9, r2
 80055f6:	dc37      	bgt.n	8005668 <_printf_float+0x374>
 80055f8:	f04f 0b00 	mov.w	fp, #0
 80055fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005600:	f104 021a 	add.w	r2, r4, #26
 8005604:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005606:	9305      	str	r3, [sp, #20]
 8005608:	eba3 0309 	sub.w	r3, r3, r9
 800560c:	455b      	cmp	r3, fp
 800560e:	dc33      	bgt.n	8005678 <_printf_float+0x384>
 8005610:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005614:	429a      	cmp	r2, r3
 8005616:	db3b      	blt.n	8005690 <_printf_float+0x39c>
 8005618:	6823      	ldr	r3, [r4, #0]
 800561a:	07da      	lsls	r2, r3, #31
 800561c:	d438      	bmi.n	8005690 <_printf_float+0x39c>
 800561e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005620:	9a05      	ldr	r2, [sp, #20]
 8005622:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005624:	1a9a      	subs	r2, r3, r2
 8005626:	eba3 0901 	sub.w	r9, r3, r1
 800562a:	4591      	cmp	r9, r2
 800562c:	bfa8      	it	ge
 800562e:	4691      	movge	r9, r2
 8005630:	f1b9 0f00 	cmp.w	r9, #0
 8005634:	dc35      	bgt.n	80056a2 <_printf_float+0x3ae>
 8005636:	f04f 0800 	mov.w	r8, #0
 800563a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800563e:	f104 0a1a 	add.w	sl, r4, #26
 8005642:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005646:	1a9b      	subs	r3, r3, r2
 8005648:	eba3 0309 	sub.w	r3, r3, r9
 800564c:	4543      	cmp	r3, r8
 800564e:	f77f af79 	ble.w	8005544 <_printf_float+0x250>
 8005652:	2301      	movs	r3, #1
 8005654:	4652      	mov	r2, sl
 8005656:	4631      	mov	r1, r6
 8005658:	4628      	mov	r0, r5
 800565a:	47b8      	blx	r7
 800565c:	3001      	adds	r0, #1
 800565e:	f43f aeaa 	beq.w	80053b6 <_printf_float+0xc2>
 8005662:	f108 0801 	add.w	r8, r8, #1
 8005666:	e7ec      	b.n	8005642 <_printf_float+0x34e>
 8005668:	4613      	mov	r3, r2
 800566a:	4631      	mov	r1, r6
 800566c:	4642      	mov	r2, r8
 800566e:	4628      	mov	r0, r5
 8005670:	47b8      	blx	r7
 8005672:	3001      	adds	r0, #1
 8005674:	d1c0      	bne.n	80055f8 <_printf_float+0x304>
 8005676:	e69e      	b.n	80053b6 <_printf_float+0xc2>
 8005678:	2301      	movs	r3, #1
 800567a:	4631      	mov	r1, r6
 800567c:	4628      	mov	r0, r5
 800567e:	9205      	str	r2, [sp, #20]
 8005680:	47b8      	blx	r7
 8005682:	3001      	adds	r0, #1
 8005684:	f43f ae97 	beq.w	80053b6 <_printf_float+0xc2>
 8005688:	9a05      	ldr	r2, [sp, #20]
 800568a:	f10b 0b01 	add.w	fp, fp, #1
 800568e:	e7b9      	b.n	8005604 <_printf_float+0x310>
 8005690:	ee18 3a10 	vmov	r3, s16
 8005694:	4652      	mov	r2, sl
 8005696:	4631      	mov	r1, r6
 8005698:	4628      	mov	r0, r5
 800569a:	47b8      	blx	r7
 800569c:	3001      	adds	r0, #1
 800569e:	d1be      	bne.n	800561e <_printf_float+0x32a>
 80056a0:	e689      	b.n	80053b6 <_printf_float+0xc2>
 80056a2:	9a05      	ldr	r2, [sp, #20]
 80056a4:	464b      	mov	r3, r9
 80056a6:	4442      	add	r2, r8
 80056a8:	4631      	mov	r1, r6
 80056aa:	4628      	mov	r0, r5
 80056ac:	47b8      	blx	r7
 80056ae:	3001      	adds	r0, #1
 80056b0:	d1c1      	bne.n	8005636 <_printf_float+0x342>
 80056b2:	e680      	b.n	80053b6 <_printf_float+0xc2>
 80056b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056b6:	2a01      	cmp	r2, #1
 80056b8:	dc01      	bgt.n	80056be <_printf_float+0x3ca>
 80056ba:	07db      	lsls	r3, r3, #31
 80056bc:	d538      	bpl.n	8005730 <_printf_float+0x43c>
 80056be:	2301      	movs	r3, #1
 80056c0:	4642      	mov	r2, r8
 80056c2:	4631      	mov	r1, r6
 80056c4:	4628      	mov	r0, r5
 80056c6:	47b8      	blx	r7
 80056c8:	3001      	adds	r0, #1
 80056ca:	f43f ae74 	beq.w	80053b6 <_printf_float+0xc2>
 80056ce:	ee18 3a10 	vmov	r3, s16
 80056d2:	4652      	mov	r2, sl
 80056d4:	4631      	mov	r1, r6
 80056d6:	4628      	mov	r0, r5
 80056d8:	47b8      	blx	r7
 80056da:	3001      	adds	r0, #1
 80056dc:	f43f ae6b 	beq.w	80053b6 <_printf_float+0xc2>
 80056e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056e4:	2200      	movs	r2, #0
 80056e6:	2300      	movs	r3, #0
 80056e8:	f7fb f9ee 	bl	8000ac8 <__aeabi_dcmpeq>
 80056ec:	b9d8      	cbnz	r0, 8005726 <_printf_float+0x432>
 80056ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056f0:	f108 0201 	add.w	r2, r8, #1
 80056f4:	3b01      	subs	r3, #1
 80056f6:	4631      	mov	r1, r6
 80056f8:	4628      	mov	r0, r5
 80056fa:	47b8      	blx	r7
 80056fc:	3001      	adds	r0, #1
 80056fe:	d10e      	bne.n	800571e <_printf_float+0x42a>
 8005700:	e659      	b.n	80053b6 <_printf_float+0xc2>
 8005702:	2301      	movs	r3, #1
 8005704:	4652      	mov	r2, sl
 8005706:	4631      	mov	r1, r6
 8005708:	4628      	mov	r0, r5
 800570a:	47b8      	blx	r7
 800570c:	3001      	adds	r0, #1
 800570e:	f43f ae52 	beq.w	80053b6 <_printf_float+0xc2>
 8005712:	f108 0801 	add.w	r8, r8, #1
 8005716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005718:	3b01      	subs	r3, #1
 800571a:	4543      	cmp	r3, r8
 800571c:	dcf1      	bgt.n	8005702 <_printf_float+0x40e>
 800571e:	464b      	mov	r3, r9
 8005720:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005724:	e6dc      	b.n	80054e0 <_printf_float+0x1ec>
 8005726:	f04f 0800 	mov.w	r8, #0
 800572a:	f104 0a1a 	add.w	sl, r4, #26
 800572e:	e7f2      	b.n	8005716 <_printf_float+0x422>
 8005730:	2301      	movs	r3, #1
 8005732:	4642      	mov	r2, r8
 8005734:	e7df      	b.n	80056f6 <_printf_float+0x402>
 8005736:	2301      	movs	r3, #1
 8005738:	464a      	mov	r2, r9
 800573a:	4631      	mov	r1, r6
 800573c:	4628      	mov	r0, r5
 800573e:	47b8      	blx	r7
 8005740:	3001      	adds	r0, #1
 8005742:	f43f ae38 	beq.w	80053b6 <_printf_float+0xc2>
 8005746:	f108 0801 	add.w	r8, r8, #1
 800574a:	68e3      	ldr	r3, [r4, #12]
 800574c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800574e:	1a5b      	subs	r3, r3, r1
 8005750:	4543      	cmp	r3, r8
 8005752:	dcf0      	bgt.n	8005736 <_printf_float+0x442>
 8005754:	e6fa      	b.n	800554c <_printf_float+0x258>
 8005756:	f04f 0800 	mov.w	r8, #0
 800575a:	f104 0919 	add.w	r9, r4, #25
 800575e:	e7f4      	b.n	800574a <_printf_float+0x456>

08005760 <_printf_common>:
 8005760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005764:	4616      	mov	r6, r2
 8005766:	4699      	mov	r9, r3
 8005768:	688a      	ldr	r2, [r1, #8]
 800576a:	690b      	ldr	r3, [r1, #16]
 800576c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005770:	4293      	cmp	r3, r2
 8005772:	bfb8      	it	lt
 8005774:	4613      	movlt	r3, r2
 8005776:	6033      	str	r3, [r6, #0]
 8005778:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800577c:	4607      	mov	r7, r0
 800577e:	460c      	mov	r4, r1
 8005780:	b10a      	cbz	r2, 8005786 <_printf_common+0x26>
 8005782:	3301      	adds	r3, #1
 8005784:	6033      	str	r3, [r6, #0]
 8005786:	6823      	ldr	r3, [r4, #0]
 8005788:	0699      	lsls	r1, r3, #26
 800578a:	bf42      	ittt	mi
 800578c:	6833      	ldrmi	r3, [r6, #0]
 800578e:	3302      	addmi	r3, #2
 8005790:	6033      	strmi	r3, [r6, #0]
 8005792:	6825      	ldr	r5, [r4, #0]
 8005794:	f015 0506 	ands.w	r5, r5, #6
 8005798:	d106      	bne.n	80057a8 <_printf_common+0x48>
 800579a:	f104 0a19 	add.w	sl, r4, #25
 800579e:	68e3      	ldr	r3, [r4, #12]
 80057a0:	6832      	ldr	r2, [r6, #0]
 80057a2:	1a9b      	subs	r3, r3, r2
 80057a4:	42ab      	cmp	r3, r5
 80057a6:	dc26      	bgt.n	80057f6 <_printf_common+0x96>
 80057a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057ac:	1e13      	subs	r3, r2, #0
 80057ae:	6822      	ldr	r2, [r4, #0]
 80057b0:	bf18      	it	ne
 80057b2:	2301      	movne	r3, #1
 80057b4:	0692      	lsls	r2, r2, #26
 80057b6:	d42b      	bmi.n	8005810 <_printf_common+0xb0>
 80057b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057bc:	4649      	mov	r1, r9
 80057be:	4638      	mov	r0, r7
 80057c0:	47c0      	blx	r8
 80057c2:	3001      	adds	r0, #1
 80057c4:	d01e      	beq.n	8005804 <_printf_common+0xa4>
 80057c6:	6823      	ldr	r3, [r4, #0]
 80057c8:	68e5      	ldr	r5, [r4, #12]
 80057ca:	6832      	ldr	r2, [r6, #0]
 80057cc:	f003 0306 	and.w	r3, r3, #6
 80057d0:	2b04      	cmp	r3, #4
 80057d2:	bf08      	it	eq
 80057d4:	1aad      	subeq	r5, r5, r2
 80057d6:	68a3      	ldr	r3, [r4, #8]
 80057d8:	6922      	ldr	r2, [r4, #16]
 80057da:	bf0c      	ite	eq
 80057dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057e0:	2500      	movne	r5, #0
 80057e2:	4293      	cmp	r3, r2
 80057e4:	bfc4      	itt	gt
 80057e6:	1a9b      	subgt	r3, r3, r2
 80057e8:	18ed      	addgt	r5, r5, r3
 80057ea:	2600      	movs	r6, #0
 80057ec:	341a      	adds	r4, #26
 80057ee:	42b5      	cmp	r5, r6
 80057f0:	d11a      	bne.n	8005828 <_printf_common+0xc8>
 80057f2:	2000      	movs	r0, #0
 80057f4:	e008      	b.n	8005808 <_printf_common+0xa8>
 80057f6:	2301      	movs	r3, #1
 80057f8:	4652      	mov	r2, sl
 80057fa:	4649      	mov	r1, r9
 80057fc:	4638      	mov	r0, r7
 80057fe:	47c0      	blx	r8
 8005800:	3001      	adds	r0, #1
 8005802:	d103      	bne.n	800580c <_printf_common+0xac>
 8005804:	f04f 30ff 	mov.w	r0, #4294967295
 8005808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800580c:	3501      	adds	r5, #1
 800580e:	e7c6      	b.n	800579e <_printf_common+0x3e>
 8005810:	18e1      	adds	r1, r4, r3
 8005812:	1c5a      	adds	r2, r3, #1
 8005814:	2030      	movs	r0, #48	; 0x30
 8005816:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800581a:	4422      	add	r2, r4
 800581c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005820:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005824:	3302      	adds	r3, #2
 8005826:	e7c7      	b.n	80057b8 <_printf_common+0x58>
 8005828:	2301      	movs	r3, #1
 800582a:	4622      	mov	r2, r4
 800582c:	4649      	mov	r1, r9
 800582e:	4638      	mov	r0, r7
 8005830:	47c0      	blx	r8
 8005832:	3001      	adds	r0, #1
 8005834:	d0e6      	beq.n	8005804 <_printf_common+0xa4>
 8005836:	3601      	adds	r6, #1
 8005838:	e7d9      	b.n	80057ee <_printf_common+0x8e>
	...

0800583c <_printf_i>:
 800583c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005840:	7e0f      	ldrb	r7, [r1, #24]
 8005842:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005844:	2f78      	cmp	r7, #120	; 0x78
 8005846:	4691      	mov	r9, r2
 8005848:	4680      	mov	r8, r0
 800584a:	460c      	mov	r4, r1
 800584c:	469a      	mov	sl, r3
 800584e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005852:	d807      	bhi.n	8005864 <_printf_i+0x28>
 8005854:	2f62      	cmp	r7, #98	; 0x62
 8005856:	d80a      	bhi.n	800586e <_printf_i+0x32>
 8005858:	2f00      	cmp	r7, #0
 800585a:	f000 80d8 	beq.w	8005a0e <_printf_i+0x1d2>
 800585e:	2f58      	cmp	r7, #88	; 0x58
 8005860:	f000 80a3 	beq.w	80059aa <_printf_i+0x16e>
 8005864:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005868:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800586c:	e03a      	b.n	80058e4 <_printf_i+0xa8>
 800586e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005872:	2b15      	cmp	r3, #21
 8005874:	d8f6      	bhi.n	8005864 <_printf_i+0x28>
 8005876:	a101      	add	r1, pc, #4	; (adr r1, 800587c <_printf_i+0x40>)
 8005878:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800587c:	080058d5 	.word	0x080058d5
 8005880:	080058e9 	.word	0x080058e9
 8005884:	08005865 	.word	0x08005865
 8005888:	08005865 	.word	0x08005865
 800588c:	08005865 	.word	0x08005865
 8005890:	08005865 	.word	0x08005865
 8005894:	080058e9 	.word	0x080058e9
 8005898:	08005865 	.word	0x08005865
 800589c:	08005865 	.word	0x08005865
 80058a0:	08005865 	.word	0x08005865
 80058a4:	08005865 	.word	0x08005865
 80058a8:	080059f5 	.word	0x080059f5
 80058ac:	08005919 	.word	0x08005919
 80058b0:	080059d7 	.word	0x080059d7
 80058b4:	08005865 	.word	0x08005865
 80058b8:	08005865 	.word	0x08005865
 80058bc:	08005a17 	.word	0x08005a17
 80058c0:	08005865 	.word	0x08005865
 80058c4:	08005919 	.word	0x08005919
 80058c8:	08005865 	.word	0x08005865
 80058cc:	08005865 	.word	0x08005865
 80058d0:	080059df 	.word	0x080059df
 80058d4:	682b      	ldr	r3, [r5, #0]
 80058d6:	1d1a      	adds	r2, r3, #4
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	602a      	str	r2, [r5, #0]
 80058dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058e4:	2301      	movs	r3, #1
 80058e6:	e0a3      	b.n	8005a30 <_printf_i+0x1f4>
 80058e8:	6820      	ldr	r0, [r4, #0]
 80058ea:	6829      	ldr	r1, [r5, #0]
 80058ec:	0606      	lsls	r6, r0, #24
 80058ee:	f101 0304 	add.w	r3, r1, #4
 80058f2:	d50a      	bpl.n	800590a <_printf_i+0xce>
 80058f4:	680e      	ldr	r6, [r1, #0]
 80058f6:	602b      	str	r3, [r5, #0]
 80058f8:	2e00      	cmp	r6, #0
 80058fa:	da03      	bge.n	8005904 <_printf_i+0xc8>
 80058fc:	232d      	movs	r3, #45	; 0x2d
 80058fe:	4276      	negs	r6, r6
 8005900:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005904:	485e      	ldr	r0, [pc, #376]	; (8005a80 <_printf_i+0x244>)
 8005906:	230a      	movs	r3, #10
 8005908:	e019      	b.n	800593e <_printf_i+0x102>
 800590a:	680e      	ldr	r6, [r1, #0]
 800590c:	602b      	str	r3, [r5, #0]
 800590e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005912:	bf18      	it	ne
 8005914:	b236      	sxthne	r6, r6
 8005916:	e7ef      	b.n	80058f8 <_printf_i+0xbc>
 8005918:	682b      	ldr	r3, [r5, #0]
 800591a:	6820      	ldr	r0, [r4, #0]
 800591c:	1d19      	adds	r1, r3, #4
 800591e:	6029      	str	r1, [r5, #0]
 8005920:	0601      	lsls	r1, r0, #24
 8005922:	d501      	bpl.n	8005928 <_printf_i+0xec>
 8005924:	681e      	ldr	r6, [r3, #0]
 8005926:	e002      	b.n	800592e <_printf_i+0xf2>
 8005928:	0646      	lsls	r6, r0, #25
 800592a:	d5fb      	bpl.n	8005924 <_printf_i+0xe8>
 800592c:	881e      	ldrh	r6, [r3, #0]
 800592e:	4854      	ldr	r0, [pc, #336]	; (8005a80 <_printf_i+0x244>)
 8005930:	2f6f      	cmp	r7, #111	; 0x6f
 8005932:	bf0c      	ite	eq
 8005934:	2308      	moveq	r3, #8
 8005936:	230a      	movne	r3, #10
 8005938:	2100      	movs	r1, #0
 800593a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800593e:	6865      	ldr	r5, [r4, #4]
 8005940:	60a5      	str	r5, [r4, #8]
 8005942:	2d00      	cmp	r5, #0
 8005944:	bfa2      	ittt	ge
 8005946:	6821      	ldrge	r1, [r4, #0]
 8005948:	f021 0104 	bicge.w	r1, r1, #4
 800594c:	6021      	strge	r1, [r4, #0]
 800594e:	b90e      	cbnz	r6, 8005954 <_printf_i+0x118>
 8005950:	2d00      	cmp	r5, #0
 8005952:	d04d      	beq.n	80059f0 <_printf_i+0x1b4>
 8005954:	4615      	mov	r5, r2
 8005956:	fbb6 f1f3 	udiv	r1, r6, r3
 800595a:	fb03 6711 	mls	r7, r3, r1, r6
 800595e:	5dc7      	ldrb	r7, [r0, r7]
 8005960:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005964:	4637      	mov	r7, r6
 8005966:	42bb      	cmp	r3, r7
 8005968:	460e      	mov	r6, r1
 800596a:	d9f4      	bls.n	8005956 <_printf_i+0x11a>
 800596c:	2b08      	cmp	r3, #8
 800596e:	d10b      	bne.n	8005988 <_printf_i+0x14c>
 8005970:	6823      	ldr	r3, [r4, #0]
 8005972:	07de      	lsls	r6, r3, #31
 8005974:	d508      	bpl.n	8005988 <_printf_i+0x14c>
 8005976:	6923      	ldr	r3, [r4, #16]
 8005978:	6861      	ldr	r1, [r4, #4]
 800597a:	4299      	cmp	r1, r3
 800597c:	bfde      	ittt	le
 800597e:	2330      	movle	r3, #48	; 0x30
 8005980:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005984:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005988:	1b52      	subs	r2, r2, r5
 800598a:	6122      	str	r2, [r4, #16]
 800598c:	f8cd a000 	str.w	sl, [sp]
 8005990:	464b      	mov	r3, r9
 8005992:	aa03      	add	r2, sp, #12
 8005994:	4621      	mov	r1, r4
 8005996:	4640      	mov	r0, r8
 8005998:	f7ff fee2 	bl	8005760 <_printf_common>
 800599c:	3001      	adds	r0, #1
 800599e:	d14c      	bne.n	8005a3a <_printf_i+0x1fe>
 80059a0:	f04f 30ff 	mov.w	r0, #4294967295
 80059a4:	b004      	add	sp, #16
 80059a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059aa:	4835      	ldr	r0, [pc, #212]	; (8005a80 <_printf_i+0x244>)
 80059ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80059b0:	6829      	ldr	r1, [r5, #0]
 80059b2:	6823      	ldr	r3, [r4, #0]
 80059b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80059b8:	6029      	str	r1, [r5, #0]
 80059ba:	061d      	lsls	r5, r3, #24
 80059bc:	d514      	bpl.n	80059e8 <_printf_i+0x1ac>
 80059be:	07df      	lsls	r7, r3, #31
 80059c0:	bf44      	itt	mi
 80059c2:	f043 0320 	orrmi.w	r3, r3, #32
 80059c6:	6023      	strmi	r3, [r4, #0]
 80059c8:	b91e      	cbnz	r6, 80059d2 <_printf_i+0x196>
 80059ca:	6823      	ldr	r3, [r4, #0]
 80059cc:	f023 0320 	bic.w	r3, r3, #32
 80059d0:	6023      	str	r3, [r4, #0]
 80059d2:	2310      	movs	r3, #16
 80059d4:	e7b0      	b.n	8005938 <_printf_i+0xfc>
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	f043 0320 	orr.w	r3, r3, #32
 80059dc:	6023      	str	r3, [r4, #0]
 80059de:	2378      	movs	r3, #120	; 0x78
 80059e0:	4828      	ldr	r0, [pc, #160]	; (8005a84 <_printf_i+0x248>)
 80059e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059e6:	e7e3      	b.n	80059b0 <_printf_i+0x174>
 80059e8:	0659      	lsls	r1, r3, #25
 80059ea:	bf48      	it	mi
 80059ec:	b2b6      	uxthmi	r6, r6
 80059ee:	e7e6      	b.n	80059be <_printf_i+0x182>
 80059f0:	4615      	mov	r5, r2
 80059f2:	e7bb      	b.n	800596c <_printf_i+0x130>
 80059f4:	682b      	ldr	r3, [r5, #0]
 80059f6:	6826      	ldr	r6, [r4, #0]
 80059f8:	6961      	ldr	r1, [r4, #20]
 80059fa:	1d18      	adds	r0, r3, #4
 80059fc:	6028      	str	r0, [r5, #0]
 80059fe:	0635      	lsls	r5, r6, #24
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	d501      	bpl.n	8005a08 <_printf_i+0x1cc>
 8005a04:	6019      	str	r1, [r3, #0]
 8005a06:	e002      	b.n	8005a0e <_printf_i+0x1d2>
 8005a08:	0670      	lsls	r0, r6, #25
 8005a0a:	d5fb      	bpl.n	8005a04 <_printf_i+0x1c8>
 8005a0c:	8019      	strh	r1, [r3, #0]
 8005a0e:	2300      	movs	r3, #0
 8005a10:	6123      	str	r3, [r4, #16]
 8005a12:	4615      	mov	r5, r2
 8005a14:	e7ba      	b.n	800598c <_printf_i+0x150>
 8005a16:	682b      	ldr	r3, [r5, #0]
 8005a18:	1d1a      	adds	r2, r3, #4
 8005a1a:	602a      	str	r2, [r5, #0]
 8005a1c:	681d      	ldr	r5, [r3, #0]
 8005a1e:	6862      	ldr	r2, [r4, #4]
 8005a20:	2100      	movs	r1, #0
 8005a22:	4628      	mov	r0, r5
 8005a24:	f7fa fbdc 	bl	80001e0 <memchr>
 8005a28:	b108      	cbz	r0, 8005a2e <_printf_i+0x1f2>
 8005a2a:	1b40      	subs	r0, r0, r5
 8005a2c:	6060      	str	r0, [r4, #4]
 8005a2e:	6863      	ldr	r3, [r4, #4]
 8005a30:	6123      	str	r3, [r4, #16]
 8005a32:	2300      	movs	r3, #0
 8005a34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a38:	e7a8      	b.n	800598c <_printf_i+0x150>
 8005a3a:	6923      	ldr	r3, [r4, #16]
 8005a3c:	462a      	mov	r2, r5
 8005a3e:	4649      	mov	r1, r9
 8005a40:	4640      	mov	r0, r8
 8005a42:	47d0      	blx	sl
 8005a44:	3001      	adds	r0, #1
 8005a46:	d0ab      	beq.n	80059a0 <_printf_i+0x164>
 8005a48:	6823      	ldr	r3, [r4, #0]
 8005a4a:	079b      	lsls	r3, r3, #30
 8005a4c:	d413      	bmi.n	8005a76 <_printf_i+0x23a>
 8005a4e:	68e0      	ldr	r0, [r4, #12]
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	4298      	cmp	r0, r3
 8005a54:	bfb8      	it	lt
 8005a56:	4618      	movlt	r0, r3
 8005a58:	e7a4      	b.n	80059a4 <_printf_i+0x168>
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	4632      	mov	r2, r6
 8005a5e:	4649      	mov	r1, r9
 8005a60:	4640      	mov	r0, r8
 8005a62:	47d0      	blx	sl
 8005a64:	3001      	adds	r0, #1
 8005a66:	d09b      	beq.n	80059a0 <_printf_i+0x164>
 8005a68:	3501      	adds	r5, #1
 8005a6a:	68e3      	ldr	r3, [r4, #12]
 8005a6c:	9903      	ldr	r1, [sp, #12]
 8005a6e:	1a5b      	subs	r3, r3, r1
 8005a70:	42ab      	cmp	r3, r5
 8005a72:	dcf2      	bgt.n	8005a5a <_printf_i+0x21e>
 8005a74:	e7eb      	b.n	8005a4e <_printf_i+0x212>
 8005a76:	2500      	movs	r5, #0
 8005a78:	f104 0619 	add.w	r6, r4, #25
 8005a7c:	e7f5      	b.n	8005a6a <_printf_i+0x22e>
 8005a7e:	bf00      	nop
 8005a80:	08008132 	.word	0x08008132
 8005a84:	08008143 	.word	0x08008143

08005a88 <siprintf>:
 8005a88:	b40e      	push	{r1, r2, r3}
 8005a8a:	b500      	push	{lr}
 8005a8c:	b09c      	sub	sp, #112	; 0x70
 8005a8e:	ab1d      	add	r3, sp, #116	; 0x74
 8005a90:	9002      	str	r0, [sp, #8]
 8005a92:	9006      	str	r0, [sp, #24]
 8005a94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005a98:	4809      	ldr	r0, [pc, #36]	; (8005ac0 <siprintf+0x38>)
 8005a9a:	9107      	str	r1, [sp, #28]
 8005a9c:	9104      	str	r1, [sp, #16]
 8005a9e:	4909      	ldr	r1, [pc, #36]	; (8005ac4 <siprintf+0x3c>)
 8005aa0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005aa4:	9105      	str	r1, [sp, #20]
 8005aa6:	6800      	ldr	r0, [r0, #0]
 8005aa8:	9301      	str	r3, [sp, #4]
 8005aaa:	a902      	add	r1, sp, #8
 8005aac:	f001 fb68 	bl	8007180 <_svfiprintf_r>
 8005ab0:	9b02      	ldr	r3, [sp, #8]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	701a      	strb	r2, [r3, #0]
 8005ab6:	b01c      	add	sp, #112	; 0x70
 8005ab8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005abc:	b003      	add	sp, #12
 8005abe:	4770      	bx	lr
 8005ac0:	20000014 	.word	0x20000014
 8005ac4:	ffff0208 	.word	0xffff0208

08005ac8 <quorem>:
 8005ac8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005acc:	6903      	ldr	r3, [r0, #16]
 8005ace:	690c      	ldr	r4, [r1, #16]
 8005ad0:	42a3      	cmp	r3, r4
 8005ad2:	4607      	mov	r7, r0
 8005ad4:	f2c0 8081 	blt.w	8005bda <quorem+0x112>
 8005ad8:	3c01      	subs	r4, #1
 8005ada:	f101 0814 	add.w	r8, r1, #20
 8005ade:	f100 0514 	add.w	r5, r0, #20
 8005ae2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ae6:	9301      	str	r3, [sp, #4]
 8005ae8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005aec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005af0:	3301      	adds	r3, #1
 8005af2:	429a      	cmp	r2, r3
 8005af4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005af8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005afc:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b00:	d331      	bcc.n	8005b66 <quorem+0x9e>
 8005b02:	f04f 0e00 	mov.w	lr, #0
 8005b06:	4640      	mov	r0, r8
 8005b08:	46ac      	mov	ip, r5
 8005b0a:	46f2      	mov	sl, lr
 8005b0c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005b10:	b293      	uxth	r3, r2
 8005b12:	fb06 e303 	mla	r3, r6, r3, lr
 8005b16:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	ebaa 0303 	sub.w	r3, sl, r3
 8005b20:	f8dc a000 	ldr.w	sl, [ip]
 8005b24:	0c12      	lsrs	r2, r2, #16
 8005b26:	fa13 f38a 	uxtah	r3, r3, sl
 8005b2a:	fb06 e202 	mla	r2, r6, r2, lr
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	9b00      	ldr	r3, [sp, #0]
 8005b32:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005b36:	b292      	uxth	r2, r2
 8005b38:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005b3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b40:	f8bd 3000 	ldrh.w	r3, [sp]
 8005b44:	4581      	cmp	r9, r0
 8005b46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b4a:	f84c 3b04 	str.w	r3, [ip], #4
 8005b4e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005b52:	d2db      	bcs.n	8005b0c <quorem+0x44>
 8005b54:	f855 300b 	ldr.w	r3, [r5, fp]
 8005b58:	b92b      	cbnz	r3, 8005b66 <quorem+0x9e>
 8005b5a:	9b01      	ldr	r3, [sp, #4]
 8005b5c:	3b04      	subs	r3, #4
 8005b5e:	429d      	cmp	r5, r3
 8005b60:	461a      	mov	r2, r3
 8005b62:	d32e      	bcc.n	8005bc2 <quorem+0xfa>
 8005b64:	613c      	str	r4, [r7, #16]
 8005b66:	4638      	mov	r0, r7
 8005b68:	f001 f8b6 	bl	8006cd8 <__mcmp>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	db24      	blt.n	8005bba <quorem+0xf2>
 8005b70:	3601      	adds	r6, #1
 8005b72:	4628      	mov	r0, r5
 8005b74:	f04f 0c00 	mov.w	ip, #0
 8005b78:	f858 2b04 	ldr.w	r2, [r8], #4
 8005b7c:	f8d0 e000 	ldr.w	lr, [r0]
 8005b80:	b293      	uxth	r3, r2
 8005b82:	ebac 0303 	sub.w	r3, ip, r3
 8005b86:	0c12      	lsrs	r2, r2, #16
 8005b88:	fa13 f38e 	uxtah	r3, r3, lr
 8005b8c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005b90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b9a:	45c1      	cmp	r9, r8
 8005b9c:	f840 3b04 	str.w	r3, [r0], #4
 8005ba0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005ba4:	d2e8      	bcs.n	8005b78 <quorem+0xb0>
 8005ba6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005baa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005bae:	b922      	cbnz	r2, 8005bba <quorem+0xf2>
 8005bb0:	3b04      	subs	r3, #4
 8005bb2:	429d      	cmp	r5, r3
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	d30a      	bcc.n	8005bce <quorem+0x106>
 8005bb8:	613c      	str	r4, [r7, #16]
 8005bba:	4630      	mov	r0, r6
 8005bbc:	b003      	add	sp, #12
 8005bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bc2:	6812      	ldr	r2, [r2, #0]
 8005bc4:	3b04      	subs	r3, #4
 8005bc6:	2a00      	cmp	r2, #0
 8005bc8:	d1cc      	bne.n	8005b64 <quorem+0x9c>
 8005bca:	3c01      	subs	r4, #1
 8005bcc:	e7c7      	b.n	8005b5e <quorem+0x96>
 8005bce:	6812      	ldr	r2, [r2, #0]
 8005bd0:	3b04      	subs	r3, #4
 8005bd2:	2a00      	cmp	r2, #0
 8005bd4:	d1f0      	bne.n	8005bb8 <quorem+0xf0>
 8005bd6:	3c01      	subs	r4, #1
 8005bd8:	e7eb      	b.n	8005bb2 <quorem+0xea>
 8005bda:	2000      	movs	r0, #0
 8005bdc:	e7ee      	b.n	8005bbc <quorem+0xf4>
	...

08005be0 <_dtoa_r>:
 8005be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005be4:	ed2d 8b04 	vpush	{d8-d9}
 8005be8:	ec57 6b10 	vmov	r6, r7, d0
 8005bec:	b093      	sub	sp, #76	; 0x4c
 8005bee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005bf0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005bf4:	9106      	str	r1, [sp, #24]
 8005bf6:	ee10 aa10 	vmov	sl, s0
 8005bfa:	4604      	mov	r4, r0
 8005bfc:	9209      	str	r2, [sp, #36]	; 0x24
 8005bfe:	930c      	str	r3, [sp, #48]	; 0x30
 8005c00:	46bb      	mov	fp, r7
 8005c02:	b975      	cbnz	r5, 8005c22 <_dtoa_r+0x42>
 8005c04:	2010      	movs	r0, #16
 8005c06:	f000 fddd 	bl	80067c4 <malloc>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	6260      	str	r0, [r4, #36]	; 0x24
 8005c0e:	b920      	cbnz	r0, 8005c1a <_dtoa_r+0x3a>
 8005c10:	4ba7      	ldr	r3, [pc, #668]	; (8005eb0 <_dtoa_r+0x2d0>)
 8005c12:	21ea      	movs	r1, #234	; 0xea
 8005c14:	48a7      	ldr	r0, [pc, #668]	; (8005eb4 <_dtoa_r+0x2d4>)
 8005c16:	f001 fbc3 	bl	80073a0 <__assert_func>
 8005c1a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005c1e:	6005      	str	r5, [r0, #0]
 8005c20:	60c5      	str	r5, [r0, #12]
 8005c22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c24:	6819      	ldr	r1, [r3, #0]
 8005c26:	b151      	cbz	r1, 8005c3e <_dtoa_r+0x5e>
 8005c28:	685a      	ldr	r2, [r3, #4]
 8005c2a:	604a      	str	r2, [r1, #4]
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	4093      	lsls	r3, r2
 8005c30:	608b      	str	r3, [r1, #8]
 8005c32:	4620      	mov	r0, r4
 8005c34:	f000 fe0e 	bl	8006854 <_Bfree>
 8005c38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	1e3b      	subs	r3, r7, #0
 8005c40:	bfaa      	itet	ge
 8005c42:	2300      	movge	r3, #0
 8005c44:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005c48:	f8c8 3000 	strge.w	r3, [r8]
 8005c4c:	4b9a      	ldr	r3, [pc, #616]	; (8005eb8 <_dtoa_r+0x2d8>)
 8005c4e:	bfbc      	itt	lt
 8005c50:	2201      	movlt	r2, #1
 8005c52:	f8c8 2000 	strlt.w	r2, [r8]
 8005c56:	ea33 030b 	bics.w	r3, r3, fp
 8005c5a:	d11b      	bne.n	8005c94 <_dtoa_r+0xb4>
 8005c5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c5e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c62:	6013      	str	r3, [r2, #0]
 8005c64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005c68:	4333      	orrs	r3, r6
 8005c6a:	f000 8592 	beq.w	8006792 <_dtoa_r+0xbb2>
 8005c6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c70:	b963      	cbnz	r3, 8005c8c <_dtoa_r+0xac>
 8005c72:	4b92      	ldr	r3, [pc, #584]	; (8005ebc <_dtoa_r+0x2dc>)
 8005c74:	e022      	b.n	8005cbc <_dtoa_r+0xdc>
 8005c76:	4b92      	ldr	r3, [pc, #584]	; (8005ec0 <_dtoa_r+0x2e0>)
 8005c78:	9301      	str	r3, [sp, #4]
 8005c7a:	3308      	adds	r3, #8
 8005c7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005c7e:	6013      	str	r3, [r2, #0]
 8005c80:	9801      	ldr	r0, [sp, #4]
 8005c82:	b013      	add	sp, #76	; 0x4c
 8005c84:	ecbd 8b04 	vpop	{d8-d9}
 8005c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c8c:	4b8b      	ldr	r3, [pc, #556]	; (8005ebc <_dtoa_r+0x2dc>)
 8005c8e:	9301      	str	r3, [sp, #4]
 8005c90:	3303      	adds	r3, #3
 8005c92:	e7f3      	b.n	8005c7c <_dtoa_r+0x9c>
 8005c94:	2200      	movs	r2, #0
 8005c96:	2300      	movs	r3, #0
 8005c98:	4650      	mov	r0, sl
 8005c9a:	4659      	mov	r1, fp
 8005c9c:	f7fa ff14 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ca0:	ec4b ab19 	vmov	d9, sl, fp
 8005ca4:	4680      	mov	r8, r0
 8005ca6:	b158      	cbz	r0, 8005cc0 <_dtoa_r+0xe0>
 8005ca8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005caa:	2301      	movs	r3, #1
 8005cac:	6013      	str	r3, [r2, #0]
 8005cae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f000 856b 	beq.w	800678c <_dtoa_r+0xbac>
 8005cb6:	4883      	ldr	r0, [pc, #524]	; (8005ec4 <_dtoa_r+0x2e4>)
 8005cb8:	6018      	str	r0, [r3, #0]
 8005cba:	1e43      	subs	r3, r0, #1
 8005cbc:	9301      	str	r3, [sp, #4]
 8005cbe:	e7df      	b.n	8005c80 <_dtoa_r+0xa0>
 8005cc0:	ec4b ab10 	vmov	d0, sl, fp
 8005cc4:	aa10      	add	r2, sp, #64	; 0x40
 8005cc6:	a911      	add	r1, sp, #68	; 0x44
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f001 f8ab 	bl	8006e24 <__d2b>
 8005cce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005cd2:	ee08 0a10 	vmov	s16, r0
 8005cd6:	2d00      	cmp	r5, #0
 8005cd8:	f000 8084 	beq.w	8005de4 <_dtoa_r+0x204>
 8005cdc:	ee19 3a90 	vmov	r3, s19
 8005ce0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ce4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005ce8:	4656      	mov	r6, sl
 8005cea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005cee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005cf2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005cf6:	4b74      	ldr	r3, [pc, #464]	; (8005ec8 <_dtoa_r+0x2e8>)
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	4630      	mov	r0, r6
 8005cfc:	4639      	mov	r1, r7
 8005cfe:	f7fa fac3 	bl	8000288 <__aeabi_dsub>
 8005d02:	a365      	add	r3, pc, #404	; (adr r3, 8005e98 <_dtoa_r+0x2b8>)
 8005d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d08:	f7fa fc76 	bl	80005f8 <__aeabi_dmul>
 8005d0c:	a364      	add	r3, pc, #400	; (adr r3, 8005ea0 <_dtoa_r+0x2c0>)
 8005d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d12:	f7fa fabb 	bl	800028c <__adddf3>
 8005d16:	4606      	mov	r6, r0
 8005d18:	4628      	mov	r0, r5
 8005d1a:	460f      	mov	r7, r1
 8005d1c:	f7fa fc02 	bl	8000524 <__aeabi_i2d>
 8005d20:	a361      	add	r3, pc, #388	; (adr r3, 8005ea8 <_dtoa_r+0x2c8>)
 8005d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d26:	f7fa fc67 	bl	80005f8 <__aeabi_dmul>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	4630      	mov	r0, r6
 8005d30:	4639      	mov	r1, r7
 8005d32:	f7fa faab 	bl	800028c <__adddf3>
 8005d36:	4606      	mov	r6, r0
 8005d38:	460f      	mov	r7, r1
 8005d3a:	f7fa ff0d 	bl	8000b58 <__aeabi_d2iz>
 8005d3e:	2200      	movs	r2, #0
 8005d40:	9000      	str	r0, [sp, #0]
 8005d42:	2300      	movs	r3, #0
 8005d44:	4630      	mov	r0, r6
 8005d46:	4639      	mov	r1, r7
 8005d48:	f7fa fec8 	bl	8000adc <__aeabi_dcmplt>
 8005d4c:	b150      	cbz	r0, 8005d64 <_dtoa_r+0x184>
 8005d4e:	9800      	ldr	r0, [sp, #0]
 8005d50:	f7fa fbe8 	bl	8000524 <__aeabi_i2d>
 8005d54:	4632      	mov	r2, r6
 8005d56:	463b      	mov	r3, r7
 8005d58:	f7fa feb6 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d5c:	b910      	cbnz	r0, 8005d64 <_dtoa_r+0x184>
 8005d5e:	9b00      	ldr	r3, [sp, #0]
 8005d60:	3b01      	subs	r3, #1
 8005d62:	9300      	str	r3, [sp, #0]
 8005d64:	9b00      	ldr	r3, [sp, #0]
 8005d66:	2b16      	cmp	r3, #22
 8005d68:	d85a      	bhi.n	8005e20 <_dtoa_r+0x240>
 8005d6a:	9a00      	ldr	r2, [sp, #0]
 8005d6c:	4b57      	ldr	r3, [pc, #348]	; (8005ecc <_dtoa_r+0x2ec>)
 8005d6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d76:	ec51 0b19 	vmov	r0, r1, d9
 8005d7a:	f7fa feaf 	bl	8000adc <__aeabi_dcmplt>
 8005d7e:	2800      	cmp	r0, #0
 8005d80:	d050      	beq.n	8005e24 <_dtoa_r+0x244>
 8005d82:	9b00      	ldr	r3, [sp, #0]
 8005d84:	3b01      	subs	r3, #1
 8005d86:	9300      	str	r3, [sp, #0]
 8005d88:	2300      	movs	r3, #0
 8005d8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d8e:	1b5d      	subs	r5, r3, r5
 8005d90:	1e6b      	subs	r3, r5, #1
 8005d92:	9305      	str	r3, [sp, #20]
 8005d94:	bf45      	ittet	mi
 8005d96:	f1c5 0301 	rsbmi	r3, r5, #1
 8005d9a:	9304      	strmi	r3, [sp, #16]
 8005d9c:	2300      	movpl	r3, #0
 8005d9e:	2300      	movmi	r3, #0
 8005da0:	bf4c      	ite	mi
 8005da2:	9305      	strmi	r3, [sp, #20]
 8005da4:	9304      	strpl	r3, [sp, #16]
 8005da6:	9b00      	ldr	r3, [sp, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	db3d      	blt.n	8005e28 <_dtoa_r+0x248>
 8005dac:	9b05      	ldr	r3, [sp, #20]
 8005dae:	9a00      	ldr	r2, [sp, #0]
 8005db0:	920a      	str	r2, [sp, #40]	; 0x28
 8005db2:	4413      	add	r3, r2
 8005db4:	9305      	str	r3, [sp, #20]
 8005db6:	2300      	movs	r3, #0
 8005db8:	9307      	str	r3, [sp, #28]
 8005dba:	9b06      	ldr	r3, [sp, #24]
 8005dbc:	2b09      	cmp	r3, #9
 8005dbe:	f200 8089 	bhi.w	8005ed4 <_dtoa_r+0x2f4>
 8005dc2:	2b05      	cmp	r3, #5
 8005dc4:	bfc4      	itt	gt
 8005dc6:	3b04      	subgt	r3, #4
 8005dc8:	9306      	strgt	r3, [sp, #24]
 8005dca:	9b06      	ldr	r3, [sp, #24]
 8005dcc:	f1a3 0302 	sub.w	r3, r3, #2
 8005dd0:	bfcc      	ite	gt
 8005dd2:	2500      	movgt	r5, #0
 8005dd4:	2501      	movle	r5, #1
 8005dd6:	2b03      	cmp	r3, #3
 8005dd8:	f200 8087 	bhi.w	8005eea <_dtoa_r+0x30a>
 8005ddc:	e8df f003 	tbb	[pc, r3]
 8005de0:	59383a2d 	.word	0x59383a2d
 8005de4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005de8:	441d      	add	r5, r3
 8005dea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005dee:	2b20      	cmp	r3, #32
 8005df0:	bfc1      	itttt	gt
 8005df2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005df6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005dfa:	fa0b f303 	lslgt.w	r3, fp, r3
 8005dfe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005e02:	bfda      	itte	le
 8005e04:	f1c3 0320 	rsble	r3, r3, #32
 8005e08:	fa06 f003 	lslle.w	r0, r6, r3
 8005e0c:	4318      	orrgt	r0, r3
 8005e0e:	f7fa fb79 	bl	8000504 <__aeabi_ui2d>
 8005e12:	2301      	movs	r3, #1
 8005e14:	4606      	mov	r6, r0
 8005e16:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005e1a:	3d01      	subs	r5, #1
 8005e1c:	930e      	str	r3, [sp, #56]	; 0x38
 8005e1e:	e76a      	b.n	8005cf6 <_dtoa_r+0x116>
 8005e20:	2301      	movs	r3, #1
 8005e22:	e7b2      	b.n	8005d8a <_dtoa_r+0x1aa>
 8005e24:	900b      	str	r0, [sp, #44]	; 0x2c
 8005e26:	e7b1      	b.n	8005d8c <_dtoa_r+0x1ac>
 8005e28:	9b04      	ldr	r3, [sp, #16]
 8005e2a:	9a00      	ldr	r2, [sp, #0]
 8005e2c:	1a9b      	subs	r3, r3, r2
 8005e2e:	9304      	str	r3, [sp, #16]
 8005e30:	4253      	negs	r3, r2
 8005e32:	9307      	str	r3, [sp, #28]
 8005e34:	2300      	movs	r3, #0
 8005e36:	930a      	str	r3, [sp, #40]	; 0x28
 8005e38:	e7bf      	b.n	8005dba <_dtoa_r+0x1da>
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	9308      	str	r3, [sp, #32]
 8005e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	dc55      	bgt.n	8005ef0 <_dtoa_r+0x310>
 8005e44:	2301      	movs	r3, #1
 8005e46:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	9209      	str	r2, [sp, #36]	; 0x24
 8005e4e:	e00c      	b.n	8005e6a <_dtoa_r+0x28a>
 8005e50:	2301      	movs	r3, #1
 8005e52:	e7f3      	b.n	8005e3c <_dtoa_r+0x25c>
 8005e54:	2300      	movs	r3, #0
 8005e56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e58:	9308      	str	r3, [sp, #32]
 8005e5a:	9b00      	ldr	r3, [sp, #0]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	9302      	str	r3, [sp, #8]
 8005e60:	3301      	adds	r3, #1
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	9303      	str	r3, [sp, #12]
 8005e66:	bfb8      	it	lt
 8005e68:	2301      	movlt	r3, #1
 8005e6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	6042      	str	r2, [r0, #4]
 8005e70:	2204      	movs	r2, #4
 8005e72:	f102 0614 	add.w	r6, r2, #20
 8005e76:	429e      	cmp	r6, r3
 8005e78:	6841      	ldr	r1, [r0, #4]
 8005e7a:	d93d      	bls.n	8005ef8 <_dtoa_r+0x318>
 8005e7c:	4620      	mov	r0, r4
 8005e7e:	f000 fca9 	bl	80067d4 <_Balloc>
 8005e82:	9001      	str	r0, [sp, #4]
 8005e84:	2800      	cmp	r0, #0
 8005e86:	d13b      	bne.n	8005f00 <_dtoa_r+0x320>
 8005e88:	4b11      	ldr	r3, [pc, #68]	; (8005ed0 <_dtoa_r+0x2f0>)
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005e90:	e6c0      	b.n	8005c14 <_dtoa_r+0x34>
 8005e92:	2301      	movs	r3, #1
 8005e94:	e7df      	b.n	8005e56 <_dtoa_r+0x276>
 8005e96:	bf00      	nop
 8005e98:	636f4361 	.word	0x636f4361
 8005e9c:	3fd287a7 	.word	0x3fd287a7
 8005ea0:	8b60c8b3 	.word	0x8b60c8b3
 8005ea4:	3fc68a28 	.word	0x3fc68a28
 8005ea8:	509f79fb 	.word	0x509f79fb
 8005eac:	3fd34413 	.word	0x3fd34413
 8005eb0:	08008161 	.word	0x08008161
 8005eb4:	08008178 	.word	0x08008178
 8005eb8:	7ff00000 	.word	0x7ff00000
 8005ebc:	0800815d 	.word	0x0800815d
 8005ec0:	08008154 	.word	0x08008154
 8005ec4:	08008131 	.word	0x08008131
 8005ec8:	3ff80000 	.word	0x3ff80000
 8005ecc:	08008268 	.word	0x08008268
 8005ed0:	080081d3 	.word	0x080081d3
 8005ed4:	2501      	movs	r5, #1
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	9306      	str	r3, [sp, #24]
 8005eda:	9508      	str	r5, [sp, #32]
 8005edc:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2312      	movs	r3, #18
 8005ee8:	e7b0      	b.n	8005e4c <_dtoa_r+0x26c>
 8005eea:	2301      	movs	r3, #1
 8005eec:	9308      	str	r3, [sp, #32]
 8005eee:	e7f5      	b.n	8005edc <_dtoa_r+0x2fc>
 8005ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ef2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005ef6:	e7b8      	b.n	8005e6a <_dtoa_r+0x28a>
 8005ef8:	3101      	adds	r1, #1
 8005efa:	6041      	str	r1, [r0, #4]
 8005efc:	0052      	lsls	r2, r2, #1
 8005efe:	e7b8      	b.n	8005e72 <_dtoa_r+0x292>
 8005f00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f02:	9a01      	ldr	r2, [sp, #4]
 8005f04:	601a      	str	r2, [r3, #0]
 8005f06:	9b03      	ldr	r3, [sp, #12]
 8005f08:	2b0e      	cmp	r3, #14
 8005f0a:	f200 809d 	bhi.w	8006048 <_dtoa_r+0x468>
 8005f0e:	2d00      	cmp	r5, #0
 8005f10:	f000 809a 	beq.w	8006048 <_dtoa_r+0x468>
 8005f14:	9b00      	ldr	r3, [sp, #0]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	dd32      	ble.n	8005f80 <_dtoa_r+0x3a0>
 8005f1a:	4ab7      	ldr	r2, [pc, #732]	; (80061f8 <_dtoa_r+0x618>)
 8005f1c:	f003 030f 	and.w	r3, r3, #15
 8005f20:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005f24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f28:	9b00      	ldr	r3, [sp, #0]
 8005f2a:	05d8      	lsls	r0, r3, #23
 8005f2c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005f30:	d516      	bpl.n	8005f60 <_dtoa_r+0x380>
 8005f32:	4bb2      	ldr	r3, [pc, #712]	; (80061fc <_dtoa_r+0x61c>)
 8005f34:	ec51 0b19 	vmov	r0, r1, d9
 8005f38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f3c:	f7fa fc86 	bl	800084c <__aeabi_ddiv>
 8005f40:	f007 070f 	and.w	r7, r7, #15
 8005f44:	4682      	mov	sl, r0
 8005f46:	468b      	mov	fp, r1
 8005f48:	2503      	movs	r5, #3
 8005f4a:	4eac      	ldr	r6, [pc, #688]	; (80061fc <_dtoa_r+0x61c>)
 8005f4c:	b957      	cbnz	r7, 8005f64 <_dtoa_r+0x384>
 8005f4e:	4642      	mov	r2, r8
 8005f50:	464b      	mov	r3, r9
 8005f52:	4650      	mov	r0, sl
 8005f54:	4659      	mov	r1, fp
 8005f56:	f7fa fc79 	bl	800084c <__aeabi_ddiv>
 8005f5a:	4682      	mov	sl, r0
 8005f5c:	468b      	mov	fp, r1
 8005f5e:	e028      	b.n	8005fb2 <_dtoa_r+0x3d2>
 8005f60:	2502      	movs	r5, #2
 8005f62:	e7f2      	b.n	8005f4a <_dtoa_r+0x36a>
 8005f64:	07f9      	lsls	r1, r7, #31
 8005f66:	d508      	bpl.n	8005f7a <_dtoa_r+0x39a>
 8005f68:	4640      	mov	r0, r8
 8005f6a:	4649      	mov	r1, r9
 8005f6c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005f70:	f7fa fb42 	bl	80005f8 <__aeabi_dmul>
 8005f74:	3501      	adds	r5, #1
 8005f76:	4680      	mov	r8, r0
 8005f78:	4689      	mov	r9, r1
 8005f7a:	107f      	asrs	r7, r7, #1
 8005f7c:	3608      	adds	r6, #8
 8005f7e:	e7e5      	b.n	8005f4c <_dtoa_r+0x36c>
 8005f80:	f000 809b 	beq.w	80060ba <_dtoa_r+0x4da>
 8005f84:	9b00      	ldr	r3, [sp, #0]
 8005f86:	4f9d      	ldr	r7, [pc, #628]	; (80061fc <_dtoa_r+0x61c>)
 8005f88:	425e      	negs	r6, r3
 8005f8a:	4b9b      	ldr	r3, [pc, #620]	; (80061f8 <_dtoa_r+0x618>)
 8005f8c:	f006 020f 	and.w	r2, r6, #15
 8005f90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f98:	ec51 0b19 	vmov	r0, r1, d9
 8005f9c:	f7fa fb2c 	bl	80005f8 <__aeabi_dmul>
 8005fa0:	1136      	asrs	r6, r6, #4
 8005fa2:	4682      	mov	sl, r0
 8005fa4:	468b      	mov	fp, r1
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	2502      	movs	r5, #2
 8005faa:	2e00      	cmp	r6, #0
 8005fac:	d17a      	bne.n	80060a4 <_dtoa_r+0x4c4>
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d1d3      	bne.n	8005f5a <_dtoa_r+0x37a>
 8005fb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f000 8082 	beq.w	80060be <_dtoa_r+0x4de>
 8005fba:	4b91      	ldr	r3, [pc, #580]	; (8006200 <_dtoa_r+0x620>)
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	4650      	mov	r0, sl
 8005fc0:	4659      	mov	r1, fp
 8005fc2:	f7fa fd8b 	bl	8000adc <__aeabi_dcmplt>
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	d079      	beq.n	80060be <_dtoa_r+0x4de>
 8005fca:	9b03      	ldr	r3, [sp, #12]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d076      	beq.n	80060be <_dtoa_r+0x4de>
 8005fd0:	9b02      	ldr	r3, [sp, #8]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	dd36      	ble.n	8006044 <_dtoa_r+0x464>
 8005fd6:	9b00      	ldr	r3, [sp, #0]
 8005fd8:	4650      	mov	r0, sl
 8005fda:	4659      	mov	r1, fp
 8005fdc:	1e5f      	subs	r7, r3, #1
 8005fde:	2200      	movs	r2, #0
 8005fe0:	4b88      	ldr	r3, [pc, #544]	; (8006204 <_dtoa_r+0x624>)
 8005fe2:	f7fa fb09 	bl	80005f8 <__aeabi_dmul>
 8005fe6:	9e02      	ldr	r6, [sp, #8]
 8005fe8:	4682      	mov	sl, r0
 8005fea:	468b      	mov	fp, r1
 8005fec:	3501      	adds	r5, #1
 8005fee:	4628      	mov	r0, r5
 8005ff0:	f7fa fa98 	bl	8000524 <__aeabi_i2d>
 8005ff4:	4652      	mov	r2, sl
 8005ff6:	465b      	mov	r3, fp
 8005ff8:	f7fa fafe 	bl	80005f8 <__aeabi_dmul>
 8005ffc:	4b82      	ldr	r3, [pc, #520]	; (8006208 <_dtoa_r+0x628>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	f7fa f944 	bl	800028c <__adddf3>
 8006004:	46d0      	mov	r8, sl
 8006006:	46d9      	mov	r9, fp
 8006008:	4682      	mov	sl, r0
 800600a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800600e:	2e00      	cmp	r6, #0
 8006010:	d158      	bne.n	80060c4 <_dtoa_r+0x4e4>
 8006012:	4b7e      	ldr	r3, [pc, #504]	; (800620c <_dtoa_r+0x62c>)
 8006014:	2200      	movs	r2, #0
 8006016:	4640      	mov	r0, r8
 8006018:	4649      	mov	r1, r9
 800601a:	f7fa f935 	bl	8000288 <__aeabi_dsub>
 800601e:	4652      	mov	r2, sl
 8006020:	465b      	mov	r3, fp
 8006022:	4680      	mov	r8, r0
 8006024:	4689      	mov	r9, r1
 8006026:	f7fa fd77 	bl	8000b18 <__aeabi_dcmpgt>
 800602a:	2800      	cmp	r0, #0
 800602c:	f040 8295 	bne.w	800655a <_dtoa_r+0x97a>
 8006030:	4652      	mov	r2, sl
 8006032:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006036:	4640      	mov	r0, r8
 8006038:	4649      	mov	r1, r9
 800603a:	f7fa fd4f 	bl	8000adc <__aeabi_dcmplt>
 800603e:	2800      	cmp	r0, #0
 8006040:	f040 8289 	bne.w	8006556 <_dtoa_r+0x976>
 8006044:	ec5b ab19 	vmov	sl, fp, d9
 8006048:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800604a:	2b00      	cmp	r3, #0
 800604c:	f2c0 8148 	blt.w	80062e0 <_dtoa_r+0x700>
 8006050:	9a00      	ldr	r2, [sp, #0]
 8006052:	2a0e      	cmp	r2, #14
 8006054:	f300 8144 	bgt.w	80062e0 <_dtoa_r+0x700>
 8006058:	4b67      	ldr	r3, [pc, #412]	; (80061f8 <_dtoa_r+0x618>)
 800605a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800605e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006064:	2b00      	cmp	r3, #0
 8006066:	f280 80d5 	bge.w	8006214 <_dtoa_r+0x634>
 800606a:	9b03      	ldr	r3, [sp, #12]
 800606c:	2b00      	cmp	r3, #0
 800606e:	f300 80d1 	bgt.w	8006214 <_dtoa_r+0x634>
 8006072:	f040 826f 	bne.w	8006554 <_dtoa_r+0x974>
 8006076:	4b65      	ldr	r3, [pc, #404]	; (800620c <_dtoa_r+0x62c>)
 8006078:	2200      	movs	r2, #0
 800607a:	4640      	mov	r0, r8
 800607c:	4649      	mov	r1, r9
 800607e:	f7fa fabb 	bl	80005f8 <__aeabi_dmul>
 8006082:	4652      	mov	r2, sl
 8006084:	465b      	mov	r3, fp
 8006086:	f7fa fd3d 	bl	8000b04 <__aeabi_dcmpge>
 800608a:	9e03      	ldr	r6, [sp, #12]
 800608c:	4637      	mov	r7, r6
 800608e:	2800      	cmp	r0, #0
 8006090:	f040 8245 	bne.w	800651e <_dtoa_r+0x93e>
 8006094:	9d01      	ldr	r5, [sp, #4]
 8006096:	2331      	movs	r3, #49	; 0x31
 8006098:	f805 3b01 	strb.w	r3, [r5], #1
 800609c:	9b00      	ldr	r3, [sp, #0]
 800609e:	3301      	adds	r3, #1
 80060a0:	9300      	str	r3, [sp, #0]
 80060a2:	e240      	b.n	8006526 <_dtoa_r+0x946>
 80060a4:	07f2      	lsls	r2, r6, #31
 80060a6:	d505      	bpl.n	80060b4 <_dtoa_r+0x4d4>
 80060a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060ac:	f7fa faa4 	bl	80005f8 <__aeabi_dmul>
 80060b0:	3501      	adds	r5, #1
 80060b2:	2301      	movs	r3, #1
 80060b4:	1076      	asrs	r6, r6, #1
 80060b6:	3708      	adds	r7, #8
 80060b8:	e777      	b.n	8005faa <_dtoa_r+0x3ca>
 80060ba:	2502      	movs	r5, #2
 80060bc:	e779      	b.n	8005fb2 <_dtoa_r+0x3d2>
 80060be:	9f00      	ldr	r7, [sp, #0]
 80060c0:	9e03      	ldr	r6, [sp, #12]
 80060c2:	e794      	b.n	8005fee <_dtoa_r+0x40e>
 80060c4:	9901      	ldr	r1, [sp, #4]
 80060c6:	4b4c      	ldr	r3, [pc, #304]	; (80061f8 <_dtoa_r+0x618>)
 80060c8:	4431      	add	r1, r6
 80060ca:	910d      	str	r1, [sp, #52]	; 0x34
 80060cc:	9908      	ldr	r1, [sp, #32]
 80060ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80060d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80060d6:	2900      	cmp	r1, #0
 80060d8:	d043      	beq.n	8006162 <_dtoa_r+0x582>
 80060da:	494d      	ldr	r1, [pc, #308]	; (8006210 <_dtoa_r+0x630>)
 80060dc:	2000      	movs	r0, #0
 80060de:	f7fa fbb5 	bl	800084c <__aeabi_ddiv>
 80060e2:	4652      	mov	r2, sl
 80060e4:	465b      	mov	r3, fp
 80060e6:	f7fa f8cf 	bl	8000288 <__aeabi_dsub>
 80060ea:	9d01      	ldr	r5, [sp, #4]
 80060ec:	4682      	mov	sl, r0
 80060ee:	468b      	mov	fp, r1
 80060f0:	4649      	mov	r1, r9
 80060f2:	4640      	mov	r0, r8
 80060f4:	f7fa fd30 	bl	8000b58 <__aeabi_d2iz>
 80060f8:	4606      	mov	r6, r0
 80060fa:	f7fa fa13 	bl	8000524 <__aeabi_i2d>
 80060fe:	4602      	mov	r2, r0
 8006100:	460b      	mov	r3, r1
 8006102:	4640      	mov	r0, r8
 8006104:	4649      	mov	r1, r9
 8006106:	f7fa f8bf 	bl	8000288 <__aeabi_dsub>
 800610a:	3630      	adds	r6, #48	; 0x30
 800610c:	f805 6b01 	strb.w	r6, [r5], #1
 8006110:	4652      	mov	r2, sl
 8006112:	465b      	mov	r3, fp
 8006114:	4680      	mov	r8, r0
 8006116:	4689      	mov	r9, r1
 8006118:	f7fa fce0 	bl	8000adc <__aeabi_dcmplt>
 800611c:	2800      	cmp	r0, #0
 800611e:	d163      	bne.n	80061e8 <_dtoa_r+0x608>
 8006120:	4642      	mov	r2, r8
 8006122:	464b      	mov	r3, r9
 8006124:	4936      	ldr	r1, [pc, #216]	; (8006200 <_dtoa_r+0x620>)
 8006126:	2000      	movs	r0, #0
 8006128:	f7fa f8ae 	bl	8000288 <__aeabi_dsub>
 800612c:	4652      	mov	r2, sl
 800612e:	465b      	mov	r3, fp
 8006130:	f7fa fcd4 	bl	8000adc <__aeabi_dcmplt>
 8006134:	2800      	cmp	r0, #0
 8006136:	f040 80b5 	bne.w	80062a4 <_dtoa_r+0x6c4>
 800613a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800613c:	429d      	cmp	r5, r3
 800613e:	d081      	beq.n	8006044 <_dtoa_r+0x464>
 8006140:	4b30      	ldr	r3, [pc, #192]	; (8006204 <_dtoa_r+0x624>)
 8006142:	2200      	movs	r2, #0
 8006144:	4650      	mov	r0, sl
 8006146:	4659      	mov	r1, fp
 8006148:	f7fa fa56 	bl	80005f8 <__aeabi_dmul>
 800614c:	4b2d      	ldr	r3, [pc, #180]	; (8006204 <_dtoa_r+0x624>)
 800614e:	4682      	mov	sl, r0
 8006150:	468b      	mov	fp, r1
 8006152:	4640      	mov	r0, r8
 8006154:	4649      	mov	r1, r9
 8006156:	2200      	movs	r2, #0
 8006158:	f7fa fa4e 	bl	80005f8 <__aeabi_dmul>
 800615c:	4680      	mov	r8, r0
 800615e:	4689      	mov	r9, r1
 8006160:	e7c6      	b.n	80060f0 <_dtoa_r+0x510>
 8006162:	4650      	mov	r0, sl
 8006164:	4659      	mov	r1, fp
 8006166:	f7fa fa47 	bl	80005f8 <__aeabi_dmul>
 800616a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800616c:	9d01      	ldr	r5, [sp, #4]
 800616e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006170:	4682      	mov	sl, r0
 8006172:	468b      	mov	fp, r1
 8006174:	4649      	mov	r1, r9
 8006176:	4640      	mov	r0, r8
 8006178:	f7fa fcee 	bl	8000b58 <__aeabi_d2iz>
 800617c:	4606      	mov	r6, r0
 800617e:	f7fa f9d1 	bl	8000524 <__aeabi_i2d>
 8006182:	3630      	adds	r6, #48	; 0x30
 8006184:	4602      	mov	r2, r0
 8006186:	460b      	mov	r3, r1
 8006188:	4640      	mov	r0, r8
 800618a:	4649      	mov	r1, r9
 800618c:	f7fa f87c 	bl	8000288 <__aeabi_dsub>
 8006190:	f805 6b01 	strb.w	r6, [r5], #1
 8006194:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006196:	429d      	cmp	r5, r3
 8006198:	4680      	mov	r8, r0
 800619a:	4689      	mov	r9, r1
 800619c:	f04f 0200 	mov.w	r2, #0
 80061a0:	d124      	bne.n	80061ec <_dtoa_r+0x60c>
 80061a2:	4b1b      	ldr	r3, [pc, #108]	; (8006210 <_dtoa_r+0x630>)
 80061a4:	4650      	mov	r0, sl
 80061a6:	4659      	mov	r1, fp
 80061a8:	f7fa f870 	bl	800028c <__adddf3>
 80061ac:	4602      	mov	r2, r0
 80061ae:	460b      	mov	r3, r1
 80061b0:	4640      	mov	r0, r8
 80061b2:	4649      	mov	r1, r9
 80061b4:	f7fa fcb0 	bl	8000b18 <__aeabi_dcmpgt>
 80061b8:	2800      	cmp	r0, #0
 80061ba:	d173      	bne.n	80062a4 <_dtoa_r+0x6c4>
 80061bc:	4652      	mov	r2, sl
 80061be:	465b      	mov	r3, fp
 80061c0:	4913      	ldr	r1, [pc, #76]	; (8006210 <_dtoa_r+0x630>)
 80061c2:	2000      	movs	r0, #0
 80061c4:	f7fa f860 	bl	8000288 <__aeabi_dsub>
 80061c8:	4602      	mov	r2, r0
 80061ca:	460b      	mov	r3, r1
 80061cc:	4640      	mov	r0, r8
 80061ce:	4649      	mov	r1, r9
 80061d0:	f7fa fc84 	bl	8000adc <__aeabi_dcmplt>
 80061d4:	2800      	cmp	r0, #0
 80061d6:	f43f af35 	beq.w	8006044 <_dtoa_r+0x464>
 80061da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80061dc:	1e6b      	subs	r3, r5, #1
 80061de:	930f      	str	r3, [sp, #60]	; 0x3c
 80061e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80061e4:	2b30      	cmp	r3, #48	; 0x30
 80061e6:	d0f8      	beq.n	80061da <_dtoa_r+0x5fa>
 80061e8:	9700      	str	r7, [sp, #0]
 80061ea:	e049      	b.n	8006280 <_dtoa_r+0x6a0>
 80061ec:	4b05      	ldr	r3, [pc, #20]	; (8006204 <_dtoa_r+0x624>)
 80061ee:	f7fa fa03 	bl	80005f8 <__aeabi_dmul>
 80061f2:	4680      	mov	r8, r0
 80061f4:	4689      	mov	r9, r1
 80061f6:	e7bd      	b.n	8006174 <_dtoa_r+0x594>
 80061f8:	08008268 	.word	0x08008268
 80061fc:	08008240 	.word	0x08008240
 8006200:	3ff00000 	.word	0x3ff00000
 8006204:	40240000 	.word	0x40240000
 8006208:	401c0000 	.word	0x401c0000
 800620c:	40140000 	.word	0x40140000
 8006210:	3fe00000 	.word	0x3fe00000
 8006214:	9d01      	ldr	r5, [sp, #4]
 8006216:	4656      	mov	r6, sl
 8006218:	465f      	mov	r7, fp
 800621a:	4642      	mov	r2, r8
 800621c:	464b      	mov	r3, r9
 800621e:	4630      	mov	r0, r6
 8006220:	4639      	mov	r1, r7
 8006222:	f7fa fb13 	bl	800084c <__aeabi_ddiv>
 8006226:	f7fa fc97 	bl	8000b58 <__aeabi_d2iz>
 800622a:	4682      	mov	sl, r0
 800622c:	f7fa f97a 	bl	8000524 <__aeabi_i2d>
 8006230:	4642      	mov	r2, r8
 8006232:	464b      	mov	r3, r9
 8006234:	f7fa f9e0 	bl	80005f8 <__aeabi_dmul>
 8006238:	4602      	mov	r2, r0
 800623a:	460b      	mov	r3, r1
 800623c:	4630      	mov	r0, r6
 800623e:	4639      	mov	r1, r7
 8006240:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006244:	f7fa f820 	bl	8000288 <__aeabi_dsub>
 8006248:	f805 6b01 	strb.w	r6, [r5], #1
 800624c:	9e01      	ldr	r6, [sp, #4]
 800624e:	9f03      	ldr	r7, [sp, #12]
 8006250:	1bae      	subs	r6, r5, r6
 8006252:	42b7      	cmp	r7, r6
 8006254:	4602      	mov	r2, r0
 8006256:	460b      	mov	r3, r1
 8006258:	d135      	bne.n	80062c6 <_dtoa_r+0x6e6>
 800625a:	f7fa f817 	bl	800028c <__adddf3>
 800625e:	4642      	mov	r2, r8
 8006260:	464b      	mov	r3, r9
 8006262:	4606      	mov	r6, r0
 8006264:	460f      	mov	r7, r1
 8006266:	f7fa fc57 	bl	8000b18 <__aeabi_dcmpgt>
 800626a:	b9d0      	cbnz	r0, 80062a2 <_dtoa_r+0x6c2>
 800626c:	4642      	mov	r2, r8
 800626e:	464b      	mov	r3, r9
 8006270:	4630      	mov	r0, r6
 8006272:	4639      	mov	r1, r7
 8006274:	f7fa fc28 	bl	8000ac8 <__aeabi_dcmpeq>
 8006278:	b110      	cbz	r0, 8006280 <_dtoa_r+0x6a0>
 800627a:	f01a 0f01 	tst.w	sl, #1
 800627e:	d110      	bne.n	80062a2 <_dtoa_r+0x6c2>
 8006280:	4620      	mov	r0, r4
 8006282:	ee18 1a10 	vmov	r1, s16
 8006286:	f000 fae5 	bl	8006854 <_Bfree>
 800628a:	2300      	movs	r3, #0
 800628c:	9800      	ldr	r0, [sp, #0]
 800628e:	702b      	strb	r3, [r5, #0]
 8006290:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006292:	3001      	adds	r0, #1
 8006294:	6018      	str	r0, [r3, #0]
 8006296:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006298:	2b00      	cmp	r3, #0
 800629a:	f43f acf1 	beq.w	8005c80 <_dtoa_r+0xa0>
 800629e:	601d      	str	r5, [r3, #0]
 80062a0:	e4ee      	b.n	8005c80 <_dtoa_r+0xa0>
 80062a2:	9f00      	ldr	r7, [sp, #0]
 80062a4:	462b      	mov	r3, r5
 80062a6:	461d      	mov	r5, r3
 80062a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062ac:	2a39      	cmp	r2, #57	; 0x39
 80062ae:	d106      	bne.n	80062be <_dtoa_r+0x6de>
 80062b0:	9a01      	ldr	r2, [sp, #4]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d1f7      	bne.n	80062a6 <_dtoa_r+0x6c6>
 80062b6:	9901      	ldr	r1, [sp, #4]
 80062b8:	2230      	movs	r2, #48	; 0x30
 80062ba:	3701      	adds	r7, #1
 80062bc:	700a      	strb	r2, [r1, #0]
 80062be:	781a      	ldrb	r2, [r3, #0]
 80062c0:	3201      	adds	r2, #1
 80062c2:	701a      	strb	r2, [r3, #0]
 80062c4:	e790      	b.n	80061e8 <_dtoa_r+0x608>
 80062c6:	4ba6      	ldr	r3, [pc, #664]	; (8006560 <_dtoa_r+0x980>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	f7fa f995 	bl	80005f8 <__aeabi_dmul>
 80062ce:	2200      	movs	r2, #0
 80062d0:	2300      	movs	r3, #0
 80062d2:	4606      	mov	r6, r0
 80062d4:	460f      	mov	r7, r1
 80062d6:	f7fa fbf7 	bl	8000ac8 <__aeabi_dcmpeq>
 80062da:	2800      	cmp	r0, #0
 80062dc:	d09d      	beq.n	800621a <_dtoa_r+0x63a>
 80062de:	e7cf      	b.n	8006280 <_dtoa_r+0x6a0>
 80062e0:	9a08      	ldr	r2, [sp, #32]
 80062e2:	2a00      	cmp	r2, #0
 80062e4:	f000 80d7 	beq.w	8006496 <_dtoa_r+0x8b6>
 80062e8:	9a06      	ldr	r2, [sp, #24]
 80062ea:	2a01      	cmp	r2, #1
 80062ec:	f300 80ba 	bgt.w	8006464 <_dtoa_r+0x884>
 80062f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062f2:	2a00      	cmp	r2, #0
 80062f4:	f000 80b2 	beq.w	800645c <_dtoa_r+0x87c>
 80062f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80062fc:	9e07      	ldr	r6, [sp, #28]
 80062fe:	9d04      	ldr	r5, [sp, #16]
 8006300:	9a04      	ldr	r2, [sp, #16]
 8006302:	441a      	add	r2, r3
 8006304:	9204      	str	r2, [sp, #16]
 8006306:	9a05      	ldr	r2, [sp, #20]
 8006308:	2101      	movs	r1, #1
 800630a:	441a      	add	r2, r3
 800630c:	4620      	mov	r0, r4
 800630e:	9205      	str	r2, [sp, #20]
 8006310:	f000 fb58 	bl	80069c4 <__i2b>
 8006314:	4607      	mov	r7, r0
 8006316:	2d00      	cmp	r5, #0
 8006318:	dd0c      	ble.n	8006334 <_dtoa_r+0x754>
 800631a:	9b05      	ldr	r3, [sp, #20]
 800631c:	2b00      	cmp	r3, #0
 800631e:	dd09      	ble.n	8006334 <_dtoa_r+0x754>
 8006320:	42ab      	cmp	r3, r5
 8006322:	9a04      	ldr	r2, [sp, #16]
 8006324:	bfa8      	it	ge
 8006326:	462b      	movge	r3, r5
 8006328:	1ad2      	subs	r2, r2, r3
 800632a:	9204      	str	r2, [sp, #16]
 800632c:	9a05      	ldr	r2, [sp, #20]
 800632e:	1aed      	subs	r5, r5, r3
 8006330:	1ad3      	subs	r3, r2, r3
 8006332:	9305      	str	r3, [sp, #20]
 8006334:	9b07      	ldr	r3, [sp, #28]
 8006336:	b31b      	cbz	r3, 8006380 <_dtoa_r+0x7a0>
 8006338:	9b08      	ldr	r3, [sp, #32]
 800633a:	2b00      	cmp	r3, #0
 800633c:	f000 80af 	beq.w	800649e <_dtoa_r+0x8be>
 8006340:	2e00      	cmp	r6, #0
 8006342:	dd13      	ble.n	800636c <_dtoa_r+0x78c>
 8006344:	4639      	mov	r1, r7
 8006346:	4632      	mov	r2, r6
 8006348:	4620      	mov	r0, r4
 800634a:	f000 fbfb 	bl	8006b44 <__pow5mult>
 800634e:	ee18 2a10 	vmov	r2, s16
 8006352:	4601      	mov	r1, r0
 8006354:	4607      	mov	r7, r0
 8006356:	4620      	mov	r0, r4
 8006358:	f000 fb4a 	bl	80069f0 <__multiply>
 800635c:	ee18 1a10 	vmov	r1, s16
 8006360:	4680      	mov	r8, r0
 8006362:	4620      	mov	r0, r4
 8006364:	f000 fa76 	bl	8006854 <_Bfree>
 8006368:	ee08 8a10 	vmov	s16, r8
 800636c:	9b07      	ldr	r3, [sp, #28]
 800636e:	1b9a      	subs	r2, r3, r6
 8006370:	d006      	beq.n	8006380 <_dtoa_r+0x7a0>
 8006372:	ee18 1a10 	vmov	r1, s16
 8006376:	4620      	mov	r0, r4
 8006378:	f000 fbe4 	bl	8006b44 <__pow5mult>
 800637c:	ee08 0a10 	vmov	s16, r0
 8006380:	2101      	movs	r1, #1
 8006382:	4620      	mov	r0, r4
 8006384:	f000 fb1e 	bl	80069c4 <__i2b>
 8006388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800638a:	2b00      	cmp	r3, #0
 800638c:	4606      	mov	r6, r0
 800638e:	f340 8088 	ble.w	80064a2 <_dtoa_r+0x8c2>
 8006392:	461a      	mov	r2, r3
 8006394:	4601      	mov	r1, r0
 8006396:	4620      	mov	r0, r4
 8006398:	f000 fbd4 	bl	8006b44 <__pow5mult>
 800639c:	9b06      	ldr	r3, [sp, #24]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	4606      	mov	r6, r0
 80063a2:	f340 8081 	ble.w	80064a8 <_dtoa_r+0x8c8>
 80063a6:	f04f 0800 	mov.w	r8, #0
 80063aa:	6933      	ldr	r3, [r6, #16]
 80063ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80063b0:	6918      	ldr	r0, [r3, #16]
 80063b2:	f000 fab7 	bl	8006924 <__hi0bits>
 80063b6:	f1c0 0020 	rsb	r0, r0, #32
 80063ba:	9b05      	ldr	r3, [sp, #20]
 80063bc:	4418      	add	r0, r3
 80063be:	f010 001f 	ands.w	r0, r0, #31
 80063c2:	f000 8092 	beq.w	80064ea <_dtoa_r+0x90a>
 80063c6:	f1c0 0320 	rsb	r3, r0, #32
 80063ca:	2b04      	cmp	r3, #4
 80063cc:	f340 808a 	ble.w	80064e4 <_dtoa_r+0x904>
 80063d0:	f1c0 001c 	rsb	r0, r0, #28
 80063d4:	9b04      	ldr	r3, [sp, #16]
 80063d6:	4403      	add	r3, r0
 80063d8:	9304      	str	r3, [sp, #16]
 80063da:	9b05      	ldr	r3, [sp, #20]
 80063dc:	4403      	add	r3, r0
 80063de:	4405      	add	r5, r0
 80063e0:	9305      	str	r3, [sp, #20]
 80063e2:	9b04      	ldr	r3, [sp, #16]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	dd07      	ble.n	80063f8 <_dtoa_r+0x818>
 80063e8:	ee18 1a10 	vmov	r1, s16
 80063ec:	461a      	mov	r2, r3
 80063ee:	4620      	mov	r0, r4
 80063f0:	f000 fc02 	bl	8006bf8 <__lshift>
 80063f4:	ee08 0a10 	vmov	s16, r0
 80063f8:	9b05      	ldr	r3, [sp, #20]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	dd05      	ble.n	800640a <_dtoa_r+0x82a>
 80063fe:	4631      	mov	r1, r6
 8006400:	461a      	mov	r2, r3
 8006402:	4620      	mov	r0, r4
 8006404:	f000 fbf8 	bl	8006bf8 <__lshift>
 8006408:	4606      	mov	r6, r0
 800640a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800640c:	2b00      	cmp	r3, #0
 800640e:	d06e      	beq.n	80064ee <_dtoa_r+0x90e>
 8006410:	ee18 0a10 	vmov	r0, s16
 8006414:	4631      	mov	r1, r6
 8006416:	f000 fc5f 	bl	8006cd8 <__mcmp>
 800641a:	2800      	cmp	r0, #0
 800641c:	da67      	bge.n	80064ee <_dtoa_r+0x90e>
 800641e:	9b00      	ldr	r3, [sp, #0]
 8006420:	3b01      	subs	r3, #1
 8006422:	ee18 1a10 	vmov	r1, s16
 8006426:	9300      	str	r3, [sp, #0]
 8006428:	220a      	movs	r2, #10
 800642a:	2300      	movs	r3, #0
 800642c:	4620      	mov	r0, r4
 800642e:	f000 fa33 	bl	8006898 <__multadd>
 8006432:	9b08      	ldr	r3, [sp, #32]
 8006434:	ee08 0a10 	vmov	s16, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	f000 81b1 	beq.w	80067a0 <_dtoa_r+0xbc0>
 800643e:	2300      	movs	r3, #0
 8006440:	4639      	mov	r1, r7
 8006442:	220a      	movs	r2, #10
 8006444:	4620      	mov	r0, r4
 8006446:	f000 fa27 	bl	8006898 <__multadd>
 800644a:	9b02      	ldr	r3, [sp, #8]
 800644c:	2b00      	cmp	r3, #0
 800644e:	4607      	mov	r7, r0
 8006450:	f300 808e 	bgt.w	8006570 <_dtoa_r+0x990>
 8006454:	9b06      	ldr	r3, [sp, #24]
 8006456:	2b02      	cmp	r3, #2
 8006458:	dc51      	bgt.n	80064fe <_dtoa_r+0x91e>
 800645a:	e089      	b.n	8006570 <_dtoa_r+0x990>
 800645c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800645e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006462:	e74b      	b.n	80062fc <_dtoa_r+0x71c>
 8006464:	9b03      	ldr	r3, [sp, #12]
 8006466:	1e5e      	subs	r6, r3, #1
 8006468:	9b07      	ldr	r3, [sp, #28]
 800646a:	42b3      	cmp	r3, r6
 800646c:	bfbf      	itttt	lt
 800646e:	9b07      	ldrlt	r3, [sp, #28]
 8006470:	9607      	strlt	r6, [sp, #28]
 8006472:	1af2      	sublt	r2, r6, r3
 8006474:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006476:	bfb6      	itet	lt
 8006478:	189b      	addlt	r3, r3, r2
 800647a:	1b9e      	subge	r6, r3, r6
 800647c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800647e:	9b03      	ldr	r3, [sp, #12]
 8006480:	bfb8      	it	lt
 8006482:	2600      	movlt	r6, #0
 8006484:	2b00      	cmp	r3, #0
 8006486:	bfb7      	itett	lt
 8006488:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800648c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006490:	1a9d      	sublt	r5, r3, r2
 8006492:	2300      	movlt	r3, #0
 8006494:	e734      	b.n	8006300 <_dtoa_r+0x720>
 8006496:	9e07      	ldr	r6, [sp, #28]
 8006498:	9d04      	ldr	r5, [sp, #16]
 800649a:	9f08      	ldr	r7, [sp, #32]
 800649c:	e73b      	b.n	8006316 <_dtoa_r+0x736>
 800649e:	9a07      	ldr	r2, [sp, #28]
 80064a0:	e767      	b.n	8006372 <_dtoa_r+0x792>
 80064a2:	9b06      	ldr	r3, [sp, #24]
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	dc18      	bgt.n	80064da <_dtoa_r+0x8fa>
 80064a8:	f1ba 0f00 	cmp.w	sl, #0
 80064ac:	d115      	bne.n	80064da <_dtoa_r+0x8fa>
 80064ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80064b2:	b993      	cbnz	r3, 80064da <_dtoa_r+0x8fa>
 80064b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80064b8:	0d1b      	lsrs	r3, r3, #20
 80064ba:	051b      	lsls	r3, r3, #20
 80064bc:	b183      	cbz	r3, 80064e0 <_dtoa_r+0x900>
 80064be:	9b04      	ldr	r3, [sp, #16]
 80064c0:	3301      	adds	r3, #1
 80064c2:	9304      	str	r3, [sp, #16]
 80064c4:	9b05      	ldr	r3, [sp, #20]
 80064c6:	3301      	adds	r3, #1
 80064c8:	9305      	str	r3, [sp, #20]
 80064ca:	f04f 0801 	mov.w	r8, #1
 80064ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f47f af6a 	bne.w	80063aa <_dtoa_r+0x7ca>
 80064d6:	2001      	movs	r0, #1
 80064d8:	e76f      	b.n	80063ba <_dtoa_r+0x7da>
 80064da:	f04f 0800 	mov.w	r8, #0
 80064de:	e7f6      	b.n	80064ce <_dtoa_r+0x8ee>
 80064e0:	4698      	mov	r8, r3
 80064e2:	e7f4      	b.n	80064ce <_dtoa_r+0x8ee>
 80064e4:	f43f af7d 	beq.w	80063e2 <_dtoa_r+0x802>
 80064e8:	4618      	mov	r0, r3
 80064ea:	301c      	adds	r0, #28
 80064ec:	e772      	b.n	80063d4 <_dtoa_r+0x7f4>
 80064ee:	9b03      	ldr	r3, [sp, #12]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	dc37      	bgt.n	8006564 <_dtoa_r+0x984>
 80064f4:	9b06      	ldr	r3, [sp, #24]
 80064f6:	2b02      	cmp	r3, #2
 80064f8:	dd34      	ble.n	8006564 <_dtoa_r+0x984>
 80064fa:	9b03      	ldr	r3, [sp, #12]
 80064fc:	9302      	str	r3, [sp, #8]
 80064fe:	9b02      	ldr	r3, [sp, #8]
 8006500:	b96b      	cbnz	r3, 800651e <_dtoa_r+0x93e>
 8006502:	4631      	mov	r1, r6
 8006504:	2205      	movs	r2, #5
 8006506:	4620      	mov	r0, r4
 8006508:	f000 f9c6 	bl	8006898 <__multadd>
 800650c:	4601      	mov	r1, r0
 800650e:	4606      	mov	r6, r0
 8006510:	ee18 0a10 	vmov	r0, s16
 8006514:	f000 fbe0 	bl	8006cd8 <__mcmp>
 8006518:	2800      	cmp	r0, #0
 800651a:	f73f adbb 	bgt.w	8006094 <_dtoa_r+0x4b4>
 800651e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006520:	9d01      	ldr	r5, [sp, #4]
 8006522:	43db      	mvns	r3, r3
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	f04f 0800 	mov.w	r8, #0
 800652a:	4631      	mov	r1, r6
 800652c:	4620      	mov	r0, r4
 800652e:	f000 f991 	bl	8006854 <_Bfree>
 8006532:	2f00      	cmp	r7, #0
 8006534:	f43f aea4 	beq.w	8006280 <_dtoa_r+0x6a0>
 8006538:	f1b8 0f00 	cmp.w	r8, #0
 800653c:	d005      	beq.n	800654a <_dtoa_r+0x96a>
 800653e:	45b8      	cmp	r8, r7
 8006540:	d003      	beq.n	800654a <_dtoa_r+0x96a>
 8006542:	4641      	mov	r1, r8
 8006544:	4620      	mov	r0, r4
 8006546:	f000 f985 	bl	8006854 <_Bfree>
 800654a:	4639      	mov	r1, r7
 800654c:	4620      	mov	r0, r4
 800654e:	f000 f981 	bl	8006854 <_Bfree>
 8006552:	e695      	b.n	8006280 <_dtoa_r+0x6a0>
 8006554:	2600      	movs	r6, #0
 8006556:	4637      	mov	r7, r6
 8006558:	e7e1      	b.n	800651e <_dtoa_r+0x93e>
 800655a:	9700      	str	r7, [sp, #0]
 800655c:	4637      	mov	r7, r6
 800655e:	e599      	b.n	8006094 <_dtoa_r+0x4b4>
 8006560:	40240000 	.word	0x40240000
 8006564:	9b08      	ldr	r3, [sp, #32]
 8006566:	2b00      	cmp	r3, #0
 8006568:	f000 80ca 	beq.w	8006700 <_dtoa_r+0xb20>
 800656c:	9b03      	ldr	r3, [sp, #12]
 800656e:	9302      	str	r3, [sp, #8]
 8006570:	2d00      	cmp	r5, #0
 8006572:	dd05      	ble.n	8006580 <_dtoa_r+0x9a0>
 8006574:	4639      	mov	r1, r7
 8006576:	462a      	mov	r2, r5
 8006578:	4620      	mov	r0, r4
 800657a:	f000 fb3d 	bl	8006bf8 <__lshift>
 800657e:	4607      	mov	r7, r0
 8006580:	f1b8 0f00 	cmp.w	r8, #0
 8006584:	d05b      	beq.n	800663e <_dtoa_r+0xa5e>
 8006586:	6879      	ldr	r1, [r7, #4]
 8006588:	4620      	mov	r0, r4
 800658a:	f000 f923 	bl	80067d4 <_Balloc>
 800658e:	4605      	mov	r5, r0
 8006590:	b928      	cbnz	r0, 800659e <_dtoa_r+0x9be>
 8006592:	4b87      	ldr	r3, [pc, #540]	; (80067b0 <_dtoa_r+0xbd0>)
 8006594:	4602      	mov	r2, r0
 8006596:	f240 21ea 	movw	r1, #746	; 0x2ea
 800659a:	f7ff bb3b 	b.w	8005c14 <_dtoa_r+0x34>
 800659e:	693a      	ldr	r2, [r7, #16]
 80065a0:	3202      	adds	r2, #2
 80065a2:	0092      	lsls	r2, r2, #2
 80065a4:	f107 010c 	add.w	r1, r7, #12
 80065a8:	300c      	adds	r0, #12
 80065aa:	f7fe fded 	bl	8005188 <memcpy>
 80065ae:	2201      	movs	r2, #1
 80065b0:	4629      	mov	r1, r5
 80065b2:	4620      	mov	r0, r4
 80065b4:	f000 fb20 	bl	8006bf8 <__lshift>
 80065b8:	9b01      	ldr	r3, [sp, #4]
 80065ba:	f103 0901 	add.w	r9, r3, #1
 80065be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80065c2:	4413      	add	r3, r2
 80065c4:	9305      	str	r3, [sp, #20]
 80065c6:	f00a 0301 	and.w	r3, sl, #1
 80065ca:	46b8      	mov	r8, r7
 80065cc:	9304      	str	r3, [sp, #16]
 80065ce:	4607      	mov	r7, r0
 80065d0:	4631      	mov	r1, r6
 80065d2:	ee18 0a10 	vmov	r0, s16
 80065d6:	f7ff fa77 	bl	8005ac8 <quorem>
 80065da:	4641      	mov	r1, r8
 80065dc:	9002      	str	r0, [sp, #8]
 80065de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80065e2:	ee18 0a10 	vmov	r0, s16
 80065e6:	f000 fb77 	bl	8006cd8 <__mcmp>
 80065ea:	463a      	mov	r2, r7
 80065ec:	9003      	str	r0, [sp, #12]
 80065ee:	4631      	mov	r1, r6
 80065f0:	4620      	mov	r0, r4
 80065f2:	f000 fb8d 	bl	8006d10 <__mdiff>
 80065f6:	68c2      	ldr	r2, [r0, #12]
 80065f8:	f109 3bff 	add.w	fp, r9, #4294967295
 80065fc:	4605      	mov	r5, r0
 80065fe:	bb02      	cbnz	r2, 8006642 <_dtoa_r+0xa62>
 8006600:	4601      	mov	r1, r0
 8006602:	ee18 0a10 	vmov	r0, s16
 8006606:	f000 fb67 	bl	8006cd8 <__mcmp>
 800660a:	4602      	mov	r2, r0
 800660c:	4629      	mov	r1, r5
 800660e:	4620      	mov	r0, r4
 8006610:	9207      	str	r2, [sp, #28]
 8006612:	f000 f91f 	bl	8006854 <_Bfree>
 8006616:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800661a:	ea43 0102 	orr.w	r1, r3, r2
 800661e:	9b04      	ldr	r3, [sp, #16]
 8006620:	430b      	orrs	r3, r1
 8006622:	464d      	mov	r5, r9
 8006624:	d10f      	bne.n	8006646 <_dtoa_r+0xa66>
 8006626:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800662a:	d02a      	beq.n	8006682 <_dtoa_r+0xaa2>
 800662c:	9b03      	ldr	r3, [sp, #12]
 800662e:	2b00      	cmp	r3, #0
 8006630:	dd02      	ble.n	8006638 <_dtoa_r+0xa58>
 8006632:	9b02      	ldr	r3, [sp, #8]
 8006634:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006638:	f88b a000 	strb.w	sl, [fp]
 800663c:	e775      	b.n	800652a <_dtoa_r+0x94a>
 800663e:	4638      	mov	r0, r7
 8006640:	e7ba      	b.n	80065b8 <_dtoa_r+0x9d8>
 8006642:	2201      	movs	r2, #1
 8006644:	e7e2      	b.n	800660c <_dtoa_r+0xa2c>
 8006646:	9b03      	ldr	r3, [sp, #12]
 8006648:	2b00      	cmp	r3, #0
 800664a:	db04      	blt.n	8006656 <_dtoa_r+0xa76>
 800664c:	9906      	ldr	r1, [sp, #24]
 800664e:	430b      	orrs	r3, r1
 8006650:	9904      	ldr	r1, [sp, #16]
 8006652:	430b      	orrs	r3, r1
 8006654:	d122      	bne.n	800669c <_dtoa_r+0xabc>
 8006656:	2a00      	cmp	r2, #0
 8006658:	ddee      	ble.n	8006638 <_dtoa_r+0xa58>
 800665a:	ee18 1a10 	vmov	r1, s16
 800665e:	2201      	movs	r2, #1
 8006660:	4620      	mov	r0, r4
 8006662:	f000 fac9 	bl	8006bf8 <__lshift>
 8006666:	4631      	mov	r1, r6
 8006668:	ee08 0a10 	vmov	s16, r0
 800666c:	f000 fb34 	bl	8006cd8 <__mcmp>
 8006670:	2800      	cmp	r0, #0
 8006672:	dc03      	bgt.n	800667c <_dtoa_r+0xa9c>
 8006674:	d1e0      	bne.n	8006638 <_dtoa_r+0xa58>
 8006676:	f01a 0f01 	tst.w	sl, #1
 800667a:	d0dd      	beq.n	8006638 <_dtoa_r+0xa58>
 800667c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006680:	d1d7      	bne.n	8006632 <_dtoa_r+0xa52>
 8006682:	2339      	movs	r3, #57	; 0x39
 8006684:	f88b 3000 	strb.w	r3, [fp]
 8006688:	462b      	mov	r3, r5
 800668a:	461d      	mov	r5, r3
 800668c:	3b01      	subs	r3, #1
 800668e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006692:	2a39      	cmp	r2, #57	; 0x39
 8006694:	d071      	beq.n	800677a <_dtoa_r+0xb9a>
 8006696:	3201      	adds	r2, #1
 8006698:	701a      	strb	r2, [r3, #0]
 800669a:	e746      	b.n	800652a <_dtoa_r+0x94a>
 800669c:	2a00      	cmp	r2, #0
 800669e:	dd07      	ble.n	80066b0 <_dtoa_r+0xad0>
 80066a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80066a4:	d0ed      	beq.n	8006682 <_dtoa_r+0xaa2>
 80066a6:	f10a 0301 	add.w	r3, sl, #1
 80066aa:	f88b 3000 	strb.w	r3, [fp]
 80066ae:	e73c      	b.n	800652a <_dtoa_r+0x94a>
 80066b0:	9b05      	ldr	r3, [sp, #20]
 80066b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80066b6:	4599      	cmp	r9, r3
 80066b8:	d047      	beq.n	800674a <_dtoa_r+0xb6a>
 80066ba:	ee18 1a10 	vmov	r1, s16
 80066be:	2300      	movs	r3, #0
 80066c0:	220a      	movs	r2, #10
 80066c2:	4620      	mov	r0, r4
 80066c4:	f000 f8e8 	bl	8006898 <__multadd>
 80066c8:	45b8      	cmp	r8, r7
 80066ca:	ee08 0a10 	vmov	s16, r0
 80066ce:	f04f 0300 	mov.w	r3, #0
 80066d2:	f04f 020a 	mov.w	r2, #10
 80066d6:	4641      	mov	r1, r8
 80066d8:	4620      	mov	r0, r4
 80066da:	d106      	bne.n	80066ea <_dtoa_r+0xb0a>
 80066dc:	f000 f8dc 	bl	8006898 <__multadd>
 80066e0:	4680      	mov	r8, r0
 80066e2:	4607      	mov	r7, r0
 80066e4:	f109 0901 	add.w	r9, r9, #1
 80066e8:	e772      	b.n	80065d0 <_dtoa_r+0x9f0>
 80066ea:	f000 f8d5 	bl	8006898 <__multadd>
 80066ee:	4639      	mov	r1, r7
 80066f0:	4680      	mov	r8, r0
 80066f2:	2300      	movs	r3, #0
 80066f4:	220a      	movs	r2, #10
 80066f6:	4620      	mov	r0, r4
 80066f8:	f000 f8ce 	bl	8006898 <__multadd>
 80066fc:	4607      	mov	r7, r0
 80066fe:	e7f1      	b.n	80066e4 <_dtoa_r+0xb04>
 8006700:	9b03      	ldr	r3, [sp, #12]
 8006702:	9302      	str	r3, [sp, #8]
 8006704:	9d01      	ldr	r5, [sp, #4]
 8006706:	ee18 0a10 	vmov	r0, s16
 800670a:	4631      	mov	r1, r6
 800670c:	f7ff f9dc 	bl	8005ac8 <quorem>
 8006710:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006714:	9b01      	ldr	r3, [sp, #4]
 8006716:	f805 ab01 	strb.w	sl, [r5], #1
 800671a:	1aea      	subs	r2, r5, r3
 800671c:	9b02      	ldr	r3, [sp, #8]
 800671e:	4293      	cmp	r3, r2
 8006720:	dd09      	ble.n	8006736 <_dtoa_r+0xb56>
 8006722:	ee18 1a10 	vmov	r1, s16
 8006726:	2300      	movs	r3, #0
 8006728:	220a      	movs	r2, #10
 800672a:	4620      	mov	r0, r4
 800672c:	f000 f8b4 	bl	8006898 <__multadd>
 8006730:	ee08 0a10 	vmov	s16, r0
 8006734:	e7e7      	b.n	8006706 <_dtoa_r+0xb26>
 8006736:	9b02      	ldr	r3, [sp, #8]
 8006738:	2b00      	cmp	r3, #0
 800673a:	bfc8      	it	gt
 800673c:	461d      	movgt	r5, r3
 800673e:	9b01      	ldr	r3, [sp, #4]
 8006740:	bfd8      	it	le
 8006742:	2501      	movle	r5, #1
 8006744:	441d      	add	r5, r3
 8006746:	f04f 0800 	mov.w	r8, #0
 800674a:	ee18 1a10 	vmov	r1, s16
 800674e:	2201      	movs	r2, #1
 8006750:	4620      	mov	r0, r4
 8006752:	f000 fa51 	bl	8006bf8 <__lshift>
 8006756:	4631      	mov	r1, r6
 8006758:	ee08 0a10 	vmov	s16, r0
 800675c:	f000 fabc 	bl	8006cd8 <__mcmp>
 8006760:	2800      	cmp	r0, #0
 8006762:	dc91      	bgt.n	8006688 <_dtoa_r+0xaa8>
 8006764:	d102      	bne.n	800676c <_dtoa_r+0xb8c>
 8006766:	f01a 0f01 	tst.w	sl, #1
 800676a:	d18d      	bne.n	8006688 <_dtoa_r+0xaa8>
 800676c:	462b      	mov	r3, r5
 800676e:	461d      	mov	r5, r3
 8006770:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006774:	2a30      	cmp	r2, #48	; 0x30
 8006776:	d0fa      	beq.n	800676e <_dtoa_r+0xb8e>
 8006778:	e6d7      	b.n	800652a <_dtoa_r+0x94a>
 800677a:	9a01      	ldr	r2, [sp, #4]
 800677c:	429a      	cmp	r2, r3
 800677e:	d184      	bne.n	800668a <_dtoa_r+0xaaa>
 8006780:	9b00      	ldr	r3, [sp, #0]
 8006782:	3301      	adds	r3, #1
 8006784:	9300      	str	r3, [sp, #0]
 8006786:	2331      	movs	r3, #49	; 0x31
 8006788:	7013      	strb	r3, [r2, #0]
 800678a:	e6ce      	b.n	800652a <_dtoa_r+0x94a>
 800678c:	4b09      	ldr	r3, [pc, #36]	; (80067b4 <_dtoa_r+0xbd4>)
 800678e:	f7ff ba95 	b.w	8005cbc <_dtoa_r+0xdc>
 8006792:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006794:	2b00      	cmp	r3, #0
 8006796:	f47f aa6e 	bne.w	8005c76 <_dtoa_r+0x96>
 800679a:	4b07      	ldr	r3, [pc, #28]	; (80067b8 <_dtoa_r+0xbd8>)
 800679c:	f7ff ba8e 	b.w	8005cbc <_dtoa_r+0xdc>
 80067a0:	9b02      	ldr	r3, [sp, #8]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	dcae      	bgt.n	8006704 <_dtoa_r+0xb24>
 80067a6:	9b06      	ldr	r3, [sp, #24]
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	f73f aea8 	bgt.w	80064fe <_dtoa_r+0x91e>
 80067ae:	e7a9      	b.n	8006704 <_dtoa_r+0xb24>
 80067b0:	080081d3 	.word	0x080081d3
 80067b4:	08008130 	.word	0x08008130
 80067b8:	08008154 	.word	0x08008154

080067bc <_localeconv_r>:
 80067bc:	4800      	ldr	r0, [pc, #0]	; (80067c0 <_localeconv_r+0x4>)
 80067be:	4770      	bx	lr
 80067c0:	20000168 	.word	0x20000168

080067c4 <malloc>:
 80067c4:	4b02      	ldr	r3, [pc, #8]	; (80067d0 <malloc+0xc>)
 80067c6:	4601      	mov	r1, r0
 80067c8:	6818      	ldr	r0, [r3, #0]
 80067ca:	f000 bc09 	b.w	8006fe0 <_malloc_r>
 80067ce:	bf00      	nop
 80067d0:	20000014 	.word	0x20000014

080067d4 <_Balloc>:
 80067d4:	b570      	push	{r4, r5, r6, lr}
 80067d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80067d8:	4604      	mov	r4, r0
 80067da:	460d      	mov	r5, r1
 80067dc:	b976      	cbnz	r6, 80067fc <_Balloc+0x28>
 80067de:	2010      	movs	r0, #16
 80067e0:	f7ff fff0 	bl	80067c4 <malloc>
 80067e4:	4602      	mov	r2, r0
 80067e6:	6260      	str	r0, [r4, #36]	; 0x24
 80067e8:	b920      	cbnz	r0, 80067f4 <_Balloc+0x20>
 80067ea:	4b18      	ldr	r3, [pc, #96]	; (800684c <_Balloc+0x78>)
 80067ec:	4818      	ldr	r0, [pc, #96]	; (8006850 <_Balloc+0x7c>)
 80067ee:	2166      	movs	r1, #102	; 0x66
 80067f0:	f000 fdd6 	bl	80073a0 <__assert_func>
 80067f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067f8:	6006      	str	r6, [r0, #0]
 80067fa:	60c6      	str	r6, [r0, #12]
 80067fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80067fe:	68f3      	ldr	r3, [r6, #12]
 8006800:	b183      	cbz	r3, 8006824 <_Balloc+0x50>
 8006802:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800680a:	b9b8      	cbnz	r0, 800683c <_Balloc+0x68>
 800680c:	2101      	movs	r1, #1
 800680e:	fa01 f605 	lsl.w	r6, r1, r5
 8006812:	1d72      	adds	r2, r6, #5
 8006814:	0092      	lsls	r2, r2, #2
 8006816:	4620      	mov	r0, r4
 8006818:	f000 fb60 	bl	8006edc <_calloc_r>
 800681c:	b160      	cbz	r0, 8006838 <_Balloc+0x64>
 800681e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006822:	e00e      	b.n	8006842 <_Balloc+0x6e>
 8006824:	2221      	movs	r2, #33	; 0x21
 8006826:	2104      	movs	r1, #4
 8006828:	4620      	mov	r0, r4
 800682a:	f000 fb57 	bl	8006edc <_calloc_r>
 800682e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006830:	60f0      	str	r0, [r6, #12]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1e4      	bne.n	8006802 <_Balloc+0x2e>
 8006838:	2000      	movs	r0, #0
 800683a:	bd70      	pop	{r4, r5, r6, pc}
 800683c:	6802      	ldr	r2, [r0, #0]
 800683e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006842:	2300      	movs	r3, #0
 8006844:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006848:	e7f7      	b.n	800683a <_Balloc+0x66>
 800684a:	bf00      	nop
 800684c:	08008161 	.word	0x08008161
 8006850:	080081e4 	.word	0x080081e4

08006854 <_Bfree>:
 8006854:	b570      	push	{r4, r5, r6, lr}
 8006856:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006858:	4605      	mov	r5, r0
 800685a:	460c      	mov	r4, r1
 800685c:	b976      	cbnz	r6, 800687c <_Bfree+0x28>
 800685e:	2010      	movs	r0, #16
 8006860:	f7ff ffb0 	bl	80067c4 <malloc>
 8006864:	4602      	mov	r2, r0
 8006866:	6268      	str	r0, [r5, #36]	; 0x24
 8006868:	b920      	cbnz	r0, 8006874 <_Bfree+0x20>
 800686a:	4b09      	ldr	r3, [pc, #36]	; (8006890 <_Bfree+0x3c>)
 800686c:	4809      	ldr	r0, [pc, #36]	; (8006894 <_Bfree+0x40>)
 800686e:	218a      	movs	r1, #138	; 0x8a
 8006870:	f000 fd96 	bl	80073a0 <__assert_func>
 8006874:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006878:	6006      	str	r6, [r0, #0]
 800687a:	60c6      	str	r6, [r0, #12]
 800687c:	b13c      	cbz	r4, 800688e <_Bfree+0x3a>
 800687e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006880:	6862      	ldr	r2, [r4, #4]
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006888:	6021      	str	r1, [r4, #0]
 800688a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800688e:	bd70      	pop	{r4, r5, r6, pc}
 8006890:	08008161 	.word	0x08008161
 8006894:	080081e4 	.word	0x080081e4

08006898 <__multadd>:
 8006898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800689c:	690d      	ldr	r5, [r1, #16]
 800689e:	4607      	mov	r7, r0
 80068a0:	460c      	mov	r4, r1
 80068a2:	461e      	mov	r6, r3
 80068a4:	f101 0c14 	add.w	ip, r1, #20
 80068a8:	2000      	movs	r0, #0
 80068aa:	f8dc 3000 	ldr.w	r3, [ip]
 80068ae:	b299      	uxth	r1, r3
 80068b0:	fb02 6101 	mla	r1, r2, r1, r6
 80068b4:	0c1e      	lsrs	r6, r3, #16
 80068b6:	0c0b      	lsrs	r3, r1, #16
 80068b8:	fb02 3306 	mla	r3, r2, r6, r3
 80068bc:	b289      	uxth	r1, r1
 80068be:	3001      	adds	r0, #1
 80068c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80068c4:	4285      	cmp	r5, r0
 80068c6:	f84c 1b04 	str.w	r1, [ip], #4
 80068ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80068ce:	dcec      	bgt.n	80068aa <__multadd+0x12>
 80068d0:	b30e      	cbz	r6, 8006916 <__multadd+0x7e>
 80068d2:	68a3      	ldr	r3, [r4, #8]
 80068d4:	42ab      	cmp	r3, r5
 80068d6:	dc19      	bgt.n	800690c <__multadd+0x74>
 80068d8:	6861      	ldr	r1, [r4, #4]
 80068da:	4638      	mov	r0, r7
 80068dc:	3101      	adds	r1, #1
 80068de:	f7ff ff79 	bl	80067d4 <_Balloc>
 80068e2:	4680      	mov	r8, r0
 80068e4:	b928      	cbnz	r0, 80068f2 <__multadd+0x5a>
 80068e6:	4602      	mov	r2, r0
 80068e8:	4b0c      	ldr	r3, [pc, #48]	; (800691c <__multadd+0x84>)
 80068ea:	480d      	ldr	r0, [pc, #52]	; (8006920 <__multadd+0x88>)
 80068ec:	21b5      	movs	r1, #181	; 0xb5
 80068ee:	f000 fd57 	bl	80073a0 <__assert_func>
 80068f2:	6922      	ldr	r2, [r4, #16]
 80068f4:	3202      	adds	r2, #2
 80068f6:	f104 010c 	add.w	r1, r4, #12
 80068fa:	0092      	lsls	r2, r2, #2
 80068fc:	300c      	adds	r0, #12
 80068fe:	f7fe fc43 	bl	8005188 <memcpy>
 8006902:	4621      	mov	r1, r4
 8006904:	4638      	mov	r0, r7
 8006906:	f7ff ffa5 	bl	8006854 <_Bfree>
 800690a:	4644      	mov	r4, r8
 800690c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006910:	3501      	adds	r5, #1
 8006912:	615e      	str	r6, [r3, #20]
 8006914:	6125      	str	r5, [r4, #16]
 8006916:	4620      	mov	r0, r4
 8006918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800691c:	080081d3 	.word	0x080081d3
 8006920:	080081e4 	.word	0x080081e4

08006924 <__hi0bits>:
 8006924:	0c03      	lsrs	r3, r0, #16
 8006926:	041b      	lsls	r3, r3, #16
 8006928:	b9d3      	cbnz	r3, 8006960 <__hi0bits+0x3c>
 800692a:	0400      	lsls	r0, r0, #16
 800692c:	2310      	movs	r3, #16
 800692e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006932:	bf04      	itt	eq
 8006934:	0200      	lsleq	r0, r0, #8
 8006936:	3308      	addeq	r3, #8
 8006938:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800693c:	bf04      	itt	eq
 800693e:	0100      	lsleq	r0, r0, #4
 8006940:	3304      	addeq	r3, #4
 8006942:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006946:	bf04      	itt	eq
 8006948:	0080      	lsleq	r0, r0, #2
 800694a:	3302      	addeq	r3, #2
 800694c:	2800      	cmp	r0, #0
 800694e:	db05      	blt.n	800695c <__hi0bits+0x38>
 8006950:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006954:	f103 0301 	add.w	r3, r3, #1
 8006958:	bf08      	it	eq
 800695a:	2320      	moveq	r3, #32
 800695c:	4618      	mov	r0, r3
 800695e:	4770      	bx	lr
 8006960:	2300      	movs	r3, #0
 8006962:	e7e4      	b.n	800692e <__hi0bits+0xa>

08006964 <__lo0bits>:
 8006964:	6803      	ldr	r3, [r0, #0]
 8006966:	f013 0207 	ands.w	r2, r3, #7
 800696a:	4601      	mov	r1, r0
 800696c:	d00b      	beq.n	8006986 <__lo0bits+0x22>
 800696e:	07da      	lsls	r2, r3, #31
 8006970:	d423      	bmi.n	80069ba <__lo0bits+0x56>
 8006972:	0798      	lsls	r0, r3, #30
 8006974:	bf49      	itett	mi
 8006976:	085b      	lsrmi	r3, r3, #1
 8006978:	089b      	lsrpl	r3, r3, #2
 800697a:	2001      	movmi	r0, #1
 800697c:	600b      	strmi	r3, [r1, #0]
 800697e:	bf5c      	itt	pl
 8006980:	600b      	strpl	r3, [r1, #0]
 8006982:	2002      	movpl	r0, #2
 8006984:	4770      	bx	lr
 8006986:	b298      	uxth	r0, r3
 8006988:	b9a8      	cbnz	r0, 80069b6 <__lo0bits+0x52>
 800698a:	0c1b      	lsrs	r3, r3, #16
 800698c:	2010      	movs	r0, #16
 800698e:	b2da      	uxtb	r2, r3
 8006990:	b90a      	cbnz	r2, 8006996 <__lo0bits+0x32>
 8006992:	3008      	adds	r0, #8
 8006994:	0a1b      	lsrs	r3, r3, #8
 8006996:	071a      	lsls	r2, r3, #28
 8006998:	bf04      	itt	eq
 800699a:	091b      	lsreq	r3, r3, #4
 800699c:	3004      	addeq	r0, #4
 800699e:	079a      	lsls	r2, r3, #30
 80069a0:	bf04      	itt	eq
 80069a2:	089b      	lsreq	r3, r3, #2
 80069a4:	3002      	addeq	r0, #2
 80069a6:	07da      	lsls	r2, r3, #31
 80069a8:	d403      	bmi.n	80069b2 <__lo0bits+0x4e>
 80069aa:	085b      	lsrs	r3, r3, #1
 80069ac:	f100 0001 	add.w	r0, r0, #1
 80069b0:	d005      	beq.n	80069be <__lo0bits+0x5a>
 80069b2:	600b      	str	r3, [r1, #0]
 80069b4:	4770      	bx	lr
 80069b6:	4610      	mov	r0, r2
 80069b8:	e7e9      	b.n	800698e <__lo0bits+0x2a>
 80069ba:	2000      	movs	r0, #0
 80069bc:	4770      	bx	lr
 80069be:	2020      	movs	r0, #32
 80069c0:	4770      	bx	lr
	...

080069c4 <__i2b>:
 80069c4:	b510      	push	{r4, lr}
 80069c6:	460c      	mov	r4, r1
 80069c8:	2101      	movs	r1, #1
 80069ca:	f7ff ff03 	bl	80067d4 <_Balloc>
 80069ce:	4602      	mov	r2, r0
 80069d0:	b928      	cbnz	r0, 80069de <__i2b+0x1a>
 80069d2:	4b05      	ldr	r3, [pc, #20]	; (80069e8 <__i2b+0x24>)
 80069d4:	4805      	ldr	r0, [pc, #20]	; (80069ec <__i2b+0x28>)
 80069d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80069da:	f000 fce1 	bl	80073a0 <__assert_func>
 80069de:	2301      	movs	r3, #1
 80069e0:	6144      	str	r4, [r0, #20]
 80069e2:	6103      	str	r3, [r0, #16]
 80069e4:	bd10      	pop	{r4, pc}
 80069e6:	bf00      	nop
 80069e8:	080081d3 	.word	0x080081d3
 80069ec:	080081e4 	.word	0x080081e4

080069f0 <__multiply>:
 80069f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f4:	4691      	mov	r9, r2
 80069f6:	690a      	ldr	r2, [r1, #16]
 80069f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	bfb8      	it	lt
 8006a00:	460b      	movlt	r3, r1
 8006a02:	460c      	mov	r4, r1
 8006a04:	bfbc      	itt	lt
 8006a06:	464c      	movlt	r4, r9
 8006a08:	4699      	movlt	r9, r3
 8006a0a:	6927      	ldr	r7, [r4, #16]
 8006a0c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006a10:	68a3      	ldr	r3, [r4, #8]
 8006a12:	6861      	ldr	r1, [r4, #4]
 8006a14:	eb07 060a 	add.w	r6, r7, sl
 8006a18:	42b3      	cmp	r3, r6
 8006a1a:	b085      	sub	sp, #20
 8006a1c:	bfb8      	it	lt
 8006a1e:	3101      	addlt	r1, #1
 8006a20:	f7ff fed8 	bl	80067d4 <_Balloc>
 8006a24:	b930      	cbnz	r0, 8006a34 <__multiply+0x44>
 8006a26:	4602      	mov	r2, r0
 8006a28:	4b44      	ldr	r3, [pc, #272]	; (8006b3c <__multiply+0x14c>)
 8006a2a:	4845      	ldr	r0, [pc, #276]	; (8006b40 <__multiply+0x150>)
 8006a2c:	f240 115d 	movw	r1, #349	; 0x15d
 8006a30:	f000 fcb6 	bl	80073a0 <__assert_func>
 8006a34:	f100 0514 	add.w	r5, r0, #20
 8006a38:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006a3c:	462b      	mov	r3, r5
 8006a3e:	2200      	movs	r2, #0
 8006a40:	4543      	cmp	r3, r8
 8006a42:	d321      	bcc.n	8006a88 <__multiply+0x98>
 8006a44:	f104 0314 	add.w	r3, r4, #20
 8006a48:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006a4c:	f109 0314 	add.w	r3, r9, #20
 8006a50:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006a54:	9202      	str	r2, [sp, #8]
 8006a56:	1b3a      	subs	r2, r7, r4
 8006a58:	3a15      	subs	r2, #21
 8006a5a:	f022 0203 	bic.w	r2, r2, #3
 8006a5e:	3204      	adds	r2, #4
 8006a60:	f104 0115 	add.w	r1, r4, #21
 8006a64:	428f      	cmp	r7, r1
 8006a66:	bf38      	it	cc
 8006a68:	2204      	movcc	r2, #4
 8006a6a:	9201      	str	r2, [sp, #4]
 8006a6c:	9a02      	ldr	r2, [sp, #8]
 8006a6e:	9303      	str	r3, [sp, #12]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d80c      	bhi.n	8006a8e <__multiply+0x9e>
 8006a74:	2e00      	cmp	r6, #0
 8006a76:	dd03      	ble.n	8006a80 <__multiply+0x90>
 8006a78:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d05a      	beq.n	8006b36 <__multiply+0x146>
 8006a80:	6106      	str	r6, [r0, #16]
 8006a82:	b005      	add	sp, #20
 8006a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a88:	f843 2b04 	str.w	r2, [r3], #4
 8006a8c:	e7d8      	b.n	8006a40 <__multiply+0x50>
 8006a8e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006a92:	f1ba 0f00 	cmp.w	sl, #0
 8006a96:	d024      	beq.n	8006ae2 <__multiply+0xf2>
 8006a98:	f104 0e14 	add.w	lr, r4, #20
 8006a9c:	46a9      	mov	r9, r5
 8006a9e:	f04f 0c00 	mov.w	ip, #0
 8006aa2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006aa6:	f8d9 1000 	ldr.w	r1, [r9]
 8006aaa:	fa1f fb82 	uxth.w	fp, r2
 8006aae:	b289      	uxth	r1, r1
 8006ab0:	fb0a 110b 	mla	r1, sl, fp, r1
 8006ab4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006ab8:	f8d9 2000 	ldr.w	r2, [r9]
 8006abc:	4461      	add	r1, ip
 8006abe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006ac2:	fb0a c20b 	mla	r2, sl, fp, ip
 8006ac6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006aca:	b289      	uxth	r1, r1
 8006acc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006ad0:	4577      	cmp	r7, lr
 8006ad2:	f849 1b04 	str.w	r1, [r9], #4
 8006ad6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006ada:	d8e2      	bhi.n	8006aa2 <__multiply+0xb2>
 8006adc:	9a01      	ldr	r2, [sp, #4]
 8006ade:	f845 c002 	str.w	ip, [r5, r2]
 8006ae2:	9a03      	ldr	r2, [sp, #12]
 8006ae4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006ae8:	3304      	adds	r3, #4
 8006aea:	f1b9 0f00 	cmp.w	r9, #0
 8006aee:	d020      	beq.n	8006b32 <__multiply+0x142>
 8006af0:	6829      	ldr	r1, [r5, #0]
 8006af2:	f104 0c14 	add.w	ip, r4, #20
 8006af6:	46ae      	mov	lr, r5
 8006af8:	f04f 0a00 	mov.w	sl, #0
 8006afc:	f8bc b000 	ldrh.w	fp, [ip]
 8006b00:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006b04:	fb09 220b 	mla	r2, r9, fp, r2
 8006b08:	4492      	add	sl, r2
 8006b0a:	b289      	uxth	r1, r1
 8006b0c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006b10:	f84e 1b04 	str.w	r1, [lr], #4
 8006b14:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006b18:	f8be 1000 	ldrh.w	r1, [lr]
 8006b1c:	0c12      	lsrs	r2, r2, #16
 8006b1e:	fb09 1102 	mla	r1, r9, r2, r1
 8006b22:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006b26:	4567      	cmp	r7, ip
 8006b28:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006b2c:	d8e6      	bhi.n	8006afc <__multiply+0x10c>
 8006b2e:	9a01      	ldr	r2, [sp, #4]
 8006b30:	50a9      	str	r1, [r5, r2]
 8006b32:	3504      	adds	r5, #4
 8006b34:	e79a      	b.n	8006a6c <__multiply+0x7c>
 8006b36:	3e01      	subs	r6, #1
 8006b38:	e79c      	b.n	8006a74 <__multiply+0x84>
 8006b3a:	bf00      	nop
 8006b3c:	080081d3 	.word	0x080081d3
 8006b40:	080081e4 	.word	0x080081e4

08006b44 <__pow5mult>:
 8006b44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b48:	4615      	mov	r5, r2
 8006b4a:	f012 0203 	ands.w	r2, r2, #3
 8006b4e:	4606      	mov	r6, r0
 8006b50:	460f      	mov	r7, r1
 8006b52:	d007      	beq.n	8006b64 <__pow5mult+0x20>
 8006b54:	4c25      	ldr	r4, [pc, #148]	; (8006bec <__pow5mult+0xa8>)
 8006b56:	3a01      	subs	r2, #1
 8006b58:	2300      	movs	r3, #0
 8006b5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b5e:	f7ff fe9b 	bl	8006898 <__multadd>
 8006b62:	4607      	mov	r7, r0
 8006b64:	10ad      	asrs	r5, r5, #2
 8006b66:	d03d      	beq.n	8006be4 <__pow5mult+0xa0>
 8006b68:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006b6a:	b97c      	cbnz	r4, 8006b8c <__pow5mult+0x48>
 8006b6c:	2010      	movs	r0, #16
 8006b6e:	f7ff fe29 	bl	80067c4 <malloc>
 8006b72:	4602      	mov	r2, r0
 8006b74:	6270      	str	r0, [r6, #36]	; 0x24
 8006b76:	b928      	cbnz	r0, 8006b84 <__pow5mult+0x40>
 8006b78:	4b1d      	ldr	r3, [pc, #116]	; (8006bf0 <__pow5mult+0xac>)
 8006b7a:	481e      	ldr	r0, [pc, #120]	; (8006bf4 <__pow5mult+0xb0>)
 8006b7c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006b80:	f000 fc0e 	bl	80073a0 <__assert_func>
 8006b84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b88:	6004      	str	r4, [r0, #0]
 8006b8a:	60c4      	str	r4, [r0, #12]
 8006b8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006b90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b94:	b94c      	cbnz	r4, 8006baa <__pow5mult+0x66>
 8006b96:	f240 2171 	movw	r1, #625	; 0x271
 8006b9a:	4630      	mov	r0, r6
 8006b9c:	f7ff ff12 	bl	80069c4 <__i2b>
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ba6:	4604      	mov	r4, r0
 8006ba8:	6003      	str	r3, [r0, #0]
 8006baa:	f04f 0900 	mov.w	r9, #0
 8006bae:	07eb      	lsls	r3, r5, #31
 8006bb0:	d50a      	bpl.n	8006bc8 <__pow5mult+0x84>
 8006bb2:	4639      	mov	r1, r7
 8006bb4:	4622      	mov	r2, r4
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	f7ff ff1a 	bl	80069f0 <__multiply>
 8006bbc:	4639      	mov	r1, r7
 8006bbe:	4680      	mov	r8, r0
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	f7ff fe47 	bl	8006854 <_Bfree>
 8006bc6:	4647      	mov	r7, r8
 8006bc8:	106d      	asrs	r5, r5, #1
 8006bca:	d00b      	beq.n	8006be4 <__pow5mult+0xa0>
 8006bcc:	6820      	ldr	r0, [r4, #0]
 8006bce:	b938      	cbnz	r0, 8006be0 <__pow5mult+0x9c>
 8006bd0:	4622      	mov	r2, r4
 8006bd2:	4621      	mov	r1, r4
 8006bd4:	4630      	mov	r0, r6
 8006bd6:	f7ff ff0b 	bl	80069f0 <__multiply>
 8006bda:	6020      	str	r0, [r4, #0]
 8006bdc:	f8c0 9000 	str.w	r9, [r0]
 8006be0:	4604      	mov	r4, r0
 8006be2:	e7e4      	b.n	8006bae <__pow5mult+0x6a>
 8006be4:	4638      	mov	r0, r7
 8006be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bea:	bf00      	nop
 8006bec:	08008330 	.word	0x08008330
 8006bf0:	08008161 	.word	0x08008161
 8006bf4:	080081e4 	.word	0x080081e4

08006bf8 <__lshift>:
 8006bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bfc:	460c      	mov	r4, r1
 8006bfe:	6849      	ldr	r1, [r1, #4]
 8006c00:	6923      	ldr	r3, [r4, #16]
 8006c02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006c06:	68a3      	ldr	r3, [r4, #8]
 8006c08:	4607      	mov	r7, r0
 8006c0a:	4691      	mov	r9, r2
 8006c0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006c10:	f108 0601 	add.w	r6, r8, #1
 8006c14:	42b3      	cmp	r3, r6
 8006c16:	db0b      	blt.n	8006c30 <__lshift+0x38>
 8006c18:	4638      	mov	r0, r7
 8006c1a:	f7ff fddb 	bl	80067d4 <_Balloc>
 8006c1e:	4605      	mov	r5, r0
 8006c20:	b948      	cbnz	r0, 8006c36 <__lshift+0x3e>
 8006c22:	4602      	mov	r2, r0
 8006c24:	4b2a      	ldr	r3, [pc, #168]	; (8006cd0 <__lshift+0xd8>)
 8006c26:	482b      	ldr	r0, [pc, #172]	; (8006cd4 <__lshift+0xdc>)
 8006c28:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006c2c:	f000 fbb8 	bl	80073a0 <__assert_func>
 8006c30:	3101      	adds	r1, #1
 8006c32:	005b      	lsls	r3, r3, #1
 8006c34:	e7ee      	b.n	8006c14 <__lshift+0x1c>
 8006c36:	2300      	movs	r3, #0
 8006c38:	f100 0114 	add.w	r1, r0, #20
 8006c3c:	f100 0210 	add.w	r2, r0, #16
 8006c40:	4618      	mov	r0, r3
 8006c42:	4553      	cmp	r3, sl
 8006c44:	db37      	blt.n	8006cb6 <__lshift+0xbe>
 8006c46:	6920      	ldr	r0, [r4, #16]
 8006c48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006c4c:	f104 0314 	add.w	r3, r4, #20
 8006c50:	f019 091f 	ands.w	r9, r9, #31
 8006c54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006c58:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006c5c:	d02f      	beq.n	8006cbe <__lshift+0xc6>
 8006c5e:	f1c9 0e20 	rsb	lr, r9, #32
 8006c62:	468a      	mov	sl, r1
 8006c64:	f04f 0c00 	mov.w	ip, #0
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	fa02 f209 	lsl.w	r2, r2, r9
 8006c6e:	ea42 020c 	orr.w	r2, r2, ip
 8006c72:	f84a 2b04 	str.w	r2, [sl], #4
 8006c76:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c7a:	4298      	cmp	r0, r3
 8006c7c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006c80:	d8f2      	bhi.n	8006c68 <__lshift+0x70>
 8006c82:	1b03      	subs	r3, r0, r4
 8006c84:	3b15      	subs	r3, #21
 8006c86:	f023 0303 	bic.w	r3, r3, #3
 8006c8a:	3304      	adds	r3, #4
 8006c8c:	f104 0215 	add.w	r2, r4, #21
 8006c90:	4290      	cmp	r0, r2
 8006c92:	bf38      	it	cc
 8006c94:	2304      	movcc	r3, #4
 8006c96:	f841 c003 	str.w	ip, [r1, r3]
 8006c9a:	f1bc 0f00 	cmp.w	ip, #0
 8006c9e:	d001      	beq.n	8006ca4 <__lshift+0xac>
 8006ca0:	f108 0602 	add.w	r6, r8, #2
 8006ca4:	3e01      	subs	r6, #1
 8006ca6:	4638      	mov	r0, r7
 8006ca8:	612e      	str	r6, [r5, #16]
 8006caa:	4621      	mov	r1, r4
 8006cac:	f7ff fdd2 	bl	8006854 <_Bfree>
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006cba:	3301      	adds	r3, #1
 8006cbc:	e7c1      	b.n	8006c42 <__lshift+0x4a>
 8006cbe:	3904      	subs	r1, #4
 8006cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cc4:	f841 2f04 	str.w	r2, [r1, #4]!
 8006cc8:	4298      	cmp	r0, r3
 8006cca:	d8f9      	bhi.n	8006cc0 <__lshift+0xc8>
 8006ccc:	e7ea      	b.n	8006ca4 <__lshift+0xac>
 8006cce:	bf00      	nop
 8006cd0:	080081d3 	.word	0x080081d3
 8006cd4:	080081e4 	.word	0x080081e4

08006cd8 <__mcmp>:
 8006cd8:	b530      	push	{r4, r5, lr}
 8006cda:	6902      	ldr	r2, [r0, #16]
 8006cdc:	690c      	ldr	r4, [r1, #16]
 8006cde:	1b12      	subs	r2, r2, r4
 8006ce0:	d10e      	bne.n	8006d00 <__mcmp+0x28>
 8006ce2:	f100 0314 	add.w	r3, r0, #20
 8006ce6:	3114      	adds	r1, #20
 8006ce8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006cec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006cf0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006cf4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006cf8:	42a5      	cmp	r5, r4
 8006cfa:	d003      	beq.n	8006d04 <__mcmp+0x2c>
 8006cfc:	d305      	bcc.n	8006d0a <__mcmp+0x32>
 8006cfe:	2201      	movs	r2, #1
 8006d00:	4610      	mov	r0, r2
 8006d02:	bd30      	pop	{r4, r5, pc}
 8006d04:	4283      	cmp	r3, r0
 8006d06:	d3f3      	bcc.n	8006cf0 <__mcmp+0x18>
 8006d08:	e7fa      	b.n	8006d00 <__mcmp+0x28>
 8006d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d0e:	e7f7      	b.n	8006d00 <__mcmp+0x28>

08006d10 <__mdiff>:
 8006d10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d14:	460c      	mov	r4, r1
 8006d16:	4606      	mov	r6, r0
 8006d18:	4611      	mov	r1, r2
 8006d1a:	4620      	mov	r0, r4
 8006d1c:	4690      	mov	r8, r2
 8006d1e:	f7ff ffdb 	bl	8006cd8 <__mcmp>
 8006d22:	1e05      	subs	r5, r0, #0
 8006d24:	d110      	bne.n	8006d48 <__mdiff+0x38>
 8006d26:	4629      	mov	r1, r5
 8006d28:	4630      	mov	r0, r6
 8006d2a:	f7ff fd53 	bl	80067d4 <_Balloc>
 8006d2e:	b930      	cbnz	r0, 8006d3e <__mdiff+0x2e>
 8006d30:	4b3a      	ldr	r3, [pc, #232]	; (8006e1c <__mdiff+0x10c>)
 8006d32:	4602      	mov	r2, r0
 8006d34:	f240 2132 	movw	r1, #562	; 0x232
 8006d38:	4839      	ldr	r0, [pc, #228]	; (8006e20 <__mdiff+0x110>)
 8006d3a:	f000 fb31 	bl	80073a0 <__assert_func>
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006d44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d48:	bfa4      	itt	ge
 8006d4a:	4643      	movge	r3, r8
 8006d4c:	46a0      	movge	r8, r4
 8006d4e:	4630      	mov	r0, r6
 8006d50:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006d54:	bfa6      	itte	ge
 8006d56:	461c      	movge	r4, r3
 8006d58:	2500      	movge	r5, #0
 8006d5a:	2501      	movlt	r5, #1
 8006d5c:	f7ff fd3a 	bl	80067d4 <_Balloc>
 8006d60:	b920      	cbnz	r0, 8006d6c <__mdiff+0x5c>
 8006d62:	4b2e      	ldr	r3, [pc, #184]	; (8006e1c <__mdiff+0x10c>)
 8006d64:	4602      	mov	r2, r0
 8006d66:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006d6a:	e7e5      	b.n	8006d38 <__mdiff+0x28>
 8006d6c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006d70:	6926      	ldr	r6, [r4, #16]
 8006d72:	60c5      	str	r5, [r0, #12]
 8006d74:	f104 0914 	add.w	r9, r4, #20
 8006d78:	f108 0514 	add.w	r5, r8, #20
 8006d7c:	f100 0e14 	add.w	lr, r0, #20
 8006d80:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006d84:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006d88:	f108 0210 	add.w	r2, r8, #16
 8006d8c:	46f2      	mov	sl, lr
 8006d8e:	2100      	movs	r1, #0
 8006d90:	f859 3b04 	ldr.w	r3, [r9], #4
 8006d94:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006d98:	fa1f f883 	uxth.w	r8, r3
 8006d9c:	fa11 f18b 	uxtah	r1, r1, fp
 8006da0:	0c1b      	lsrs	r3, r3, #16
 8006da2:	eba1 0808 	sub.w	r8, r1, r8
 8006da6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006daa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006dae:	fa1f f888 	uxth.w	r8, r8
 8006db2:	1419      	asrs	r1, r3, #16
 8006db4:	454e      	cmp	r6, r9
 8006db6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006dba:	f84a 3b04 	str.w	r3, [sl], #4
 8006dbe:	d8e7      	bhi.n	8006d90 <__mdiff+0x80>
 8006dc0:	1b33      	subs	r3, r6, r4
 8006dc2:	3b15      	subs	r3, #21
 8006dc4:	f023 0303 	bic.w	r3, r3, #3
 8006dc8:	3304      	adds	r3, #4
 8006dca:	3415      	adds	r4, #21
 8006dcc:	42a6      	cmp	r6, r4
 8006dce:	bf38      	it	cc
 8006dd0:	2304      	movcc	r3, #4
 8006dd2:	441d      	add	r5, r3
 8006dd4:	4473      	add	r3, lr
 8006dd6:	469e      	mov	lr, r3
 8006dd8:	462e      	mov	r6, r5
 8006dda:	4566      	cmp	r6, ip
 8006ddc:	d30e      	bcc.n	8006dfc <__mdiff+0xec>
 8006dde:	f10c 0203 	add.w	r2, ip, #3
 8006de2:	1b52      	subs	r2, r2, r5
 8006de4:	f022 0203 	bic.w	r2, r2, #3
 8006de8:	3d03      	subs	r5, #3
 8006dea:	45ac      	cmp	ip, r5
 8006dec:	bf38      	it	cc
 8006dee:	2200      	movcc	r2, #0
 8006df0:	441a      	add	r2, r3
 8006df2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006df6:	b17b      	cbz	r3, 8006e18 <__mdiff+0x108>
 8006df8:	6107      	str	r7, [r0, #16]
 8006dfa:	e7a3      	b.n	8006d44 <__mdiff+0x34>
 8006dfc:	f856 8b04 	ldr.w	r8, [r6], #4
 8006e00:	fa11 f288 	uxtah	r2, r1, r8
 8006e04:	1414      	asrs	r4, r2, #16
 8006e06:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006e0a:	b292      	uxth	r2, r2
 8006e0c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006e10:	f84e 2b04 	str.w	r2, [lr], #4
 8006e14:	1421      	asrs	r1, r4, #16
 8006e16:	e7e0      	b.n	8006dda <__mdiff+0xca>
 8006e18:	3f01      	subs	r7, #1
 8006e1a:	e7ea      	b.n	8006df2 <__mdiff+0xe2>
 8006e1c:	080081d3 	.word	0x080081d3
 8006e20:	080081e4 	.word	0x080081e4

08006e24 <__d2b>:
 8006e24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006e28:	4689      	mov	r9, r1
 8006e2a:	2101      	movs	r1, #1
 8006e2c:	ec57 6b10 	vmov	r6, r7, d0
 8006e30:	4690      	mov	r8, r2
 8006e32:	f7ff fccf 	bl	80067d4 <_Balloc>
 8006e36:	4604      	mov	r4, r0
 8006e38:	b930      	cbnz	r0, 8006e48 <__d2b+0x24>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	4b25      	ldr	r3, [pc, #148]	; (8006ed4 <__d2b+0xb0>)
 8006e3e:	4826      	ldr	r0, [pc, #152]	; (8006ed8 <__d2b+0xb4>)
 8006e40:	f240 310a 	movw	r1, #778	; 0x30a
 8006e44:	f000 faac 	bl	80073a0 <__assert_func>
 8006e48:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006e4c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006e50:	bb35      	cbnz	r5, 8006ea0 <__d2b+0x7c>
 8006e52:	2e00      	cmp	r6, #0
 8006e54:	9301      	str	r3, [sp, #4]
 8006e56:	d028      	beq.n	8006eaa <__d2b+0x86>
 8006e58:	4668      	mov	r0, sp
 8006e5a:	9600      	str	r6, [sp, #0]
 8006e5c:	f7ff fd82 	bl	8006964 <__lo0bits>
 8006e60:	9900      	ldr	r1, [sp, #0]
 8006e62:	b300      	cbz	r0, 8006ea6 <__d2b+0x82>
 8006e64:	9a01      	ldr	r2, [sp, #4]
 8006e66:	f1c0 0320 	rsb	r3, r0, #32
 8006e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6e:	430b      	orrs	r3, r1
 8006e70:	40c2      	lsrs	r2, r0
 8006e72:	6163      	str	r3, [r4, #20]
 8006e74:	9201      	str	r2, [sp, #4]
 8006e76:	9b01      	ldr	r3, [sp, #4]
 8006e78:	61a3      	str	r3, [r4, #24]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	bf14      	ite	ne
 8006e7e:	2202      	movne	r2, #2
 8006e80:	2201      	moveq	r2, #1
 8006e82:	6122      	str	r2, [r4, #16]
 8006e84:	b1d5      	cbz	r5, 8006ebc <__d2b+0x98>
 8006e86:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006e8a:	4405      	add	r5, r0
 8006e8c:	f8c9 5000 	str.w	r5, [r9]
 8006e90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006e94:	f8c8 0000 	str.w	r0, [r8]
 8006e98:	4620      	mov	r0, r4
 8006e9a:	b003      	add	sp, #12
 8006e9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ea0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ea4:	e7d5      	b.n	8006e52 <__d2b+0x2e>
 8006ea6:	6161      	str	r1, [r4, #20]
 8006ea8:	e7e5      	b.n	8006e76 <__d2b+0x52>
 8006eaa:	a801      	add	r0, sp, #4
 8006eac:	f7ff fd5a 	bl	8006964 <__lo0bits>
 8006eb0:	9b01      	ldr	r3, [sp, #4]
 8006eb2:	6163      	str	r3, [r4, #20]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	6122      	str	r2, [r4, #16]
 8006eb8:	3020      	adds	r0, #32
 8006eba:	e7e3      	b.n	8006e84 <__d2b+0x60>
 8006ebc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006ec0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006ec4:	f8c9 0000 	str.w	r0, [r9]
 8006ec8:	6918      	ldr	r0, [r3, #16]
 8006eca:	f7ff fd2b 	bl	8006924 <__hi0bits>
 8006ece:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ed2:	e7df      	b.n	8006e94 <__d2b+0x70>
 8006ed4:	080081d3 	.word	0x080081d3
 8006ed8:	080081e4 	.word	0x080081e4

08006edc <_calloc_r>:
 8006edc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ede:	fba1 2402 	umull	r2, r4, r1, r2
 8006ee2:	b94c      	cbnz	r4, 8006ef8 <_calloc_r+0x1c>
 8006ee4:	4611      	mov	r1, r2
 8006ee6:	9201      	str	r2, [sp, #4]
 8006ee8:	f000 f87a 	bl	8006fe0 <_malloc_r>
 8006eec:	9a01      	ldr	r2, [sp, #4]
 8006eee:	4605      	mov	r5, r0
 8006ef0:	b930      	cbnz	r0, 8006f00 <_calloc_r+0x24>
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	b003      	add	sp, #12
 8006ef6:	bd30      	pop	{r4, r5, pc}
 8006ef8:	220c      	movs	r2, #12
 8006efa:	6002      	str	r2, [r0, #0]
 8006efc:	2500      	movs	r5, #0
 8006efe:	e7f8      	b.n	8006ef2 <_calloc_r+0x16>
 8006f00:	4621      	mov	r1, r4
 8006f02:	f7fe f94f 	bl	80051a4 <memset>
 8006f06:	e7f4      	b.n	8006ef2 <_calloc_r+0x16>

08006f08 <_free_r>:
 8006f08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f0a:	2900      	cmp	r1, #0
 8006f0c:	d044      	beq.n	8006f98 <_free_r+0x90>
 8006f0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f12:	9001      	str	r0, [sp, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f1a1 0404 	sub.w	r4, r1, #4
 8006f1a:	bfb8      	it	lt
 8006f1c:	18e4      	addlt	r4, r4, r3
 8006f1e:	f000 fa9b 	bl	8007458 <__malloc_lock>
 8006f22:	4a1e      	ldr	r2, [pc, #120]	; (8006f9c <_free_r+0x94>)
 8006f24:	9801      	ldr	r0, [sp, #4]
 8006f26:	6813      	ldr	r3, [r2, #0]
 8006f28:	b933      	cbnz	r3, 8006f38 <_free_r+0x30>
 8006f2a:	6063      	str	r3, [r4, #4]
 8006f2c:	6014      	str	r4, [r2, #0]
 8006f2e:	b003      	add	sp, #12
 8006f30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f34:	f000 ba96 	b.w	8007464 <__malloc_unlock>
 8006f38:	42a3      	cmp	r3, r4
 8006f3a:	d908      	bls.n	8006f4e <_free_r+0x46>
 8006f3c:	6825      	ldr	r5, [r4, #0]
 8006f3e:	1961      	adds	r1, r4, r5
 8006f40:	428b      	cmp	r3, r1
 8006f42:	bf01      	itttt	eq
 8006f44:	6819      	ldreq	r1, [r3, #0]
 8006f46:	685b      	ldreq	r3, [r3, #4]
 8006f48:	1949      	addeq	r1, r1, r5
 8006f4a:	6021      	streq	r1, [r4, #0]
 8006f4c:	e7ed      	b.n	8006f2a <_free_r+0x22>
 8006f4e:	461a      	mov	r2, r3
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	b10b      	cbz	r3, 8006f58 <_free_r+0x50>
 8006f54:	42a3      	cmp	r3, r4
 8006f56:	d9fa      	bls.n	8006f4e <_free_r+0x46>
 8006f58:	6811      	ldr	r1, [r2, #0]
 8006f5a:	1855      	adds	r5, r2, r1
 8006f5c:	42a5      	cmp	r5, r4
 8006f5e:	d10b      	bne.n	8006f78 <_free_r+0x70>
 8006f60:	6824      	ldr	r4, [r4, #0]
 8006f62:	4421      	add	r1, r4
 8006f64:	1854      	adds	r4, r2, r1
 8006f66:	42a3      	cmp	r3, r4
 8006f68:	6011      	str	r1, [r2, #0]
 8006f6a:	d1e0      	bne.n	8006f2e <_free_r+0x26>
 8006f6c:	681c      	ldr	r4, [r3, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	6053      	str	r3, [r2, #4]
 8006f72:	4421      	add	r1, r4
 8006f74:	6011      	str	r1, [r2, #0]
 8006f76:	e7da      	b.n	8006f2e <_free_r+0x26>
 8006f78:	d902      	bls.n	8006f80 <_free_r+0x78>
 8006f7a:	230c      	movs	r3, #12
 8006f7c:	6003      	str	r3, [r0, #0]
 8006f7e:	e7d6      	b.n	8006f2e <_free_r+0x26>
 8006f80:	6825      	ldr	r5, [r4, #0]
 8006f82:	1961      	adds	r1, r4, r5
 8006f84:	428b      	cmp	r3, r1
 8006f86:	bf04      	itt	eq
 8006f88:	6819      	ldreq	r1, [r3, #0]
 8006f8a:	685b      	ldreq	r3, [r3, #4]
 8006f8c:	6063      	str	r3, [r4, #4]
 8006f8e:	bf04      	itt	eq
 8006f90:	1949      	addeq	r1, r1, r5
 8006f92:	6021      	streq	r1, [r4, #0]
 8006f94:	6054      	str	r4, [r2, #4]
 8006f96:	e7ca      	b.n	8006f2e <_free_r+0x26>
 8006f98:	b003      	add	sp, #12
 8006f9a:	bd30      	pop	{r4, r5, pc}
 8006f9c:	200004f4 	.word	0x200004f4

08006fa0 <sbrk_aligned>:
 8006fa0:	b570      	push	{r4, r5, r6, lr}
 8006fa2:	4e0e      	ldr	r6, [pc, #56]	; (8006fdc <sbrk_aligned+0x3c>)
 8006fa4:	460c      	mov	r4, r1
 8006fa6:	6831      	ldr	r1, [r6, #0]
 8006fa8:	4605      	mov	r5, r0
 8006faa:	b911      	cbnz	r1, 8006fb2 <sbrk_aligned+0x12>
 8006fac:	f000 f9e8 	bl	8007380 <_sbrk_r>
 8006fb0:	6030      	str	r0, [r6, #0]
 8006fb2:	4621      	mov	r1, r4
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	f000 f9e3 	bl	8007380 <_sbrk_r>
 8006fba:	1c43      	adds	r3, r0, #1
 8006fbc:	d00a      	beq.n	8006fd4 <sbrk_aligned+0x34>
 8006fbe:	1cc4      	adds	r4, r0, #3
 8006fc0:	f024 0403 	bic.w	r4, r4, #3
 8006fc4:	42a0      	cmp	r0, r4
 8006fc6:	d007      	beq.n	8006fd8 <sbrk_aligned+0x38>
 8006fc8:	1a21      	subs	r1, r4, r0
 8006fca:	4628      	mov	r0, r5
 8006fcc:	f000 f9d8 	bl	8007380 <_sbrk_r>
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	d101      	bne.n	8006fd8 <sbrk_aligned+0x38>
 8006fd4:	f04f 34ff 	mov.w	r4, #4294967295
 8006fd8:	4620      	mov	r0, r4
 8006fda:	bd70      	pop	{r4, r5, r6, pc}
 8006fdc:	200004f8 	.word	0x200004f8

08006fe0 <_malloc_r>:
 8006fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fe4:	1ccd      	adds	r5, r1, #3
 8006fe6:	f025 0503 	bic.w	r5, r5, #3
 8006fea:	3508      	adds	r5, #8
 8006fec:	2d0c      	cmp	r5, #12
 8006fee:	bf38      	it	cc
 8006ff0:	250c      	movcc	r5, #12
 8006ff2:	2d00      	cmp	r5, #0
 8006ff4:	4607      	mov	r7, r0
 8006ff6:	db01      	blt.n	8006ffc <_malloc_r+0x1c>
 8006ff8:	42a9      	cmp	r1, r5
 8006ffa:	d905      	bls.n	8007008 <_malloc_r+0x28>
 8006ffc:	230c      	movs	r3, #12
 8006ffe:	603b      	str	r3, [r7, #0]
 8007000:	2600      	movs	r6, #0
 8007002:	4630      	mov	r0, r6
 8007004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007008:	4e2e      	ldr	r6, [pc, #184]	; (80070c4 <_malloc_r+0xe4>)
 800700a:	f000 fa25 	bl	8007458 <__malloc_lock>
 800700e:	6833      	ldr	r3, [r6, #0]
 8007010:	461c      	mov	r4, r3
 8007012:	bb34      	cbnz	r4, 8007062 <_malloc_r+0x82>
 8007014:	4629      	mov	r1, r5
 8007016:	4638      	mov	r0, r7
 8007018:	f7ff ffc2 	bl	8006fa0 <sbrk_aligned>
 800701c:	1c43      	adds	r3, r0, #1
 800701e:	4604      	mov	r4, r0
 8007020:	d14d      	bne.n	80070be <_malloc_r+0xde>
 8007022:	6834      	ldr	r4, [r6, #0]
 8007024:	4626      	mov	r6, r4
 8007026:	2e00      	cmp	r6, #0
 8007028:	d140      	bne.n	80070ac <_malloc_r+0xcc>
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	4631      	mov	r1, r6
 800702e:	4638      	mov	r0, r7
 8007030:	eb04 0803 	add.w	r8, r4, r3
 8007034:	f000 f9a4 	bl	8007380 <_sbrk_r>
 8007038:	4580      	cmp	r8, r0
 800703a:	d13a      	bne.n	80070b2 <_malloc_r+0xd2>
 800703c:	6821      	ldr	r1, [r4, #0]
 800703e:	3503      	adds	r5, #3
 8007040:	1a6d      	subs	r5, r5, r1
 8007042:	f025 0503 	bic.w	r5, r5, #3
 8007046:	3508      	adds	r5, #8
 8007048:	2d0c      	cmp	r5, #12
 800704a:	bf38      	it	cc
 800704c:	250c      	movcc	r5, #12
 800704e:	4629      	mov	r1, r5
 8007050:	4638      	mov	r0, r7
 8007052:	f7ff ffa5 	bl	8006fa0 <sbrk_aligned>
 8007056:	3001      	adds	r0, #1
 8007058:	d02b      	beq.n	80070b2 <_malloc_r+0xd2>
 800705a:	6823      	ldr	r3, [r4, #0]
 800705c:	442b      	add	r3, r5
 800705e:	6023      	str	r3, [r4, #0]
 8007060:	e00e      	b.n	8007080 <_malloc_r+0xa0>
 8007062:	6822      	ldr	r2, [r4, #0]
 8007064:	1b52      	subs	r2, r2, r5
 8007066:	d41e      	bmi.n	80070a6 <_malloc_r+0xc6>
 8007068:	2a0b      	cmp	r2, #11
 800706a:	d916      	bls.n	800709a <_malloc_r+0xba>
 800706c:	1961      	adds	r1, r4, r5
 800706e:	42a3      	cmp	r3, r4
 8007070:	6025      	str	r5, [r4, #0]
 8007072:	bf18      	it	ne
 8007074:	6059      	strne	r1, [r3, #4]
 8007076:	6863      	ldr	r3, [r4, #4]
 8007078:	bf08      	it	eq
 800707a:	6031      	streq	r1, [r6, #0]
 800707c:	5162      	str	r2, [r4, r5]
 800707e:	604b      	str	r3, [r1, #4]
 8007080:	4638      	mov	r0, r7
 8007082:	f104 060b 	add.w	r6, r4, #11
 8007086:	f000 f9ed 	bl	8007464 <__malloc_unlock>
 800708a:	f026 0607 	bic.w	r6, r6, #7
 800708e:	1d23      	adds	r3, r4, #4
 8007090:	1af2      	subs	r2, r6, r3
 8007092:	d0b6      	beq.n	8007002 <_malloc_r+0x22>
 8007094:	1b9b      	subs	r3, r3, r6
 8007096:	50a3      	str	r3, [r4, r2]
 8007098:	e7b3      	b.n	8007002 <_malloc_r+0x22>
 800709a:	6862      	ldr	r2, [r4, #4]
 800709c:	42a3      	cmp	r3, r4
 800709e:	bf0c      	ite	eq
 80070a0:	6032      	streq	r2, [r6, #0]
 80070a2:	605a      	strne	r2, [r3, #4]
 80070a4:	e7ec      	b.n	8007080 <_malloc_r+0xa0>
 80070a6:	4623      	mov	r3, r4
 80070a8:	6864      	ldr	r4, [r4, #4]
 80070aa:	e7b2      	b.n	8007012 <_malloc_r+0x32>
 80070ac:	4634      	mov	r4, r6
 80070ae:	6876      	ldr	r6, [r6, #4]
 80070b0:	e7b9      	b.n	8007026 <_malloc_r+0x46>
 80070b2:	230c      	movs	r3, #12
 80070b4:	603b      	str	r3, [r7, #0]
 80070b6:	4638      	mov	r0, r7
 80070b8:	f000 f9d4 	bl	8007464 <__malloc_unlock>
 80070bc:	e7a1      	b.n	8007002 <_malloc_r+0x22>
 80070be:	6025      	str	r5, [r4, #0]
 80070c0:	e7de      	b.n	8007080 <_malloc_r+0xa0>
 80070c2:	bf00      	nop
 80070c4:	200004f4 	.word	0x200004f4

080070c8 <__ssputs_r>:
 80070c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070cc:	688e      	ldr	r6, [r1, #8]
 80070ce:	429e      	cmp	r6, r3
 80070d0:	4682      	mov	sl, r0
 80070d2:	460c      	mov	r4, r1
 80070d4:	4690      	mov	r8, r2
 80070d6:	461f      	mov	r7, r3
 80070d8:	d838      	bhi.n	800714c <__ssputs_r+0x84>
 80070da:	898a      	ldrh	r2, [r1, #12]
 80070dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80070e0:	d032      	beq.n	8007148 <__ssputs_r+0x80>
 80070e2:	6825      	ldr	r5, [r4, #0]
 80070e4:	6909      	ldr	r1, [r1, #16]
 80070e6:	eba5 0901 	sub.w	r9, r5, r1
 80070ea:	6965      	ldr	r5, [r4, #20]
 80070ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070f4:	3301      	adds	r3, #1
 80070f6:	444b      	add	r3, r9
 80070f8:	106d      	asrs	r5, r5, #1
 80070fa:	429d      	cmp	r5, r3
 80070fc:	bf38      	it	cc
 80070fe:	461d      	movcc	r5, r3
 8007100:	0553      	lsls	r3, r2, #21
 8007102:	d531      	bpl.n	8007168 <__ssputs_r+0xa0>
 8007104:	4629      	mov	r1, r5
 8007106:	f7ff ff6b 	bl	8006fe0 <_malloc_r>
 800710a:	4606      	mov	r6, r0
 800710c:	b950      	cbnz	r0, 8007124 <__ssputs_r+0x5c>
 800710e:	230c      	movs	r3, #12
 8007110:	f8ca 3000 	str.w	r3, [sl]
 8007114:	89a3      	ldrh	r3, [r4, #12]
 8007116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800711a:	81a3      	strh	r3, [r4, #12]
 800711c:	f04f 30ff 	mov.w	r0, #4294967295
 8007120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007124:	6921      	ldr	r1, [r4, #16]
 8007126:	464a      	mov	r2, r9
 8007128:	f7fe f82e 	bl	8005188 <memcpy>
 800712c:	89a3      	ldrh	r3, [r4, #12]
 800712e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007132:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007136:	81a3      	strh	r3, [r4, #12]
 8007138:	6126      	str	r6, [r4, #16]
 800713a:	6165      	str	r5, [r4, #20]
 800713c:	444e      	add	r6, r9
 800713e:	eba5 0509 	sub.w	r5, r5, r9
 8007142:	6026      	str	r6, [r4, #0]
 8007144:	60a5      	str	r5, [r4, #8]
 8007146:	463e      	mov	r6, r7
 8007148:	42be      	cmp	r6, r7
 800714a:	d900      	bls.n	800714e <__ssputs_r+0x86>
 800714c:	463e      	mov	r6, r7
 800714e:	6820      	ldr	r0, [r4, #0]
 8007150:	4632      	mov	r2, r6
 8007152:	4641      	mov	r1, r8
 8007154:	f000 f966 	bl	8007424 <memmove>
 8007158:	68a3      	ldr	r3, [r4, #8]
 800715a:	1b9b      	subs	r3, r3, r6
 800715c:	60a3      	str	r3, [r4, #8]
 800715e:	6823      	ldr	r3, [r4, #0]
 8007160:	4433      	add	r3, r6
 8007162:	6023      	str	r3, [r4, #0]
 8007164:	2000      	movs	r0, #0
 8007166:	e7db      	b.n	8007120 <__ssputs_r+0x58>
 8007168:	462a      	mov	r2, r5
 800716a:	f000 f981 	bl	8007470 <_realloc_r>
 800716e:	4606      	mov	r6, r0
 8007170:	2800      	cmp	r0, #0
 8007172:	d1e1      	bne.n	8007138 <__ssputs_r+0x70>
 8007174:	6921      	ldr	r1, [r4, #16]
 8007176:	4650      	mov	r0, sl
 8007178:	f7ff fec6 	bl	8006f08 <_free_r>
 800717c:	e7c7      	b.n	800710e <__ssputs_r+0x46>
	...

08007180 <_svfiprintf_r>:
 8007180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007184:	4698      	mov	r8, r3
 8007186:	898b      	ldrh	r3, [r1, #12]
 8007188:	061b      	lsls	r3, r3, #24
 800718a:	b09d      	sub	sp, #116	; 0x74
 800718c:	4607      	mov	r7, r0
 800718e:	460d      	mov	r5, r1
 8007190:	4614      	mov	r4, r2
 8007192:	d50e      	bpl.n	80071b2 <_svfiprintf_r+0x32>
 8007194:	690b      	ldr	r3, [r1, #16]
 8007196:	b963      	cbnz	r3, 80071b2 <_svfiprintf_r+0x32>
 8007198:	2140      	movs	r1, #64	; 0x40
 800719a:	f7ff ff21 	bl	8006fe0 <_malloc_r>
 800719e:	6028      	str	r0, [r5, #0]
 80071a0:	6128      	str	r0, [r5, #16]
 80071a2:	b920      	cbnz	r0, 80071ae <_svfiprintf_r+0x2e>
 80071a4:	230c      	movs	r3, #12
 80071a6:	603b      	str	r3, [r7, #0]
 80071a8:	f04f 30ff 	mov.w	r0, #4294967295
 80071ac:	e0d1      	b.n	8007352 <_svfiprintf_r+0x1d2>
 80071ae:	2340      	movs	r3, #64	; 0x40
 80071b0:	616b      	str	r3, [r5, #20]
 80071b2:	2300      	movs	r3, #0
 80071b4:	9309      	str	r3, [sp, #36]	; 0x24
 80071b6:	2320      	movs	r3, #32
 80071b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80071bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80071c0:	2330      	movs	r3, #48	; 0x30
 80071c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800736c <_svfiprintf_r+0x1ec>
 80071c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80071ca:	f04f 0901 	mov.w	r9, #1
 80071ce:	4623      	mov	r3, r4
 80071d0:	469a      	mov	sl, r3
 80071d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071d6:	b10a      	cbz	r2, 80071dc <_svfiprintf_r+0x5c>
 80071d8:	2a25      	cmp	r2, #37	; 0x25
 80071da:	d1f9      	bne.n	80071d0 <_svfiprintf_r+0x50>
 80071dc:	ebba 0b04 	subs.w	fp, sl, r4
 80071e0:	d00b      	beq.n	80071fa <_svfiprintf_r+0x7a>
 80071e2:	465b      	mov	r3, fp
 80071e4:	4622      	mov	r2, r4
 80071e6:	4629      	mov	r1, r5
 80071e8:	4638      	mov	r0, r7
 80071ea:	f7ff ff6d 	bl	80070c8 <__ssputs_r>
 80071ee:	3001      	adds	r0, #1
 80071f0:	f000 80aa 	beq.w	8007348 <_svfiprintf_r+0x1c8>
 80071f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071f6:	445a      	add	r2, fp
 80071f8:	9209      	str	r2, [sp, #36]	; 0x24
 80071fa:	f89a 3000 	ldrb.w	r3, [sl]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 80a2 	beq.w	8007348 <_svfiprintf_r+0x1c8>
 8007204:	2300      	movs	r3, #0
 8007206:	f04f 32ff 	mov.w	r2, #4294967295
 800720a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800720e:	f10a 0a01 	add.w	sl, sl, #1
 8007212:	9304      	str	r3, [sp, #16]
 8007214:	9307      	str	r3, [sp, #28]
 8007216:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800721a:	931a      	str	r3, [sp, #104]	; 0x68
 800721c:	4654      	mov	r4, sl
 800721e:	2205      	movs	r2, #5
 8007220:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007224:	4851      	ldr	r0, [pc, #324]	; (800736c <_svfiprintf_r+0x1ec>)
 8007226:	f7f8 ffdb 	bl	80001e0 <memchr>
 800722a:	9a04      	ldr	r2, [sp, #16]
 800722c:	b9d8      	cbnz	r0, 8007266 <_svfiprintf_r+0xe6>
 800722e:	06d0      	lsls	r0, r2, #27
 8007230:	bf44      	itt	mi
 8007232:	2320      	movmi	r3, #32
 8007234:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007238:	0711      	lsls	r1, r2, #28
 800723a:	bf44      	itt	mi
 800723c:	232b      	movmi	r3, #43	; 0x2b
 800723e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007242:	f89a 3000 	ldrb.w	r3, [sl]
 8007246:	2b2a      	cmp	r3, #42	; 0x2a
 8007248:	d015      	beq.n	8007276 <_svfiprintf_r+0xf6>
 800724a:	9a07      	ldr	r2, [sp, #28]
 800724c:	4654      	mov	r4, sl
 800724e:	2000      	movs	r0, #0
 8007250:	f04f 0c0a 	mov.w	ip, #10
 8007254:	4621      	mov	r1, r4
 8007256:	f811 3b01 	ldrb.w	r3, [r1], #1
 800725a:	3b30      	subs	r3, #48	; 0x30
 800725c:	2b09      	cmp	r3, #9
 800725e:	d94e      	bls.n	80072fe <_svfiprintf_r+0x17e>
 8007260:	b1b0      	cbz	r0, 8007290 <_svfiprintf_r+0x110>
 8007262:	9207      	str	r2, [sp, #28]
 8007264:	e014      	b.n	8007290 <_svfiprintf_r+0x110>
 8007266:	eba0 0308 	sub.w	r3, r0, r8
 800726a:	fa09 f303 	lsl.w	r3, r9, r3
 800726e:	4313      	orrs	r3, r2
 8007270:	9304      	str	r3, [sp, #16]
 8007272:	46a2      	mov	sl, r4
 8007274:	e7d2      	b.n	800721c <_svfiprintf_r+0x9c>
 8007276:	9b03      	ldr	r3, [sp, #12]
 8007278:	1d19      	adds	r1, r3, #4
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	9103      	str	r1, [sp, #12]
 800727e:	2b00      	cmp	r3, #0
 8007280:	bfbb      	ittet	lt
 8007282:	425b      	neglt	r3, r3
 8007284:	f042 0202 	orrlt.w	r2, r2, #2
 8007288:	9307      	strge	r3, [sp, #28]
 800728a:	9307      	strlt	r3, [sp, #28]
 800728c:	bfb8      	it	lt
 800728e:	9204      	strlt	r2, [sp, #16]
 8007290:	7823      	ldrb	r3, [r4, #0]
 8007292:	2b2e      	cmp	r3, #46	; 0x2e
 8007294:	d10c      	bne.n	80072b0 <_svfiprintf_r+0x130>
 8007296:	7863      	ldrb	r3, [r4, #1]
 8007298:	2b2a      	cmp	r3, #42	; 0x2a
 800729a:	d135      	bne.n	8007308 <_svfiprintf_r+0x188>
 800729c:	9b03      	ldr	r3, [sp, #12]
 800729e:	1d1a      	adds	r2, r3, #4
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	9203      	str	r2, [sp, #12]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	bfb8      	it	lt
 80072a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80072ac:	3402      	adds	r4, #2
 80072ae:	9305      	str	r3, [sp, #20]
 80072b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800737c <_svfiprintf_r+0x1fc>
 80072b4:	7821      	ldrb	r1, [r4, #0]
 80072b6:	2203      	movs	r2, #3
 80072b8:	4650      	mov	r0, sl
 80072ba:	f7f8 ff91 	bl	80001e0 <memchr>
 80072be:	b140      	cbz	r0, 80072d2 <_svfiprintf_r+0x152>
 80072c0:	2340      	movs	r3, #64	; 0x40
 80072c2:	eba0 000a 	sub.w	r0, r0, sl
 80072c6:	fa03 f000 	lsl.w	r0, r3, r0
 80072ca:	9b04      	ldr	r3, [sp, #16]
 80072cc:	4303      	orrs	r3, r0
 80072ce:	3401      	adds	r4, #1
 80072d0:	9304      	str	r3, [sp, #16]
 80072d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072d6:	4826      	ldr	r0, [pc, #152]	; (8007370 <_svfiprintf_r+0x1f0>)
 80072d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80072dc:	2206      	movs	r2, #6
 80072de:	f7f8 ff7f 	bl	80001e0 <memchr>
 80072e2:	2800      	cmp	r0, #0
 80072e4:	d038      	beq.n	8007358 <_svfiprintf_r+0x1d8>
 80072e6:	4b23      	ldr	r3, [pc, #140]	; (8007374 <_svfiprintf_r+0x1f4>)
 80072e8:	bb1b      	cbnz	r3, 8007332 <_svfiprintf_r+0x1b2>
 80072ea:	9b03      	ldr	r3, [sp, #12]
 80072ec:	3307      	adds	r3, #7
 80072ee:	f023 0307 	bic.w	r3, r3, #7
 80072f2:	3308      	adds	r3, #8
 80072f4:	9303      	str	r3, [sp, #12]
 80072f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072f8:	4433      	add	r3, r6
 80072fa:	9309      	str	r3, [sp, #36]	; 0x24
 80072fc:	e767      	b.n	80071ce <_svfiprintf_r+0x4e>
 80072fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007302:	460c      	mov	r4, r1
 8007304:	2001      	movs	r0, #1
 8007306:	e7a5      	b.n	8007254 <_svfiprintf_r+0xd4>
 8007308:	2300      	movs	r3, #0
 800730a:	3401      	adds	r4, #1
 800730c:	9305      	str	r3, [sp, #20]
 800730e:	4619      	mov	r1, r3
 8007310:	f04f 0c0a 	mov.w	ip, #10
 8007314:	4620      	mov	r0, r4
 8007316:	f810 2b01 	ldrb.w	r2, [r0], #1
 800731a:	3a30      	subs	r2, #48	; 0x30
 800731c:	2a09      	cmp	r2, #9
 800731e:	d903      	bls.n	8007328 <_svfiprintf_r+0x1a8>
 8007320:	2b00      	cmp	r3, #0
 8007322:	d0c5      	beq.n	80072b0 <_svfiprintf_r+0x130>
 8007324:	9105      	str	r1, [sp, #20]
 8007326:	e7c3      	b.n	80072b0 <_svfiprintf_r+0x130>
 8007328:	fb0c 2101 	mla	r1, ip, r1, r2
 800732c:	4604      	mov	r4, r0
 800732e:	2301      	movs	r3, #1
 8007330:	e7f0      	b.n	8007314 <_svfiprintf_r+0x194>
 8007332:	ab03      	add	r3, sp, #12
 8007334:	9300      	str	r3, [sp, #0]
 8007336:	462a      	mov	r2, r5
 8007338:	4b0f      	ldr	r3, [pc, #60]	; (8007378 <_svfiprintf_r+0x1f8>)
 800733a:	a904      	add	r1, sp, #16
 800733c:	4638      	mov	r0, r7
 800733e:	f7fd ffd9 	bl	80052f4 <_printf_float>
 8007342:	1c42      	adds	r2, r0, #1
 8007344:	4606      	mov	r6, r0
 8007346:	d1d6      	bne.n	80072f6 <_svfiprintf_r+0x176>
 8007348:	89ab      	ldrh	r3, [r5, #12]
 800734a:	065b      	lsls	r3, r3, #25
 800734c:	f53f af2c 	bmi.w	80071a8 <_svfiprintf_r+0x28>
 8007350:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007352:	b01d      	add	sp, #116	; 0x74
 8007354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007358:	ab03      	add	r3, sp, #12
 800735a:	9300      	str	r3, [sp, #0]
 800735c:	462a      	mov	r2, r5
 800735e:	4b06      	ldr	r3, [pc, #24]	; (8007378 <_svfiprintf_r+0x1f8>)
 8007360:	a904      	add	r1, sp, #16
 8007362:	4638      	mov	r0, r7
 8007364:	f7fe fa6a 	bl	800583c <_printf_i>
 8007368:	e7eb      	b.n	8007342 <_svfiprintf_r+0x1c2>
 800736a:	bf00      	nop
 800736c:	0800833c 	.word	0x0800833c
 8007370:	08008346 	.word	0x08008346
 8007374:	080052f5 	.word	0x080052f5
 8007378:	080070c9 	.word	0x080070c9
 800737c:	08008342 	.word	0x08008342

08007380 <_sbrk_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4d06      	ldr	r5, [pc, #24]	; (800739c <_sbrk_r+0x1c>)
 8007384:	2300      	movs	r3, #0
 8007386:	4604      	mov	r4, r0
 8007388:	4608      	mov	r0, r1
 800738a:	602b      	str	r3, [r5, #0]
 800738c:	f7fa f9f0 	bl	8001770 <_sbrk>
 8007390:	1c43      	adds	r3, r0, #1
 8007392:	d102      	bne.n	800739a <_sbrk_r+0x1a>
 8007394:	682b      	ldr	r3, [r5, #0]
 8007396:	b103      	cbz	r3, 800739a <_sbrk_r+0x1a>
 8007398:	6023      	str	r3, [r4, #0]
 800739a:	bd38      	pop	{r3, r4, r5, pc}
 800739c:	200004fc 	.word	0x200004fc

080073a0 <__assert_func>:
 80073a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80073a2:	4614      	mov	r4, r2
 80073a4:	461a      	mov	r2, r3
 80073a6:	4b09      	ldr	r3, [pc, #36]	; (80073cc <__assert_func+0x2c>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4605      	mov	r5, r0
 80073ac:	68d8      	ldr	r0, [r3, #12]
 80073ae:	b14c      	cbz	r4, 80073c4 <__assert_func+0x24>
 80073b0:	4b07      	ldr	r3, [pc, #28]	; (80073d0 <__assert_func+0x30>)
 80073b2:	9100      	str	r1, [sp, #0]
 80073b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80073b8:	4906      	ldr	r1, [pc, #24]	; (80073d4 <__assert_func+0x34>)
 80073ba:	462b      	mov	r3, r5
 80073bc:	f000 f80e 	bl	80073dc <fiprintf>
 80073c0:	f000 faac 	bl	800791c <abort>
 80073c4:	4b04      	ldr	r3, [pc, #16]	; (80073d8 <__assert_func+0x38>)
 80073c6:	461c      	mov	r4, r3
 80073c8:	e7f3      	b.n	80073b2 <__assert_func+0x12>
 80073ca:	bf00      	nop
 80073cc:	20000014 	.word	0x20000014
 80073d0:	0800834d 	.word	0x0800834d
 80073d4:	0800835a 	.word	0x0800835a
 80073d8:	08008388 	.word	0x08008388

080073dc <fiprintf>:
 80073dc:	b40e      	push	{r1, r2, r3}
 80073de:	b503      	push	{r0, r1, lr}
 80073e0:	4601      	mov	r1, r0
 80073e2:	ab03      	add	r3, sp, #12
 80073e4:	4805      	ldr	r0, [pc, #20]	; (80073fc <fiprintf+0x20>)
 80073e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80073ea:	6800      	ldr	r0, [r0, #0]
 80073ec:	9301      	str	r3, [sp, #4]
 80073ee:	f000 f897 	bl	8007520 <_vfiprintf_r>
 80073f2:	b002      	add	sp, #8
 80073f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80073f8:	b003      	add	sp, #12
 80073fa:	4770      	bx	lr
 80073fc:	20000014 	.word	0x20000014

08007400 <__ascii_mbtowc>:
 8007400:	b082      	sub	sp, #8
 8007402:	b901      	cbnz	r1, 8007406 <__ascii_mbtowc+0x6>
 8007404:	a901      	add	r1, sp, #4
 8007406:	b142      	cbz	r2, 800741a <__ascii_mbtowc+0x1a>
 8007408:	b14b      	cbz	r3, 800741e <__ascii_mbtowc+0x1e>
 800740a:	7813      	ldrb	r3, [r2, #0]
 800740c:	600b      	str	r3, [r1, #0]
 800740e:	7812      	ldrb	r2, [r2, #0]
 8007410:	1e10      	subs	r0, r2, #0
 8007412:	bf18      	it	ne
 8007414:	2001      	movne	r0, #1
 8007416:	b002      	add	sp, #8
 8007418:	4770      	bx	lr
 800741a:	4610      	mov	r0, r2
 800741c:	e7fb      	b.n	8007416 <__ascii_mbtowc+0x16>
 800741e:	f06f 0001 	mvn.w	r0, #1
 8007422:	e7f8      	b.n	8007416 <__ascii_mbtowc+0x16>

08007424 <memmove>:
 8007424:	4288      	cmp	r0, r1
 8007426:	b510      	push	{r4, lr}
 8007428:	eb01 0402 	add.w	r4, r1, r2
 800742c:	d902      	bls.n	8007434 <memmove+0x10>
 800742e:	4284      	cmp	r4, r0
 8007430:	4623      	mov	r3, r4
 8007432:	d807      	bhi.n	8007444 <memmove+0x20>
 8007434:	1e43      	subs	r3, r0, #1
 8007436:	42a1      	cmp	r1, r4
 8007438:	d008      	beq.n	800744c <memmove+0x28>
 800743a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800743e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007442:	e7f8      	b.n	8007436 <memmove+0x12>
 8007444:	4402      	add	r2, r0
 8007446:	4601      	mov	r1, r0
 8007448:	428a      	cmp	r2, r1
 800744a:	d100      	bne.n	800744e <memmove+0x2a>
 800744c:	bd10      	pop	{r4, pc}
 800744e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007452:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007456:	e7f7      	b.n	8007448 <memmove+0x24>

08007458 <__malloc_lock>:
 8007458:	4801      	ldr	r0, [pc, #4]	; (8007460 <__malloc_lock+0x8>)
 800745a:	f000 bc1f 	b.w	8007c9c <__retarget_lock_acquire_recursive>
 800745e:	bf00      	nop
 8007460:	20000500 	.word	0x20000500

08007464 <__malloc_unlock>:
 8007464:	4801      	ldr	r0, [pc, #4]	; (800746c <__malloc_unlock+0x8>)
 8007466:	f000 bc1a 	b.w	8007c9e <__retarget_lock_release_recursive>
 800746a:	bf00      	nop
 800746c:	20000500 	.word	0x20000500

08007470 <_realloc_r>:
 8007470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007474:	4680      	mov	r8, r0
 8007476:	4614      	mov	r4, r2
 8007478:	460e      	mov	r6, r1
 800747a:	b921      	cbnz	r1, 8007486 <_realloc_r+0x16>
 800747c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007480:	4611      	mov	r1, r2
 8007482:	f7ff bdad 	b.w	8006fe0 <_malloc_r>
 8007486:	b92a      	cbnz	r2, 8007494 <_realloc_r+0x24>
 8007488:	f7ff fd3e 	bl	8006f08 <_free_r>
 800748c:	4625      	mov	r5, r4
 800748e:	4628      	mov	r0, r5
 8007490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007494:	f000 fc6a 	bl	8007d6c <_malloc_usable_size_r>
 8007498:	4284      	cmp	r4, r0
 800749a:	4607      	mov	r7, r0
 800749c:	d802      	bhi.n	80074a4 <_realloc_r+0x34>
 800749e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80074a2:	d812      	bhi.n	80074ca <_realloc_r+0x5a>
 80074a4:	4621      	mov	r1, r4
 80074a6:	4640      	mov	r0, r8
 80074a8:	f7ff fd9a 	bl	8006fe0 <_malloc_r>
 80074ac:	4605      	mov	r5, r0
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d0ed      	beq.n	800748e <_realloc_r+0x1e>
 80074b2:	42bc      	cmp	r4, r7
 80074b4:	4622      	mov	r2, r4
 80074b6:	4631      	mov	r1, r6
 80074b8:	bf28      	it	cs
 80074ba:	463a      	movcs	r2, r7
 80074bc:	f7fd fe64 	bl	8005188 <memcpy>
 80074c0:	4631      	mov	r1, r6
 80074c2:	4640      	mov	r0, r8
 80074c4:	f7ff fd20 	bl	8006f08 <_free_r>
 80074c8:	e7e1      	b.n	800748e <_realloc_r+0x1e>
 80074ca:	4635      	mov	r5, r6
 80074cc:	e7df      	b.n	800748e <_realloc_r+0x1e>

080074ce <__sfputc_r>:
 80074ce:	6893      	ldr	r3, [r2, #8]
 80074d0:	3b01      	subs	r3, #1
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	b410      	push	{r4}
 80074d6:	6093      	str	r3, [r2, #8]
 80074d8:	da08      	bge.n	80074ec <__sfputc_r+0x1e>
 80074da:	6994      	ldr	r4, [r2, #24]
 80074dc:	42a3      	cmp	r3, r4
 80074de:	db01      	blt.n	80074e4 <__sfputc_r+0x16>
 80074e0:	290a      	cmp	r1, #10
 80074e2:	d103      	bne.n	80074ec <__sfputc_r+0x1e>
 80074e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074e8:	f000 b94a 	b.w	8007780 <__swbuf_r>
 80074ec:	6813      	ldr	r3, [r2, #0]
 80074ee:	1c58      	adds	r0, r3, #1
 80074f0:	6010      	str	r0, [r2, #0]
 80074f2:	7019      	strb	r1, [r3, #0]
 80074f4:	4608      	mov	r0, r1
 80074f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <__sfputs_r>:
 80074fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074fe:	4606      	mov	r6, r0
 8007500:	460f      	mov	r7, r1
 8007502:	4614      	mov	r4, r2
 8007504:	18d5      	adds	r5, r2, r3
 8007506:	42ac      	cmp	r4, r5
 8007508:	d101      	bne.n	800750e <__sfputs_r+0x12>
 800750a:	2000      	movs	r0, #0
 800750c:	e007      	b.n	800751e <__sfputs_r+0x22>
 800750e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007512:	463a      	mov	r2, r7
 8007514:	4630      	mov	r0, r6
 8007516:	f7ff ffda 	bl	80074ce <__sfputc_r>
 800751a:	1c43      	adds	r3, r0, #1
 800751c:	d1f3      	bne.n	8007506 <__sfputs_r+0xa>
 800751e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007520 <_vfiprintf_r>:
 8007520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007524:	460d      	mov	r5, r1
 8007526:	b09d      	sub	sp, #116	; 0x74
 8007528:	4614      	mov	r4, r2
 800752a:	4698      	mov	r8, r3
 800752c:	4606      	mov	r6, r0
 800752e:	b118      	cbz	r0, 8007538 <_vfiprintf_r+0x18>
 8007530:	6983      	ldr	r3, [r0, #24]
 8007532:	b90b      	cbnz	r3, 8007538 <_vfiprintf_r+0x18>
 8007534:	f000 fb14 	bl	8007b60 <__sinit>
 8007538:	4b89      	ldr	r3, [pc, #548]	; (8007760 <_vfiprintf_r+0x240>)
 800753a:	429d      	cmp	r5, r3
 800753c:	d11b      	bne.n	8007576 <_vfiprintf_r+0x56>
 800753e:	6875      	ldr	r5, [r6, #4]
 8007540:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007542:	07d9      	lsls	r1, r3, #31
 8007544:	d405      	bmi.n	8007552 <_vfiprintf_r+0x32>
 8007546:	89ab      	ldrh	r3, [r5, #12]
 8007548:	059a      	lsls	r2, r3, #22
 800754a:	d402      	bmi.n	8007552 <_vfiprintf_r+0x32>
 800754c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800754e:	f000 fba5 	bl	8007c9c <__retarget_lock_acquire_recursive>
 8007552:	89ab      	ldrh	r3, [r5, #12]
 8007554:	071b      	lsls	r3, r3, #28
 8007556:	d501      	bpl.n	800755c <_vfiprintf_r+0x3c>
 8007558:	692b      	ldr	r3, [r5, #16]
 800755a:	b9eb      	cbnz	r3, 8007598 <_vfiprintf_r+0x78>
 800755c:	4629      	mov	r1, r5
 800755e:	4630      	mov	r0, r6
 8007560:	f000 f96e 	bl	8007840 <__swsetup_r>
 8007564:	b1c0      	cbz	r0, 8007598 <_vfiprintf_r+0x78>
 8007566:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007568:	07dc      	lsls	r4, r3, #31
 800756a:	d50e      	bpl.n	800758a <_vfiprintf_r+0x6a>
 800756c:	f04f 30ff 	mov.w	r0, #4294967295
 8007570:	b01d      	add	sp, #116	; 0x74
 8007572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007576:	4b7b      	ldr	r3, [pc, #492]	; (8007764 <_vfiprintf_r+0x244>)
 8007578:	429d      	cmp	r5, r3
 800757a:	d101      	bne.n	8007580 <_vfiprintf_r+0x60>
 800757c:	68b5      	ldr	r5, [r6, #8]
 800757e:	e7df      	b.n	8007540 <_vfiprintf_r+0x20>
 8007580:	4b79      	ldr	r3, [pc, #484]	; (8007768 <_vfiprintf_r+0x248>)
 8007582:	429d      	cmp	r5, r3
 8007584:	bf08      	it	eq
 8007586:	68f5      	ldreq	r5, [r6, #12]
 8007588:	e7da      	b.n	8007540 <_vfiprintf_r+0x20>
 800758a:	89ab      	ldrh	r3, [r5, #12]
 800758c:	0598      	lsls	r0, r3, #22
 800758e:	d4ed      	bmi.n	800756c <_vfiprintf_r+0x4c>
 8007590:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007592:	f000 fb84 	bl	8007c9e <__retarget_lock_release_recursive>
 8007596:	e7e9      	b.n	800756c <_vfiprintf_r+0x4c>
 8007598:	2300      	movs	r3, #0
 800759a:	9309      	str	r3, [sp, #36]	; 0x24
 800759c:	2320      	movs	r3, #32
 800759e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80075a6:	2330      	movs	r3, #48	; 0x30
 80075a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800776c <_vfiprintf_r+0x24c>
 80075ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075b0:	f04f 0901 	mov.w	r9, #1
 80075b4:	4623      	mov	r3, r4
 80075b6:	469a      	mov	sl, r3
 80075b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075bc:	b10a      	cbz	r2, 80075c2 <_vfiprintf_r+0xa2>
 80075be:	2a25      	cmp	r2, #37	; 0x25
 80075c0:	d1f9      	bne.n	80075b6 <_vfiprintf_r+0x96>
 80075c2:	ebba 0b04 	subs.w	fp, sl, r4
 80075c6:	d00b      	beq.n	80075e0 <_vfiprintf_r+0xc0>
 80075c8:	465b      	mov	r3, fp
 80075ca:	4622      	mov	r2, r4
 80075cc:	4629      	mov	r1, r5
 80075ce:	4630      	mov	r0, r6
 80075d0:	f7ff ff94 	bl	80074fc <__sfputs_r>
 80075d4:	3001      	adds	r0, #1
 80075d6:	f000 80aa 	beq.w	800772e <_vfiprintf_r+0x20e>
 80075da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075dc:	445a      	add	r2, fp
 80075de:	9209      	str	r2, [sp, #36]	; 0x24
 80075e0:	f89a 3000 	ldrb.w	r3, [sl]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	f000 80a2 	beq.w	800772e <_vfiprintf_r+0x20e>
 80075ea:	2300      	movs	r3, #0
 80075ec:	f04f 32ff 	mov.w	r2, #4294967295
 80075f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075f4:	f10a 0a01 	add.w	sl, sl, #1
 80075f8:	9304      	str	r3, [sp, #16]
 80075fa:	9307      	str	r3, [sp, #28]
 80075fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007600:	931a      	str	r3, [sp, #104]	; 0x68
 8007602:	4654      	mov	r4, sl
 8007604:	2205      	movs	r2, #5
 8007606:	f814 1b01 	ldrb.w	r1, [r4], #1
 800760a:	4858      	ldr	r0, [pc, #352]	; (800776c <_vfiprintf_r+0x24c>)
 800760c:	f7f8 fde8 	bl	80001e0 <memchr>
 8007610:	9a04      	ldr	r2, [sp, #16]
 8007612:	b9d8      	cbnz	r0, 800764c <_vfiprintf_r+0x12c>
 8007614:	06d1      	lsls	r1, r2, #27
 8007616:	bf44      	itt	mi
 8007618:	2320      	movmi	r3, #32
 800761a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800761e:	0713      	lsls	r3, r2, #28
 8007620:	bf44      	itt	mi
 8007622:	232b      	movmi	r3, #43	; 0x2b
 8007624:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007628:	f89a 3000 	ldrb.w	r3, [sl]
 800762c:	2b2a      	cmp	r3, #42	; 0x2a
 800762e:	d015      	beq.n	800765c <_vfiprintf_r+0x13c>
 8007630:	9a07      	ldr	r2, [sp, #28]
 8007632:	4654      	mov	r4, sl
 8007634:	2000      	movs	r0, #0
 8007636:	f04f 0c0a 	mov.w	ip, #10
 800763a:	4621      	mov	r1, r4
 800763c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007640:	3b30      	subs	r3, #48	; 0x30
 8007642:	2b09      	cmp	r3, #9
 8007644:	d94e      	bls.n	80076e4 <_vfiprintf_r+0x1c4>
 8007646:	b1b0      	cbz	r0, 8007676 <_vfiprintf_r+0x156>
 8007648:	9207      	str	r2, [sp, #28]
 800764a:	e014      	b.n	8007676 <_vfiprintf_r+0x156>
 800764c:	eba0 0308 	sub.w	r3, r0, r8
 8007650:	fa09 f303 	lsl.w	r3, r9, r3
 8007654:	4313      	orrs	r3, r2
 8007656:	9304      	str	r3, [sp, #16]
 8007658:	46a2      	mov	sl, r4
 800765a:	e7d2      	b.n	8007602 <_vfiprintf_r+0xe2>
 800765c:	9b03      	ldr	r3, [sp, #12]
 800765e:	1d19      	adds	r1, r3, #4
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	9103      	str	r1, [sp, #12]
 8007664:	2b00      	cmp	r3, #0
 8007666:	bfbb      	ittet	lt
 8007668:	425b      	neglt	r3, r3
 800766a:	f042 0202 	orrlt.w	r2, r2, #2
 800766e:	9307      	strge	r3, [sp, #28]
 8007670:	9307      	strlt	r3, [sp, #28]
 8007672:	bfb8      	it	lt
 8007674:	9204      	strlt	r2, [sp, #16]
 8007676:	7823      	ldrb	r3, [r4, #0]
 8007678:	2b2e      	cmp	r3, #46	; 0x2e
 800767a:	d10c      	bne.n	8007696 <_vfiprintf_r+0x176>
 800767c:	7863      	ldrb	r3, [r4, #1]
 800767e:	2b2a      	cmp	r3, #42	; 0x2a
 8007680:	d135      	bne.n	80076ee <_vfiprintf_r+0x1ce>
 8007682:	9b03      	ldr	r3, [sp, #12]
 8007684:	1d1a      	adds	r2, r3, #4
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	9203      	str	r2, [sp, #12]
 800768a:	2b00      	cmp	r3, #0
 800768c:	bfb8      	it	lt
 800768e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007692:	3402      	adds	r4, #2
 8007694:	9305      	str	r3, [sp, #20]
 8007696:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800777c <_vfiprintf_r+0x25c>
 800769a:	7821      	ldrb	r1, [r4, #0]
 800769c:	2203      	movs	r2, #3
 800769e:	4650      	mov	r0, sl
 80076a0:	f7f8 fd9e 	bl	80001e0 <memchr>
 80076a4:	b140      	cbz	r0, 80076b8 <_vfiprintf_r+0x198>
 80076a6:	2340      	movs	r3, #64	; 0x40
 80076a8:	eba0 000a 	sub.w	r0, r0, sl
 80076ac:	fa03 f000 	lsl.w	r0, r3, r0
 80076b0:	9b04      	ldr	r3, [sp, #16]
 80076b2:	4303      	orrs	r3, r0
 80076b4:	3401      	adds	r4, #1
 80076b6:	9304      	str	r3, [sp, #16]
 80076b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076bc:	482c      	ldr	r0, [pc, #176]	; (8007770 <_vfiprintf_r+0x250>)
 80076be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076c2:	2206      	movs	r2, #6
 80076c4:	f7f8 fd8c 	bl	80001e0 <memchr>
 80076c8:	2800      	cmp	r0, #0
 80076ca:	d03f      	beq.n	800774c <_vfiprintf_r+0x22c>
 80076cc:	4b29      	ldr	r3, [pc, #164]	; (8007774 <_vfiprintf_r+0x254>)
 80076ce:	bb1b      	cbnz	r3, 8007718 <_vfiprintf_r+0x1f8>
 80076d0:	9b03      	ldr	r3, [sp, #12]
 80076d2:	3307      	adds	r3, #7
 80076d4:	f023 0307 	bic.w	r3, r3, #7
 80076d8:	3308      	adds	r3, #8
 80076da:	9303      	str	r3, [sp, #12]
 80076dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076de:	443b      	add	r3, r7
 80076e0:	9309      	str	r3, [sp, #36]	; 0x24
 80076e2:	e767      	b.n	80075b4 <_vfiprintf_r+0x94>
 80076e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80076e8:	460c      	mov	r4, r1
 80076ea:	2001      	movs	r0, #1
 80076ec:	e7a5      	b.n	800763a <_vfiprintf_r+0x11a>
 80076ee:	2300      	movs	r3, #0
 80076f0:	3401      	adds	r4, #1
 80076f2:	9305      	str	r3, [sp, #20]
 80076f4:	4619      	mov	r1, r3
 80076f6:	f04f 0c0a 	mov.w	ip, #10
 80076fa:	4620      	mov	r0, r4
 80076fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007700:	3a30      	subs	r2, #48	; 0x30
 8007702:	2a09      	cmp	r2, #9
 8007704:	d903      	bls.n	800770e <_vfiprintf_r+0x1ee>
 8007706:	2b00      	cmp	r3, #0
 8007708:	d0c5      	beq.n	8007696 <_vfiprintf_r+0x176>
 800770a:	9105      	str	r1, [sp, #20]
 800770c:	e7c3      	b.n	8007696 <_vfiprintf_r+0x176>
 800770e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007712:	4604      	mov	r4, r0
 8007714:	2301      	movs	r3, #1
 8007716:	e7f0      	b.n	80076fa <_vfiprintf_r+0x1da>
 8007718:	ab03      	add	r3, sp, #12
 800771a:	9300      	str	r3, [sp, #0]
 800771c:	462a      	mov	r2, r5
 800771e:	4b16      	ldr	r3, [pc, #88]	; (8007778 <_vfiprintf_r+0x258>)
 8007720:	a904      	add	r1, sp, #16
 8007722:	4630      	mov	r0, r6
 8007724:	f7fd fde6 	bl	80052f4 <_printf_float>
 8007728:	4607      	mov	r7, r0
 800772a:	1c78      	adds	r0, r7, #1
 800772c:	d1d6      	bne.n	80076dc <_vfiprintf_r+0x1bc>
 800772e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007730:	07d9      	lsls	r1, r3, #31
 8007732:	d405      	bmi.n	8007740 <_vfiprintf_r+0x220>
 8007734:	89ab      	ldrh	r3, [r5, #12]
 8007736:	059a      	lsls	r2, r3, #22
 8007738:	d402      	bmi.n	8007740 <_vfiprintf_r+0x220>
 800773a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800773c:	f000 faaf 	bl	8007c9e <__retarget_lock_release_recursive>
 8007740:	89ab      	ldrh	r3, [r5, #12]
 8007742:	065b      	lsls	r3, r3, #25
 8007744:	f53f af12 	bmi.w	800756c <_vfiprintf_r+0x4c>
 8007748:	9809      	ldr	r0, [sp, #36]	; 0x24
 800774a:	e711      	b.n	8007570 <_vfiprintf_r+0x50>
 800774c:	ab03      	add	r3, sp, #12
 800774e:	9300      	str	r3, [sp, #0]
 8007750:	462a      	mov	r2, r5
 8007752:	4b09      	ldr	r3, [pc, #36]	; (8007778 <_vfiprintf_r+0x258>)
 8007754:	a904      	add	r1, sp, #16
 8007756:	4630      	mov	r0, r6
 8007758:	f7fe f870 	bl	800583c <_printf_i>
 800775c:	e7e4      	b.n	8007728 <_vfiprintf_r+0x208>
 800775e:	bf00      	nop
 8007760:	080084b4 	.word	0x080084b4
 8007764:	080084d4 	.word	0x080084d4
 8007768:	08008494 	.word	0x08008494
 800776c:	0800833c 	.word	0x0800833c
 8007770:	08008346 	.word	0x08008346
 8007774:	080052f5 	.word	0x080052f5
 8007778:	080074fd 	.word	0x080074fd
 800777c:	08008342 	.word	0x08008342

08007780 <__swbuf_r>:
 8007780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007782:	460e      	mov	r6, r1
 8007784:	4614      	mov	r4, r2
 8007786:	4605      	mov	r5, r0
 8007788:	b118      	cbz	r0, 8007792 <__swbuf_r+0x12>
 800778a:	6983      	ldr	r3, [r0, #24]
 800778c:	b90b      	cbnz	r3, 8007792 <__swbuf_r+0x12>
 800778e:	f000 f9e7 	bl	8007b60 <__sinit>
 8007792:	4b21      	ldr	r3, [pc, #132]	; (8007818 <__swbuf_r+0x98>)
 8007794:	429c      	cmp	r4, r3
 8007796:	d12b      	bne.n	80077f0 <__swbuf_r+0x70>
 8007798:	686c      	ldr	r4, [r5, #4]
 800779a:	69a3      	ldr	r3, [r4, #24]
 800779c:	60a3      	str	r3, [r4, #8]
 800779e:	89a3      	ldrh	r3, [r4, #12]
 80077a0:	071a      	lsls	r2, r3, #28
 80077a2:	d52f      	bpl.n	8007804 <__swbuf_r+0x84>
 80077a4:	6923      	ldr	r3, [r4, #16]
 80077a6:	b36b      	cbz	r3, 8007804 <__swbuf_r+0x84>
 80077a8:	6923      	ldr	r3, [r4, #16]
 80077aa:	6820      	ldr	r0, [r4, #0]
 80077ac:	1ac0      	subs	r0, r0, r3
 80077ae:	6963      	ldr	r3, [r4, #20]
 80077b0:	b2f6      	uxtb	r6, r6
 80077b2:	4283      	cmp	r3, r0
 80077b4:	4637      	mov	r7, r6
 80077b6:	dc04      	bgt.n	80077c2 <__swbuf_r+0x42>
 80077b8:	4621      	mov	r1, r4
 80077ba:	4628      	mov	r0, r5
 80077bc:	f000 f93c 	bl	8007a38 <_fflush_r>
 80077c0:	bb30      	cbnz	r0, 8007810 <__swbuf_r+0x90>
 80077c2:	68a3      	ldr	r3, [r4, #8]
 80077c4:	3b01      	subs	r3, #1
 80077c6:	60a3      	str	r3, [r4, #8]
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	1c5a      	adds	r2, r3, #1
 80077cc:	6022      	str	r2, [r4, #0]
 80077ce:	701e      	strb	r6, [r3, #0]
 80077d0:	6963      	ldr	r3, [r4, #20]
 80077d2:	3001      	adds	r0, #1
 80077d4:	4283      	cmp	r3, r0
 80077d6:	d004      	beq.n	80077e2 <__swbuf_r+0x62>
 80077d8:	89a3      	ldrh	r3, [r4, #12]
 80077da:	07db      	lsls	r3, r3, #31
 80077dc:	d506      	bpl.n	80077ec <__swbuf_r+0x6c>
 80077de:	2e0a      	cmp	r6, #10
 80077e0:	d104      	bne.n	80077ec <__swbuf_r+0x6c>
 80077e2:	4621      	mov	r1, r4
 80077e4:	4628      	mov	r0, r5
 80077e6:	f000 f927 	bl	8007a38 <_fflush_r>
 80077ea:	b988      	cbnz	r0, 8007810 <__swbuf_r+0x90>
 80077ec:	4638      	mov	r0, r7
 80077ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077f0:	4b0a      	ldr	r3, [pc, #40]	; (800781c <__swbuf_r+0x9c>)
 80077f2:	429c      	cmp	r4, r3
 80077f4:	d101      	bne.n	80077fa <__swbuf_r+0x7a>
 80077f6:	68ac      	ldr	r4, [r5, #8]
 80077f8:	e7cf      	b.n	800779a <__swbuf_r+0x1a>
 80077fa:	4b09      	ldr	r3, [pc, #36]	; (8007820 <__swbuf_r+0xa0>)
 80077fc:	429c      	cmp	r4, r3
 80077fe:	bf08      	it	eq
 8007800:	68ec      	ldreq	r4, [r5, #12]
 8007802:	e7ca      	b.n	800779a <__swbuf_r+0x1a>
 8007804:	4621      	mov	r1, r4
 8007806:	4628      	mov	r0, r5
 8007808:	f000 f81a 	bl	8007840 <__swsetup_r>
 800780c:	2800      	cmp	r0, #0
 800780e:	d0cb      	beq.n	80077a8 <__swbuf_r+0x28>
 8007810:	f04f 37ff 	mov.w	r7, #4294967295
 8007814:	e7ea      	b.n	80077ec <__swbuf_r+0x6c>
 8007816:	bf00      	nop
 8007818:	080084b4 	.word	0x080084b4
 800781c:	080084d4 	.word	0x080084d4
 8007820:	08008494 	.word	0x08008494

08007824 <__ascii_wctomb>:
 8007824:	b149      	cbz	r1, 800783a <__ascii_wctomb+0x16>
 8007826:	2aff      	cmp	r2, #255	; 0xff
 8007828:	bf85      	ittet	hi
 800782a:	238a      	movhi	r3, #138	; 0x8a
 800782c:	6003      	strhi	r3, [r0, #0]
 800782e:	700a      	strbls	r2, [r1, #0]
 8007830:	f04f 30ff 	movhi.w	r0, #4294967295
 8007834:	bf98      	it	ls
 8007836:	2001      	movls	r0, #1
 8007838:	4770      	bx	lr
 800783a:	4608      	mov	r0, r1
 800783c:	4770      	bx	lr
	...

08007840 <__swsetup_r>:
 8007840:	4b32      	ldr	r3, [pc, #200]	; (800790c <__swsetup_r+0xcc>)
 8007842:	b570      	push	{r4, r5, r6, lr}
 8007844:	681d      	ldr	r5, [r3, #0]
 8007846:	4606      	mov	r6, r0
 8007848:	460c      	mov	r4, r1
 800784a:	b125      	cbz	r5, 8007856 <__swsetup_r+0x16>
 800784c:	69ab      	ldr	r3, [r5, #24]
 800784e:	b913      	cbnz	r3, 8007856 <__swsetup_r+0x16>
 8007850:	4628      	mov	r0, r5
 8007852:	f000 f985 	bl	8007b60 <__sinit>
 8007856:	4b2e      	ldr	r3, [pc, #184]	; (8007910 <__swsetup_r+0xd0>)
 8007858:	429c      	cmp	r4, r3
 800785a:	d10f      	bne.n	800787c <__swsetup_r+0x3c>
 800785c:	686c      	ldr	r4, [r5, #4]
 800785e:	89a3      	ldrh	r3, [r4, #12]
 8007860:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007864:	0719      	lsls	r1, r3, #28
 8007866:	d42c      	bmi.n	80078c2 <__swsetup_r+0x82>
 8007868:	06dd      	lsls	r5, r3, #27
 800786a:	d411      	bmi.n	8007890 <__swsetup_r+0x50>
 800786c:	2309      	movs	r3, #9
 800786e:	6033      	str	r3, [r6, #0]
 8007870:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007874:	81a3      	strh	r3, [r4, #12]
 8007876:	f04f 30ff 	mov.w	r0, #4294967295
 800787a:	e03e      	b.n	80078fa <__swsetup_r+0xba>
 800787c:	4b25      	ldr	r3, [pc, #148]	; (8007914 <__swsetup_r+0xd4>)
 800787e:	429c      	cmp	r4, r3
 8007880:	d101      	bne.n	8007886 <__swsetup_r+0x46>
 8007882:	68ac      	ldr	r4, [r5, #8]
 8007884:	e7eb      	b.n	800785e <__swsetup_r+0x1e>
 8007886:	4b24      	ldr	r3, [pc, #144]	; (8007918 <__swsetup_r+0xd8>)
 8007888:	429c      	cmp	r4, r3
 800788a:	bf08      	it	eq
 800788c:	68ec      	ldreq	r4, [r5, #12]
 800788e:	e7e6      	b.n	800785e <__swsetup_r+0x1e>
 8007890:	0758      	lsls	r0, r3, #29
 8007892:	d512      	bpl.n	80078ba <__swsetup_r+0x7a>
 8007894:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007896:	b141      	cbz	r1, 80078aa <__swsetup_r+0x6a>
 8007898:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800789c:	4299      	cmp	r1, r3
 800789e:	d002      	beq.n	80078a6 <__swsetup_r+0x66>
 80078a0:	4630      	mov	r0, r6
 80078a2:	f7ff fb31 	bl	8006f08 <_free_r>
 80078a6:	2300      	movs	r3, #0
 80078a8:	6363      	str	r3, [r4, #52]	; 0x34
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80078b0:	81a3      	strh	r3, [r4, #12]
 80078b2:	2300      	movs	r3, #0
 80078b4:	6063      	str	r3, [r4, #4]
 80078b6:	6923      	ldr	r3, [r4, #16]
 80078b8:	6023      	str	r3, [r4, #0]
 80078ba:	89a3      	ldrh	r3, [r4, #12]
 80078bc:	f043 0308 	orr.w	r3, r3, #8
 80078c0:	81a3      	strh	r3, [r4, #12]
 80078c2:	6923      	ldr	r3, [r4, #16]
 80078c4:	b94b      	cbnz	r3, 80078da <__swsetup_r+0x9a>
 80078c6:	89a3      	ldrh	r3, [r4, #12]
 80078c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80078cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078d0:	d003      	beq.n	80078da <__swsetup_r+0x9a>
 80078d2:	4621      	mov	r1, r4
 80078d4:	4630      	mov	r0, r6
 80078d6:	f000 fa09 	bl	8007cec <__smakebuf_r>
 80078da:	89a0      	ldrh	r0, [r4, #12]
 80078dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078e0:	f010 0301 	ands.w	r3, r0, #1
 80078e4:	d00a      	beq.n	80078fc <__swsetup_r+0xbc>
 80078e6:	2300      	movs	r3, #0
 80078e8:	60a3      	str	r3, [r4, #8]
 80078ea:	6963      	ldr	r3, [r4, #20]
 80078ec:	425b      	negs	r3, r3
 80078ee:	61a3      	str	r3, [r4, #24]
 80078f0:	6923      	ldr	r3, [r4, #16]
 80078f2:	b943      	cbnz	r3, 8007906 <__swsetup_r+0xc6>
 80078f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80078f8:	d1ba      	bne.n	8007870 <__swsetup_r+0x30>
 80078fa:	bd70      	pop	{r4, r5, r6, pc}
 80078fc:	0781      	lsls	r1, r0, #30
 80078fe:	bf58      	it	pl
 8007900:	6963      	ldrpl	r3, [r4, #20]
 8007902:	60a3      	str	r3, [r4, #8]
 8007904:	e7f4      	b.n	80078f0 <__swsetup_r+0xb0>
 8007906:	2000      	movs	r0, #0
 8007908:	e7f7      	b.n	80078fa <__swsetup_r+0xba>
 800790a:	bf00      	nop
 800790c:	20000014 	.word	0x20000014
 8007910:	080084b4 	.word	0x080084b4
 8007914:	080084d4 	.word	0x080084d4
 8007918:	08008494 	.word	0x08008494

0800791c <abort>:
 800791c:	b508      	push	{r3, lr}
 800791e:	2006      	movs	r0, #6
 8007920:	f000 fa54 	bl	8007dcc <raise>
 8007924:	2001      	movs	r0, #1
 8007926:	f7f9 feab 	bl	8001680 <_exit>
	...

0800792c <__sflush_r>:
 800792c:	898a      	ldrh	r2, [r1, #12]
 800792e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007932:	4605      	mov	r5, r0
 8007934:	0710      	lsls	r0, r2, #28
 8007936:	460c      	mov	r4, r1
 8007938:	d458      	bmi.n	80079ec <__sflush_r+0xc0>
 800793a:	684b      	ldr	r3, [r1, #4]
 800793c:	2b00      	cmp	r3, #0
 800793e:	dc05      	bgt.n	800794c <__sflush_r+0x20>
 8007940:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007942:	2b00      	cmp	r3, #0
 8007944:	dc02      	bgt.n	800794c <__sflush_r+0x20>
 8007946:	2000      	movs	r0, #0
 8007948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800794c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800794e:	2e00      	cmp	r6, #0
 8007950:	d0f9      	beq.n	8007946 <__sflush_r+0x1a>
 8007952:	2300      	movs	r3, #0
 8007954:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007958:	682f      	ldr	r7, [r5, #0]
 800795a:	602b      	str	r3, [r5, #0]
 800795c:	d032      	beq.n	80079c4 <__sflush_r+0x98>
 800795e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007960:	89a3      	ldrh	r3, [r4, #12]
 8007962:	075a      	lsls	r2, r3, #29
 8007964:	d505      	bpl.n	8007972 <__sflush_r+0x46>
 8007966:	6863      	ldr	r3, [r4, #4]
 8007968:	1ac0      	subs	r0, r0, r3
 800796a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800796c:	b10b      	cbz	r3, 8007972 <__sflush_r+0x46>
 800796e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007970:	1ac0      	subs	r0, r0, r3
 8007972:	2300      	movs	r3, #0
 8007974:	4602      	mov	r2, r0
 8007976:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007978:	6a21      	ldr	r1, [r4, #32]
 800797a:	4628      	mov	r0, r5
 800797c:	47b0      	blx	r6
 800797e:	1c43      	adds	r3, r0, #1
 8007980:	89a3      	ldrh	r3, [r4, #12]
 8007982:	d106      	bne.n	8007992 <__sflush_r+0x66>
 8007984:	6829      	ldr	r1, [r5, #0]
 8007986:	291d      	cmp	r1, #29
 8007988:	d82c      	bhi.n	80079e4 <__sflush_r+0xb8>
 800798a:	4a2a      	ldr	r2, [pc, #168]	; (8007a34 <__sflush_r+0x108>)
 800798c:	40ca      	lsrs	r2, r1
 800798e:	07d6      	lsls	r6, r2, #31
 8007990:	d528      	bpl.n	80079e4 <__sflush_r+0xb8>
 8007992:	2200      	movs	r2, #0
 8007994:	6062      	str	r2, [r4, #4]
 8007996:	04d9      	lsls	r1, r3, #19
 8007998:	6922      	ldr	r2, [r4, #16]
 800799a:	6022      	str	r2, [r4, #0]
 800799c:	d504      	bpl.n	80079a8 <__sflush_r+0x7c>
 800799e:	1c42      	adds	r2, r0, #1
 80079a0:	d101      	bne.n	80079a6 <__sflush_r+0x7a>
 80079a2:	682b      	ldr	r3, [r5, #0]
 80079a4:	b903      	cbnz	r3, 80079a8 <__sflush_r+0x7c>
 80079a6:	6560      	str	r0, [r4, #84]	; 0x54
 80079a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079aa:	602f      	str	r7, [r5, #0]
 80079ac:	2900      	cmp	r1, #0
 80079ae:	d0ca      	beq.n	8007946 <__sflush_r+0x1a>
 80079b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079b4:	4299      	cmp	r1, r3
 80079b6:	d002      	beq.n	80079be <__sflush_r+0x92>
 80079b8:	4628      	mov	r0, r5
 80079ba:	f7ff faa5 	bl	8006f08 <_free_r>
 80079be:	2000      	movs	r0, #0
 80079c0:	6360      	str	r0, [r4, #52]	; 0x34
 80079c2:	e7c1      	b.n	8007948 <__sflush_r+0x1c>
 80079c4:	6a21      	ldr	r1, [r4, #32]
 80079c6:	2301      	movs	r3, #1
 80079c8:	4628      	mov	r0, r5
 80079ca:	47b0      	blx	r6
 80079cc:	1c41      	adds	r1, r0, #1
 80079ce:	d1c7      	bne.n	8007960 <__sflush_r+0x34>
 80079d0:	682b      	ldr	r3, [r5, #0]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d0c4      	beq.n	8007960 <__sflush_r+0x34>
 80079d6:	2b1d      	cmp	r3, #29
 80079d8:	d001      	beq.n	80079de <__sflush_r+0xb2>
 80079da:	2b16      	cmp	r3, #22
 80079dc:	d101      	bne.n	80079e2 <__sflush_r+0xb6>
 80079de:	602f      	str	r7, [r5, #0]
 80079e0:	e7b1      	b.n	8007946 <__sflush_r+0x1a>
 80079e2:	89a3      	ldrh	r3, [r4, #12]
 80079e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079e8:	81a3      	strh	r3, [r4, #12]
 80079ea:	e7ad      	b.n	8007948 <__sflush_r+0x1c>
 80079ec:	690f      	ldr	r7, [r1, #16]
 80079ee:	2f00      	cmp	r7, #0
 80079f0:	d0a9      	beq.n	8007946 <__sflush_r+0x1a>
 80079f2:	0793      	lsls	r3, r2, #30
 80079f4:	680e      	ldr	r6, [r1, #0]
 80079f6:	bf08      	it	eq
 80079f8:	694b      	ldreq	r3, [r1, #20]
 80079fa:	600f      	str	r7, [r1, #0]
 80079fc:	bf18      	it	ne
 80079fe:	2300      	movne	r3, #0
 8007a00:	eba6 0807 	sub.w	r8, r6, r7
 8007a04:	608b      	str	r3, [r1, #8]
 8007a06:	f1b8 0f00 	cmp.w	r8, #0
 8007a0a:	dd9c      	ble.n	8007946 <__sflush_r+0x1a>
 8007a0c:	6a21      	ldr	r1, [r4, #32]
 8007a0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007a10:	4643      	mov	r3, r8
 8007a12:	463a      	mov	r2, r7
 8007a14:	4628      	mov	r0, r5
 8007a16:	47b0      	blx	r6
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	dc06      	bgt.n	8007a2a <__sflush_r+0xfe>
 8007a1c:	89a3      	ldrh	r3, [r4, #12]
 8007a1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a22:	81a3      	strh	r3, [r4, #12]
 8007a24:	f04f 30ff 	mov.w	r0, #4294967295
 8007a28:	e78e      	b.n	8007948 <__sflush_r+0x1c>
 8007a2a:	4407      	add	r7, r0
 8007a2c:	eba8 0800 	sub.w	r8, r8, r0
 8007a30:	e7e9      	b.n	8007a06 <__sflush_r+0xda>
 8007a32:	bf00      	nop
 8007a34:	20400001 	.word	0x20400001

08007a38 <_fflush_r>:
 8007a38:	b538      	push	{r3, r4, r5, lr}
 8007a3a:	690b      	ldr	r3, [r1, #16]
 8007a3c:	4605      	mov	r5, r0
 8007a3e:	460c      	mov	r4, r1
 8007a40:	b913      	cbnz	r3, 8007a48 <_fflush_r+0x10>
 8007a42:	2500      	movs	r5, #0
 8007a44:	4628      	mov	r0, r5
 8007a46:	bd38      	pop	{r3, r4, r5, pc}
 8007a48:	b118      	cbz	r0, 8007a52 <_fflush_r+0x1a>
 8007a4a:	6983      	ldr	r3, [r0, #24]
 8007a4c:	b90b      	cbnz	r3, 8007a52 <_fflush_r+0x1a>
 8007a4e:	f000 f887 	bl	8007b60 <__sinit>
 8007a52:	4b14      	ldr	r3, [pc, #80]	; (8007aa4 <_fflush_r+0x6c>)
 8007a54:	429c      	cmp	r4, r3
 8007a56:	d11b      	bne.n	8007a90 <_fflush_r+0x58>
 8007a58:	686c      	ldr	r4, [r5, #4]
 8007a5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d0ef      	beq.n	8007a42 <_fflush_r+0xa>
 8007a62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007a64:	07d0      	lsls	r0, r2, #31
 8007a66:	d404      	bmi.n	8007a72 <_fflush_r+0x3a>
 8007a68:	0599      	lsls	r1, r3, #22
 8007a6a:	d402      	bmi.n	8007a72 <_fflush_r+0x3a>
 8007a6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a6e:	f000 f915 	bl	8007c9c <__retarget_lock_acquire_recursive>
 8007a72:	4628      	mov	r0, r5
 8007a74:	4621      	mov	r1, r4
 8007a76:	f7ff ff59 	bl	800792c <__sflush_r>
 8007a7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a7c:	07da      	lsls	r2, r3, #31
 8007a7e:	4605      	mov	r5, r0
 8007a80:	d4e0      	bmi.n	8007a44 <_fflush_r+0xc>
 8007a82:	89a3      	ldrh	r3, [r4, #12]
 8007a84:	059b      	lsls	r3, r3, #22
 8007a86:	d4dd      	bmi.n	8007a44 <_fflush_r+0xc>
 8007a88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a8a:	f000 f908 	bl	8007c9e <__retarget_lock_release_recursive>
 8007a8e:	e7d9      	b.n	8007a44 <_fflush_r+0xc>
 8007a90:	4b05      	ldr	r3, [pc, #20]	; (8007aa8 <_fflush_r+0x70>)
 8007a92:	429c      	cmp	r4, r3
 8007a94:	d101      	bne.n	8007a9a <_fflush_r+0x62>
 8007a96:	68ac      	ldr	r4, [r5, #8]
 8007a98:	e7df      	b.n	8007a5a <_fflush_r+0x22>
 8007a9a:	4b04      	ldr	r3, [pc, #16]	; (8007aac <_fflush_r+0x74>)
 8007a9c:	429c      	cmp	r4, r3
 8007a9e:	bf08      	it	eq
 8007aa0:	68ec      	ldreq	r4, [r5, #12]
 8007aa2:	e7da      	b.n	8007a5a <_fflush_r+0x22>
 8007aa4:	080084b4 	.word	0x080084b4
 8007aa8:	080084d4 	.word	0x080084d4
 8007aac:	08008494 	.word	0x08008494

08007ab0 <std>:
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	b510      	push	{r4, lr}
 8007ab4:	4604      	mov	r4, r0
 8007ab6:	e9c0 3300 	strd	r3, r3, [r0]
 8007aba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007abe:	6083      	str	r3, [r0, #8]
 8007ac0:	8181      	strh	r1, [r0, #12]
 8007ac2:	6643      	str	r3, [r0, #100]	; 0x64
 8007ac4:	81c2      	strh	r2, [r0, #14]
 8007ac6:	6183      	str	r3, [r0, #24]
 8007ac8:	4619      	mov	r1, r3
 8007aca:	2208      	movs	r2, #8
 8007acc:	305c      	adds	r0, #92	; 0x5c
 8007ace:	f7fd fb69 	bl	80051a4 <memset>
 8007ad2:	4b05      	ldr	r3, [pc, #20]	; (8007ae8 <std+0x38>)
 8007ad4:	6263      	str	r3, [r4, #36]	; 0x24
 8007ad6:	4b05      	ldr	r3, [pc, #20]	; (8007aec <std+0x3c>)
 8007ad8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ada:	4b05      	ldr	r3, [pc, #20]	; (8007af0 <std+0x40>)
 8007adc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ade:	4b05      	ldr	r3, [pc, #20]	; (8007af4 <std+0x44>)
 8007ae0:	6224      	str	r4, [r4, #32]
 8007ae2:	6323      	str	r3, [r4, #48]	; 0x30
 8007ae4:	bd10      	pop	{r4, pc}
 8007ae6:	bf00      	nop
 8007ae8:	08007e05 	.word	0x08007e05
 8007aec:	08007e27 	.word	0x08007e27
 8007af0:	08007e5f 	.word	0x08007e5f
 8007af4:	08007e83 	.word	0x08007e83

08007af8 <_cleanup_r>:
 8007af8:	4901      	ldr	r1, [pc, #4]	; (8007b00 <_cleanup_r+0x8>)
 8007afa:	f000 b8af 	b.w	8007c5c <_fwalk_reent>
 8007afe:	bf00      	nop
 8007b00:	08007a39 	.word	0x08007a39

08007b04 <__sfmoreglue>:
 8007b04:	b570      	push	{r4, r5, r6, lr}
 8007b06:	2268      	movs	r2, #104	; 0x68
 8007b08:	1e4d      	subs	r5, r1, #1
 8007b0a:	4355      	muls	r5, r2
 8007b0c:	460e      	mov	r6, r1
 8007b0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007b12:	f7ff fa65 	bl	8006fe0 <_malloc_r>
 8007b16:	4604      	mov	r4, r0
 8007b18:	b140      	cbz	r0, 8007b2c <__sfmoreglue+0x28>
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	e9c0 1600 	strd	r1, r6, [r0]
 8007b20:	300c      	adds	r0, #12
 8007b22:	60a0      	str	r0, [r4, #8]
 8007b24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007b28:	f7fd fb3c 	bl	80051a4 <memset>
 8007b2c:	4620      	mov	r0, r4
 8007b2e:	bd70      	pop	{r4, r5, r6, pc}

08007b30 <__sfp_lock_acquire>:
 8007b30:	4801      	ldr	r0, [pc, #4]	; (8007b38 <__sfp_lock_acquire+0x8>)
 8007b32:	f000 b8b3 	b.w	8007c9c <__retarget_lock_acquire_recursive>
 8007b36:	bf00      	nop
 8007b38:	20000501 	.word	0x20000501

08007b3c <__sfp_lock_release>:
 8007b3c:	4801      	ldr	r0, [pc, #4]	; (8007b44 <__sfp_lock_release+0x8>)
 8007b3e:	f000 b8ae 	b.w	8007c9e <__retarget_lock_release_recursive>
 8007b42:	bf00      	nop
 8007b44:	20000501 	.word	0x20000501

08007b48 <__sinit_lock_acquire>:
 8007b48:	4801      	ldr	r0, [pc, #4]	; (8007b50 <__sinit_lock_acquire+0x8>)
 8007b4a:	f000 b8a7 	b.w	8007c9c <__retarget_lock_acquire_recursive>
 8007b4e:	bf00      	nop
 8007b50:	20000502 	.word	0x20000502

08007b54 <__sinit_lock_release>:
 8007b54:	4801      	ldr	r0, [pc, #4]	; (8007b5c <__sinit_lock_release+0x8>)
 8007b56:	f000 b8a2 	b.w	8007c9e <__retarget_lock_release_recursive>
 8007b5a:	bf00      	nop
 8007b5c:	20000502 	.word	0x20000502

08007b60 <__sinit>:
 8007b60:	b510      	push	{r4, lr}
 8007b62:	4604      	mov	r4, r0
 8007b64:	f7ff fff0 	bl	8007b48 <__sinit_lock_acquire>
 8007b68:	69a3      	ldr	r3, [r4, #24]
 8007b6a:	b11b      	cbz	r3, 8007b74 <__sinit+0x14>
 8007b6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b70:	f7ff bff0 	b.w	8007b54 <__sinit_lock_release>
 8007b74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007b78:	6523      	str	r3, [r4, #80]	; 0x50
 8007b7a:	4b13      	ldr	r3, [pc, #76]	; (8007bc8 <__sinit+0x68>)
 8007b7c:	4a13      	ldr	r2, [pc, #76]	; (8007bcc <__sinit+0x6c>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	62a2      	str	r2, [r4, #40]	; 0x28
 8007b82:	42a3      	cmp	r3, r4
 8007b84:	bf04      	itt	eq
 8007b86:	2301      	moveq	r3, #1
 8007b88:	61a3      	streq	r3, [r4, #24]
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f000 f820 	bl	8007bd0 <__sfp>
 8007b90:	6060      	str	r0, [r4, #4]
 8007b92:	4620      	mov	r0, r4
 8007b94:	f000 f81c 	bl	8007bd0 <__sfp>
 8007b98:	60a0      	str	r0, [r4, #8]
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	f000 f818 	bl	8007bd0 <__sfp>
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	60e0      	str	r0, [r4, #12]
 8007ba4:	2104      	movs	r1, #4
 8007ba6:	6860      	ldr	r0, [r4, #4]
 8007ba8:	f7ff ff82 	bl	8007ab0 <std>
 8007bac:	68a0      	ldr	r0, [r4, #8]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	2109      	movs	r1, #9
 8007bb2:	f7ff ff7d 	bl	8007ab0 <std>
 8007bb6:	68e0      	ldr	r0, [r4, #12]
 8007bb8:	2202      	movs	r2, #2
 8007bba:	2112      	movs	r1, #18
 8007bbc:	f7ff ff78 	bl	8007ab0 <std>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	61a3      	str	r3, [r4, #24]
 8007bc4:	e7d2      	b.n	8007b6c <__sinit+0xc>
 8007bc6:	bf00      	nop
 8007bc8:	0800811c 	.word	0x0800811c
 8007bcc:	08007af9 	.word	0x08007af9

08007bd0 <__sfp>:
 8007bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bd2:	4607      	mov	r7, r0
 8007bd4:	f7ff ffac 	bl	8007b30 <__sfp_lock_acquire>
 8007bd8:	4b1e      	ldr	r3, [pc, #120]	; (8007c54 <__sfp+0x84>)
 8007bda:	681e      	ldr	r6, [r3, #0]
 8007bdc:	69b3      	ldr	r3, [r6, #24]
 8007bde:	b913      	cbnz	r3, 8007be6 <__sfp+0x16>
 8007be0:	4630      	mov	r0, r6
 8007be2:	f7ff ffbd 	bl	8007b60 <__sinit>
 8007be6:	3648      	adds	r6, #72	; 0x48
 8007be8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007bec:	3b01      	subs	r3, #1
 8007bee:	d503      	bpl.n	8007bf8 <__sfp+0x28>
 8007bf0:	6833      	ldr	r3, [r6, #0]
 8007bf2:	b30b      	cbz	r3, 8007c38 <__sfp+0x68>
 8007bf4:	6836      	ldr	r6, [r6, #0]
 8007bf6:	e7f7      	b.n	8007be8 <__sfp+0x18>
 8007bf8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007bfc:	b9d5      	cbnz	r5, 8007c34 <__sfp+0x64>
 8007bfe:	4b16      	ldr	r3, [pc, #88]	; (8007c58 <__sfp+0x88>)
 8007c00:	60e3      	str	r3, [r4, #12]
 8007c02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007c06:	6665      	str	r5, [r4, #100]	; 0x64
 8007c08:	f000 f847 	bl	8007c9a <__retarget_lock_init_recursive>
 8007c0c:	f7ff ff96 	bl	8007b3c <__sfp_lock_release>
 8007c10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007c14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007c18:	6025      	str	r5, [r4, #0]
 8007c1a:	61a5      	str	r5, [r4, #24]
 8007c1c:	2208      	movs	r2, #8
 8007c1e:	4629      	mov	r1, r5
 8007c20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007c24:	f7fd fabe 	bl	80051a4 <memset>
 8007c28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007c2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007c30:	4620      	mov	r0, r4
 8007c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c34:	3468      	adds	r4, #104	; 0x68
 8007c36:	e7d9      	b.n	8007bec <__sfp+0x1c>
 8007c38:	2104      	movs	r1, #4
 8007c3a:	4638      	mov	r0, r7
 8007c3c:	f7ff ff62 	bl	8007b04 <__sfmoreglue>
 8007c40:	4604      	mov	r4, r0
 8007c42:	6030      	str	r0, [r6, #0]
 8007c44:	2800      	cmp	r0, #0
 8007c46:	d1d5      	bne.n	8007bf4 <__sfp+0x24>
 8007c48:	f7ff ff78 	bl	8007b3c <__sfp_lock_release>
 8007c4c:	230c      	movs	r3, #12
 8007c4e:	603b      	str	r3, [r7, #0]
 8007c50:	e7ee      	b.n	8007c30 <__sfp+0x60>
 8007c52:	bf00      	nop
 8007c54:	0800811c 	.word	0x0800811c
 8007c58:	ffff0001 	.word	0xffff0001

08007c5c <_fwalk_reent>:
 8007c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c60:	4606      	mov	r6, r0
 8007c62:	4688      	mov	r8, r1
 8007c64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007c68:	2700      	movs	r7, #0
 8007c6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c6e:	f1b9 0901 	subs.w	r9, r9, #1
 8007c72:	d505      	bpl.n	8007c80 <_fwalk_reent+0x24>
 8007c74:	6824      	ldr	r4, [r4, #0]
 8007c76:	2c00      	cmp	r4, #0
 8007c78:	d1f7      	bne.n	8007c6a <_fwalk_reent+0xe>
 8007c7a:	4638      	mov	r0, r7
 8007c7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c80:	89ab      	ldrh	r3, [r5, #12]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d907      	bls.n	8007c96 <_fwalk_reent+0x3a>
 8007c86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	d003      	beq.n	8007c96 <_fwalk_reent+0x3a>
 8007c8e:	4629      	mov	r1, r5
 8007c90:	4630      	mov	r0, r6
 8007c92:	47c0      	blx	r8
 8007c94:	4307      	orrs	r7, r0
 8007c96:	3568      	adds	r5, #104	; 0x68
 8007c98:	e7e9      	b.n	8007c6e <_fwalk_reent+0x12>

08007c9a <__retarget_lock_init_recursive>:
 8007c9a:	4770      	bx	lr

08007c9c <__retarget_lock_acquire_recursive>:
 8007c9c:	4770      	bx	lr

08007c9e <__retarget_lock_release_recursive>:
 8007c9e:	4770      	bx	lr

08007ca0 <__swhatbuf_r>:
 8007ca0:	b570      	push	{r4, r5, r6, lr}
 8007ca2:	460e      	mov	r6, r1
 8007ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ca8:	2900      	cmp	r1, #0
 8007caa:	b096      	sub	sp, #88	; 0x58
 8007cac:	4614      	mov	r4, r2
 8007cae:	461d      	mov	r5, r3
 8007cb0:	da08      	bge.n	8007cc4 <__swhatbuf_r+0x24>
 8007cb2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	602a      	str	r2, [r5, #0]
 8007cba:	061a      	lsls	r2, r3, #24
 8007cbc:	d410      	bmi.n	8007ce0 <__swhatbuf_r+0x40>
 8007cbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cc2:	e00e      	b.n	8007ce2 <__swhatbuf_r+0x42>
 8007cc4:	466a      	mov	r2, sp
 8007cc6:	f000 f903 	bl	8007ed0 <_fstat_r>
 8007cca:	2800      	cmp	r0, #0
 8007ccc:	dbf1      	blt.n	8007cb2 <__swhatbuf_r+0x12>
 8007cce:	9a01      	ldr	r2, [sp, #4]
 8007cd0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007cd4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007cd8:	425a      	negs	r2, r3
 8007cda:	415a      	adcs	r2, r3
 8007cdc:	602a      	str	r2, [r5, #0]
 8007cde:	e7ee      	b.n	8007cbe <__swhatbuf_r+0x1e>
 8007ce0:	2340      	movs	r3, #64	; 0x40
 8007ce2:	2000      	movs	r0, #0
 8007ce4:	6023      	str	r3, [r4, #0]
 8007ce6:	b016      	add	sp, #88	; 0x58
 8007ce8:	bd70      	pop	{r4, r5, r6, pc}
	...

08007cec <__smakebuf_r>:
 8007cec:	898b      	ldrh	r3, [r1, #12]
 8007cee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007cf0:	079d      	lsls	r5, r3, #30
 8007cf2:	4606      	mov	r6, r0
 8007cf4:	460c      	mov	r4, r1
 8007cf6:	d507      	bpl.n	8007d08 <__smakebuf_r+0x1c>
 8007cf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007cfc:	6023      	str	r3, [r4, #0]
 8007cfe:	6123      	str	r3, [r4, #16]
 8007d00:	2301      	movs	r3, #1
 8007d02:	6163      	str	r3, [r4, #20]
 8007d04:	b002      	add	sp, #8
 8007d06:	bd70      	pop	{r4, r5, r6, pc}
 8007d08:	ab01      	add	r3, sp, #4
 8007d0a:	466a      	mov	r2, sp
 8007d0c:	f7ff ffc8 	bl	8007ca0 <__swhatbuf_r>
 8007d10:	9900      	ldr	r1, [sp, #0]
 8007d12:	4605      	mov	r5, r0
 8007d14:	4630      	mov	r0, r6
 8007d16:	f7ff f963 	bl	8006fe0 <_malloc_r>
 8007d1a:	b948      	cbnz	r0, 8007d30 <__smakebuf_r+0x44>
 8007d1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d20:	059a      	lsls	r2, r3, #22
 8007d22:	d4ef      	bmi.n	8007d04 <__smakebuf_r+0x18>
 8007d24:	f023 0303 	bic.w	r3, r3, #3
 8007d28:	f043 0302 	orr.w	r3, r3, #2
 8007d2c:	81a3      	strh	r3, [r4, #12]
 8007d2e:	e7e3      	b.n	8007cf8 <__smakebuf_r+0xc>
 8007d30:	4b0d      	ldr	r3, [pc, #52]	; (8007d68 <__smakebuf_r+0x7c>)
 8007d32:	62b3      	str	r3, [r6, #40]	; 0x28
 8007d34:	89a3      	ldrh	r3, [r4, #12]
 8007d36:	6020      	str	r0, [r4, #0]
 8007d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d3c:	81a3      	strh	r3, [r4, #12]
 8007d3e:	9b00      	ldr	r3, [sp, #0]
 8007d40:	6163      	str	r3, [r4, #20]
 8007d42:	9b01      	ldr	r3, [sp, #4]
 8007d44:	6120      	str	r0, [r4, #16]
 8007d46:	b15b      	cbz	r3, 8007d60 <__smakebuf_r+0x74>
 8007d48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d4c:	4630      	mov	r0, r6
 8007d4e:	f000 f8d1 	bl	8007ef4 <_isatty_r>
 8007d52:	b128      	cbz	r0, 8007d60 <__smakebuf_r+0x74>
 8007d54:	89a3      	ldrh	r3, [r4, #12]
 8007d56:	f023 0303 	bic.w	r3, r3, #3
 8007d5a:	f043 0301 	orr.w	r3, r3, #1
 8007d5e:	81a3      	strh	r3, [r4, #12]
 8007d60:	89a0      	ldrh	r0, [r4, #12]
 8007d62:	4305      	orrs	r5, r0
 8007d64:	81a5      	strh	r5, [r4, #12]
 8007d66:	e7cd      	b.n	8007d04 <__smakebuf_r+0x18>
 8007d68:	08007af9 	.word	0x08007af9

08007d6c <_malloc_usable_size_r>:
 8007d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d70:	1f18      	subs	r0, r3, #4
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	bfbc      	itt	lt
 8007d76:	580b      	ldrlt	r3, [r1, r0]
 8007d78:	18c0      	addlt	r0, r0, r3
 8007d7a:	4770      	bx	lr

08007d7c <_raise_r>:
 8007d7c:	291f      	cmp	r1, #31
 8007d7e:	b538      	push	{r3, r4, r5, lr}
 8007d80:	4604      	mov	r4, r0
 8007d82:	460d      	mov	r5, r1
 8007d84:	d904      	bls.n	8007d90 <_raise_r+0x14>
 8007d86:	2316      	movs	r3, #22
 8007d88:	6003      	str	r3, [r0, #0]
 8007d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8e:	bd38      	pop	{r3, r4, r5, pc}
 8007d90:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007d92:	b112      	cbz	r2, 8007d9a <_raise_r+0x1e>
 8007d94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d98:	b94b      	cbnz	r3, 8007dae <_raise_r+0x32>
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	f000 f830 	bl	8007e00 <_getpid_r>
 8007da0:	462a      	mov	r2, r5
 8007da2:	4601      	mov	r1, r0
 8007da4:	4620      	mov	r0, r4
 8007da6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007daa:	f000 b817 	b.w	8007ddc <_kill_r>
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d00a      	beq.n	8007dc8 <_raise_r+0x4c>
 8007db2:	1c59      	adds	r1, r3, #1
 8007db4:	d103      	bne.n	8007dbe <_raise_r+0x42>
 8007db6:	2316      	movs	r3, #22
 8007db8:	6003      	str	r3, [r0, #0]
 8007dba:	2001      	movs	r0, #1
 8007dbc:	e7e7      	b.n	8007d8e <_raise_r+0x12>
 8007dbe:	2400      	movs	r4, #0
 8007dc0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	4798      	blx	r3
 8007dc8:	2000      	movs	r0, #0
 8007dca:	e7e0      	b.n	8007d8e <_raise_r+0x12>

08007dcc <raise>:
 8007dcc:	4b02      	ldr	r3, [pc, #8]	; (8007dd8 <raise+0xc>)
 8007dce:	4601      	mov	r1, r0
 8007dd0:	6818      	ldr	r0, [r3, #0]
 8007dd2:	f7ff bfd3 	b.w	8007d7c <_raise_r>
 8007dd6:	bf00      	nop
 8007dd8:	20000014 	.word	0x20000014

08007ddc <_kill_r>:
 8007ddc:	b538      	push	{r3, r4, r5, lr}
 8007dde:	4d07      	ldr	r5, [pc, #28]	; (8007dfc <_kill_r+0x20>)
 8007de0:	2300      	movs	r3, #0
 8007de2:	4604      	mov	r4, r0
 8007de4:	4608      	mov	r0, r1
 8007de6:	4611      	mov	r1, r2
 8007de8:	602b      	str	r3, [r5, #0]
 8007dea:	f7f9 fc39 	bl	8001660 <_kill>
 8007dee:	1c43      	adds	r3, r0, #1
 8007df0:	d102      	bne.n	8007df8 <_kill_r+0x1c>
 8007df2:	682b      	ldr	r3, [r5, #0]
 8007df4:	b103      	cbz	r3, 8007df8 <_kill_r+0x1c>
 8007df6:	6023      	str	r3, [r4, #0]
 8007df8:	bd38      	pop	{r3, r4, r5, pc}
 8007dfa:	bf00      	nop
 8007dfc:	200004fc 	.word	0x200004fc

08007e00 <_getpid_r>:
 8007e00:	f7f9 bc26 	b.w	8001650 <_getpid>

08007e04 <__sread>:
 8007e04:	b510      	push	{r4, lr}
 8007e06:	460c      	mov	r4, r1
 8007e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e0c:	f000 f894 	bl	8007f38 <_read_r>
 8007e10:	2800      	cmp	r0, #0
 8007e12:	bfab      	itete	ge
 8007e14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007e16:	89a3      	ldrhlt	r3, [r4, #12]
 8007e18:	181b      	addge	r3, r3, r0
 8007e1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007e1e:	bfac      	ite	ge
 8007e20:	6563      	strge	r3, [r4, #84]	; 0x54
 8007e22:	81a3      	strhlt	r3, [r4, #12]
 8007e24:	bd10      	pop	{r4, pc}

08007e26 <__swrite>:
 8007e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e2a:	461f      	mov	r7, r3
 8007e2c:	898b      	ldrh	r3, [r1, #12]
 8007e2e:	05db      	lsls	r3, r3, #23
 8007e30:	4605      	mov	r5, r0
 8007e32:	460c      	mov	r4, r1
 8007e34:	4616      	mov	r6, r2
 8007e36:	d505      	bpl.n	8007e44 <__swrite+0x1e>
 8007e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e3c:	2302      	movs	r3, #2
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f000 f868 	bl	8007f14 <_lseek_r>
 8007e44:	89a3      	ldrh	r3, [r4, #12]
 8007e46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e4e:	81a3      	strh	r3, [r4, #12]
 8007e50:	4632      	mov	r2, r6
 8007e52:	463b      	mov	r3, r7
 8007e54:	4628      	mov	r0, r5
 8007e56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e5a:	f000 b817 	b.w	8007e8c <_write_r>

08007e5e <__sseek>:
 8007e5e:	b510      	push	{r4, lr}
 8007e60:	460c      	mov	r4, r1
 8007e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e66:	f000 f855 	bl	8007f14 <_lseek_r>
 8007e6a:	1c43      	adds	r3, r0, #1
 8007e6c:	89a3      	ldrh	r3, [r4, #12]
 8007e6e:	bf15      	itete	ne
 8007e70:	6560      	strne	r0, [r4, #84]	; 0x54
 8007e72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007e76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007e7a:	81a3      	strheq	r3, [r4, #12]
 8007e7c:	bf18      	it	ne
 8007e7e:	81a3      	strhne	r3, [r4, #12]
 8007e80:	bd10      	pop	{r4, pc}

08007e82 <__sclose>:
 8007e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e86:	f000 b813 	b.w	8007eb0 <_close_r>
	...

08007e8c <_write_r>:
 8007e8c:	b538      	push	{r3, r4, r5, lr}
 8007e8e:	4d07      	ldr	r5, [pc, #28]	; (8007eac <_write_r+0x20>)
 8007e90:	4604      	mov	r4, r0
 8007e92:	4608      	mov	r0, r1
 8007e94:	4611      	mov	r1, r2
 8007e96:	2200      	movs	r2, #0
 8007e98:	602a      	str	r2, [r5, #0]
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	f7f9 fc17 	bl	80016ce <_write>
 8007ea0:	1c43      	adds	r3, r0, #1
 8007ea2:	d102      	bne.n	8007eaa <_write_r+0x1e>
 8007ea4:	682b      	ldr	r3, [r5, #0]
 8007ea6:	b103      	cbz	r3, 8007eaa <_write_r+0x1e>
 8007ea8:	6023      	str	r3, [r4, #0]
 8007eaa:	bd38      	pop	{r3, r4, r5, pc}
 8007eac:	200004fc 	.word	0x200004fc

08007eb0 <_close_r>:
 8007eb0:	b538      	push	{r3, r4, r5, lr}
 8007eb2:	4d06      	ldr	r5, [pc, #24]	; (8007ecc <_close_r+0x1c>)
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	4608      	mov	r0, r1
 8007eba:	602b      	str	r3, [r5, #0]
 8007ebc:	f7f9 fc23 	bl	8001706 <_close>
 8007ec0:	1c43      	adds	r3, r0, #1
 8007ec2:	d102      	bne.n	8007eca <_close_r+0x1a>
 8007ec4:	682b      	ldr	r3, [r5, #0]
 8007ec6:	b103      	cbz	r3, 8007eca <_close_r+0x1a>
 8007ec8:	6023      	str	r3, [r4, #0]
 8007eca:	bd38      	pop	{r3, r4, r5, pc}
 8007ecc:	200004fc 	.word	0x200004fc

08007ed0 <_fstat_r>:
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	4d07      	ldr	r5, [pc, #28]	; (8007ef0 <_fstat_r+0x20>)
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	4608      	mov	r0, r1
 8007eda:	4611      	mov	r1, r2
 8007edc:	602b      	str	r3, [r5, #0]
 8007ede:	f7f9 fc1e 	bl	800171e <_fstat>
 8007ee2:	1c43      	adds	r3, r0, #1
 8007ee4:	d102      	bne.n	8007eec <_fstat_r+0x1c>
 8007ee6:	682b      	ldr	r3, [r5, #0]
 8007ee8:	b103      	cbz	r3, 8007eec <_fstat_r+0x1c>
 8007eea:	6023      	str	r3, [r4, #0]
 8007eec:	bd38      	pop	{r3, r4, r5, pc}
 8007eee:	bf00      	nop
 8007ef0:	200004fc 	.word	0x200004fc

08007ef4 <_isatty_r>:
 8007ef4:	b538      	push	{r3, r4, r5, lr}
 8007ef6:	4d06      	ldr	r5, [pc, #24]	; (8007f10 <_isatty_r+0x1c>)
 8007ef8:	2300      	movs	r3, #0
 8007efa:	4604      	mov	r4, r0
 8007efc:	4608      	mov	r0, r1
 8007efe:	602b      	str	r3, [r5, #0]
 8007f00:	f7f9 fc1d 	bl	800173e <_isatty>
 8007f04:	1c43      	adds	r3, r0, #1
 8007f06:	d102      	bne.n	8007f0e <_isatty_r+0x1a>
 8007f08:	682b      	ldr	r3, [r5, #0]
 8007f0a:	b103      	cbz	r3, 8007f0e <_isatty_r+0x1a>
 8007f0c:	6023      	str	r3, [r4, #0]
 8007f0e:	bd38      	pop	{r3, r4, r5, pc}
 8007f10:	200004fc 	.word	0x200004fc

08007f14 <_lseek_r>:
 8007f14:	b538      	push	{r3, r4, r5, lr}
 8007f16:	4d07      	ldr	r5, [pc, #28]	; (8007f34 <_lseek_r+0x20>)
 8007f18:	4604      	mov	r4, r0
 8007f1a:	4608      	mov	r0, r1
 8007f1c:	4611      	mov	r1, r2
 8007f1e:	2200      	movs	r2, #0
 8007f20:	602a      	str	r2, [r5, #0]
 8007f22:	461a      	mov	r2, r3
 8007f24:	f7f9 fc16 	bl	8001754 <_lseek>
 8007f28:	1c43      	adds	r3, r0, #1
 8007f2a:	d102      	bne.n	8007f32 <_lseek_r+0x1e>
 8007f2c:	682b      	ldr	r3, [r5, #0]
 8007f2e:	b103      	cbz	r3, 8007f32 <_lseek_r+0x1e>
 8007f30:	6023      	str	r3, [r4, #0]
 8007f32:	bd38      	pop	{r3, r4, r5, pc}
 8007f34:	200004fc 	.word	0x200004fc

08007f38 <_read_r>:
 8007f38:	b538      	push	{r3, r4, r5, lr}
 8007f3a:	4d07      	ldr	r5, [pc, #28]	; (8007f58 <_read_r+0x20>)
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	4608      	mov	r0, r1
 8007f40:	4611      	mov	r1, r2
 8007f42:	2200      	movs	r2, #0
 8007f44:	602a      	str	r2, [r5, #0]
 8007f46:	461a      	mov	r2, r3
 8007f48:	f7f9 fba4 	bl	8001694 <_read>
 8007f4c:	1c43      	adds	r3, r0, #1
 8007f4e:	d102      	bne.n	8007f56 <_read_r+0x1e>
 8007f50:	682b      	ldr	r3, [r5, #0]
 8007f52:	b103      	cbz	r3, 8007f56 <_read_r+0x1e>
 8007f54:	6023      	str	r3, [r4, #0]
 8007f56:	bd38      	pop	{r3, r4, r5, pc}
 8007f58:	200004fc 	.word	0x200004fc
 8007f5c:	00000000 	.word	0x00000000

08007f60 <floor>:
 8007f60:	ec51 0b10 	vmov	r0, r1, d0
 8007f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f68:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007f6c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007f70:	2e13      	cmp	r6, #19
 8007f72:	ee10 5a10 	vmov	r5, s0
 8007f76:	ee10 8a10 	vmov	r8, s0
 8007f7a:	460c      	mov	r4, r1
 8007f7c:	dc32      	bgt.n	8007fe4 <floor+0x84>
 8007f7e:	2e00      	cmp	r6, #0
 8007f80:	da14      	bge.n	8007fac <floor+0x4c>
 8007f82:	a333      	add	r3, pc, #204	; (adr r3, 8008050 <floor+0xf0>)
 8007f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f88:	f7f8 f980 	bl	800028c <__adddf3>
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	2300      	movs	r3, #0
 8007f90:	f7f8 fdc2 	bl	8000b18 <__aeabi_dcmpgt>
 8007f94:	b138      	cbz	r0, 8007fa6 <floor+0x46>
 8007f96:	2c00      	cmp	r4, #0
 8007f98:	da57      	bge.n	800804a <floor+0xea>
 8007f9a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007f9e:	431d      	orrs	r5, r3
 8007fa0:	d001      	beq.n	8007fa6 <floor+0x46>
 8007fa2:	4c2d      	ldr	r4, [pc, #180]	; (8008058 <floor+0xf8>)
 8007fa4:	2500      	movs	r5, #0
 8007fa6:	4621      	mov	r1, r4
 8007fa8:	4628      	mov	r0, r5
 8007faa:	e025      	b.n	8007ff8 <floor+0x98>
 8007fac:	4f2b      	ldr	r7, [pc, #172]	; (800805c <floor+0xfc>)
 8007fae:	4137      	asrs	r7, r6
 8007fb0:	ea01 0307 	and.w	r3, r1, r7
 8007fb4:	4303      	orrs	r3, r0
 8007fb6:	d01f      	beq.n	8007ff8 <floor+0x98>
 8007fb8:	a325      	add	r3, pc, #148	; (adr r3, 8008050 <floor+0xf0>)
 8007fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fbe:	f7f8 f965 	bl	800028c <__adddf3>
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	f7f8 fda7 	bl	8000b18 <__aeabi_dcmpgt>
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	d0eb      	beq.n	8007fa6 <floor+0x46>
 8007fce:	2c00      	cmp	r4, #0
 8007fd0:	bfbe      	ittt	lt
 8007fd2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007fd6:	fa43 f606 	asrlt.w	r6, r3, r6
 8007fda:	19a4      	addlt	r4, r4, r6
 8007fdc:	ea24 0407 	bic.w	r4, r4, r7
 8007fe0:	2500      	movs	r5, #0
 8007fe2:	e7e0      	b.n	8007fa6 <floor+0x46>
 8007fe4:	2e33      	cmp	r6, #51	; 0x33
 8007fe6:	dd0b      	ble.n	8008000 <floor+0xa0>
 8007fe8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007fec:	d104      	bne.n	8007ff8 <floor+0x98>
 8007fee:	ee10 2a10 	vmov	r2, s0
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	f7f8 f94a 	bl	800028c <__adddf3>
 8007ff8:	ec41 0b10 	vmov	d0, r0, r1
 8007ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008000:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008004:	f04f 33ff 	mov.w	r3, #4294967295
 8008008:	fa23 f707 	lsr.w	r7, r3, r7
 800800c:	4207      	tst	r7, r0
 800800e:	d0f3      	beq.n	8007ff8 <floor+0x98>
 8008010:	a30f      	add	r3, pc, #60	; (adr r3, 8008050 <floor+0xf0>)
 8008012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008016:	f7f8 f939 	bl	800028c <__adddf3>
 800801a:	2200      	movs	r2, #0
 800801c:	2300      	movs	r3, #0
 800801e:	f7f8 fd7b 	bl	8000b18 <__aeabi_dcmpgt>
 8008022:	2800      	cmp	r0, #0
 8008024:	d0bf      	beq.n	8007fa6 <floor+0x46>
 8008026:	2c00      	cmp	r4, #0
 8008028:	da02      	bge.n	8008030 <floor+0xd0>
 800802a:	2e14      	cmp	r6, #20
 800802c:	d103      	bne.n	8008036 <floor+0xd6>
 800802e:	3401      	adds	r4, #1
 8008030:	ea25 0507 	bic.w	r5, r5, r7
 8008034:	e7b7      	b.n	8007fa6 <floor+0x46>
 8008036:	2301      	movs	r3, #1
 8008038:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800803c:	fa03 f606 	lsl.w	r6, r3, r6
 8008040:	4435      	add	r5, r6
 8008042:	4545      	cmp	r5, r8
 8008044:	bf38      	it	cc
 8008046:	18e4      	addcc	r4, r4, r3
 8008048:	e7f2      	b.n	8008030 <floor+0xd0>
 800804a:	2500      	movs	r5, #0
 800804c:	462c      	mov	r4, r5
 800804e:	e7aa      	b.n	8007fa6 <floor+0x46>
 8008050:	8800759c 	.word	0x8800759c
 8008054:	7e37e43c 	.word	0x7e37e43c
 8008058:	bff00000 	.word	0xbff00000
 800805c:	000fffff 	.word	0x000fffff

08008060 <sqrtf>:
 8008060:	b508      	push	{r3, lr}
 8008062:	ed2d 8b02 	vpush	{d8}
 8008066:	eeb0 8a40 	vmov.f32	s16, s0
 800806a:	f000 f817 	bl	800809c <__ieee754_sqrtf>
 800806e:	eeb4 8a48 	vcmp.f32	s16, s16
 8008072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008076:	d60c      	bvs.n	8008092 <sqrtf+0x32>
 8008078:	eddf 8a07 	vldr	s17, [pc, #28]	; 8008098 <sqrtf+0x38>
 800807c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008084:	d505      	bpl.n	8008092 <sqrtf+0x32>
 8008086:	f7fd f855 	bl	8005134 <__errno>
 800808a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800808e:	2321      	movs	r3, #33	; 0x21
 8008090:	6003      	str	r3, [r0, #0]
 8008092:	ecbd 8b02 	vpop	{d8}
 8008096:	bd08      	pop	{r3, pc}
 8008098:	00000000 	.word	0x00000000

0800809c <__ieee754_sqrtf>:
 800809c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80080a0:	4770      	bx	lr
	...

080080a4 <_init>:
 80080a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080a6:	bf00      	nop
 80080a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080aa:	bc08      	pop	{r3}
 80080ac:	469e      	mov	lr, r3
 80080ae:	4770      	bx	lr

080080b0 <_fini>:
 80080b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b2:	bf00      	nop
 80080b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080b6:	bc08      	pop	{r3}
 80080b8:	469e      	mov	lr, r3
 80080ba:	4770      	bx	lr
