bram1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/bram1/ip/bram1_blk_mem_gen_0_0/sim/bram1_blk_mem_gen_0_0.v,
bram1_control_input_0_0.v,verilog,xil_defaultlib,../../../bd/bram1/ip/bram1_control_input_0_0/sim/bram1_control_input_0_0.v,
bram1_CONV128_0_0.v,verilog,xil_defaultlib,../../../bd/bram1/ip/bram1_CONV128_0_0/sim/bram1_CONV128_0_0.v,
bram1_output_control_0_0.v,verilog,xil_defaultlib,../../../bd/bram1/ip/bram1_output_control_0_0/sim/bram1_output_control_0_0.v,
bram1_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/bram1/ip/bram1_blk_mem_gen_1_0/sim/bram1_blk_mem_gen_1_0.v,
bram1.v,verilog,xil_defaultlib,../../../bd/bram1/sim/bram1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
