# Senior-Design-Project
CNN Hardware Accelerator â€“ Verilog / FPGA
ðŸ“Œ Project Description

This project implements a hardware accelerator for Convolutional Neural Networks (CNNs) using Verilog HDL.
The design includes pipelined hardware modules for Convolution, ReLU activation, Max Pooling, and Quantization, suitable for FPGA deployment.
The accelerator processes streaming data, enabling real-time inference for edge-AI applications.
