# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../spain.srcs/sources_1/imports/spain/tb_pcfg.vhd" \

# Do not sort compile order
nosort
