{
  "Top": "Application",
  "RtlTop": "Application",
  "RtlPrefix": "",
  "RtlSubPrefix": "Application_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "grayscale": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "grayscale",
          "name": "grayscale",
          "usage": "data",
          "direction": "in"
        }]
    },
    "brighten": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "brighten",
          "name": "brighten",
          "usage": "data",
          "direction": "in"
        }]
    },
    "flip": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "flip",
          "name": "flip",
          "usage": "data",
          "direction": "in"
        }]
    },
    "invert": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "invert",
          "name": "invert",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sepia": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "sepia",
          "name": "sepia",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sharpen": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "sharpen",
          "name": "sharpen",
          "usage": "data",
          "direction": "in"
        }]
    },
    "amount1": {
      "index": "6",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "amount1",
          "name": "amount1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "amount2": {
      "index": "7",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "amount2",
          "name": "amount2",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top Application -name Application"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Application"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Application",
    "Version": "1.0",
    "DisplayName": "Application",
    "Revision": "2113814647",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Application_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/Application.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Application_Application_Pipeline_VITIS_LOOP_61_1.vhd",
      "impl\/vhdl\/Application_Application_Pipeline_VITIS_LOOP_61_1_Application_int_int_int_int_int_int_floabkb.vhd",
      "impl\/vhdl\/Application_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3.vhd",
      "impl\/vhdl\/Application_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5.vhd",
      "impl\/vhdl\/Application_Application_Pipeline_VITIS_LOOP_145_7.vhd",
      "impl\/vhdl\/Application_Application_Pipeline_VITIS_LOOP_170_9.vhd",
      "impl\/vhdl\/Application_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11.vhd",
      "impl\/vhdl\/Application_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13.vhd",
      "impl\/vhdl\/Application_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15.vhd",
      "impl\/vhdl\/Application_dadd_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/Application_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/Application_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/Application_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/Application_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/Application_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/Application_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Application_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/Application_image_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/Application_mac_muladd_12s_7ns_7ns_12_4_1.vhd",
      "impl\/vhdl\/Application_mac_muladd_12s_7ns_12ns_12_4_1.vhd",
      "impl\/vhdl\/Application_mul_5ns_8ns_12_1_1.vhd",
      "impl\/vhdl\/Application_p_hls_fptosi_float_i32.vhd",
      "impl\/vhdl\/Application_sitodp_32ns_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/Application_sitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/Application.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_61_1.v",
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_61_1_Application_int_int_int_int_int_int_floabkb.dat",
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_61_1_Application_int_int_int_int_int_int_floabkb.v",
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3.v",
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5.v",
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_145_7.v",
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_170_9.v",
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11.v",
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13.v",
      "impl\/verilog\/Application_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15.v",
      "impl\/verilog\/Application_dadd_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/Application_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/Application_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/Application_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/Application_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/Application_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/Application_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Application_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/Application_image_RAM_AUTO_1R1W.v",
      "impl\/verilog\/Application_mac_muladd_12s_7ns_7ns_12_4_1.v",
      "impl\/verilog\/Application_mac_muladd_12s_7ns_12ns_12_4_1.v",
      "impl\/verilog\/Application_mul_5ns_8ns_12_1_1.v",
      "impl\/verilog\/Application_p_hls_fptosi_float_i32.v",
      "impl\/verilog\/Application_sitodp_32ns_64_6_no_dsp_1.v",
      "impl\/verilog\/Application_sitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/Application.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Application_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl",
      "impl\/misc\/Application_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Application_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/Application_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/Application_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/Application_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/Application_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/Application_sitodp_32ns_64_6_no_dsp_1_ip.tcl",
      "impl\/misc\/Application_sitofp_32ns_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Application.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Application_dadd_64ns_64ns_64_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Application_dadd_64ns_64ns_64_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Application_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Application_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Application_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Application_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Application_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Application_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Application_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Application_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Application_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Application_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Application_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Application_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Application_sitodp_32ns_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Application_sitodp_32ns_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Application_sitofp_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Application_sitofp_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "grayscale": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"grayscale": "DATA"},
      "ports": ["grayscale"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "grayscale"
        }]
    },
    "brighten": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"brighten": "DATA"},
      "ports": ["brighten"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "brighten"
        }]
    },
    "flip": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"flip": "DATA"},
      "ports": ["flip"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "flip"
        }]
    },
    "invert": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"invert": "DATA"},
      "ports": ["invert"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "invert"
        }]
    },
    "sepia": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"sepia": "DATA"},
      "ports": ["sepia"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sepia"
        }]
    },
    "sharpen": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"sharpen": "DATA"},
      "ports": ["sharpen"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sharpen"
        }]
    },
    "amount1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"amount1": "DATA"},
      "ports": ["amount1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "amount1"
        }]
    },
    "amount2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"amount2": "DATA"},
      "ports": ["amount2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "amount2"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "grayscale": {
      "dir": "in",
      "width": "32"
    },
    "brighten": {
      "dir": "in",
      "width": "32"
    },
    "flip": {
      "dir": "in",
      "width": "32"
    },
    "invert": {
      "dir": "in",
      "width": "32"
    },
    "sepia": {
      "dir": "in",
      "width": "32"
    },
    "sharpen": {
      "dir": "in",
      "width": "32"
    },
    "amount1": {
      "dir": "in",
      "width": "32"
    },
    "amount2": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Application",
      "Instances": [
        {
          "ModuleName": "Application_Pipeline_VITIS_LOOP_61_1",
          "InstanceName": "grp_Application_Pipeline_VITIS_LOOP_61_1_fu_172"
        },
        {
          "ModuleName": "p_hls_fptosi_float_i32",
          "InstanceName": "grp_p_hls_fptosi_float_i32_fu_180"
        },
        {
          "ModuleName": "p_hls_fptosi_float_i32",
          "InstanceName": "grp_p_hls_fptosi_float_i32_fu_186"
        },
        {
          "ModuleName": "Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3",
          "InstanceName": "grp_Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3_fu_192"
        },
        {
          "ModuleName": "Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5",
          "InstanceName": "grp_Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5_fu_197",
          "Instances": [{
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_126"
            }]
        },
        {
          "ModuleName": "Application_Pipeline_VITIS_LOOP_145_7",
          "InstanceName": "grp_Application_Pipeline_VITIS_LOOP_145_7_fu_204"
        },
        {
          "ModuleName": "Application_Pipeline_VITIS_LOOP_170_9",
          "InstanceName": "grp_Application_Pipeline_VITIS_LOOP_170_9_fu_210"
        },
        {
          "ModuleName": "Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11",
          "InstanceName": "grp_Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11_fu_216"
        },
        {
          "ModuleName": "Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13",
          "InstanceName": "grp_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13_fu_221"
        },
        {
          "ModuleName": "Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15",
          "InstanceName": "grp_Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15_fu_226",
          "Instances": [{
              "ModuleName": "p_hls_fptosi_float_i32",
              "InstanceName": "grp_p_hls_fptosi_float_i32_fu_113"
            }]
        }
      ]
    },
    "Info": {
      "Application_Pipeline_VITIS_LOOP_61_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_hls_fptosi_float_i32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Application_Pipeline_VITIS_LOOP_145_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Application_Pipeline_VITIS_LOOP_170_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Application": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Application_Pipeline_VITIS_LOOP_61_1": {
        "Latency": {
          "LatencyBest": "2074",
          "LatencyAvg": "2074",
          "LatencyWorst": "2074",
          "PipelineII": "2074",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.514"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_61_1",
            "TripCount": "2070",
            "Latency": "2072",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "8",
          "DSP": "1",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "1",
          "FF": "164",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "256",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "p_hls_fptosi_float_i32": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.287"
        },
        "Area": {
          "FF": "66",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "640",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Application_Pipeline_VITIS_LOOP_85_2_VITIS_LOOP_87_3": {
        "Latency": {
          "LatencyBest": "2106",
          "LatencyAvg": "2106",
          "LatencyWorst": "2106",
          "PipelineII": "2106",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.095"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_85_2_VITIS_LOOP_87_3",
            "TripCount": "690",
            "Latency": "2104",
            "PipelineII": "3",
            "PipelineDepth": "38"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "FF": "1133",
          "AVAIL_FF": "41600",
          "UTIL_FF": "2",
          "LUT": "1806",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5": {
        "Latency": {
          "LatencyBest": "2091",
          "LatencyAvg": "2091",
          "LatencyWorst": "2091",
          "PipelineII": "2091",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.287"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_100_4_VITIS_LOOP_102_5",
            "TripCount": "690",
            "Latency": "2089",
            "PipelineII": "3",
            "PipelineDepth": "23"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "FF": "790",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "928",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Application_Pipeline_VITIS_LOOP_145_7": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.114"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_145_7",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "6",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "426",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "516",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Application_Pipeline_VITIS_LOOP_170_9": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.514"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_170_9",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "1",
          "FF": "118",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "228",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11": {
        "Latency": {
          "LatencyBest": "2075",
          "LatencyAvg": "2075",
          "LatencyWorst": "2075",
          "PipelineII": "2075",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.036"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_184_10_VITIS_LOOP_186_11",
            "TripCount": "690",
            "Latency": "2073",
            "PipelineII": "3",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "FF": "184",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "451",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13": {
        "Latency": {
          "LatencyBest": "2175",
          "LatencyAvg": "2175",
          "LatencyWorst": "2175",
          "PipelineII": "2175",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.095"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_197_12_VITIS_LOOP_199_13",
            "TripCount": "690",
            "Latency": "2173",
            "PipelineII": "3",
            "PipelineDepth": "107"
          }],
        "Area": {
          "DSP": "25",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "27",
          "FF": "3891",
          "AVAIL_FF": "41600",
          "UTIL_FF": "9",
          "LUT": "5840",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "28",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Application_Pipeline_VITIS_LOOP_216_14_VITIS_LOOP_217_15": {
        "Latency": {
          "LatencyBest": "2094",
          "LatencyAvg": "2094",
          "LatencyWorst": "2094",
          "PipelineII": "2094",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.287"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_216_14_VITIS_LOOP_217_15",
            "TripCount": "690",
            "Latency": "2092",
            "PipelineII": "3",
            "PipelineDepth": "26"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "FF": "859",
          "AVAIL_FF": "41600",
          "UTIL_FF": "2",
          "LUT": "879",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Application": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.287"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_141_6",
            "TripCount": "23",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          },
          {
            "Name": "VITIS_LOOP_166_8",
            "TripCount": "90",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }
        ],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "16",
          "DSP": "46",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "51",
          "FF": "9438",
          "AVAIL_FF": "41600",
          "UTIL_FF": "22",
          "LUT": "14494",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "69",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-09 06:07:10 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
