// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/13/2021 21:59:48"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module lab4_adders_toplevel (
	Clk,
	Reset,
	LoadB,
	Run,
	SW,
	CO,
	Sum,
	Ahex0,
	Ahex1,
	Ahex2,
	Ahex3,
	Bhex0,
	Bhex1,
	Bhex2,
	Bhex3);
input 	logic Clk ;
input 	logic Reset ;
input 	logic LoadB ;
input 	logic Run ;
input 	logic [15:0] SW ;
output 	logic CO ;
output 	logic [15:0] Sum ;
output 	logic [6:0] Ahex0 ;
output 	logic [6:0] Ahex1 ;
output 	logic [6:0] Ahex2 ;
output 	logic [6:0] Ahex3 ;
output 	logic [6:0] Bhex0 ;
output 	logic [6:0] Bhex1 ;
output 	logic [6:0] Bhex2 ;
output 	logic [6:0] Bhex3 ;

// Design Ports Information
// CO	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[5]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[6]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[7]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[8]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[9]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[11]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[12]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[13]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[14]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sum[15]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[0]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[3]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[4]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[5]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex0[6]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex1[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex2[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[1]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[3]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[4]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[5]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ahex3[6]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[0]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[2]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[3]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[4]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex0[6]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[5]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex1[6]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex2[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[1]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[3]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[4]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[5]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bhex3[6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LoadB	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab4_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \CO~output_o ;
wire \Sum[0]~output_o ;
wire \Sum[1]~output_o ;
wire \Sum[2]~output_o ;
wire \Sum[3]~output_o ;
wire \Sum[4]~output_o ;
wire \Sum[5]~output_o ;
wire \Sum[6]~output_o ;
wire \Sum[7]~output_o ;
wire \Sum[8]~output_o ;
wire \Sum[9]~output_o ;
wire \Sum[10]~output_o ;
wire \Sum[11]~output_o ;
wire \Sum[12]~output_o ;
wire \Sum[13]~output_o ;
wire \Sum[14]~output_o ;
wire \Sum[15]~output_o ;
wire \Ahex0[0]~output_o ;
wire \Ahex0[1]~output_o ;
wire \Ahex0[2]~output_o ;
wire \Ahex0[3]~output_o ;
wire \Ahex0[4]~output_o ;
wire \Ahex0[5]~output_o ;
wire \Ahex0[6]~output_o ;
wire \Ahex1[0]~output_o ;
wire \Ahex1[1]~output_o ;
wire \Ahex1[2]~output_o ;
wire \Ahex1[3]~output_o ;
wire \Ahex1[4]~output_o ;
wire \Ahex1[5]~output_o ;
wire \Ahex1[6]~output_o ;
wire \Ahex2[0]~output_o ;
wire \Ahex2[1]~output_o ;
wire \Ahex2[2]~output_o ;
wire \Ahex2[3]~output_o ;
wire \Ahex2[4]~output_o ;
wire \Ahex2[5]~output_o ;
wire \Ahex2[6]~output_o ;
wire \Ahex3[0]~output_o ;
wire \Ahex3[1]~output_o ;
wire \Ahex3[2]~output_o ;
wire \Ahex3[3]~output_o ;
wire \Ahex3[4]~output_o ;
wire \Ahex3[5]~output_o ;
wire \Ahex3[6]~output_o ;
wire \Bhex0[0]~output_o ;
wire \Bhex0[1]~output_o ;
wire \Bhex0[2]~output_o ;
wire \Bhex0[3]~output_o ;
wire \Bhex0[4]~output_o ;
wire \Bhex0[5]~output_o ;
wire \Bhex0[6]~output_o ;
wire \Bhex1[0]~output_o ;
wire \Bhex1[1]~output_o ;
wire \Bhex1[2]~output_o ;
wire \Bhex1[3]~output_o ;
wire \Bhex1[4]~output_o ;
wire \Bhex1[5]~output_o ;
wire \Bhex1[6]~output_o ;
wire \Bhex2[0]~output_o ;
wire \Bhex2[1]~output_o ;
wire \Bhex2[2]~output_o ;
wire \Bhex2[3]~output_o ;
wire \Bhex2[4]~output_o ;
wire \Bhex2[5]~output_o ;
wire \Bhex2[6]~output_o ;
wire \Bhex3[0]~output_o ;
wire \Bhex3[1]~output_o ;
wire \Bhex3[2]~output_o ;
wire \Bhex3[3]~output_o ;
wire \Bhex3[4]~output_o ;
wire \Bhex3[5]~output_o ;
wire \Bhex3[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \SW[11]~input_o ;
wire \Reset~input_o ;
wire \B~1_combout ;
wire \LoadB~input_o ;
wire \A[9]~1_combout ;
wire \B[9]~0_combout ;
wire \SW[10]~input_o ;
wire \A~0_combout ;
wire \B[10]~feeder_combout ;
wire \SW[9]~input_o ;
wire \B~2_combout ;
wire \SW[7]~input_o ;
wire \B~4_combout ;
wire \A[7]~feeder_combout ;
wire \SW[6]~input_o ;
wire \A~2_combout ;
wire \A[6]~feeder_combout ;
wire \carry_lookahead_adder_inst|CLA4_1|clu|GG~0_combout ;
wire \SW[8]~input_o ;
wire \B~3_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~2_combout ;
wire \SW[5]~input_o ;
wire \B~5_combout ;
wire \SW[4]~input_o ;
wire \B~6_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~3_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~6_combout ;
wire \SW[3]~input_o ;
wire \B~7_combout ;
wire \SW[2]~input_o ;
wire \A~3_combout ;
wire \SW[0]~input_o ;
wire \B~9_combout ;
wire \SW[1]~input_o ;
wire \B~8_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~4_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~5_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~7_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~8_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~11_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~12_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~9_combout ;
wire \carry_lookahead_adder_inst|CLU16|C[3]~10_combout ;
wire \Run~input_o ;
wire \CO~0_combout ;
wire \CO~reg0_q ;
wire \carry_lookahead_adder_inst|CLA4_0|fa0|p~combout ;
wire \Sum[0]~reg0_q ;
wire \Sum~0_combout ;
wire \Sum[1]~reg0_q ;
wire \Sum~1_combout ;
wire \Sum[2]~reg0_q ;
wire \Sum~2_combout ;
wire \Sum[3]~reg0_q ;
wire \Sum~3_combout ;
wire \Sum[4]~reg0_q ;
wire \Sum~4_combout ;
wire \Sum[5]~reg0_q ;
wire \Sum~5_combout ;
wire \Sum[6]~reg0_q ;
wire \Sum~6_combout ;
wire \Sum[7]~reg0_q ;
wire \Sum~7_combout ;
wire \Sum[8]~reg0_q ;
wire \Sum~8_combout ;
wire \Sum[9]~reg0_q ;
wire \Sum~9_combout ;
wire \Sum[10]~reg0_q ;
wire \Sum~10_combout ;
wire \Sum[11]~reg0_q ;
wire \SW[12]~input_o ;
wire \B~10_combout ;
wire \B[12]~feeder_combout ;
wire \carry_lookahead_adder_inst|CLA4_3|fa0|p~combout ;
wire \Sum[12]~reg0_q ;
wire \SW[13]~input_o ;
wire \B~11_combout ;
wire \B[13]~feeder_combout ;
wire \carry_lookahead_adder_inst|CLA4_3|fa1|p~combout ;
wire \Sum[13]~reg0_q ;
wire \SW[14]~input_o ;
wire \B~12_combout ;
wire \B[14]~feeder_combout ;
wire \carry_lookahead_adder_inst|CLA4_3|fa2|p~combout ;
wire \Sum[14]~reg0_q ;
wire \SW[15]~input_o ;
wire \B~13_combout ;
wire \B[15]~feeder_combout ;
wire \carry_lookahead_adder_inst|CLA4_3|fa3|p~combout ;
wire \Sum[15]~reg0_q ;
wire \Ahex0_inst|WideOr6~0_combout ;
wire \Ahex0[0]~reg0_q ;
wire \Ahex0_inst|WideOr5~0_combout ;
wire \Ahex0[1]~reg0_q ;
wire \Ahex0_inst|WideOr4~0_combout ;
wire \Ahex0[2]~reg0_q ;
wire \Ahex0_inst|WideOr3~0_combout ;
wire \Ahex0[3]~reg0_q ;
wire \Ahex0_inst|WideOr2~0_combout ;
wire \Ahex0[4]~reg0_q ;
wire \Ahex0_inst|WideOr1~0_combout ;
wire \Ahex0[5]~reg0_q ;
wire \Ahex0_inst|WideOr0~0_combout ;
wire \Ahex0[6]~reg0_q ;
wire \Ahex1_inst|WideOr6~0_combout ;
wire \Ahex1[0]~reg0_q ;
wire \Ahex1_inst|WideOr5~0_combout ;
wire \Ahex1[1]~reg0_q ;
wire \Ahex1_inst|WideOr4~0_combout ;
wire \Ahex1[2]~reg0_q ;
wire \Ahex1_inst|WideOr3~0_combout ;
wire \Ahex1[3]~reg0_q ;
wire \Ahex1_inst|WideOr2~0_combout ;
wire \Ahex1[4]~reg0_q ;
wire \Ahex1_inst|WideOr1~0_combout ;
wire \Ahex1[5]~reg0_q ;
wire \Ahex1_inst|WideOr0~0_combout ;
wire \Ahex1[6]~reg0_q ;
wire \Ahex2_inst|WideOr6~0_combout ;
wire \Ahex2[0]~reg0_q ;
wire \Ahex2_inst|WideOr5~0_combout ;
wire \Ahex2[1]~reg0_q ;
wire \Ahex2_inst|WideOr4~0_combout ;
wire \Ahex2[2]~reg0_q ;
wire \Ahex2_inst|WideOr3~0_combout ;
wire \Ahex2[3]~reg0_q ;
wire \Ahex2_inst|WideOr2~0_combout ;
wire \Ahex2[4]~reg0_q ;
wire \Ahex2_inst|WideOr1~0_combout ;
wire \Ahex2[5]~reg0_q ;
wire \Ahex2_inst|WideOr0~0_combout ;
wire \Ahex2[6]~reg0_q ;
wire \Ahex3_inst|WideOr6~0_combout ;
wire \Ahex3[0]~reg0_q ;
wire \Ahex3_inst|WideOr5~0_combout ;
wire \Ahex3[1]~reg0_q ;
wire \Ahex3_inst|WideOr4~0_combout ;
wire \Ahex3[2]~reg0_q ;
wire \Ahex3_inst|WideOr3~0_combout ;
wire \Ahex3[3]~reg0_q ;
wire \Ahex3_inst|WideOr2~0_combout ;
wire \Ahex3[4]~reg0_q ;
wire \Ahex3_inst|WideOr1~0_combout ;
wire \Ahex3[5]~reg0_q ;
wire \Ahex3_inst|WideOr0~0_combout ;
wire \Ahex3[6]~reg0_q ;
wire \Bhex0_inst|WideOr6~0_combout ;
wire \Bhex0[0]~reg0_q ;
wire \Bhex0_inst|WideOr5~0_combout ;
wire \Bhex0[1]~reg0_q ;
wire \Bhex0_inst|WideOr4~0_combout ;
wire \Bhex0[2]~reg0_q ;
wire \Bhex0_inst|WideOr3~0_combout ;
wire \Bhex0[3]~reg0_q ;
wire \Bhex0_inst|WideOr2~0_combout ;
wire \Bhex0[4]~reg0_q ;
wire \Bhex0_inst|WideOr1~0_combout ;
wire \Bhex0[5]~reg0_q ;
wire \Bhex0_inst|WideOr0~0_combout ;
wire \Bhex0[6]~reg0_q ;
wire \Bhex1_inst|WideOr6~0_combout ;
wire \Bhex1[0]~reg0_q ;
wire \Bhex1_inst|WideOr5~0_combout ;
wire \Bhex1[1]~reg0_q ;
wire \Bhex1_inst|WideOr4~0_combout ;
wire \Bhex1[2]~reg0_q ;
wire \Bhex1_inst|WideOr3~0_combout ;
wire \Bhex1[3]~reg0_q ;
wire \Bhex1_inst|WideOr2~0_combout ;
wire \Bhex1[4]~reg0_q ;
wire \Bhex1_inst|WideOr1~0_combout ;
wire \Bhex1[5]~reg0_q ;
wire \Bhex1_inst|WideOr0~0_combout ;
wire \Bhex1[6]~reg0_q ;
wire \Bhex2_inst|WideOr6~0_combout ;
wire \Bhex2[0]~reg0_q ;
wire \Bhex2_inst|WideOr5~0_combout ;
wire \Bhex2[1]~reg0_q ;
wire \Bhex2_inst|WideOr4~0_combout ;
wire \Bhex2[2]~reg0_q ;
wire \Bhex2_inst|WideOr3~0_combout ;
wire \Bhex2[3]~reg0_q ;
wire \Bhex2_inst|WideOr2~0_combout ;
wire \Bhex2[4]~reg0_q ;
wire \Bhex2_inst|WideOr1~0_combout ;
wire \Bhex2[5]~reg0_q ;
wire \Bhex2_inst|WideOr0~0_combout ;
wire \Bhex2[6]~reg0_q ;
wire \Bhex3_inst|WideOr6~0_combout ;
wire \Bhex3[0]~reg0_q ;
wire \Bhex3_inst|WideOr5~0_combout ;
wire \Bhex3[1]~reg0_q ;
wire \Bhex3_inst|WideOr4~0_combout ;
wire \Bhex3[2]~reg0_q ;
wire \Bhex3_inst|WideOr3~0_combout ;
wire \Bhex3[3]~reg0_q ;
wire \Bhex3_inst|WideOr2~0_combout ;
wire \Bhex3[4]~reg0_q ;
wire \Bhex3_inst|WideOr1~0_combout ;
wire \Bhex3[5]~reg0_q ;
wire \Bhex3_inst|WideOr0~0_combout ;
wire \Bhex3[6]~reg0_q ;
wire [15:0] B;
wire [15:0] A;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \CO~output (
	.i(\CO~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CO~output_o ),
	.obar());
// synopsys translate_off
defparam \CO~output .bus_hold = "false";
defparam \CO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Sum[0]~output (
	.i(\Sum[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[0]~output .bus_hold = "false";
defparam \Sum[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \Sum[1]~output (
	.i(\Sum[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[1]~output .bus_hold = "false";
defparam \Sum[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \Sum[2]~output (
	.i(\Sum[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[2]~output .bus_hold = "false";
defparam \Sum[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \Sum[3]~output (
	.i(\Sum[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[3]~output .bus_hold = "false";
defparam \Sum[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \Sum[4]~output (
	.i(\Sum[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[4]~output .bus_hold = "false";
defparam \Sum[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Sum[5]~output (
	.i(\Sum[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[5]~output .bus_hold = "false";
defparam \Sum[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \Sum[6]~output (
	.i(\Sum[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[6]~output .bus_hold = "false";
defparam \Sum[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Sum[7]~output (
	.i(\Sum[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[7]~output .bus_hold = "false";
defparam \Sum[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \Sum[8]~output (
	.i(\Sum[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[8]~output .bus_hold = "false";
defparam \Sum[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Sum[9]~output (
	.i(\Sum[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[9]~output .bus_hold = "false";
defparam \Sum[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Sum[10]~output (
	.i(\Sum[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[10]~output .bus_hold = "false";
defparam \Sum[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \Sum[11]~output (
	.i(\Sum[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[11]~output .bus_hold = "false";
defparam \Sum[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \Sum[12]~output (
	.i(\Sum[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[12]~output .bus_hold = "false";
defparam \Sum[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Sum[13]~output (
	.i(\Sum[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[13]~output .bus_hold = "false";
defparam \Sum[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \Sum[14]~output (
	.i(\Sum[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[14]~output .bus_hold = "false";
defparam \Sum[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \Sum[15]~output (
	.i(\Sum[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sum[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sum[15]~output .bus_hold = "false";
defparam \Sum[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \Ahex0[0]~output (
	.i(\Ahex0[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[0]~output .bus_hold = "false";
defparam \Ahex0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \Ahex0[1]~output (
	.i(\Ahex0[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[1]~output .bus_hold = "false";
defparam \Ahex0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Ahex0[2]~output (
	.i(\Ahex0[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[2]~output .bus_hold = "false";
defparam \Ahex0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \Ahex0[3]~output (
	.i(\Ahex0[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[3]~output .bus_hold = "false";
defparam \Ahex0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \Ahex0[4]~output (
	.i(\Ahex0[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[4]~output .bus_hold = "false";
defparam \Ahex0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \Ahex0[5]~output (
	.i(\Ahex0[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[5]~output .bus_hold = "false";
defparam \Ahex0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \Ahex0[6]~output (
	.i(\Ahex0[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex0[6]~output .bus_hold = "false";
defparam \Ahex0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Ahex1[0]~output (
	.i(\Ahex1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[0]~output .bus_hold = "false";
defparam \Ahex1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Ahex1[1]~output (
	.i(\Ahex1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[1]~output .bus_hold = "false";
defparam \Ahex1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Ahex1[2]~output (
	.i(\Ahex1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[2]~output .bus_hold = "false";
defparam \Ahex1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \Ahex1[3]~output (
	.i(\Ahex1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[3]~output .bus_hold = "false";
defparam \Ahex1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \Ahex1[4]~output (
	.i(\Ahex1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[4]~output .bus_hold = "false";
defparam \Ahex1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \Ahex1[5]~output (
	.i(\Ahex1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[5]~output .bus_hold = "false";
defparam \Ahex1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \Ahex1[6]~output (
	.i(\Ahex1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex1[6]~output .bus_hold = "false";
defparam \Ahex1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \Ahex2[0]~output (
	.i(\Ahex2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[0]~output .bus_hold = "false";
defparam \Ahex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Ahex2[1]~output (
	.i(\Ahex2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[1]~output .bus_hold = "false";
defparam \Ahex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Ahex2[2]~output (
	.i(\Ahex2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[2]~output .bus_hold = "false";
defparam \Ahex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Ahex2[3]~output (
	.i(\Ahex2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[3]~output .bus_hold = "false";
defparam \Ahex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \Ahex2[4]~output (
	.i(\Ahex2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[4]~output .bus_hold = "false";
defparam \Ahex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \Ahex2[5]~output (
	.i(\Ahex2[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[5]~output .bus_hold = "false";
defparam \Ahex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \Ahex2[6]~output (
	.i(\Ahex2[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex2[6]~output .bus_hold = "false";
defparam \Ahex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \Ahex3[0]~output (
	.i(\Ahex3[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[0]~output .bus_hold = "false";
defparam \Ahex3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \Ahex3[1]~output (
	.i(\Ahex3[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[1]~output .bus_hold = "false";
defparam \Ahex3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \Ahex3[2]~output (
	.i(\Ahex3[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[2]~output .bus_hold = "false";
defparam \Ahex3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \Ahex3[3]~output (
	.i(\Ahex3[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[3]~output .bus_hold = "false";
defparam \Ahex3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \Ahex3[4]~output (
	.i(\Ahex3[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[4]~output .bus_hold = "false";
defparam \Ahex3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \Ahex3[5]~output (
	.i(\Ahex3[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[5]~output .bus_hold = "false";
defparam \Ahex3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \Ahex3[6]~output (
	.i(\Ahex3[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ahex3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ahex3[6]~output .bus_hold = "false";
defparam \Ahex3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \Bhex0[0]~output (
	.i(\Bhex0[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[0]~output .bus_hold = "false";
defparam \Bhex0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Bhex0[1]~output (
	.i(\Bhex0[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[1]~output .bus_hold = "false";
defparam \Bhex0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \Bhex0[2]~output (
	.i(\Bhex0[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[2]~output .bus_hold = "false";
defparam \Bhex0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \Bhex0[3]~output (
	.i(\Bhex0[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[3]~output .bus_hold = "false";
defparam \Bhex0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \Bhex0[4]~output (
	.i(\Bhex0[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[4]~output .bus_hold = "false";
defparam \Bhex0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \Bhex0[5]~output (
	.i(\Bhex0[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[5]~output .bus_hold = "false";
defparam \Bhex0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \Bhex0[6]~output (
	.i(\Bhex0[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex0[6]~output .bus_hold = "false";
defparam \Bhex0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Bhex1[0]~output (
	.i(\Bhex1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[0]~output .bus_hold = "false";
defparam \Bhex1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Bhex1[1]~output (
	.i(\Bhex1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[1]~output .bus_hold = "false";
defparam \Bhex1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Bhex1[2]~output (
	.i(\Bhex1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[2]~output .bus_hold = "false";
defparam \Bhex1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Bhex1[3]~output (
	.i(\Bhex1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[3]~output .bus_hold = "false";
defparam \Bhex1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Bhex1[4]~output (
	.i(\Bhex1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[4]~output .bus_hold = "false";
defparam \Bhex1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Bhex1[5]~output (
	.i(\Bhex1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[5]~output .bus_hold = "false";
defparam \Bhex1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Bhex1[6]~output (
	.i(\Bhex1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex1[6]~output .bus_hold = "false";
defparam \Bhex1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Bhex2[0]~output (
	.i(\Bhex2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[0]~output .bus_hold = "false";
defparam \Bhex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \Bhex2[1]~output (
	.i(\Bhex2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[1]~output .bus_hold = "false";
defparam \Bhex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Bhex2[2]~output (
	.i(\Bhex2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[2]~output .bus_hold = "false";
defparam \Bhex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Bhex2[3]~output (
	.i(\Bhex2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[3]~output .bus_hold = "false";
defparam \Bhex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \Bhex2[4]~output (
	.i(\Bhex2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[4]~output .bus_hold = "false";
defparam \Bhex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Bhex2[5]~output (
	.i(\Bhex2[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[5]~output .bus_hold = "false";
defparam \Bhex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \Bhex2[6]~output (
	.i(\Bhex2[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex2[6]~output .bus_hold = "false";
defparam \Bhex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \Bhex3[0]~output (
	.i(\Bhex3[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[0]~output .bus_hold = "false";
defparam \Bhex3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \Bhex3[1]~output (
	.i(\Bhex3[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[1]~output .bus_hold = "false";
defparam \Bhex3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \Bhex3[2]~output (
	.i(\Bhex3[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[2]~output .bus_hold = "false";
defparam \Bhex3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \Bhex3[3]~output (
	.i(\Bhex3[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[3]~output .bus_hold = "false";
defparam \Bhex3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \Bhex3[4]~output (
	.i(\Bhex3[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[4]~output .bus_hold = "false";
defparam \Bhex3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \Bhex3[5]~output (
	.i(\Bhex3[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[5]~output .bus_hold = "false";
defparam \Bhex3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \Bhex3[6]~output (
	.i(\Bhex3[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bhex3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bhex3[6]~output .bus_hold = "false";
defparam \Bhex3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N26
cycloneive_lcell_comb \B~1 (
// Equation(s):
// \B~1_combout  = (\SW[11]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(\SW[11]~input_o ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B~1_combout ),
	.cout());
// synopsys translate_off
defparam \B~1 .lut_mask = 16'hC0C0;
defparam \B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \LoadB~input (
	.i(LoadB),
	.ibar(gnd),
	.o(\LoadB~input_o ));
// synopsys translate_off
defparam \LoadB~input .bus_hold = "false";
defparam \LoadB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N24
cycloneive_lcell_comb \A[9]~1 (
// Equation(s):
// \A[9]~1_combout  = (\LoadB~input_o ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\LoadB~input_o ),
	.cin(gnd),
	.combout(\A[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \A[9]~1 .lut_mask = 16'hFF0F;
defparam \A[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y69_N27
dffeas \A[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \A[11] .is_wysiwyg = "true";
defparam \A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N28
cycloneive_lcell_comb \B[9]~0 (
// Equation(s):
// \B[9]~0_combout  = (!\LoadB~input_o ) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\LoadB~input_o ),
	.cin(gnd),
	.combout(\B[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B[9]~0 .lut_mask = 16'h55FF;
defparam \B[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y69_N9
dffeas \B[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \B[11] .is_wysiwyg = "true";
defparam \B[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N18
cycloneive_lcell_comb \A~0 (
// Equation(s):
// \A~0_combout  = (\Reset~input_o  & \SW[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[10]~input_o ),
	.cin(gnd),
	.combout(\A~0_combout ),
	.cout());
// synopsys translate_off
defparam \A~0 .lut_mask = 16'hF000;
defparam \A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y69_N19
dffeas \A[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \A[10] .is_wysiwyg = "true";
defparam \A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N20
cycloneive_lcell_comb \B[10]~feeder (
// Equation(s):
// \B[10]~feeder_combout  = \A~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A~0_combout ),
	.cin(gnd),
	.combout(\B[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[10]~feeder .lut_mask = 16'hFF00;
defparam \B[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y69_N21
dffeas \B[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \B[10] .is_wysiwyg = "true";
defparam \B[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N8
cycloneive_lcell_comb \B~2 (
// Equation(s):
// \B~2_combout  = (\Reset~input_o  & \SW[9]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\B~2_combout ),
	.cout());
// synopsys translate_off
defparam \B~2 .lut_mask = 16'hCC00;
defparam \B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N1
dffeas \B[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \B[9] .is_wysiwyg = "true";
defparam \B[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y69_N11
dffeas \A[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \A[9] .is_wysiwyg = "true";
defparam \A[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N6
cycloneive_lcell_comb \B~4 (
// Equation(s):
// \B~4_combout  = (\Reset~input_o  & \SW[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\B~4_combout ),
	.cout());
// synopsys translate_off
defparam \B~4 .lut_mask = 16'hF000;
defparam \B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N10
cycloneive_lcell_comb \A[7]~feeder (
// Equation(s):
// \A[7]~feeder_combout  = \B~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B~4_combout ),
	.cin(gnd),
	.combout(\A[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A[7]~feeder .lut_mask = 16'hFF00;
defparam \A[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y69_N11
dffeas \A[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \A[7] .is_wysiwyg = "true";
defparam \A[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N22
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N22
cycloneive_lcell_comb \A~2 (
// Equation(s):
// \A~2_combout  = (\Reset~input_o  & \SW[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\A~2_combout ),
	.cout());
// synopsys translate_off
defparam \A~2 .lut_mask = 16'hF000;
defparam \A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N4
cycloneive_lcell_comb \A[6]~feeder (
// Equation(s):
// \A[6]~feeder_combout  = \A~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A~2_combout ),
	.cin(gnd),
	.combout(\A[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A[6]~feeder .lut_mask = 16'hFF00;
defparam \A[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y69_N5
dffeas \A[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \A[6] .is_wysiwyg = "true";
defparam \A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y69_N23
dffeas \B[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \B[6] .is_wysiwyg = "true";
defparam \B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y69_N29
dffeas \B[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \B[7] .is_wysiwyg = "true";
defparam \B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N12
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLA4_1|clu|GG~0 (
// Equation(s):
// \carry_lookahead_adder_inst|CLA4_1|clu|GG~0_combout  = (A[7] & ((B[7]) # ((A[6] & B[6])))) # (!A[7] & (A[6] & (B[6] & B[7])))

	.dataa(A[7]),
	.datab(A[6]),
	.datac(B[6]),
	.datad(B[7]),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLA4_1|clu|GG~0_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLA4_1|clu|GG~0 .lut_mask = 16'hEA80;
defparam \carry_lookahead_adder_inst|CLA4_1|clu|GG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N15
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N28
cycloneive_lcell_comb \B~3 (
// Equation(s):
// \B~3_combout  = (\Reset~input_o  & \SW[8]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\B~3_combout ),
	.cout());
// synopsys translate_off
defparam \B~3 .lut_mask = 16'hCC00;
defparam \B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N3
dffeas \A[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \A[8] .is_wysiwyg = "true";
defparam \A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y69_N21
dffeas \B[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \B[8] .is_wysiwyg = "true";
defparam \B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N14
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~2 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~2_combout  = (A[7] & (!B[7] & (A[6] $ (B[6])))) # (!A[7] & (B[7] & (A[6] $ (B[6]))))

	.dataa(A[7]),
	.datab(A[6]),
	.datac(B[6]),
	.datad(B[7]),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~2 .lut_mask = 16'h1428;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N14
cycloneive_lcell_comb \B~5 (
// Equation(s):
// \B~5_combout  = (\Reset~input_o  & \SW[5]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\B~5_combout ),
	.cout());
// synopsys translate_off
defparam \B~5 .lut_mask = 16'hCC00;
defparam \B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N31
dffeas \A[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \A[5] .is_wysiwyg = "true";
defparam \A[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N16
cycloneive_lcell_comb \B~6 (
// Equation(s):
// \B~6_combout  = (\Reset~input_o  & \SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\B~6_combout ),
	.cout());
// synopsys translate_off
defparam \B~6 .lut_mask = 16'hF000;
defparam \B~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N15
dffeas \A[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \A[4] .is_wysiwyg = "true";
defparam \A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y69_N5
dffeas \B[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \B[4] .is_wysiwyg = "true";
defparam \B[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y69_N13
dffeas \B[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \B[5] .is_wysiwyg = "true";
defparam \B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N4
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~3 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~3_combout  = (A[5] & ((B[5]) # ((A[4] & B[4])))) # (!A[5] & (A[4] & (B[4] & B[5])))

	.dataa(A[5]),
	.datab(A[4]),
	.datac(B[4]),
	.datad(B[5]),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~3 .lut_mask = 16'hEA80;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N12
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~6 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~6_combout  = (A[5] & (!B[5] & (A[4] $ (B[4])))) # (!A[5] & (B[5] & (A[4] $ (B[4]))))

	.dataa(A[5]),
	.datab(A[4]),
	.datac(B[5]),
	.datad(B[4]),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~6 .lut_mask = 16'h1248;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N30
cycloneive_lcell_comb \B~7 (
// Equation(s):
// \B~7_combout  = (\SW[3]~input_o  & \Reset~input_o )

	.dataa(\SW[3]~input_o ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\B~7_combout ),
	.cout());
// synopsys translate_off
defparam \B~7 .lut_mask = 16'h8888;
defparam \B~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N23
dffeas \A[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A[3] .is_wysiwyg = "true";
defparam \A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y69_N17
dffeas \B[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \B[3] .is_wysiwyg = "true";
defparam \B[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N26
cycloneive_lcell_comb \A~3 (
// Equation(s):
// \A~3_combout  = (\Reset~input_o  & \SW[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\A~3_combout ),
	.cout());
// synopsys translate_off
defparam \A~3 .lut_mask = 16'hF000;
defparam \A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N27
dffeas \B[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \B[2] .is_wysiwyg = "true";
defparam \B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y69_N9
dffeas \A[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A[2] .is_wysiwyg = "true";
defparam \A[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N24
cycloneive_lcell_comb \B~9 (
// Equation(s):
// \B~9_combout  = (\Reset~input_o  & \SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\B~9_combout ),
	.cout());
// synopsys translate_off
defparam \B~9 .lut_mask = 16'hF000;
defparam \B~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N7
dffeas \A[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A[0] .is_wysiwyg = "true";
defparam \A[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N6
cycloneive_lcell_comb \B~8 (
// Equation(s):
// \B~8_combout  = (\Reset~input_o  & \SW[1]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\B~8_combout ),
	.cout());
// synopsys translate_off
defparam \B~8 .lut_mask = 16'hCC00;
defparam \B~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y69_N29
dffeas \B[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \B[1] .is_wysiwyg = "true";
defparam \B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y69_N19
dffeas \A[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A[1] .is_wysiwyg = "true";
defparam \A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y69_N25
dffeas \B[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \B[0] .is_wysiwyg = "true";
defparam \B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N18
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~4 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~4_combout  = (B[1] & ((A[1]) # ((A[0] & B[0])))) # (!B[1] & (A[0] & (A[1] & B[0])))

	.dataa(A[0]),
	.datab(B[1]),
	.datac(A[1]),
	.datad(B[0]),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~4 .lut_mask = 16'hE8C0;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N10
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~5 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~5_combout  = (B[2] & ((A[2]) # (\carry_lookahead_adder_inst|CLU16|C[3]~4_combout ))) # (!B[2] & (A[2] & \carry_lookahead_adder_inst|CLU16|C[3]~4_combout ))

	.dataa(B[2]),
	.datab(A[2]),
	.datac(gnd),
	.datad(\carry_lookahead_adder_inst|CLU16|C[3]~4_combout ),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~5 .lut_mask = 16'hEE88;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N16
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~7 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~7_combout  = (\carry_lookahead_adder_inst|CLU16|C[3]~6_combout  & ((A[3] & ((B[3]) # (\carry_lookahead_adder_inst|CLU16|C[3]~5_combout ))) # (!A[3] & (B[3] & \carry_lookahead_adder_inst|CLU16|C[3]~5_combout ))))

	.dataa(\carry_lookahead_adder_inst|CLU16|C[3]~6_combout ),
	.datab(A[3]),
	.datac(B[3]),
	.datad(\carry_lookahead_adder_inst|CLU16|C[3]~5_combout ),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~7 .lut_mask = 16'hA880;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N0
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~8 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~8_combout  = (\carry_lookahead_adder_inst|CLU16|C[3]~2_combout  & ((\carry_lookahead_adder_inst|CLU16|C[3]~3_combout ) # (\carry_lookahead_adder_inst|CLU16|C[3]~7_combout )))

	.dataa(\carry_lookahead_adder_inst|CLU16|C[3]~2_combout ),
	.datab(\carry_lookahead_adder_inst|CLU16|C[3]~3_combout ),
	.datac(gnd),
	.datad(\carry_lookahead_adder_inst|CLU16|C[3]~7_combout ),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~8 .lut_mask = 16'hAA88;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N20
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~11 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~11_combout  = (A[8] & ((\carry_lookahead_adder_inst|CLA4_1|clu|GG~0_combout ) # ((B[8]) # (\carry_lookahead_adder_inst|CLU16|C[3]~8_combout )))) # (!A[8] & (B[8] & 
// ((\carry_lookahead_adder_inst|CLA4_1|clu|GG~0_combout ) # (\carry_lookahead_adder_inst|CLU16|C[3]~8_combout ))))

	.dataa(\carry_lookahead_adder_inst|CLA4_1|clu|GG~0_combout ),
	.datab(A[8]),
	.datac(B[8]),
	.datad(\carry_lookahead_adder_inst|CLU16|C[3]~8_combout ),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~11 .lut_mask = 16'hFCE8;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N2
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~12 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~12_combout  = (B[9] & ((A[9]) # (\carry_lookahead_adder_inst|CLU16|C[3]~11_combout ))) # (!B[9] & (A[9] & \carry_lookahead_adder_inst|CLU16|C[3]~11_combout ))

	.dataa(B[9]),
	.datab(A[9]),
	.datac(gnd),
	.datad(\carry_lookahead_adder_inst|CLU16|C[3]~11_combout ),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~12 .lut_mask = 16'hEE88;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N22
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~9 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~9_combout  = (A[10] & ((B[10]) # (\carry_lookahead_adder_inst|CLU16|C[3]~12_combout ))) # (!A[10] & (B[10] & \carry_lookahead_adder_inst|CLU16|C[3]~12_combout ))

	.dataa(A[10]),
	.datab(B[10]),
	.datac(gnd),
	.datad(\carry_lookahead_adder_inst|CLU16|C[3]~12_combout ),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~9 .lut_mask = 16'hEE88;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N4
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLU16|C[3]~10 (
// Equation(s):
// \carry_lookahead_adder_inst|CLU16|C[3]~10_combout  = (A[11] & ((B[11]) # (\carry_lookahead_adder_inst|CLU16|C[3]~9_combout ))) # (!A[11] & (B[11] & \carry_lookahead_adder_inst|CLU16|C[3]~9_combout ))

	.dataa(gnd),
	.datab(A[11]),
	.datac(B[11]),
	.datad(\carry_lookahead_adder_inst|CLU16|C[3]~9_combout ),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLU16|C[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLU16|C[3]~10 .lut_mask = 16'hFCC0;
defparam \carry_lookahead_adder_inst|CLU16|C[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N28
cycloneive_lcell_comb \CO~0 (
// Equation(s):
// \CO~0_combout  = (!\Reset~input_o ) # (!\Run~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Run~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CO~0_combout ),
	.cout());
// synopsys translate_off
defparam \CO~0 .lut_mask = 16'h0FFF;
defparam \CO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N5
dffeas \CO~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\carry_lookahead_adder_inst|CLU16|C[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Run~input_o ),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CO~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CO~reg0 .is_wysiwyg = "true";
defparam \CO~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N22
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLA4_0|fa0|p (
// Equation(s):
// \carry_lookahead_adder_inst|CLA4_0|fa0|p~combout  = A[0] $ (B[0])

	.dataa(gnd),
	.datab(A[0]),
	.datac(gnd),
	.datad(B[0]),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLA4_0|fa0|p~combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLA4_0|fa0|p .lut_mask = 16'h33CC;
defparam \carry_lookahead_adder_inst|CLA4_0|fa0|p .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N23
dffeas \Sum[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\carry_lookahead_adder_inst|CLA4_0|fa0|p~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Run~input_o ),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[0]~reg0 .is_wysiwyg = "true";
defparam \Sum[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N0
cycloneive_lcell_comb \Sum~0 (
// Equation(s):
// \Sum~0_combout  = (!\Run~input_o  & (A[1] $ (B[1])))

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(A[1]),
	.datad(B[1]),
	.cin(gnd),
	.combout(\Sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~0 .lut_mask = 16'h0550;
defparam \Sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N1
dffeas \Sum[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[1]~reg0 .is_wysiwyg = "true";
defparam \Sum[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N18
cycloneive_lcell_comb \Sum~1 (
// Equation(s):
// \Sum~1_combout  = (!\Run~input_o  & (B[2] $ (A[2])))

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(B[2]),
	.datad(A[2]),
	.cin(gnd),
	.combout(\Sum~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~1 .lut_mask = 16'h0550;
defparam \Sum~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N19
dffeas \Sum[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[2]~reg0 .is_wysiwyg = "true";
defparam \Sum[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N20
cycloneive_lcell_comb \Sum~2 (
// Equation(s):
// \Sum~2_combout  = (!\Run~input_o  & (B[3] $ (A[3])))

	.dataa(B[3]),
	.datab(gnd),
	.datac(\Run~input_o ),
	.datad(A[3]),
	.cin(gnd),
	.combout(\Sum~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~2 .lut_mask = 16'h050A;
defparam \Sum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N21
dffeas \Sum[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[3]~reg0 .is_wysiwyg = "true";
defparam \Sum[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N4
cycloneive_lcell_comb \Sum~3 (
// Equation(s):
// \Sum~3_combout  = (!\Run~input_o  & (B[4] $ (A[4])))

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(B[4]),
	.datad(A[4]),
	.cin(gnd),
	.combout(\Sum~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~3 .lut_mask = 16'h0330;
defparam \Sum~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N5
dffeas \Sum[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[4]~reg0 .is_wysiwyg = "true";
defparam \Sum[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N22
cycloneive_lcell_comb \Sum~4 (
// Equation(s):
// \Sum~4_combout  = (!\Run~input_o  & (A[5] $ (B[5])))

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(A[5]),
	.datad(B[5]),
	.cin(gnd),
	.combout(\Sum~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~4 .lut_mask = 16'h0330;
defparam \Sum~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N23
dffeas \Sum[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[5]~reg0 .is_wysiwyg = "true";
defparam \Sum[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N12
cycloneive_lcell_comb \Sum~5 (
// Equation(s):
// \Sum~5_combout  = (!\Run~input_o  & (B[6] $ (A[6])))

	.dataa(gnd),
	.datab(B[6]),
	.datac(A[6]),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Sum~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~5 .lut_mask = 16'h003C;
defparam \Sum~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N13
dffeas \Sum[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[6]~reg0 .is_wysiwyg = "true";
defparam \Sum[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N2
cycloneive_lcell_comb \Sum~6 (
// Equation(s):
// \Sum~6_combout  = (!\Run~input_o  & (B[7] $ (A[7])))

	.dataa(B[7]),
	.datab(gnd),
	.datac(A[7]),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Sum~6_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~6 .lut_mask = 16'h005A;
defparam \Sum~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N3
dffeas \Sum[7]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[7]~reg0 .is_wysiwyg = "true";
defparam \Sum[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N24
cycloneive_lcell_comb \Sum~7 (
// Equation(s):
// \Sum~7_combout  = (!\Run~input_o  & (A[8] $ (B[8])))

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(A[8]),
	.datad(B[8]),
	.cin(gnd),
	.combout(\Sum~7_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~7 .lut_mask = 16'h0550;
defparam \Sum~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N25
dffeas \Sum[8]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[8]~reg0 .is_wysiwyg = "true";
defparam \Sum[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N14
cycloneive_lcell_comb \Sum~8 (
// Equation(s):
// \Sum~8_combout  = (!\Run~input_o  & (A[9] $ (B[9])))

	.dataa(A[9]),
	.datab(gnd),
	.datac(B[9]),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Sum~8_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~8 .lut_mask = 16'h005A;
defparam \Sum~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N15
dffeas \Sum[9]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[9]~reg0 .is_wysiwyg = "true";
defparam \Sum[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N4
cycloneive_lcell_comb \Sum~9 (
// Equation(s):
// \Sum~9_combout  = (!\Run~input_o  & (A[10] $ (B[10])))

	.dataa(gnd),
	.datab(A[10]),
	.datac(B[10]),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\Sum~9_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~9 .lut_mask = 16'h003C;
defparam \Sum~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N5
dffeas \Sum[10]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[10]~reg0 .is_wysiwyg = "true";
defparam \Sum[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N30
cycloneive_lcell_comb \Sum~10 (
// Equation(s):
// \Sum~10_combout  = (!\Run~input_o  & (A[11] $ (B[11])))

	.dataa(gnd),
	.datab(A[11]),
	.datac(\Run~input_o ),
	.datad(B[11]),
	.cin(gnd),
	.combout(\Sum~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sum~10 .lut_mask = 16'h030C;
defparam \Sum~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N31
dffeas \Sum[11]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Sum~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[11]~reg0 .is_wysiwyg = "true";
defparam \Sum[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N1
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N4
cycloneive_lcell_comb \B~10 (
// Equation(s):
// \B~10_combout  = (\Reset~input_o  & \SW[12]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[12]~input_o ),
	.cin(gnd),
	.combout(\B~10_combout ),
	.cout());
// synopsys translate_off
defparam \B~10 .lut_mask = 16'hF000;
defparam \B~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N14
cycloneive_lcell_comb \B[12]~feeder (
// Equation(s):
// \B[12]~feeder_combout  = \B~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\B~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[12]~feeder .lut_mask = 16'hF0F0;
defparam \B[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N15
dffeas \B[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \B[12] .is_wysiwyg = "true";
defparam \B[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y69_N5
dffeas \A[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \A[12] .is_wysiwyg = "true";
defparam \A[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N12
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLA4_3|fa0|p (
// Equation(s):
// \carry_lookahead_adder_inst|CLA4_3|fa0|p~combout  = B[12] $ (A[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(B[12]),
	.datad(A[12]),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLA4_3|fa0|p~combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLA4_3|fa0|p .lut_mask = 16'h0FF0;
defparam \carry_lookahead_adder_inst|CLA4_3|fa0|p .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N13
dffeas \Sum[12]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\carry_lookahead_adder_inst|CLA4_3|fa0|p~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Run~input_o ),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[12]~reg0 .is_wysiwyg = "true";
defparam \Sum[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N30
cycloneive_lcell_comb \B~11 (
// Equation(s):
// \B~11_combout  = (\Reset~input_o  & \SW[13]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[13]~input_o ),
	.cin(gnd),
	.combout(\B~11_combout ),
	.cout());
// synopsys translate_off
defparam \B~11 .lut_mask = 16'hF000;
defparam \B~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N16
cycloneive_lcell_comb \B[13]~feeder (
// Equation(s):
// \B[13]~feeder_combout  = \B~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B~11_combout ),
	.cin(gnd),
	.combout(\B[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[13]~feeder .lut_mask = 16'hFF00;
defparam \B[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N17
dffeas \B[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \B[13] .is_wysiwyg = "true";
defparam \B[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y69_N31
dffeas \A[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \A[13] .is_wysiwyg = "true";
defparam \A[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N2
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLA4_3|fa1|p (
// Equation(s):
// \carry_lookahead_adder_inst|CLA4_3|fa1|p~combout  = B[13] $ (A[13])

	.dataa(gnd),
	.datab(B[13]),
	.datac(A[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLA4_3|fa1|p~combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLA4_3|fa1|p .lut_mask = 16'h3C3C;
defparam \carry_lookahead_adder_inst|CLA4_3|fa1|p .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N3
dffeas \Sum[13]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\carry_lookahead_adder_inst|CLA4_3|fa1|p~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Run~input_o ),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[13]~reg0 .is_wysiwyg = "true";
defparam \Sum[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N20
cycloneive_lcell_comb \B~12 (
// Equation(s):
// \B~12_combout  = (\Reset~input_o  & \SW[14]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\B~12_combout ),
	.cout());
// synopsys translate_off
defparam \B~12 .lut_mask = 16'hF000;
defparam \B~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N21
dffeas \A[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \A[14] .is_wysiwyg = "true";
defparam \A[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N6
cycloneive_lcell_comb \B[14]~feeder (
// Equation(s):
// \B[14]~feeder_combout  = \B~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B~12_combout ),
	.cin(gnd),
	.combout(\B[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[14]~feeder .lut_mask = 16'hFF00;
defparam \B[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N7
dffeas \B[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[14]),
	.prn(vcc));
// synopsys translate_off
defparam \B[14] .is_wysiwyg = "true";
defparam \B[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N24
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLA4_3|fa2|p (
// Equation(s):
// \carry_lookahead_adder_inst|CLA4_3|fa2|p~combout  = A[14] $ (B[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(A[14]),
	.datad(B[14]),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLA4_3|fa2|p~combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLA4_3|fa2|p .lut_mask = 16'h0FF0;
defparam \carry_lookahead_adder_inst|CLA4_3|fa2|p .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N25
dffeas \Sum[14]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\carry_lookahead_adder_inst|CLA4_3|fa2|p~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Run~input_o ),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[14]~reg0 .is_wysiwyg = "true";
defparam \Sum[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N18
cycloneive_lcell_comb \B~13 (
// Equation(s):
// \B~13_combout  = (\Reset~input_o  & \SW[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\B~13_combout ),
	.cout());
// synopsys translate_off
defparam \B~13 .lut_mask = 16'hF000;
defparam \B~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N8
cycloneive_lcell_comb \B[15]~feeder (
// Equation(s):
// \B[15]~feeder_combout  = \B~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B~13_combout ),
	.cin(gnd),
	.combout(\B[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[15]~feeder .lut_mask = 16'hFF00;
defparam \B[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N9
dffeas \B[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[15]),
	.prn(vcc));
// synopsys translate_off
defparam \B[15] .is_wysiwyg = "true";
defparam \B[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y69_N19
dffeas \A[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \A[15] .is_wysiwyg = "true";
defparam \A[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y69_N26
cycloneive_lcell_comb \carry_lookahead_adder_inst|CLA4_3|fa3|p (
// Equation(s):
// \carry_lookahead_adder_inst|CLA4_3|fa3|p~combout  = B[15] $ (A[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(B[15]),
	.datad(A[15]),
	.cin(gnd),
	.combout(\carry_lookahead_adder_inst|CLA4_3|fa3|p~combout ),
	.cout());
// synopsys translate_off
defparam \carry_lookahead_adder_inst|CLA4_3|fa3|p .lut_mask = 16'h0FF0;
defparam \carry_lookahead_adder_inst|CLA4_3|fa3|p .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y69_N27
dffeas \Sum[15]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\carry_lookahead_adder_inst|CLA4_3|fa3|p~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Run~input_o ),
	.sload(gnd),
	.ena(\CO~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sum[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sum[15]~reg0 .is_wysiwyg = "true";
defparam \Sum[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N28
cycloneive_lcell_comb \Ahex0_inst|WideOr6~0 (
// Equation(s):
// \Ahex0_inst|WideOr6~0_combout  = (A[2] & (!A[1] & (A[0] $ (!A[3])))) # (!A[2] & (A[0] & (A[1] $ (!A[3]))))

	.dataa(A[2]),
	.datab(A[0]),
	.datac(A[1]),
	.datad(A[3]),
	.cin(gnd),
	.combout(\Ahex0_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex0_inst|WideOr6~0 .lut_mask = 16'h4806;
defparam \Ahex0_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N29
dffeas \Ahex0[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex0_inst|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex0[0]~reg0 .is_wysiwyg = "true";
defparam \Ahex0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N6
cycloneive_lcell_comb \Ahex0_inst|WideOr5~0 (
// Equation(s):
// \Ahex0_inst|WideOr5~0_combout  = (A[1] & ((A[0] & ((A[3]))) # (!A[0] & (A[2])))) # (!A[1] & (A[2] & (A[0] $ (A[3]))))

	.dataa(A[2]),
	.datab(A[0]),
	.datac(A[1]),
	.datad(A[3]),
	.cin(gnd),
	.combout(\Ahex0_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex0_inst|WideOr5~0 .lut_mask = 16'hE228;
defparam \Ahex0_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N7
dffeas \Ahex0[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex0_inst|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex0[1]~reg0 .is_wysiwyg = "true";
defparam \Ahex0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N24
cycloneive_lcell_comb \Ahex0_inst|WideOr4~0 (
// Equation(s):
// \Ahex0_inst|WideOr4~0_combout  = (A[2] & (A[3] & ((A[1]) # (!A[0])))) # (!A[2] & (!A[0] & (A[1] & !A[3])))

	.dataa(A[2]),
	.datab(A[0]),
	.datac(A[1]),
	.datad(A[3]),
	.cin(gnd),
	.combout(\Ahex0_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex0_inst|WideOr4~0 .lut_mask = 16'hA210;
defparam \Ahex0_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N25
dffeas \Ahex0[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex0_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex0[2]~reg0 .is_wysiwyg = "true";
defparam \Ahex0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N14
cycloneive_lcell_comb \Ahex0_inst|WideOr3~0 (
// Equation(s):
// \Ahex0_inst|WideOr3~0_combout  = (A[1] & ((A[2] & (A[0])) # (!A[2] & (!A[0] & A[3])))) # (!A[1] & (!A[3] & (A[2] $ (A[0]))))

	.dataa(A[2]),
	.datab(A[0]),
	.datac(A[1]),
	.datad(A[3]),
	.cin(gnd),
	.combout(\Ahex0_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex0_inst|WideOr3~0 .lut_mask = 16'h9086;
defparam \Ahex0_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N15
dffeas \Ahex0[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex0_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex0[3]~reg0 .is_wysiwyg = "true";
defparam \Ahex0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N12
cycloneive_lcell_comb \Ahex0_inst|WideOr2~0 (
// Equation(s):
// \Ahex0_inst|WideOr2~0_combout  = (A[1] & (((A[0] & !A[3])))) # (!A[1] & ((A[2] & ((!A[3]))) # (!A[2] & (A[0]))))

	.dataa(A[2]),
	.datab(A[0]),
	.datac(A[1]),
	.datad(A[3]),
	.cin(gnd),
	.combout(\Ahex0_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex0_inst|WideOr2~0 .lut_mask = 16'h04CE;
defparam \Ahex0_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N13
dffeas \Ahex0[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex0_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex0[4]~reg0 .is_wysiwyg = "true";
defparam \Ahex0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N10
cycloneive_lcell_comb \Ahex0_inst|WideOr1~0 (
// Equation(s):
// \Ahex0_inst|WideOr1~0_combout  = (A[2] & (A[0] & (A[1] $ (A[3])))) # (!A[2] & (!A[3] & ((A[0]) # (A[1]))))

	.dataa(A[2]),
	.datab(A[0]),
	.datac(A[1]),
	.datad(A[3]),
	.cin(gnd),
	.combout(\Ahex0_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex0_inst|WideOr1~0 .lut_mask = 16'h08D4;
defparam \Ahex0_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N11
dffeas \Ahex0[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex0_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex0[5]~reg0 .is_wysiwyg = "true";
defparam \Ahex0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N4
cycloneive_lcell_comb \Ahex0_inst|WideOr0~0 (
// Equation(s):
// \Ahex0_inst|WideOr0~0_combout  = (A[0] & (!A[3] & (A[2] $ (!A[1])))) # (!A[0] & (!A[1] & (A[2] $ (!A[3]))))

	.dataa(A[2]),
	.datab(A[0]),
	.datac(A[1]),
	.datad(A[3]),
	.cin(gnd),
	.combout(\Ahex0_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex0_inst|WideOr0~0 .lut_mask = 16'h0285;
defparam \Ahex0_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N5
dffeas \Ahex0[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex0_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex0[6]~reg0 .is_wysiwyg = "true";
defparam \Ahex0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N24
cycloneive_lcell_comb \Ahex1_inst|WideOr6~0 (
// Equation(s):
// \Ahex1_inst|WideOr6~0_combout  = (A[7] & (A[4] & (A[5] $ (A[6])))) # (!A[7] & (!A[5] & (A[4] $ (A[6]))))

	.dataa(A[7]),
	.datab(A[4]),
	.datac(A[5]),
	.datad(A[6]),
	.cin(gnd),
	.combout(\Ahex1_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex1_inst|WideOr6~0 .lut_mask = 16'h0984;
defparam \Ahex1_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N25
dffeas \Ahex1[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex1_inst|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex1[0]~reg0 .is_wysiwyg = "true";
defparam \Ahex1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N22
cycloneive_lcell_comb \Ahex1_inst|WideOr5~0 (
// Equation(s):
// \Ahex1_inst|WideOr5~0_combout  = (A[7] & ((A[4] & (A[5])) # (!A[4] & ((A[6]))))) # (!A[7] & (A[6] & (A[4] $ (A[5]))))

	.dataa(A[7]),
	.datab(A[4]),
	.datac(A[5]),
	.datad(A[6]),
	.cin(gnd),
	.combout(\Ahex1_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex1_inst|WideOr5~0 .lut_mask = 16'hB680;
defparam \Ahex1_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N23
dffeas \Ahex1[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex1_inst|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex1[1]~reg0 .is_wysiwyg = "true";
defparam \Ahex1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N4
cycloneive_lcell_comb \Ahex1_inst|WideOr4~0 (
// Equation(s):
// \Ahex1_inst|WideOr4~0_combout  = (A[7] & (A[6] & ((A[5]) # (!A[4])))) # (!A[7] & (!A[4] & (A[5] & !A[6])))

	.dataa(A[7]),
	.datab(A[4]),
	.datac(A[5]),
	.datad(A[6]),
	.cin(gnd),
	.combout(\Ahex1_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex1_inst|WideOr4~0 .lut_mask = 16'hA210;
defparam \Ahex1_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N5
dffeas \Ahex1[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex1_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex1[2]~reg0 .is_wysiwyg = "true";
defparam \Ahex1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N26
cycloneive_lcell_comb \Ahex1_inst|WideOr3~0 (
// Equation(s):
// \Ahex1_inst|WideOr3~0_combout  = (A[5] & ((A[4] & ((A[6]))) # (!A[4] & (A[7] & !A[6])))) # (!A[5] & (!A[7] & (A[4] $ (A[6]))))

	.dataa(A[7]),
	.datab(A[4]),
	.datac(A[5]),
	.datad(A[6]),
	.cin(gnd),
	.combout(\Ahex1_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex1_inst|WideOr3~0 .lut_mask = 16'hC124;
defparam \Ahex1_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N27
dffeas \Ahex1[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex1_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex1[3]~reg0 .is_wysiwyg = "true";
defparam \Ahex1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N12
cycloneive_lcell_comb \Ahex1_inst|WideOr2~0 (
// Equation(s):
// \Ahex1_inst|WideOr2~0_combout  = (A[5] & (!A[7] & (A[4]))) # (!A[5] & ((A[6] & (!A[7])) # (!A[6] & ((A[4])))))

	.dataa(A[7]),
	.datab(A[4]),
	.datac(A[5]),
	.datad(A[6]),
	.cin(gnd),
	.combout(\Ahex1_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex1_inst|WideOr2~0 .lut_mask = 16'h454C;
defparam \Ahex1_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N13
dffeas \Ahex1[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex1_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex1[4]~reg0 .is_wysiwyg = "true";
defparam \Ahex1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N2
cycloneive_lcell_comb \Ahex1_inst|WideOr1~0 (
// Equation(s):
// \Ahex1_inst|WideOr1~0_combout  = (A[4] & (A[7] $ (((A[5]) # (!A[6]))))) # (!A[4] & (!A[7] & (A[5] & !A[6])))

	.dataa(A[7]),
	.datab(A[4]),
	.datac(A[5]),
	.datad(A[6]),
	.cin(gnd),
	.combout(\Ahex1_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex1_inst|WideOr1~0 .lut_mask = 16'h4854;
defparam \Ahex1_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N3
dffeas \Ahex1[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex1_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex1[5]~reg0 .is_wysiwyg = "true";
defparam \Ahex1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N8
cycloneive_lcell_comb \Ahex1_inst|WideOr0~0 (
// Equation(s):
// \Ahex1_inst|WideOr0~0_combout  = (A[4] & (!A[7] & (A[5] $ (!A[6])))) # (!A[4] & (!A[5] & (A[7] $ (!A[6]))))

	.dataa(A[7]),
	.datab(A[4]),
	.datac(A[5]),
	.datad(A[6]),
	.cin(gnd),
	.combout(\Ahex1_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex1_inst|WideOr0~0 .lut_mask = 16'h4205;
defparam \Ahex1_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N9
dffeas \Ahex1[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex1_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex1[6]~reg0 .is_wysiwyg = "true";
defparam \Ahex1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N0
cycloneive_lcell_comb \Ahex2_inst|WideOr6~0 (
// Equation(s):
// \Ahex2_inst|WideOr6~0_combout  = (A[10] & (!A[9] & (A[8] $ (!A[11])))) # (!A[10] & (A[8] & (A[11] $ (!A[9]))))

	.dataa(A[10]),
	.datab(A[8]),
	.datac(A[11]),
	.datad(A[9]),
	.cin(gnd),
	.combout(\Ahex2_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex2_inst|WideOr6~0 .lut_mask = 16'h4086;
defparam \Ahex2_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N1
dffeas \Ahex2[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex2_inst|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex2[0]~reg0 .is_wysiwyg = "true";
defparam \Ahex2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N2
cycloneive_lcell_comb \Ahex2_inst|WideOr5~0 (
// Equation(s):
// \Ahex2_inst|WideOr5~0_combout  = (A[11] & ((A[8] & ((A[9]))) # (!A[8] & (A[10])))) # (!A[11] & (A[10] & (A[8] $ (A[9]))))

	.dataa(A[10]),
	.datab(A[8]),
	.datac(A[11]),
	.datad(A[9]),
	.cin(gnd),
	.combout(\Ahex2_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex2_inst|WideOr5~0 .lut_mask = 16'hE228;
defparam \Ahex2_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N3
dffeas \Ahex2[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex2_inst|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex2[1]~reg0 .is_wysiwyg = "true";
defparam \Ahex2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N4
cycloneive_lcell_comb \Ahex2_inst|WideOr4~0 (
// Equation(s):
// \Ahex2_inst|WideOr4~0_combout  = (A[10] & (A[11] & ((A[9]) # (!A[8])))) # (!A[10] & (!A[8] & (!A[11] & A[9])))

	.dataa(A[10]),
	.datab(A[8]),
	.datac(A[11]),
	.datad(A[9]),
	.cin(gnd),
	.combout(\Ahex2_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex2_inst|WideOr4~0 .lut_mask = 16'hA120;
defparam \Ahex2_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N5
dffeas \Ahex2[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex2_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex2[2]~reg0 .is_wysiwyg = "true";
defparam \Ahex2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N22
cycloneive_lcell_comb \Ahex2_inst|WideOr3~0 (
// Equation(s):
// \Ahex2_inst|WideOr3~0_combout  = (A[9] & ((A[10] & (A[8])) # (!A[10] & (!A[8] & A[11])))) # (!A[9] & (!A[11] & (A[10] $ (A[8]))))

	.dataa(A[10]),
	.datab(A[8]),
	.datac(A[11]),
	.datad(A[9]),
	.cin(gnd),
	.combout(\Ahex2_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex2_inst|WideOr3~0 .lut_mask = 16'h9806;
defparam \Ahex2_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N23
dffeas \Ahex2[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex2_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex2[3]~reg0 .is_wysiwyg = "true";
defparam \Ahex2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N12
cycloneive_lcell_comb \Ahex2_inst|WideOr2~0 (
// Equation(s):
// \Ahex2_inst|WideOr2~0_combout  = (A[9] & (((A[8] & !A[11])))) # (!A[9] & ((A[10] & ((!A[11]))) # (!A[10] & (A[8]))))

	.dataa(A[10]),
	.datab(A[8]),
	.datac(A[11]),
	.datad(A[9]),
	.cin(gnd),
	.combout(\Ahex2_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex2_inst|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \Ahex2_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N13
dffeas \Ahex2[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex2_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex2[4]~reg0 .is_wysiwyg = "true";
defparam \Ahex2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N10
cycloneive_lcell_comb \Ahex2_inst|WideOr1~0 (
// Equation(s):
// \Ahex2_inst|WideOr1~0_combout  = (A[10] & (A[8] & (A[11] $ (A[9])))) # (!A[10] & (!A[11] & ((A[8]) # (A[9]))))

	.dataa(A[10]),
	.datab(A[8]),
	.datac(A[11]),
	.datad(A[9]),
	.cin(gnd),
	.combout(\Ahex2_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex2_inst|WideOr1~0 .lut_mask = 16'h0D84;
defparam \Ahex2_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N11
dffeas \Ahex2[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex2_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex2[5]~reg0 .is_wysiwyg = "true";
defparam \Ahex2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y69_N24
cycloneive_lcell_comb \Ahex2_inst|WideOr0~0 (
// Equation(s):
// \Ahex2_inst|WideOr0~0_combout  = (A[8] & (!A[11] & (A[10] $ (!A[9])))) # (!A[8] & (!A[9] & (A[10] $ (!A[11]))))

	.dataa(A[10]),
	.datab(A[8]),
	.datac(A[11]),
	.datad(A[9]),
	.cin(gnd),
	.combout(\Ahex2_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex2_inst|WideOr0~0 .lut_mask = 16'h0825;
defparam \Ahex2_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y69_N25
dffeas \Ahex2[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex2_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex2[6]~reg0 .is_wysiwyg = "true";
defparam \Ahex2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N12
cycloneive_lcell_comb \Ahex3_inst|WideOr6~0 (
// Equation(s):
// \Ahex3_inst|WideOr6~0_combout  = (A[14] & (!A[13] & (A[15] $ (!A[12])))) # (!A[14] & (A[12] & (A[15] $ (!A[13]))))

	.dataa(A[14]),
	.datab(A[15]),
	.datac(A[13]),
	.datad(A[12]),
	.cin(gnd),
	.combout(\Ahex3_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex3_inst|WideOr6~0 .lut_mask = 16'h4902;
defparam \Ahex3_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N13
dffeas \Ahex3[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex3_inst|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex3[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex3[0]~reg0 .is_wysiwyg = "true";
defparam \Ahex3[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N26
cycloneive_lcell_comb \Ahex3_inst|WideOr5~0 (
// Equation(s):
// \Ahex3_inst|WideOr5~0_combout  = (A[15] & ((A[12] & ((A[13]))) # (!A[12] & (A[14])))) # (!A[15] & (A[14] & (A[12] $ (A[13]))))

	.dataa(A[14]),
	.datab(A[15]),
	.datac(A[12]),
	.datad(A[13]),
	.cin(gnd),
	.combout(\Ahex3_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex3_inst|WideOr5~0 .lut_mask = 16'hCA28;
defparam \Ahex3_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N27
dffeas \Ahex3[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex3_inst|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex3[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex3[1]~reg0 .is_wysiwyg = "true";
defparam \Ahex3[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N8
cycloneive_lcell_comb \Ahex3_inst|WideOr4~0 (
// Equation(s):
// \Ahex3_inst|WideOr4~0_combout  = (A[14] & (A[15] & ((A[13]) # (!A[12])))) # (!A[14] & (!A[15] & (A[13] & !A[12])))

	.dataa(A[14]),
	.datab(A[15]),
	.datac(A[13]),
	.datad(A[12]),
	.cin(gnd),
	.combout(\Ahex3_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex3_inst|WideOr4~0 .lut_mask = 16'h8098;
defparam \Ahex3_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N9
dffeas \Ahex3[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex3_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex3[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex3[2]~reg0 .is_wysiwyg = "true";
defparam \Ahex3[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N2
cycloneive_lcell_comb \Ahex3_inst|WideOr3~0 (
// Equation(s):
// \Ahex3_inst|WideOr3~0_combout  = (A[13] & ((A[14] & ((A[12]))) # (!A[14] & (A[15] & !A[12])))) # (!A[13] & (!A[15] & (A[14] $ (A[12]))))

	.dataa(A[14]),
	.datab(A[15]),
	.datac(A[12]),
	.datad(A[13]),
	.cin(gnd),
	.combout(\Ahex3_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex3_inst|WideOr3~0 .lut_mask = 16'hA412;
defparam \Ahex3_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N3
dffeas \Ahex3[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex3_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex3[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex3[3]~reg0 .is_wysiwyg = "true";
defparam \Ahex3[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N24
cycloneive_lcell_comb \Ahex3_inst|WideOr2~0 (
// Equation(s):
// \Ahex3_inst|WideOr2~0_combout  = (A[13] & (!A[15] & (A[12]))) # (!A[13] & ((A[14] & (!A[15])) # (!A[14] & ((A[12])))))

	.dataa(A[13]),
	.datab(A[15]),
	.datac(A[12]),
	.datad(A[14]),
	.cin(gnd),
	.combout(\Ahex3_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex3_inst|WideOr2~0 .lut_mask = 16'h3170;
defparam \Ahex3_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N25
dffeas \Ahex3[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex3_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex3[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex3[4]~reg0 .is_wysiwyg = "true";
defparam \Ahex3[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N22
cycloneive_lcell_comb \Ahex3_inst|WideOr1~0 (
// Equation(s):
// \Ahex3_inst|WideOr1~0_combout  = (A[13] & (!A[15] & ((A[12]) # (!A[14])))) # (!A[13] & (A[12] & (A[15] $ (!A[14]))))

	.dataa(A[13]),
	.datab(A[15]),
	.datac(A[12]),
	.datad(A[14]),
	.cin(gnd),
	.combout(\Ahex3_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex3_inst|WideOr1~0 .lut_mask = 16'h6032;
defparam \Ahex3_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N23
dffeas \Ahex3[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex3_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex3[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex3[5]~reg0 .is_wysiwyg = "true";
defparam \Ahex3[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N16
cycloneive_lcell_comb \Ahex3_inst|WideOr0~0 (
// Equation(s):
// \Ahex3_inst|WideOr0~0_combout  = (A[12] & (!A[15] & (A[14] $ (!A[13])))) # (!A[12] & (!A[13] & (A[14] $ (!A[15]))))

	.dataa(A[14]),
	.datab(A[15]),
	.datac(A[12]),
	.datad(A[13]),
	.cin(gnd),
	.combout(\Ahex3_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ahex3_inst|WideOr0~0 .lut_mask = 16'h2019;
defparam \Ahex3_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N17
dffeas \Ahex3[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Ahex3_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ahex3[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ahex3[6]~reg0 .is_wysiwyg = "true";
defparam \Ahex3[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N12
cycloneive_lcell_comb \Bhex0_inst|WideOr6~0 (
// Equation(s):
// \Bhex0_inst|WideOr6~0_combout  = (B[2] & (!B[1] & (B[0] $ (!B[3])))) # (!B[2] & (B[0] & (B[1] $ (!B[3]))))

	.dataa(B[1]),
	.datab(B[2]),
	.datac(B[0]),
	.datad(B[3]),
	.cin(gnd),
	.combout(\Bhex0_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex0_inst|WideOr6~0 .lut_mask = 16'h6014;
defparam \Bhex0_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N13
dffeas \Bhex0[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex0_inst|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex0[0]~reg0 .is_wysiwyg = "true";
defparam \Bhex0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N6
cycloneive_lcell_comb \Bhex0_inst|WideOr5~0 (
// Equation(s):
// \Bhex0_inst|WideOr5~0_combout  = (B[1] & ((B[0] & ((B[3]))) # (!B[0] & (B[2])))) # (!B[1] & (B[2] & (B[0] $ (B[3]))))

	.dataa(B[1]),
	.datab(B[2]),
	.datac(B[0]),
	.datad(B[3]),
	.cin(gnd),
	.combout(\Bhex0_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex0_inst|WideOr5~0 .lut_mask = 16'hAC48;
defparam \Bhex0_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N7
dffeas \Bhex0[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex0_inst|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex0[1]~reg0 .is_wysiwyg = "true";
defparam \Bhex0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N28
cycloneive_lcell_comb \Bhex0_inst|WideOr4~0 (
// Equation(s):
// \Bhex0_inst|WideOr4~0_combout  = (B[2] & (B[3] & ((B[1]) # (!B[0])))) # (!B[2] & (B[1] & (!B[0] & !B[3])))

	.dataa(B[1]),
	.datab(B[2]),
	.datac(B[0]),
	.datad(B[3]),
	.cin(gnd),
	.combout(\Bhex0_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex0_inst|WideOr4~0 .lut_mask = 16'h8C02;
defparam \Bhex0_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N29
dffeas \Bhex0[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex0_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex0[2]~reg0 .is_wysiwyg = "true";
defparam \Bhex0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N26
cycloneive_lcell_comb \Bhex0_inst|WideOr3~0 (
// Equation(s):
// \Bhex0_inst|WideOr3~0_combout  = (B[1] & ((B[2] & (B[0])) # (!B[2] & (!B[0] & B[3])))) # (!B[1] & (!B[3] & (B[2] $ (B[0]))))

	.dataa(B[1]),
	.datab(B[2]),
	.datac(B[0]),
	.datad(B[3]),
	.cin(gnd),
	.combout(\Bhex0_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex0_inst|WideOr3~0 .lut_mask = 16'h8294;
defparam \Bhex0_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N27
dffeas \Bhex0[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex0_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex0[3]~reg0 .is_wysiwyg = "true";
defparam \Bhex0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N16
cycloneive_lcell_comb \Bhex0_inst|WideOr2~0 (
// Equation(s):
// \Bhex0_inst|WideOr2~0_combout  = (B[1] & (((B[0] & !B[3])))) # (!B[1] & ((B[2] & ((!B[3]))) # (!B[2] & (B[0]))))

	.dataa(B[1]),
	.datab(B[2]),
	.datac(B[0]),
	.datad(B[3]),
	.cin(gnd),
	.combout(\Bhex0_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex0_inst|WideOr2~0 .lut_mask = 16'h10F4;
defparam \Bhex0_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N17
dffeas \Bhex0[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex0_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex0[4]~reg0 .is_wysiwyg = "true";
defparam \Bhex0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N10
cycloneive_lcell_comb \Bhex0_inst|WideOr1~0 (
// Equation(s):
// \Bhex0_inst|WideOr1~0_combout  = (B[1] & (!B[3] & ((B[0]) # (!B[2])))) # (!B[1] & (B[0] & (B[2] $ (!B[3]))))

	.dataa(B[1]),
	.datab(B[2]),
	.datac(B[0]),
	.datad(B[3]),
	.cin(gnd),
	.combout(\Bhex0_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex0_inst|WideOr1~0 .lut_mask = 16'h40B2;
defparam \Bhex0_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N11
dffeas \Bhex0[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex0_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex0[5]~reg0 .is_wysiwyg = "true";
defparam \Bhex0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N4
cycloneive_lcell_comb \Bhex0_inst|WideOr0~0 (
// Equation(s):
// \Bhex0_inst|WideOr0~0_combout  = (B[0] & (!B[3] & (B[1] $ (!B[2])))) # (!B[0] & (!B[1] & (B[2] $ (!B[3]))))

	.dataa(B[1]),
	.datab(B[2]),
	.datac(B[0]),
	.datad(B[3]),
	.cin(gnd),
	.combout(\Bhex0_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex0_inst|WideOr0~0 .lut_mask = 16'h0491;
defparam \Bhex0_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N5
dffeas \Bhex0[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex0_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex0[6]~reg0 .is_wysiwyg = "true";
defparam \Bhex0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N20
cycloneive_lcell_comb \Bhex1_inst|WideOr6~0 (
// Equation(s):
// \Bhex1_inst|WideOr6~0_combout  = (B[7] & (B[4] & (B[6] $ (B[5])))) # (!B[7] & (!B[5] & (B[6] $ (B[4]))))

	.dataa(B[7]),
	.datab(B[6]),
	.datac(B[4]),
	.datad(B[5]),
	.cin(gnd),
	.combout(\Bhex1_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex1_inst|WideOr6~0 .lut_mask = 16'h2094;
defparam \Bhex1_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N21
dffeas \Bhex1[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex1_inst|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex1[0]~reg0 .is_wysiwyg = "true";
defparam \Bhex1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N18
cycloneive_lcell_comb \Bhex1_inst|WideOr5~0 (
// Equation(s):
// \Bhex1_inst|WideOr5~0_combout  = (B[7] & ((B[4] & ((B[5]))) # (!B[4] & (B[6])))) # (!B[7] & (B[6] & (B[4] $ (B[5]))))

	.dataa(B[7]),
	.datab(B[6]),
	.datac(B[4]),
	.datad(B[5]),
	.cin(gnd),
	.combout(\Bhex1_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex1_inst|WideOr5~0 .lut_mask = 16'hAC48;
defparam \Bhex1_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N19
dffeas \Bhex1[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex1_inst|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex1[1]~reg0 .is_wysiwyg = "true";
defparam \Bhex1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N24
cycloneive_lcell_comb \Bhex1_inst|WideOr4~0 (
// Equation(s):
// \Bhex1_inst|WideOr4~0_combout  = (B[7] & (B[6] & ((B[5]) # (!B[4])))) # (!B[7] & (!B[6] & (!B[4] & B[5])))

	.dataa(B[7]),
	.datab(B[6]),
	.datac(B[4]),
	.datad(B[5]),
	.cin(gnd),
	.combout(\Bhex1_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex1_inst|WideOr4~0 .lut_mask = 16'h8908;
defparam \Bhex1_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N25
dffeas \Bhex1[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex1_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex1[2]~reg0 .is_wysiwyg = "true";
defparam \Bhex1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N10
cycloneive_lcell_comb \Bhex1_inst|WideOr3~0 (
// Equation(s):
// \Bhex1_inst|WideOr3~0_combout  = (B[5] & ((B[6] & ((B[4]))) # (!B[6] & (B[7] & !B[4])))) # (!B[5] & (!B[7] & (B[6] $ (B[4]))))

	.dataa(B[7]),
	.datab(B[6]),
	.datac(B[4]),
	.datad(B[5]),
	.cin(gnd),
	.combout(\Bhex1_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex1_inst|WideOr3~0 .lut_mask = 16'hC214;
defparam \Bhex1_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N11
dffeas \Bhex1[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex1_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex1[3]~reg0 .is_wysiwyg = "true";
defparam \Bhex1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N0
cycloneive_lcell_comb \Bhex1_inst|WideOr2~0 (
// Equation(s):
// \Bhex1_inst|WideOr2~0_combout  = (B[5] & (!B[7] & ((B[4])))) # (!B[5] & ((B[6] & (!B[7])) # (!B[6] & ((B[4])))))

	.dataa(B[7]),
	.datab(B[6]),
	.datac(B[4]),
	.datad(B[5]),
	.cin(gnd),
	.combout(\Bhex1_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex1_inst|WideOr2~0 .lut_mask = 16'h5074;
defparam \Bhex1_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N1
dffeas \Bhex1[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex1_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex1[4]~reg0 .is_wysiwyg = "true";
defparam \Bhex1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y69_N4
cycloneive_lcell_comb \Bhex1_inst|WideOr1~0 (
// Equation(s):
// \Bhex1_inst|WideOr1~0_combout  = (B[6] & (B[4] & (B[7] $ (B[5])))) # (!B[6] & (!B[7] & ((B[4]) # (B[5]))))

	.dataa(B[6]),
	.datab(B[4]),
	.datac(B[7]),
	.datad(B[5]),
	.cin(gnd),
	.combout(\Bhex1_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex1_inst|WideOr1~0 .lut_mask = 16'h0D84;
defparam \Bhex1_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y69_N5
dffeas \Bhex1[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex1_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex1[5]~reg0 .is_wysiwyg = "true";
defparam \Bhex1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N14
cycloneive_lcell_comb \Bhex1_inst|WideOr0~0 (
// Equation(s):
// \Bhex1_inst|WideOr0~0_combout  = (B[4] & (!B[7] & (B[6] $ (!B[5])))) # (!B[4] & (!B[5] & (B[7] $ (!B[6]))))

	.dataa(B[7]),
	.datab(B[6]),
	.datac(B[4]),
	.datad(B[5]),
	.cin(gnd),
	.combout(\Bhex1_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex1_inst|WideOr0~0 .lut_mask = 16'h4019;
defparam \Bhex1_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N15
dffeas \Bhex1[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex1_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex1[6]~reg0 .is_wysiwyg = "true";
defparam \Bhex1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N10
cycloneive_lcell_comb \Bhex2_inst|WideOr6~0 (
// Equation(s):
// \Bhex2_inst|WideOr6~0_combout  = (B[10] & (!B[9] & (B[11] $ (!B[8])))) # (!B[10] & (B[8] & (B[9] $ (!B[11]))))

	.dataa(B[10]),
	.datab(B[9]),
	.datac(B[11]),
	.datad(B[8]),
	.cin(gnd),
	.combout(\Bhex2_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex2_inst|WideOr6~0 .lut_mask = 16'h6102;
defparam \Bhex2_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N11
dffeas \Bhex2[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex2_inst|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex2[0]~reg0 .is_wysiwyg = "true";
defparam \Bhex2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N12
cycloneive_lcell_comb \Bhex2_inst|WideOr5~0 (
// Equation(s):
// \Bhex2_inst|WideOr5~0_combout  = (B[9] & ((B[8] & ((B[11]))) # (!B[8] & (B[10])))) # (!B[9] & (B[10] & (B[11] $ (B[8]))))

	.dataa(B[10]),
	.datab(B[9]),
	.datac(B[11]),
	.datad(B[8]),
	.cin(gnd),
	.combout(\Bhex2_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex2_inst|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \Bhex2_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N13
dffeas \Bhex2[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex2_inst|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex2[1]~reg0 .is_wysiwyg = "true";
defparam \Bhex2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N26
cycloneive_lcell_comb \Bhex2_inst|WideOr4~0 (
// Equation(s):
// \Bhex2_inst|WideOr4~0_combout  = (B[10] & (B[11] & ((B[9]) # (!B[8])))) # (!B[10] & (B[9] & (!B[11] & !B[8])))

	.dataa(B[10]),
	.datab(B[9]),
	.datac(B[11]),
	.datad(B[8]),
	.cin(gnd),
	.combout(\Bhex2_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex2_inst|WideOr4~0 .lut_mask = 16'h80A4;
defparam \Bhex2_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N27
dffeas \Bhex2[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex2_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex2[2]~reg0 .is_wysiwyg = "true";
defparam \Bhex2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N8
cycloneive_lcell_comb \Bhex2_inst|WideOr3~0 (
// Equation(s):
// \Bhex2_inst|WideOr3~0_combout  = (B[9] & ((B[10] & ((B[8]))) # (!B[10] & (B[11] & !B[8])))) # (!B[9] & (!B[11] & (B[10] $ (B[8]))))

	.dataa(B[10]),
	.datab(B[9]),
	.datac(B[11]),
	.datad(B[8]),
	.cin(gnd),
	.combout(\Bhex2_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex2_inst|WideOr3~0 .lut_mask = 16'h8942;
defparam \Bhex2_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N9
dffeas \Bhex2[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex2_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex2[3]~reg0 .is_wysiwyg = "true";
defparam \Bhex2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N18
cycloneive_lcell_comb \Bhex2_inst|WideOr2~0 (
// Equation(s):
// \Bhex2_inst|WideOr2~0_combout  = (B[9] & (((!B[11] & B[8])))) # (!B[9] & ((B[10] & (!B[11])) # (!B[10] & ((B[8])))))

	.dataa(B[10]),
	.datab(B[9]),
	.datac(B[11]),
	.datad(B[8]),
	.cin(gnd),
	.combout(\Bhex2_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex2_inst|WideOr2~0 .lut_mask = 16'h1F02;
defparam \Bhex2_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N19
dffeas \Bhex2[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex2_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex2[4]~reg0 .is_wysiwyg = "true";
defparam \Bhex2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N20
cycloneive_lcell_comb \Bhex2_inst|WideOr1~0 (
// Equation(s):
// \Bhex2_inst|WideOr1~0_combout  = (B[10] & (B[8] & (B[9] $ (B[11])))) # (!B[10] & (!B[11] & ((B[9]) # (B[8]))))

	.dataa(B[10]),
	.datab(B[9]),
	.datac(B[11]),
	.datad(B[8]),
	.cin(gnd),
	.combout(\Bhex2_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex2_inst|WideOr1~0 .lut_mask = 16'h2D04;
defparam \Bhex2_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N21
dffeas \Bhex2[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex2_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex2[5]~reg0 .is_wysiwyg = "true";
defparam \Bhex2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N22
cycloneive_lcell_comb \Bhex2_inst|WideOr0~0 (
// Equation(s):
// \Bhex2_inst|WideOr0~0_combout  = (B[8] & (!B[11] & (B[10] $ (!B[9])))) # (!B[8] & (!B[9] & (B[10] $ (!B[11]))))

	.dataa(B[10]),
	.datab(B[9]),
	.datac(B[11]),
	.datad(B[8]),
	.cin(gnd),
	.combout(\Bhex2_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex2_inst|WideOr0~0 .lut_mask = 16'h0921;
defparam \Bhex2_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N23
dffeas \Bhex2[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex2_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex2[6]~reg0 .is_wysiwyg = "true";
defparam \Bhex2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N6
cycloneive_lcell_comb \Bhex3_inst|WideOr6~0 (
// Equation(s):
// \Bhex3_inst|WideOr6~0_combout  = (B[15] & (B[12] & (B[14] $ (B[13])))) # (!B[15] & (!B[13] & (B[14] $ (B[12]))))

	.dataa(B[15]),
	.datab(B[14]),
	.datac(B[13]),
	.datad(B[12]),
	.cin(gnd),
	.combout(\Bhex3_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex3_inst|WideOr6~0 .lut_mask = 16'h2904;
defparam \Bhex3_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N7
dffeas \Bhex3[0]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex3_inst|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex3[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex3[0]~reg0 .is_wysiwyg = "true";
defparam \Bhex3[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N0
cycloneive_lcell_comb \Bhex3_inst|WideOr5~0 (
// Equation(s):
// \Bhex3_inst|WideOr5~0_combout  = (B[15] & ((B[12] & ((B[13]))) # (!B[12] & (B[14])))) # (!B[15] & (B[14] & (B[13] $ (B[12]))))

	.dataa(B[15]),
	.datab(B[14]),
	.datac(B[13]),
	.datad(B[12]),
	.cin(gnd),
	.combout(\Bhex3_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex3_inst|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \Bhex3_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N1
dffeas \Bhex3[1]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex3_inst|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex3[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex3[1]~reg0 .is_wysiwyg = "true";
defparam \Bhex3[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N14
cycloneive_lcell_comb \Bhex3_inst|WideOr4~0 (
// Equation(s):
// \Bhex3_inst|WideOr4~0_combout  = (B[15] & (B[14] & ((B[13]) # (!B[12])))) # (!B[15] & (!B[14] & (B[13] & !B[12])))

	.dataa(B[15]),
	.datab(B[14]),
	.datac(B[13]),
	.datad(B[12]),
	.cin(gnd),
	.combout(\Bhex3_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex3_inst|WideOr4~0 .lut_mask = 16'h8098;
defparam \Bhex3_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N15
dffeas \Bhex3[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex3_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex3[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex3[2]~reg0 .is_wysiwyg = "true";
defparam \Bhex3[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N28
cycloneive_lcell_comb \Bhex3_inst|WideOr3~0 (
// Equation(s):
// \Bhex3_inst|WideOr3~0_combout  = (B[13] & ((B[14] & ((B[12]))) # (!B[14] & (B[15] & !B[12])))) # (!B[13] & (!B[15] & (B[14] $ (B[12]))))

	.dataa(B[15]),
	.datab(B[14]),
	.datac(B[13]),
	.datad(B[12]),
	.cin(gnd),
	.combout(\Bhex3_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex3_inst|WideOr3~0 .lut_mask = 16'hC124;
defparam \Bhex3_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N29
dffeas \Bhex3[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex3_inst|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex3[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex3[3]~reg0 .is_wysiwyg = "true";
defparam \Bhex3[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N24
cycloneive_lcell_comb \Bhex3_inst|WideOr2~0 (
// Equation(s):
// \Bhex3_inst|WideOr2~0_combout  = (B[13] & (!B[15] & (B[12]))) # (!B[13] & ((B[14] & (!B[15])) # (!B[14] & ((B[12])))))

	.dataa(B[15]),
	.datab(B[13]),
	.datac(B[12]),
	.datad(B[14]),
	.cin(gnd),
	.combout(\Bhex3_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex3_inst|WideOr2~0 .lut_mask = 16'h5170;
defparam \Bhex3_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N25
dffeas \Bhex3[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex3_inst|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex3[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex3[4]~reg0 .is_wysiwyg = "true";
defparam \Bhex3[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N2
cycloneive_lcell_comb \Bhex3_inst|WideOr1~0 (
// Equation(s):
// \Bhex3_inst|WideOr1~0_combout  = (B[13] & (!B[15] & ((B[12]) # (!B[14])))) # (!B[13] & (B[12] & (B[15] $ (!B[14]))))

	.dataa(B[15]),
	.datab(B[13]),
	.datac(B[12]),
	.datad(B[14]),
	.cin(gnd),
	.combout(\Bhex3_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex3_inst|WideOr1~0 .lut_mask = 16'h6054;
defparam \Bhex3_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N3
dffeas \Bhex3[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex3_inst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex3[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex3[5]~reg0 .is_wysiwyg = "true";
defparam \Bhex3[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N10
cycloneive_lcell_comb \Bhex3_inst|WideOr0~0 (
// Equation(s):
// \Bhex3_inst|WideOr0~0_combout  = (B[12] & (!B[15] & (B[14] $ (!B[13])))) # (!B[12] & (!B[13] & (B[15] $ (!B[14]))))

	.dataa(B[15]),
	.datab(B[14]),
	.datac(B[13]),
	.datad(B[12]),
	.cin(gnd),
	.combout(\Bhex3_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bhex3_inst|WideOr0~0 .lut_mask = 16'h4109;
defparam \Bhex3_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N11
dffeas \Bhex3[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bhex3_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bhex3[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bhex3[6]~reg0 .is_wysiwyg = "true";
defparam \Bhex3[6]~reg0 .power_up = "low";
// synopsys translate_on

assign CO = \CO~output_o ;

assign Sum[0] = \Sum[0]~output_o ;

assign Sum[1] = \Sum[1]~output_o ;

assign Sum[2] = \Sum[2]~output_o ;

assign Sum[3] = \Sum[3]~output_o ;

assign Sum[4] = \Sum[4]~output_o ;

assign Sum[5] = \Sum[5]~output_o ;

assign Sum[6] = \Sum[6]~output_o ;

assign Sum[7] = \Sum[7]~output_o ;

assign Sum[8] = \Sum[8]~output_o ;

assign Sum[9] = \Sum[9]~output_o ;

assign Sum[10] = \Sum[10]~output_o ;

assign Sum[11] = \Sum[11]~output_o ;

assign Sum[12] = \Sum[12]~output_o ;

assign Sum[13] = \Sum[13]~output_o ;

assign Sum[14] = \Sum[14]~output_o ;

assign Sum[15] = \Sum[15]~output_o ;

assign Ahex0[0] = \Ahex0[0]~output_o ;

assign Ahex0[1] = \Ahex0[1]~output_o ;

assign Ahex0[2] = \Ahex0[2]~output_o ;

assign Ahex0[3] = \Ahex0[3]~output_o ;

assign Ahex0[4] = \Ahex0[4]~output_o ;

assign Ahex0[5] = \Ahex0[5]~output_o ;

assign Ahex0[6] = \Ahex0[6]~output_o ;

assign Ahex1[0] = \Ahex1[0]~output_o ;

assign Ahex1[1] = \Ahex1[1]~output_o ;

assign Ahex1[2] = \Ahex1[2]~output_o ;

assign Ahex1[3] = \Ahex1[3]~output_o ;

assign Ahex1[4] = \Ahex1[4]~output_o ;

assign Ahex1[5] = \Ahex1[5]~output_o ;

assign Ahex1[6] = \Ahex1[6]~output_o ;

assign Ahex2[0] = \Ahex2[0]~output_o ;

assign Ahex2[1] = \Ahex2[1]~output_o ;

assign Ahex2[2] = \Ahex2[2]~output_o ;

assign Ahex2[3] = \Ahex2[3]~output_o ;

assign Ahex2[4] = \Ahex2[4]~output_o ;

assign Ahex2[5] = \Ahex2[5]~output_o ;

assign Ahex2[6] = \Ahex2[6]~output_o ;

assign Ahex3[0] = \Ahex3[0]~output_o ;

assign Ahex3[1] = \Ahex3[1]~output_o ;

assign Ahex3[2] = \Ahex3[2]~output_o ;

assign Ahex3[3] = \Ahex3[3]~output_o ;

assign Ahex3[4] = \Ahex3[4]~output_o ;

assign Ahex3[5] = \Ahex3[5]~output_o ;

assign Ahex3[6] = \Ahex3[6]~output_o ;

assign Bhex0[0] = \Bhex0[0]~output_o ;

assign Bhex0[1] = \Bhex0[1]~output_o ;

assign Bhex0[2] = \Bhex0[2]~output_o ;

assign Bhex0[3] = \Bhex0[3]~output_o ;

assign Bhex0[4] = \Bhex0[4]~output_o ;

assign Bhex0[5] = \Bhex0[5]~output_o ;

assign Bhex0[6] = \Bhex0[6]~output_o ;

assign Bhex1[0] = \Bhex1[0]~output_o ;

assign Bhex1[1] = \Bhex1[1]~output_o ;

assign Bhex1[2] = \Bhex1[2]~output_o ;

assign Bhex1[3] = \Bhex1[3]~output_o ;

assign Bhex1[4] = \Bhex1[4]~output_o ;

assign Bhex1[5] = \Bhex1[5]~output_o ;

assign Bhex1[6] = \Bhex1[6]~output_o ;

assign Bhex2[0] = \Bhex2[0]~output_o ;

assign Bhex2[1] = \Bhex2[1]~output_o ;

assign Bhex2[2] = \Bhex2[2]~output_o ;

assign Bhex2[3] = \Bhex2[3]~output_o ;

assign Bhex2[4] = \Bhex2[4]~output_o ;

assign Bhex2[5] = \Bhex2[5]~output_o ;

assign Bhex2[6] = \Bhex2[6]~output_o ;

assign Bhex3[0] = \Bhex3[0]~output_o ;

assign Bhex3[1] = \Bhex3[1]~output_o ;

assign Bhex3[2] = \Bhex3[2]~output_o ;

assign Bhex3[3] = \Bhex3[3]~output_o ;

assign Bhex3[4] = \Bhex3[4]~output_o ;

assign Bhex3[5] = \Bhex3[5]~output_o ;

assign Bhex3[6] = \Bhex3[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
