<design_size title="Design Size Report">
    <item name="C-Synthesis has not completed!">
        <item name="HW Transforms"/>
    </item>
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   3100, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   2730, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   2275, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   2272, user inline pragmas are applied</column>
            <column name="">(4) simplification,   2272, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 404700 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  38109, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  38733, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  38600, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  38607, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  38126, loop and instruction simplification</column>
            <column name="">(2) parallelization,  38126, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  41326, arrays are partitioned to meet performance targets</column>
            <column name="">, , </column>
            <column name="HW Transforms">, pending, After hardware transfomations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="6" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance"/>
            <rows>
                <row id="0" col0="kernel_gemm" col1="__merlinkernel_kernel_gemm.c:26" col2="3100" col3="2272" col4="38607" col5="41326">
                    <row id="3" col0="memcpy_wide_bus_read_float_3d_384_2_512" col1="mars_wide_bus_3d.h:1648" col2="1490" col2_disp="1,490 (2 calls)" col3="" col4="" col5="">
                        <row id="4" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="780" col2_disp=" 780 (10 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="5" col0="memcpy_wide_bus_read_float_2d_100_128" col1="mars_wide_bus_2d.h:1326" col2="562" col3="" col4="" col5="">
                        <row id="2" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="312" col2_disp=" 312 (4 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="1" col0="memcpy_wide_bus_write_float_3d_384_2_512" col1="mars_wide_bus_3d.h:1769" col2="948" col3="" col4="" col5="">
                        <row id="6" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="539" col2_disp=" 539 (7 calls)" col3="" col4="" col5=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

