// Seed: 2257771914
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_8 = 1, id_9, id_10;
  assign id_3 = 1;
  wire id_11, id_12;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    output tri1 id_2,
    input  tri1 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  supply1 id_6 = 1'b0;
  wire id_7, id_8, id_9;
  assign id_9 = 1;
  assign id_9 = 1 !=? id_0 << 1'b0;
endmodule
