# <p align="justify">A 4-week VSDSquadron Mini Internship on VLSI and RISC-V using VSDSquadron Mini RISC-V Development kit</p>

<p align="justify">This repository is intended to document the learning outcomes and experience of a 4-week workshop on VLSI and RISC-V using VSDSquadron Mini RISC-V Development kit.</p>

<details>
<summary>Learning task-1</summary>
<br>

- The first online meeting took place on <b>16<sup>th</sup> February, 2024, @ 6PM to 7PM.</b>
<br/> In this meeting the following tasks have been assigned.
1. Create a GitHub repo. Windows OS, 1TB HDD, 16GB RAM. 
2. Next Task - Allocate 8GB RAM, 100GB HDD for Oracle Virtual Machine and install [RISC-V GNU Toolchain first](https://github.com/riscv-collab/riscv-gnu-toolchain), then [install Yosys, iverilog, gtkwave](https://docs.google.com/document/d/1Z5t7xWpG_gdppLk_ZVfgKVr5hrQZISlkdwCWSjYg7p0/edit).

</details>

<details>
<summary>Learning task-2</summary>
<br>

- The second online meeting took place on <b>20<sup>th</sup> February, 2024, @ 6PM to 7PM.</b>
<br/>  In this meeting, It is assigned to identify the instruction type and exact 32-bit instruction code in the instruction type format. Upload the 32-bit pattern on GitHub. The summary is the following tasks.
1. List the types of instructions in RISC V
2. To consider the word size of the instruction code to be of size 32-bit<br>
[Click me to know the details of task-2](https://github.com/zakirhussaingit/vlsiriscv/blob/main/task2.md) 

</details>
