{"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType"]]},"abstract":[{"text":"A real type.","type":"text"}],"sections":[],"variants":[{"paths":["\/documentation\/vhdlparsing\/signaltype\/real"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"real"}],"languages":["swift"]}]}],"metadata":{"externalID":"s:11VHDLParsing10SignalTypeO4realyA2CmF","roleHeading":"Case","role":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"real","kind":"identifier"}],"modules":[{"name":"VHDLParsing"}],"title":"SignalType.real","symbolKind":"case"},"schemaVersion":{"patch":0,"major":0,"minor":3},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType\/real","interfaceLanguage":"swift"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/SignalType/real":{"title":"SignalType.real","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"real","kind":"identifier"}],"kind":"symbol","type":"topic","url":"\/documentation\/vhdlparsing\/signaltype\/real","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType\/real","role":"symbol","abstract":[{"type":"text","text":"A real type."}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"}}}