Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: control_ultrasonidos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control_ultrasonidos.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control_ultrasonidos"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : control_ultrasonidos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/control_ultrasonidos is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/control_ultrasonidos.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/control_ultrasonidos.vhd".
WARNING:HDLParsers:3607 - Unit work/control_ultrasonidos/Behavioral is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/control_ultrasonidos.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/control_ultrasonidos.vhd".
WARNING:HDLParsers:3607 - Unit work/cont_preescalado is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/cont_preescalado.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cont_preescalado.vhd".
WARNING:HDLParsers:3607 - Unit work/cont_preescalado/Behavioral is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/cont_preescalado.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cont_preescalado.vhd".
WARNING:HDLParsers:3607 - Unit work/cycle_counter_19455 is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/cycle_counter_19455.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cycle_counter_19455.vhd".
WARNING:HDLParsers:3607 - Unit work/cycle_counter_19455/Behavioral is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/cycle_counter_19455.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cycle_counter_19455.vhd".
WARNING:HDLParsers:3607 - Unit work/eco_counter is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/eco_counter.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd".
WARNING:HDLParsers:3607 - Unit work/eco_counter/Behavioral is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/eco_counter.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd".
WARNING:HDLParsers:3607 - Unit work/fsm_control is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/fsm_control.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/fsm_control.vhd".
WARNING:HDLParsers:3607 - Unit work/fsm_control/Behavioral is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/fsm_control.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/fsm_control.vhd".
WARNING:HDLParsers:3607 - Unit work/measures_registers is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/meaures_registers.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/meaures_registers.vhd".
WARNING:HDLParsers:3607 - Unit work/measures_registers/Behavioral is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/meaures_registers.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/meaures_registers.vhd".
WARNING:HDLParsers:3607 - Unit work/top_bi_dir is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/top_bi_dir.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/top_bi_dir.vhd".
WARNING:HDLParsers:3607 - Unit work/top_bi_dir/Behavioral is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/top_bi_dir.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/top_bi_dir.vhd".
WARNING:HDLParsers:3607 - Unit work/abs_counter is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/abs_counter.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/abs_counter.vhd".
WARNING:HDLParsers:3607 - Unit work/abs_counter/Behavioral is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/abs_counter.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/abs_counter.vhd".
WARNING:HDLParsers:3607 - Unit work/ffD_reset is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/ffD_reset.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/ffD_reset.vhd".
WARNING:HDLParsers:3607 - Unit work/ffD_reset/Behavioral is now defined in a different file.  It was defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS/ffD_reset.vhd", and is now defined in "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/ffD_reset.vhd".
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/ffD_reset.vhd" in Library work.
Architecture behavioral of Entity ffd_reset is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/abs_counter.vhd" in Library work.
Architecture behavioral of Entity abs_counter is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cont_preescalado.vhd" in Library work.
Architecture behavioral of Entity cont_preescalado is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cycle_counter_19455.vhd" in Library work.
Architecture behavioral of Entity cycle_counter_19455 is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/fsm_control.vhd" in Library work.
Architecture behavioral of Entity fsm_control is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/top_bi_dir.vhd" in Library work.
Architecture behavioral of Entity top_bi_dir is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd" in Library work.
Architecture behavioral of Entity eco_counter is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/meaures_registers.vhd" in Library work.
Architecture behavioral of Entity measures_registers is up to date.
Compiling vhdl file "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/control_ultrasonidos.vhd" in Library work.
Architecture behavioral of Entity control_ultrasonidos is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <control_ultrasonidos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cont_preescalado> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cycle_counter_19455> in library <work> (architecture <behavioral>) with generics.
	N_bits = 15
	abs_const = 19455

Analyzing hierarchy for entity <fsm_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <top_bi_dir> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eco_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <measures_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <behavioral>) with generics.
	N_bits = 6
	abs_const = 60

Analyzing hierarchy for entity <abs_counter> in library <work> (architecture <behavioral>) with generics.
	N_bits = 4
	abs_const = 10

Analyzing hierarchy for entity <ffD_reset> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <control_ultrasonidos> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/control_ultrasonidos.vhd" line 131: Unconnected output port 't' of component 'cycle_counter_19455'.
Entity <control_ultrasonidos> analyzed. Unit <control_ultrasonidos> generated.

Analyzing Entity <cont_preescalado> in library <work> (Architecture <behavioral>).
Entity <cont_preescalado> analyzed. Unit <cont_preescalado> generated.

Analyzing generic Entity <cycle_counter_19455> in library <work> (Architecture <behavioral>).
	N_bits = 15
	abs_const = 19455
Entity <cycle_counter_19455> analyzed. Unit <cycle_counter_19455> generated.

Analyzing Entity <fsm_control> in library <work> (Architecture <behavioral>).
Entity <fsm_control> analyzed. Unit <fsm_control> generated.

Analyzing Entity <top_bi_dir> in library <work> (Architecture <behavioral>).
Entity <top_bi_dir> analyzed. Unit <top_bi_dir> generated.

Analyzing Entity <eco_counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd" line 68: Unconnected output port 'count' of component 'abs_counter'.
WARNING:Xst:753 - "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd" line 107: Unconnected output port 't' of component 'abs_counter'.
Entity <eco_counter> analyzed. Unit <eco_counter> generated.

Analyzing generic Entity <abs_counter.1> in library <work> (Architecture <behavioral>).
	N_bits = 6
	abs_const = 60
Entity <abs_counter.1> analyzed. Unit <abs_counter.1> generated.

Analyzing generic Entity <abs_counter.2> in library <work> (Architecture <behavioral>).
	N_bits = 4
	abs_const = 10
Entity <abs_counter.2> analyzed. Unit <abs_counter.2> generated.

Analyzing Entity <measures_registers> in library <work> (Architecture <behavioral>).
Entity <measures_registers> analyzed. Unit <measures_registers> generated.

Analyzing Entity <ffD_reset> in library <work> (Architecture <behavioral>).
Entity <ffD_reset> analyzed. Unit <ffD_reset> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <cont_preescalado>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cont_preescalado.vhd".
    Found 1-bit register for signal <clk_out_aux>.
    Found 5-bit up counter for signal <cuenta>.
    Found 5-bit adder for signal <cuenta$add0000> created at line 25.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cont_preescalado> synthesized.


Synthesizing Unit <cycle_counter_19455>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/cycle_counter_19455.vhd".
    Found 15-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <cycle_counter_19455> synthesized.


Synthesizing Unit <fsm_control>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/fsm_control.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | en                        (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0_wait_for_next_measure                      |
    | Power Up State     | st0_wait_for_next_measure                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm_control> synthesized.


Synthesizing Unit <top_bi_dir>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/top_bi_dir.vhd".
    Found 1-bit tristate buffer for signal <bi>.
    Summary:
	inferred   1 Tristate(s).
Unit <top_bi_dir> synthesized.


Synthesizing Unit <abs_counter_1>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/abs_counter.vhd".
    Found 6-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_1> synthesized.


Synthesizing Unit <abs_counter_2>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/abs_counter.vhd".
    Found 4-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <abs_counter_2> synthesized.


Synthesizing Unit <ffD_reset>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/ffD_reset.vhd".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <ffD_reset> synthesized.


Synthesizing Unit <eco_counter>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/eco_counter.vhd".
Unit <eco_counter> synthesized.


Synthesizing Unit <measures_registers>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/meaures_registers.vhd".
Unit <measures_registers> synthesized.


Synthesizing Unit <control_ultrasonidos>.
    Related source file is "C:/Users/Tami/Desktop/PRACTICAS DIGITAL/ULTRASONIDOS/CONTROLADOR_ULTRASONIDOS + 7SEGMENTOS/control_ultrasonidos.vhd".
Unit <control_ultrasonidos> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 6
 15-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 1
 4-bit register                                        : 3
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_fsm_control/state/FSM> on signal <state[1:2]> with gray encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 st0_wait_for_next_measure | 00
 st1_trigger               | 01
 st2_holdoff               | 11
 st3_measure               | 10
---------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 6
 15-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <control_ultrasonidos> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control_ultrasonidos, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : control_ultrasonidos.ngr
Top Level Output File Name         : control_ultrasonidos
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 127
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 14
#      LUT2                        : 21
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 9
#      LUT3_L                      : 3
#      LUT4                        : 33
#      LUT4_D                      : 1
#      LUT4_L                      : 3
#      MUXCY                       : 14
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 53
#      FDC                         : 4
#      FDCE                        : 48
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 2
#      IOBUF                       : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       48  out of    960     5%  
 Number of Slice Flip Flops:             53  out of   1920     2%  
 Number of 4 input LUTs:                 94  out of   1920     4%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of     83    19%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 6     |
Inst_cont_preescalado/clk_out_aux1 | BUFG                   | 47    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------+--------------------------------------+-------+
Control Signal                                                    | Buffer(FF name)                      | Load  |
------------------------------------------------------------------+--------------------------------------+-------+
rst                                                               | IBUF                                 | 34    |
Inst_fsm_control/state_FSM_FFd2(Inst_fsm_control/state_FSM_FFd2:Q)| NONE(Inst_eco_counter/cm_counter/q_0)| 18    |
------------------------------------------------------------------+--------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.704ns (Maximum Frequency: 175.316MHz)
   Minimum input arrival time before clock: 6.222ns
   Maximum output required time after clock: 6.422ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.886ns (frequency: 257.334MHz)
  Total number of paths / destination ports: 29 / 8
-------------------------------------------------------------------------
Delay:               3.886ns (Levels of Logic = 2)
  Source:            Inst_cont_preescalado/cuenta_3 (FF)
  Destination:       Inst_cont_preescalado/clk_out_aux (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_cont_preescalado/cuenta_3 to Inst_cont_preescalado/clk_out_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.808  Inst_cont_preescalado/cuenta_3 (Inst_cont_preescalado/cuenta_3)
     LUT3_L:I0->LO         1   0.704   0.104  Inst_cont_preescalado/clk_out_aux_and0000_SW0 (N2)
     LUT4:I3->O            1   0.704   0.420  Inst_cont_preescalado/clk_out_aux_and0000 (Inst_cont_preescalado/clk_out_aux_and0000)
     FDE:CE                    0.555          Inst_cont_preescalado/clk_out_aux
    ----------------------------------------
    Total                      3.886ns (2.554ns logic, 1.332ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_cont_preescalado/clk_out_aux1'
  Clock period: 5.704ns (frequency: 175.316MHz)
  Total number of paths / destination ports: 666 / 77
-------------------------------------------------------------------------
Delay:               5.704ns (Levels of Logic = 3)
  Source:            Inst_eco_counter/measure_counter/q_4 (FF)
  Destination:       Inst_eco_counter/dm_counter/q_0 (FF)
  Source Clock:      Inst_cont_preescalado/clk_out_aux1 rising
  Destination Clock: Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: Inst_eco_counter/measure_counter/q_4 to Inst_eco_counter/dm_counter/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  Inst_eco_counter/measure_counter/q_4 (Inst_eco_counter/measure_counter/q_4)
     LUT3:I0->O            1   0.704   0.424  Inst_eco_counter/en_m1_SW0_SW0 (N27)
     LUT4:I3->O            6   0.704   0.673  Inst_eco_counter/en_m1 (Inst_eco_counter/t_measure_count)
     LUT4:I3->O            4   0.704   0.587  Inst_eco_counter/en_m (Inst_eco_counter/en_m)
     FDCE:CE                   0.555          Inst_eco_counter/m_counter/q_0
    ----------------------------------------
    Total                      5.704ns (3.258ns logic, 2.446ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.047ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_cont_preescalado/clk_out_aux (FF)
  Destination Clock: clk rising

  Data Path: rst to Inst_cont_preescalado/clk_out_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.218   1.342  rst_IBUF (rst_IBUF)
     LUT3_L:I1->LO         1   0.704   0.104  Inst_cont_preescalado/clk_out_aux_and0000_SW0 (N2)
     LUT4:I3->O            1   0.704   0.420  Inst_cont_preescalado/clk_out_aux_and0000 (Inst_cont_preescalado/clk_out_aux_and0000)
     FDE:CE                    0.555          Inst_cont_preescalado/clk_out_aux
    ----------------------------------------
    Total                      5.047ns (3.181ns logic, 1.866ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_cont_preescalado/clk_out_aux1'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              6.222ns (Levels of Logic = 4)
  Source:            sig_inout (PAD)
  Destination:       Inst_eco_counter/dm_counter/q_0 (FF)
  Destination Clock: Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: sig_inout to Inst_eco_counter/dm_counter/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.622  sig_inout_IOBUF (N23)
     LUT4:I0->O            1   0.704   0.455  Inst_eco_counter/en_m1_SW0 (N35)
     LUT4:I2->O            6   0.704   0.673  Inst_eco_counter/en_m1 (Inst_eco_counter/t_measure_count)
     LUT4:I3->O            4   0.704   0.587  Inst_eco_counter/en_m (Inst_eco_counter/en_m)
     FDCE:CE                   0.555          Inst_eco_counter/m_counter/q_0
    ----------------------------------------
    Total                      6.222ns (3.885ns logic, 2.337ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_cont_preescalado/clk_out_aux1'
  Total number of paths / destination ports: 16 / 13
-------------------------------------------------------------------------
Offset:              6.422ns (Levels of Logic = 2)
  Source:            Inst_fsm_control/state_FSM_FFd2 (FF)
  Destination:       sig_inout (PAD)
  Source Clock:      Inst_cont_preescalado/clk_out_aux1 rising

  Data Path: Inst_fsm_control/state_FSM_FFd2 to sig_inout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.591   1.435  Inst_fsm_control/state_FSM_FFd2 (Inst_fsm_control/state_FSM_FFd2)
     LUT2:I0->O            1   0.704   0.420  Inst_fsm_control/state_FSM_Out41 (tristate_control)
     IOBUF:T->IO               3.272          sig_inout_IOBUF (sig_inout)
    ----------------------------------------
    Total                      6.422ns (4.567ns logic, 1.855ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.27 secs
 
--> 

Total memory usage is 277472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    0 (   0 filtered)

