Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 14 18:25:34 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 tone_detection/change_2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            tone_detection/change_3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.272ns (20.763%)  route 4.854ns (79.237%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=23044, routed)       1.718     5.226    tone_detection/clk_100mhz_IBUF_BUFG
    SLICE_X33Y123        FDRE                                         r  tone_detection/change_2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  tone_detection/change_2_reg[29]/Q
                         net (fo=2, routed)           1.016     6.698    tone_detection/change_2[29]
    SLICE_X28Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.822 f  tone_detection/state[1]_i_21/O
                         net (fo=2, routed)           0.437     7.260    tone_detection/state[1]_i_21_n_0
    SLICE_X28Y120        LUT5 (Prop_lut5_I4_O)        0.118     7.378 f  tone_detection/state[1]_i_15/O
                         net (fo=1, routed)           1.096     8.474    tone_detection/state[1]_i_15_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I2_O)        0.326     8.800 f  tone_detection/state[1]_i_7/O
                         net (fo=2, routed)           0.580     9.379    tone_detection/state[1]_i_7_n_0
    SLICE_X24Y123        LUT6 (Prop_lut6_I3_O)        0.124     9.503 f  tone_detection/state[1]_i_2/O
                         net (fo=5, routed)           0.621    10.124    tone_detection/state[1]_i_2_n_0
    SLICE_X22Y124        LUT6 (Prop_lut6_I4_O)        0.124    10.248 r  tone_detection/change_2[32]_i_1/O
                         net (fo=93, routed)          1.104    11.353    tone_detection/change_1
    SLICE_X37Y119        FDRE                                         r  tone_detection/change_3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=23044, routed)       1.597    14.926    tone_detection/clk_100mhz_IBUF_BUFG
    SLICE_X37Y119        FDRE                                         r  tone_detection/change_3_reg[2]/C
                         clock pessimism              0.195    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X37Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.881    tone_detection/change_3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  3.528    




