

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:51:54 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.329 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     28|        -|        -|    -|
|Expression           |        -|      0|        0|     2027|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1186|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     28|     1186|     2095|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------------+-------------------------------------------+----------------+
    |                    Instance                   |                   Module                  |   Expression   |
    +-----------------------------------------------+-------------------------------------------+----------------+
    |myproject_am_addmul_10s_13s_10s_20_1_1_U16     |myproject_am_addmul_10s_13s_10s_20_1_1     | i0 * (i1 + i2) |
    |myproject_am_addmul_13s_11s_10s_20_1_1_U9      |myproject_am_addmul_13s_11s_10s_20_1_1     | i0 * (i1 + i2) |
    |myproject_am_submul_12s_10s_10s_20_1_1_U19     |myproject_am_submul_12s_10s_10s_20_1_1     | i0 * (i1 - i2) |
    |myproject_am_submul_12s_10s_10s_20_1_1_U20     |myproject_am_submul_12s_10s_10s_20_1_1     | i0 * (i1 - i2) |
    |myproject_am_submul_13s_10s_10s_20_1_1_U28     |myproject_am_submul_13s_10s_10s_20_1_1     | i0 * (i1 - i2) |
    |myproject_am_submul_13s_11s_10s_20_1_1_U17     |myproject_am_submul_13s_11s_10s_20_1_1     | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_10s_21s_25ns_25_1_1_U18  |myproject_mac_mul_sub_10s_21s_25ns_25_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_10s_21s_25ns_25_1_1_U8    |myproject_mac_muladd_10s_21s_25ns_25_1_1   |  i0 * i1 + i2  |
    |myproject_mac_mulsub_10s_20s_25ns_25_1_1_U27   |myproject_mac_mulsub_10s_20s_25ns_25_1_1   |  i0 - i1 * i2  |
    |myproject_mac_mulsub_10s_20s_25s_25_1_1_U22    |myproject_mac_mulsub_10s_20s_25s_25_1_1    |  i0 - i1 * i2  |
    |myproject_mul_mul_10s_11s_20_1_1_U1            |myproject_mul_mul_10s_11s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_11s_20_1_1_U23           |myproject_mul_mul_10s_11s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_11s_21_1_1_U2            |myproject_mul_mul_10s_11s_21_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_11s_21_1_1_U4            |myproject_mul_mul_10s_11s_21_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_11s_21_1_1_U5            |myproject_mul_mul_10s_11s_21_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_12s_20_1_1_U10           |myproject_mul_mul_10s_12s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_12s_22_1_1_U3            |myproject_mul_mul_10s_12s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_13s_20_1_1_U7            |myproject_mul_mul_10s_13s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_13s_20_1_1_U13           |myproject_mul_mul_10s_13s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_13s_20_1_1_U24           |myproject_mul_mul_10s_13s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_15s_20_1_1_U21           |myproject_mul_mul_10s_15s_20_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U6            |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U14           |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U15           |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U25           |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_25_1_1_U26           |myproject_mul_mul_10s_20s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_21s_25_1_1_U12           |myproject_mul_mul_10s_21s_25_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_22s_25_1_1_U11           |myproject_mul_mul_10s_22s_25_1_1           |     i0 * i1    |
    +-----------------------------------------------+-------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_328_p2              |     *    |      0|  0|  62|          10|          10|
    |mul_ln1192_16_fu_899_p2           |     *    |      0|  0|  62|           6|          10|
    |r_V_20_fu_599_p2                  |     *    |      0|  0|  62|           4|          10|
    |r_V_22_fu_334_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_27_fu_716_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_29_fu_728_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_31_fu_229_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_36_fu_516_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_38_fu_881_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_39_fu_657_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_5_fu_425_p2                   |     *    |      0|  0|  62|          10|          10|
    |add_ln1192_10_fu_590_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_11_fu_912_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_13_fu_635_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_14_fu_670_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_15_fu_941_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_16_fu_957_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_18_fu_710_p2           |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_19_fu_1055_p2          |     +    |      0|  0|  37|          30|          30|
    |add_ln1192_20_fu_1091_p2          |     +    |      0|  0|  30|          30|          30|
    |add_ln1192_2_fu_420_p2            |     +    |      0|  0|  32|          25|          25|
    |add_ln1192_3_fu_767_p2            |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_4_fu_780_p2            |     +    |      0|  0|  30|          25|          25|
    |add_ln1192_6_fu_510_p2            |     +    |      0|  0|  30|          30|          30|
    |add_ln1192_7_fu_805_p2            |     +    |      0|  0|  30|          30|          30|
    |add_ln1192_8_fu_818_p2            |     +    |      0|  0|  30|          30|          30|
    |grp_fu_1219_p2                    |     +    |      0|  0|  30|          25|          25|
    |r_V_34_fu_1140_p2                 |     +    |      0|  0|  22|          15|          15|
    |r_V_35_fu_493_p2                  |     +    |      0|  0|  20|          13|          13|
    |ret_V_1_fu_850_p2                 |     +    |      0|  0|  30|          26|          30|
    |ret_V_2_fu_918_p2                 |     +    |      0|  0|  30|          20|          25|
    |ret_V_3_fu_1025_p2                |     +    |      0|  0|  30|          20|          25|
    |ret_V_6_fu_1110_p2                |     +    |      0|  0|  30|          25|          30|
    |ret_V_fu_1159_p2                  |     +    |      0|  0|  30|          21|          25|
    |r_V_32_fu_380_p2                  |     -    |      0|  0|  20|          13|          13|
    |r_V_37_fu_541_p2                  |     -    |      0|  0|  22|          15|          15|
    |r_V_42_fu_692_p2                  |     -    |      0|  0|  21|          14|          14|
    |r_V_43_fu_1061_p2                 |     -    |      0|  0|  21|          14|          14|
    |ret_V_4_fu_680_p2                 |     -    |      0|  0|  32|           1|          25|
    |ret_V_5_fu_686_p2                 |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_10_fu_876_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_11_fu_893_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_13_fu_622_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_14_fu_651_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_15_fu_974_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_16_fu_1002_p2          |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_17_fu_1019_p2          |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_18_fu_1078_p2          |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_19_fu_1104_p2          |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_2_fu_751_p2            |     -    |      0|  0|  32|          25|          25|
    |sub_ln1192_3_fu_1154_p2           |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_4_fu_487_p2            |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_5_fu_793_p2            |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_6_fu_831_p2            |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_7_fu_844_p2            |     -    |      0|  0|  30|          30|          30|
    |sub_ln1192_9_fu_578_p2            |     -    |      0|  0|  30|          25|          25|
    |sub_ln1192_fu_362_p2              |     -    |      0|  0|  30|          25|          25|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2027|        1205|        1263|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  160|        320|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  163|        326|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln1192_10_reg_1583                |   25|   0|   25|          0|
    |add_ln1192_14_reg_1598                |   25|   0|   25|          0|
    |add_ln1192_18_reg_1608                |   20|   0|   25|          5|
    |add_ln1192_2_reg_1512                 |   25|   0|   25|          0|
    |add_ln1192_4_reg_1623                 |   25|   0|   25|          0|
    |add_ln1192_6_reg_1542                 |   25|   0|   30|          5|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |mul_ln1118_reg_1497                   |   20|   0|   20|          0|
    |mul_ln1192_10_reg_1557                |   20|   0|   20|          0|
    |mul_ln1192_11_reg_1567                |   20|   0|   20|          0|
    |mul_ln1192_15_reg_1593                |   20|   0|   20|          0|
    |mul_ln1192_18_reg_1502                |   25|   0|   25|          0|
    |mul_ln1192_19_reg_1507                |   20|   0|   20|          0|
    |mul_ln1192_21_reg_1603                |   20|   0|   20|          0|
    |mul_ln1192_22_reg_1613                |   25|   0|   25|          0|
    |mul_ln1192_23_reg_1618                |   25|   0|   25|          0|
    |mul_ln1192_3_reg_1527                 |   20|   0|   20|          0|
    |mul_ln1192_4_reg_1532                 |   20|   0|   20|          0|
    |mul_ln1192_8_reg_1547                 |   25|   0|   25|          0|
    |mul_ln1192_9_reg_1552                 |   25|   0|   25|          0|
    |mul_ln1192_reg_1399                   |   20|   0|   20|          0|
    |p_Val2_7_reg_1417                     |   10|   0|   10|          0|
    |r_V_10_reg_1461                       |   22|   0|   22|          0|
    |r_V_11_reg_1472                       |   21|   0|   21|          0|
    |r_V_17_reg_1492                       |   21|   0|   21|          0|
    |r_V_1_reg_1466                        |   10|   0|   11|          1|
    |r_V_2_reg_1477                        |   10|   0|   13|          3|
    |r_V_31_reg_1412                       |   20|   0|   20|          0|
    |r_V_33_reg_1437                       |   21|   0|   21|          0|
    |r_V_35_reg_1537                       |   13|   0|   13|          0|
    |r_V_37_reg_1572                       |   13|   0|   15|          2|
    |r_V_3_reg_1432                        |   10|   0|   11|          1|
    |r_V_5_reg_1517                        |   20|   0|   20|          0|
    |r_V_9_reg_1426                        |   10|   0|   12|          2|
    |sext_ln1118_11_reg_1447               |   20|   0|   20|          0|
    |sext_ln1118_6_reg_1522                |   11|   0|   14|          3|
    |sext_ln1192_15_reg_1562               |   20|   0|   20|          0|
    |sext_ln1192_16_reg_1577               |   20|   0|   20|          0|
    |sext_ln1192_18_reg_1588               |   15|   0|   15|          0|
    |sext_ln1192_1_reg_1393                |   25|   0|   25|          0|
    |sext_ln1192_1_reg_1393_pp0_iter1_reg  |   25|   0|   25|          0|
    |sext_ln1192_2_reg_1404                |   20|   0|   20|          0|
    |sext_ln1192_reg_1377                  |   20|   0|   20|          0|
    |tmp_1_reg_1366                        |   10|   0|   10|          0|
    |tmp_1_reg_1366_pp0_iter1_reg          |   10|   0|   10|          0|
    |tmp_2_reg_1385                        |   10|   0|   10|          0|
    |tmp_4_reg_1454                        |   10|   0|   10|          0|
    |tmp_4_reg_1454_pp0_iter1_reg          |   10|   0|   10|          0|
    |tmp_5_reg_1482                        |   10|   0|   10|          0|
    |tmp_5_reg_1482_pp0_iter1_reg          |   10|   0|   10|          0|
    |trunc_ln1192_reg_1442                 |   20|   0|   20|          0|
    |trunc_ln708_1_reg_1628                |   10|   0|   10|          0|
    |trunc_ln708_2_reg_1633                |   10|   0|   10|          0|
    |trunc_ln708_3_reg_1638                |   10|   0|   10|          0|
    |trunc_ln708_4_reg_1643                |   10|   0|   10|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  160|   0|  160|          0|
    |tmp_2_reg_1385                        |   64|  32|   10|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1186|  32| 1154|         22|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  160|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   10|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   10|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   10|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   10|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   10|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

