Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "processor"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\EE LAB\Downloads\basic\processor\ipcore_dir\memo.v" into library work
Parsing module <memo>.
Analyzing Verilog file "C:\Users\EE LAB\Downloads\basic\processor\processor.v" into library work
Parsing module <processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <processor>.

Elaborating module <memo>.
WARNING:HDLCompiler:1499 - "C:\Users\EE LAB\Downloads\basic\processor\ipcore_dir\memo.v" Line 39: Empty module <memo> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\EE LAB\Downloads\basic\processor\processor.v" Line 34: Size mismatch in connection of port <addra>. Formal port size is 3-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:413 - "C:\Users\EE LAB\Downloads\basic\processor\processor.v" Line 111: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\EE LAB\Downloads\basic\processor\processor.v" Line 67: Assignment to overflow_flag ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <processor>.
    Related source file is "C:\Users\EE LAB\Downloads\basic\processor\processor.v".
    Found 1-bit register for signal <slowclk>.
    Found 8-bit register for signal <instruction_register>.
    Found 5-bit register for signal <opcode>.
    Found 3-bit register for signal <memory_data_register>.
    Found 4-bit register for signal <accumulator>.
    Found 4-bit register for signal <A>.
    Found 4-bit register for signal <answer>.
    Found 5-bit register for signal <program_counter>.
    Found 3-bit register for signal <memory_adress_register<2:0>>.
    Found 72-bit register for signal <count>.
    Found 4-bit subtractor for signal <accumulator[3]_GND_1_o_sub_10_OUT> created at line 96.
    Found 72-bit adder for signal <count[71]_GND_1_o_add_2_OUT> created at line 60.
    Found 4-bit adder for signal <accumulator[3]_GND_1_o_add_7_OUT> created at line 79.
    Found 5-bit adder for signal <program_counter[4]_GND_1_o_add_24_OUT> created at line 111.
    Found 16x7-bit Read Only RAM for signal <y>
    Found 4-bit comparator greater for signal <accumulator[3]_GND_1_o_LessThan_9_o> created at line 91
    Found 5-bit comparator greater for signal <n0023> created at line 116
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <processor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 72-bit adder                                          : 1
# Registers                                            : 10
 1-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 3
 5-bit register                                        : 2
 72-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/memo.ngc>.
Loading core <memo> for timing and area information for instance <memo>.

Synthesizing (advanced) Unit <processor>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <program_counter>: 1 register on signal <program_counter>.
INFO:Xst:3231 - The small RAM <Mram_y> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <accumulator>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <y>             |          |
    -----------------------------------------------------------------------
Unit <processor> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 2
 5-bit up counter                                      : 1
 72-bit up counter                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 2
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <processor> ...
WARNING:Xst:1293 - FF/Latch <program_counter_4> has a constant value of 0 in block <processor>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block processor, actual ratio is 2.
FlipFlop instruction_register_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop instruction_register_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop instruction_register_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop instruction_register_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop instruction_register_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop instruction_register_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop instruction_register_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop instruction_register_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <processor> :
	Found 2-bit shift register for signal <opcode_0>.
	Found 2-bit shift register for signal <opcode_1>.
	Found 2-bit shift register for signal <opcode_2>.
	Found 2-bit shift register for signal <opcode_3>.
	Found 2-bit shift register for signal <opcode_4>.
	Found 2-bit shift register for signal <memory_data_register_0>.
	Found 2-bit shift register for signal <memory_data_register_1>.
	Found 2-bit shift register for signal <memory_data_register_2>.
Unit <processor> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 366
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 71
#      LUT2                        : 78
#      LUT3                        : 3
#      LUT4                        : 12
#      LUT5                        : 8
#      LUT6                        : 29
#      MUXCY                       : 83
#      MUXF7                       : 4
#      VCC                         : 2
#      XORCY                       : 72
# FlipFlops/Latches                : 108
#      FD                          : 92
#      FDE                         : 12
#      FDR                         : 4
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Shift Registers                  : 8
#      SRLC16E                     : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             100  out of  11440     0%  
 Number of Slice LUTs:                  211  out of   5720     3%  
    Number used as Logic:               203  out of   5720     3%  
    Number used as Memory:                8  out of   1440     0%  
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    217
   Number with an unused Flip Flop:     117  out of    217    53%  
   Number with an unused LUT:             6  out of    217     2%  
   Number of fully used LUT-FF pairs:    94  out of    217    43%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    102    35%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
slowclk                            | BUFG                   | 43    |
clk                                | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.579ns (Maximum Frequency: 218.410MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.097ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'slowclk'
  Clock period: 4.579ns (frequency: 218.410MHz)
  Total number of paths / destination ports: 398 / 35
-------------------------------------------------------------------------
Delay:               4.579ns (Levels of Logic = 4)
  Source:            accumulator_0 (FF)
  Destination:       accumulator_1 (FF)
  Source Clock:      slowclk rising
  Destination Clock: slowclk rising

  Data Path: accumulator_0 to accumulator_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.210  accumulator_0 (accumulator_0)
     LUT6:I3->O            8   0.205   0.803  accumulator[3]_GND_1_o_LessThan_9_o1 (accumulator[3]_GND_1_o_LessThan_9_o1)
     LUT2:I1->O            2   0.205   0.617  accumulator[3]_GND_1_o_LessThan_9_o11 (accumulator[3]_GND_1_o_LessThan_9_o)
     LUT6:I5->O            1   0.205   0.580  opcode[4]_GND_1_o_select_18_OUT<1>_SW0 (N13)
     LUT6:I5->O            1   0.205   0.000  opcode[4]_GND_1_o_select_18_OUT<1> (opcode[4]_GND_1_o_select_18_OUT<1>)
     FD:D                      0.102          accumulator_1
    ----------------------------------------
    Total                      4.579ns (1.369ns logic, 3.210ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.213ns (frequency: 237.363MHz)
  Total number of paths / destination ports: 7885 / 73
-------------------------------------------------------------------------
Delay:               4.213ns (Levels of Logic = 14)
  Source:            count_59 (FF)
  Destination:       slowclk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_59 to slowclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  count_59 (count_59)
     LUT6:I0->O            1   0.203   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_lut<0> (count[71]_GND_1_o_equal_4_o<71>_wg_lut<0>)
     MUXCY:S->O            1   0.172   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<0> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<1> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<2> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<3> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<4> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<5> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<6> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<7> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<8> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<9> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  count[71]_GND_1_o_equal_4_o<71>_wg_cy<10> (count[71]_GND_1_o_equal_4_o<71>_wg_cy<10>)
     MUXCY:CI->O          73   0.213   1.700  count[71]_GND_1_o_equal_4_o<71>_wg_cy<11> (count[71]_GND_1_o_equal_4_o)
     LUT2:I1->O            1   0.205   0.000  slowclk_rstpot (slowclk_rstpot)
     FD:D                      0.102          slowclk
    ----------------------------------------
    Total                      4.213ns (1.532ns logic, 2.681ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.071ns (Levels of Logic = 2)
  Source:            memo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       instruction<7> (PAD)
  Source Clock:      clk rising

  Data Path: memo/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to instruction<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO9    3   1.850   0.650  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<7>)
     end scope: 'memo:douta<7>'
     OBUF:I->O                 2.571          instruction_7_OBUF (instruction<7>)
    ----------------------------------------
    Total                      5.071ns (4.421ns logic, 0.650ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slowclk'
  Total number of paths / destination ports: 44 / 23
-------------------------------------------------------------------------
Offset:              5.097ns (Levels of Logic = 2)
  Source:            accumulator_3 (FF)
  Destination:       y<1> (PAD)
  Source Clock:      slowclk rising

  Data Path: accumulator_3 to y<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.297  accumulator_3 (accumulator_3)
     LUT4:I0->O            1   0.203   0.579  Mram_y111 (y_1_OBUF)
     OBUF:I->O                 2.571          y_1_OBUF (y<1>)
    ----------------------------------------
    Total                      5.097ns (3.221ns logic, 1.876ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.213|         |         |         |
slowclk        |    1.413|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slowclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.602|         |         |         |
slowclk        |    4.579|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.67 secs
 
--> 

Total memory usage is 4487204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

