OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/cts/13-resizer_timing.def
[INFO ODB-0128] Design: instrumented_adder
[INFO ODB-0130]     Created 9 pins.
[INFO ODB-0131]     Created 63 components and 314 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 228 connections.
[INFO ODB-0133]     Created 33 nets and 86 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/cts/13-resizer_timing.def
###############################################################################
# Created by write_sdc
# Wed May 18 14:08:47 2022
###############################################################################
current_design instrumented_adder
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {chain}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[3]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {chain}]
set_load -pin_load 0.0334 [get_ports {outputs[3]}]
set_load -pin_load 0.0334 [get_ports {outputs[2]}]
set_load -pin_load 0.0334 [get_ports {outputs[1]}]
set_load -pin_load 0.0334 [get_ports {outputs[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met4 and clock max routing layer to met4. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0019] Found 4 clock nets.
[WARNING GRT-0036] Pin outputs[1] is outside die area.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 6
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 56

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal        980           537          45.20%
met2       Vertical          735           462          37.14%
met3       Horizontal        490           318          35.10%
met4       Vertical          343           192          44.02%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 108
[INFO GRT-0198] Via related Steiner nodes: 0
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 119
[INFO GRT-0112] Final usage 3D: 421

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1               537            32            5.96%             0 /  0 /  0
met2               462            32            6.93%             0 /  0 /  0
met3               318             0            0.00%             0 /  0 /  0
met4               192             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             1509            64            4.24%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 938 um
[INFO GRT-0006] Repairing antennas, iteration 1.
[WARNING GRT-0043] No OR_DEFAULT vias defined.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] Antenna violations: 0
[INFO GRT-0014] Routed nets: 33
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.26 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.05    0.00    0.26 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.38    0.64 v _27_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.04                           outputs[2] (net)
                  0.08    0.00    0.64 v _18_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.13    0.76 ^ _18_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _07_ (net)
                  0.10    0.00    0.76 ^ _20_/A (sky130_fd_sc_hd__nor2_1)
                  0.02    0.06    0.82 v _20_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _02_ (net)
                  0.02    0.00    0.82 v _27_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.05    0.00    0.29 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.04    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.26 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.37    0.64 v _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.08    0.00    0.64 v _13_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.10    0.20    0.83 v _13_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04_ (net)
                  0.10    0.00    0.83 v _14_/B (sky130_fd_sc_hd__nor2_1)
                  0.10    0.11    0.95 ^ _14_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.10    0.00    0.95 ^ _25_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.29 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.29 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.04    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.26 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.14    0.40    0.66 ^ _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.14    0.00    0.67 ^ _22_/A1 (sky130_fd_sc_hd__a31o_1)
                  0.04    0.14    0.81 ^ _22_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _10_ (net)
                  0.04    0.00    0.81 ^ _23_/B (sky130_fd_sc_hd__and2b_1)
                  0.04    0.11    0.92 ^ _23_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _11_ (net)
                  0.04    0.00    0.92 ^ _24_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.08    1.00 ^ _24_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _03_ (net)
                  0.05    0.00    1.00 ^ _28_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.29 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.29 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.54   clock uncertainty
                         -0.03    0.51   clock reconvergence pessimism
                         -0.03    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.26 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.37    0.64 v _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.08    0.00    0.64 v _13_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.10    0.20    0.83 v _13_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04_ (net)
                  0.10    0.00    0.83 v _17_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.04    0.20    1.03 v _17_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _01_ (net)
                  0.04    0.00    1.03 v _26_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.05    0.00    0.29 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.54   clock uncertainty
                         -0.02    0.52   clock reconvergence pessimism
                         -0.04    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.26 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.05    0.00    0.26 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.11    0.37    0.63 v _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.11    0.00    0.63 v outputs[1] (out)
                                  0.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  2.38   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v reset (in)
     1    0.01                           reset (net)
                  0.02    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15    2.17 v input1/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net1 (net)
                  0.09    0.00    2.17 v _12_/A (sky130_fd_sc_hd__nor2_1)
                  0.13    0.16    2.33 ^ _12_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           buffers_in[0] (net)
                  0.13    0.00    2.33 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    2.38 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[1] (net)
                  0.04    0.00    2.38 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    2.43 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[2] (net)
                  0.04    0.00    2.43 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.46 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.02    0.00    2.46 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.50 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[4] (net)
                  0.03    0.00    2.50 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.53 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[5] (net)
                  0.02    0.00    2.53 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.04    2.58 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[6] (net)
                  0.04    0.00    2.58 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.61 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[7] (net)
                  0.02    0.00    2.61 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.65 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[8] (net)
                  0.03    0.00    2.65 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.68 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[9] (net)
                  0.02    0.00    2.68 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.19    0.16    2.84 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.19    0.00    2.84 ^ chain (out)
                                  2.84   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.84   data arrival time
-----------------------------------------------------------------------------
                                  4.91   slack (MET)


Startpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.29 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.29 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.24    0.48    0.77 ^ _28_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[3] (net)
                  0.24    0.00    0.78 ^ outputs[3] (out)
                                  0.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.05    0.00    0.29 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.23    0.48    0.76 ^ _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.23    0.00    0.76 ^ outputs[1] (out)
                                  0.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  6.99   slack (MET)


Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.29 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.05    0.00    0.29 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.16    0.45    0.74 ^ _27_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.04                           outputs[2] (net)
                  0.16    0.00    0.74 ^ outputs[2] (out)
                                  0.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.07    0.05    0.05 ^ clk (in)
     1    0.01                           clk (net)
                  0.07    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.29 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.29 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.14    0.44    0.73 ^ _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.14    0.00    0.74 ^ outputs[0] (out)
                                  0.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v reset (in)
     1    0.01                           reset (net)
                  0.02    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15    2.17 v input1/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net1 (net)
                  0.09    0.00    2.17 v _12_/A (sky130_fd_sc_hd__nor2_1)
                  0.13    0.16    2.33 ^ _12_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           buffers_in[0] (net)
                  0.13    0.00    2.33 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    2.38 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[1] (net)
                  0.04    0.00    2.38 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    2.43 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[2] (net)
                  0.04    0.00    2.43 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.46 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.02    0.00    2.46 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.50 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[4] (net)
                  0.03    0.00    2.50 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.53 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[5] (net)
                  0.02    0.00    2.53 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.04    2.58 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[6] (net)
                  0.04    0.00    2.58 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.61 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[7] (net)
                  0.02    0.00    2.61 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.65 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[8] (net)
                  0.03    0.00    2.65 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.68 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[9] (net)
                  0.02    0.00    2.68 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.19    0.16    2.84 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.19    0.00    2.84 ^ chain (out)
                                  2.84   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.84   data arrival time
-----------------------------------------------------------------------------
                                  4.91   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 4.91

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.35
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_25_/CLK ^
   0.29
_27_/CLK ^
   0.26     -0.02       0.01

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.70e-05   3.18e-06   3.45e-11   2.02e-05  34.9%
Combinational          2.52e-05   1.26e-05   1.87e-10   3.78e-05  65.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.22e-05   1.58e-05   2.22e-10   5.80e-05 100.0%
                          72.7%      27.3%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 350 u^2 33% utilization.
area_report_end
