// Seed: 2841350269
module module_0;
  wire id_2;
  wire id_3;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input wand id_7,
    input wand id_8,
    output wor id_9,
    output supply1 id_10,
    output uwire id_11,
    output supply1 id_12
);
  wire id_14;
  tri0 id_15 = id_2;
  module_0 modCall_1 ();
  wire id_16;
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7
);
  module_0 modCall_1 ();
  assign id_2 = 1;
endmodule
