Classic Timing Analyzer report for Asyn_up_T_FF
Sat Dec 26 11:12:21 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                         ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 12.186 ns                        ; T_FF:TFF3|mem                ; Q[3]                          ; clk_50     ; --       ; 0            ;
; Clock Setup: 'clk_50'        ; N/A   ; None          ; 247.10 MHz ( period = 4.047 ns ) ; Clock_Divider:CLOCK|count[0] ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                              ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+-------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50'                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 247.10 MHz ( period = 4.047 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 252.46 MHz ( period = 3.961 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.691 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[29] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 262.33 MHz ( period = 3.812 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 263.57 MHz ( period = 3.794 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 266.24 MHz ( period = 3.756 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[28] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.549 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.549 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[29] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 267.81 MHz ( period = 3.734 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 268.17 MHz ( period = 3.729 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 269.11 MHz ( period = 3.716 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 271.37 MHz ( period = 3.685 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[27] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 271.44 MHz ( period = 3.684 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.478 ns                ;
; N/A                                     ; 272.48 MHz ( period = 3.670 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[28] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 274.12 MHz ( period = 3.648 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 274.35 MHz ( period = 3.645 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.427 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[26] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; 276.85 MHz ( period = 3.612 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 277.85 MHz ( period = 3.599 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[27] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 277.93 MHz ( period = 3.598 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 279.41 MHz ( period = 3.579 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 279.80 MHz ( period = 3.574 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[29] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.367 ns                ;
; N/A                                     ; 279.96 MHz ( period = 3.572 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 280.50 MHz ( period = 3.565 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 281.85 MHz ( period = 3.548 ns )                    ; Clock_Divider:CLOCK|count[5]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 281.93 MHz ( period = 3.547 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[25] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 283.45 MHz ( period = 3.528 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[26] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.313 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 284.98 MHz ( period = 3.509 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[29] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 284.98 MHz ( period = 3.509 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[28] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 285.55 MHz ( period = 3.502 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 286.20 MHz ( period = 3.494 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 287.27 MHz ( period = 3.481 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 288.02 MHz ( period = 3.472 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[29] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; Clock_Divider:CLOCK|count[5]  ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; Clock_Divider:CLOCK|count[29] ; Clock_Divider:CLOCK|count[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.77 MHz ( period = 3.463 ns )                    ; Clock_Divider:CLOCK|count[29] ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.77 MHz ( period = 3.463 ns )                    ; Clock_Divider:CLOCK|count[29] ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; Clock_Divider:CLOCK|count[29] ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; Clock_Divider:CLOCK|count[29] ; Clock_Divider:CLOCK|count[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; Clock_Divider:CLOCK|count[29] ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; Clock_Divider:CLOCK|count[29] ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; Clock_Divider:CLOCK|count[29] ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 289.27 MHz ( period = 3.457 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[25] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 290.44 MHz ( period = 3.443 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[28] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 290.95 MHz ( period = 3.437 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[27] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.224 ns                ;
; N/A                                     ; 291.63 MHz ( period = 3.429 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.223 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.217 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; Clock_Divider:CLOCK|count[30] ; Clock_Divider:CLOCK|count[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; Clock_Divider:CLOCK|count[30] ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; Clock_Divider:CLOCK|count[30] ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; Clock_Divider:CLOCK|count[30] ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; Clock_Divider:CLOCK|count[30] ; Clock_Divider:CLOCK|count[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 292.74 MHz ( period = 3.416 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 292.74 MHz ( period = 3.416 ns )                    ; Clock_Divider:CLOCK|count[30] ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.74 MHz ( period = 3.416 ns )                    ; Clock_Divider:CLOCK|count[30] ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; Clock_Divider:CLOCK|count[30] ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 293.08 MHz ( period = 3.412 ns )                    ; Clock_Divider:CLOCK|count[12] ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 293.08 MHz ( period = 3.412 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.194 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 293.86 MHz ( period = 3.403 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; Clock_Divider:CLOCK|count[5]  ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[28] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 294.29 MHz ( period = 3.398 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 295.51 MHz ( period = 3.384 ns )                    ; Clock_Divider:CLOCK|count[5]  ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.171 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[27] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; Clock_Divider:CLOCK|count[13] ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[29] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.09 MHz ( period = 3.366 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[26] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.154 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; 299.58 MHz ( period = 3.338 ns )                    ; Clock_Divider:CLOCK|count[31] ; Clock_Divider:CLOCK|count[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 299.58 MHz ( period = 3.338 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 299.58 MHz ( period = 3.338 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 299.67 MHz ( period = 3.337 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 299.76 MHz ( period = 3.336 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.122 ns                ;
; N/A                                     ; 299.76 MHz ( period = 3.336 ns )                    ; Clock_Divider:CLOCK|count[31] ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 299.76 MHz ( period = 3.336 ns )                    ; Clock_Divider:CLOCK|count[31] ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 299.85 MHz ( period = 3.335 ns )                    ; Clock_Divider:CLOCK|count[31] ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.122 ns                ;
; N/A                                     ; 299.85 MHz ( period = 3.335 ns )                    ; Clock_Divider:CLOCK|count[31] ; Clock_Divider:CLOCK|count[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.122 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Clock_Divider:CLOCK|count[12] ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Clock_Divider:CLOCK|count[31] ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Clock_Divider:CLOCK|count[31] ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; Clock_Divider:CLOCK|count[31] ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[27] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 300.48 MHz ( period = 3.328 ns )                    ; Clock_Divider:CLOCK|count[5]  ; Clock_Divider:CLOCK|count[29] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 300.57 MHz ( period = 3.327 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; 301.66 MHz ( period = 3.315 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 301.66 MHz ( period = 3.315 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 301.66 MHz ( period = 3.315 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 301.75 MHz ( period = 3.314 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; Clock_Divider:CLOCK|count[0]  ; Clock_Divider:CLOCK|count[23] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.103 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; 302.30 MHz ( period = 3.308 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; Clock_Divider:CLOCK|count[26] ; Clock_Divider:CLOCK|count[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; Clock_Divider:CLOCK|count[26] ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; Clock_Divider:CLOCK|count[26] ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 303.31 MHz ( period = 3.297 ns )                    ; Clock_Divider:CLOCK|count[26] ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 303.31 MHz ( period = 3.297 ns )                    ; Clock_Divider:CLOCK|count[26] ; Clock_Divider:CLOCK|count[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[26] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[28] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.090 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; Clock_Divider:CLOCK|count[26] ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.090 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; Clock_Divider:CLOCK|count[26] ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; Clock_Divider:CLOCK|count[26] ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 303.58 MHz ( period = 3.294 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[25] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 304.04 MHz ( period = 3.289 ns )                    ; Clock_Divider:CLOCK|count[13] ; Clock_Divider:CLOCK|count[31] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 304.23 MHz ( period = 3.287 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 304.97 MHz ( period = 3.279 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 305.06 MHz ( period = 3.278 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[6]  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 305.06 MHz ( period = 3.278 ns )                    ; Clock_Divider:CLOCK|count[9]  ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; Clock_Divider:CLOCK|count[14] ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; Clock_Divider:CLOCK|count[14] ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; Clock_Divider:CLOCK|count[14] ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; Clock_Divider:CLOCK|count[14] ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 306.09 MHz ( period = 3.267 ns )                    ; Clock_Divider:CLOCK|count[14] ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; Clock_Divider:CLOCK|count[12] ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; Clock_Divider:CLOCK|count[8]  ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; Clock_Divider:CLOCK|count[8]  ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; Clock_Divider:CLOCK|count[8]  ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 306.65 MHz ( period = 3.261 ns )                    ; Clock_Divider:CLOCK|count[8]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[26] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; Clock_Divider:CLOCK|count[5]  ; Clock_Divider:CLOCK|count[28] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; Clock_Divider:CLOCK|count[5]  ; Clock_Divider:CLOCK|count[21] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[12] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.048 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[29] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.037 ns                ;
; N/A                                     ; 307.79 MHz ( period = 3.249 ns )                    ; Clock_Divider:CLOCK|count[15] ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.79 MHz ( period = 3.249 ns )                    ; Clock_Divider:CLOCK|count[15] ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; Clock_Divider:CLOCK|count[15] ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; Clock_Divider:CLOCK|count[12] ; Clock_Divider:CLOCK|count[22] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; Clock_Divider:CLOCK|count[8]  ; Clock_Divider:CLOCK|count[24] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; Clock_Divider:CLOCK|count[15] ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; Clock_Divider:CLOCK|count[1]  ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; Clock_Divider:CLOCK|count[5]  ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|tmp       ; clk_50     ; clk_50   ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; Clock_Divider:CLOCK|count[7]  ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; Clock_Divider:CLOCK|count[6]  ; Clock_Divider:CLOCK|count[23] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 310.08 MHz ( period = 3.225 ns )                    ; Clock_Divider:CLOCK|count[2]  ; Clock_Divider:CLOCK|count[25] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 310.08 MHz ( period = 3.225 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[27] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 310.17 MHz ( period = 3.224 ns )                    ; Clock_Divider:CLOCK|count[3]  ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 310.17 MHz ( period = 3.224 ns )                    ; Clock_Divider:CLOCK|count[4]  ; Clock_Divider:CLOCK|count[20] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[13] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.56 MHz ( period = 3.220 ns )                    ; Clock_Divider:CLOCK|count[11] ; Clock_Divider:CLOCK|count[14] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; Clock_Divider:CLOCK|count[13] ; Clock_Divider:CLOCK|count[30] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; Clock_Divider:CLOCK|count[13] ; Clock_Divider:CLOCK|count[18] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; Clock_Divider:CLOCK|count[13] ; Clock_Divider:CLOCK|count[11] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Clock_Divider:CLOCK|count[13] ; Clock_Divider:CLOCK|count[16] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 310.95 MHz ( period = 3.216 ns )                    ; Clock_Divider:CLOCK|count[13] ; Clock_Divider:CLOCK|count[19] ; clk_50     ; clk_50   ; None                        ; None                      ; 3.002 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+---------------+------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To   ; From Clock ;
+-------+--------------+------------+---------------+------+------------+
; N/A   ; None         ; 12.186 ns  ; T_FF:TFF3|mem ; Q[3] ; clk_50     ;
; N/A   ; None         ; 10.997 ns  ; T_FF:TFF2|mem ; Q[2] ; clk_50     ;
; N/A   ; None         ; 9.914 ns   ; T_FF:TFF1|mem ; Q[1] ; clk_50     ;
; N/A   ; None         ; 9.125 ns   ; T_FF:TFF0|mem ; Q[0] ; clk_50     ;
+-------+--------------+------------+---------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Dec 26 11:12:20 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Asyn_up_T_FF -c Asyn_up_T_FF --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "T_FF:TFF2|mem" as buffer
    Info: Detected ripple clock "T_FF:TFF1|mem" as buffer
    Info: Detected ripple clock "Clock_Divider:CLOCK|tmp" as buffer
    Info: Detected ripple clock "T_FF:TFF0|mem" as buffer
Info: Clock "clk_50" has Internal fmax of 247.1 MHz between source register "Clock_Divider:CLOCK|count[0]" and destination register "Clock_Divider:CLOCK|count[24]" (period= 4.047 ns)
    Info: + Longest register to register delay is 3.841 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y19_N17; Fanout = 3; REG Node = 'Clock_Divider:CLOCK|count[0]'
        Info: 2: + IC(0.494 ns) + CELL(0.393 ns) = 0.887 ns; Loc. = LCCOMB_X11_Y19_N0; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.958 ns; Loc. = LCCOMB_X11_Y19_N2; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.029 ns; Loc. = LCCOMB_X11_Y19_N4; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.100 ns; Loc. = LCCOMB_X11_Y19_N6; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.171 ns; Loc. = LCCOMB_X11_Y19_N8; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.242 ns; Loc. = LCCOMB_X11_Y19_N10; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.313 ns; Loc. = LCCOMB_X11_Y19_N12; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.472 ns; Loc. = LCCOMB_X11_Y19_N14; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.543 ns; Loc. = LCCOMB_X11_Y19_N16; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.614 ns; Loc. = LCCOMB_X11_Y19_N18; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.685 ns; Loc. = LCCOMB_X11_Y19_N20; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.756 ns; Loc. = LCCOMB_X11_Y19_N22; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.827 ns; Loc. = LCCOMB_X11_Y19_N24; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.898 ns; Loc. = LCCOMB_X11_Y19_N26; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.969 ns; Loc. = LCCOMB_X11_Y19_N28; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.115 ns; Loc. = LCCOMB_X11_Y19_N30; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.186 ns; Loc. = LCCOMB_X11_Y18_N0; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.257 ns; Loc. = LCCOMB_X11_Y18_N2; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.328 ns; Loc. = LCCOMB_X11_Y18_N4; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.399 ns; Loc. = LCCOMB_X11_Y18_N6; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.470 ns; Loc. = LCCOMB_X11_Y18_N8; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.541 ns; Loc. = LCCOMB_X11_Y18_N10; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.612 ns; Loc. = LCCOMB_X11_Y18_N12; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~45'
        Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.771 ns; Loc. = LCCOMB_X11_Y18_N14; Fanout = 2; COMB Node = 'Clock_Divider:CLOCK|Add0~47'
        Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.181 ns; Loc. = LCCOMB_X11_Y18_N16; Fanout = 1; COMB Node = 'Clock_Divider:CLOCK|Add0~48'
        Info: 27: + IC(0.426 ns) + CELL(0.150 ns) = 3.757 ns; Loc. = LCCOMB_X12_Y18_N8; Fanout = 1; COMB Node = 'Clock_Divider:CLOCK|count~32'
        Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.841 ns; Loc. = LCFF_X12_Y18_N9; Fanout = 3; REG Node = 'Clock_Divider:CLOCK|count[24]'
        Info: Total cell delay = 2.921 ns ( 76.05 % )
        Info: Total interconnect delay = 0.920 ns ( 23.95 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "clk_50" to destination register is 2.691 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_50~clkctrl'
            Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X12_Y18_N9; Fanout = 3; REG Node = 'Clock_Divider:CLOCK|count[24]'
            Info: Total cell delay = 1.536 ns ( 57.08 % )
            Info: Total interconnect delay = 1.155 ns ( 42.92 % )
        Info: - Longest clock path from clock "clk_50" to source register is 2.683 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_50~clkctrl'
            Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X10_Y19_N17; Fanout = 3; REG Node = 'Clock_Divider:CLOCK|count[0]'
            Info: Total cell delay = 1.536 ns ( 57.25 % )
            Info: Total interconnect delay = 1.147 ns ( 42.75 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clk_50" to destination pin "Q[3]" through register "T_FF:TFF3|mem" is 12.186 ns
    Info: + Longest clock path from clock "clk_50" to source register is 8.526 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk_50'
        Info: 2: + IC(0.881 ns) + CELL(0.787 ns) = 2.667 ns; Loc. = LCFF_X10_Y18_N9; Fanout = 2; REG Node = 'Clock_Divider:CLOCK|tmp'
        Info: 3: + IC(0.284 ns) + CELL(0.787 ns) = 3.738 ns; Loc. = LCFF_X10_Y18_N23; Fanout = 3; REG Node = 'T_FF:TFF0|mem'
        Info: 4: + IC(1.959 ns) + CELL(0.787 ns) = 6.484 ns; Loc. = LCFF_X27_Y1_N21; Fanout = 3; REG Node = 'T_FF:TFF1|mem'
        Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 7.561 ns; Loc. = LCFF_X27_Y1_N15; Fanout = 3; REG Node = 'T_FF:TFF2|mem'
        Info: 6: + IC(0.428 ns) + CELL(0.537 ns) = 8.526 ns; Loc. = LCFF_X28_Y1_N17; Fanout = 2; REG Node = 'T_FF:TFF3|mem'
        Info: Total cell delay = 4.684 ns ( 54.94 % )
        Info: Total interconnect delay = 3.842 ns ( 45.06 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.410 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y1_N17; Fanout = 2; REG Node = 'T_FF:TFF3|mem'
        Info: 2: + IC(0.622 ns) + CELL(2.788 ns) = 3.410 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'Q[3]'
        Info: Total cell delay = 2.788 ns ( 81.76 % )
        Info: Total interconnect delay = 0.622 ns ( 18.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Sat Dec 26 11:12:21 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


