Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Reading design: pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\saulc\Documents\DispLogicosISE\P6\pong_bueno\vga_sync.vhd" into library work
Parsing entity <vga_sync>.
Parsing architecture <Behavioral> of entity <vga_sync>.
Parsing VHDL file "C:\Users\saulc\Documents\DispLogicosISE\P6\pong_bueno\ball_n_ball.vhd" into library work
Parsing entity <bat_n_ball>.
Parsing architecture <Behavioral> of entity <bat_n_ball>.
Parsing VHDL file "C:\Users\saulc\Documents\DispLogicosISE\P6\pong_bueno\pong.vhd" into library work
Parsing entity <pong>.
Parsing architecture <Behavioral> of entity <pong>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <pong> (architecture <Behavioral>) from library <work>.

Elaborating entity <bat_n_ball> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\saulc\Documents\DispLogicosISE\P6\pong_bueno\ball_n_ball.vhd" Line 60: game_on should be on the sensitivity list of the process

Elaborating entity <vga_sync> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pong>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P6\pong_bueno\pong.vhd".
    Found 1-bit register for signal <ck_25>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pong> synthesized.

Synthesizing Unit <bat_n_ball>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P6\pong_bueno\ball_n_ball.vhd".
WARNING:Xst:653 - Signal <red> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <ball_y_motion>.
    Found 10-bit register for signal <ball_x_motion>.
    Found 1-bit register for signal <reactivo>.
    Found 10-bit register for signal <ball_y>.
    Found 10-bit register for signal <ball_x>.
    Found 1-bit register for signal <game_on>.
    Found 20-bit adder for signal <GND_6_o_GND_6_o_add_10_OUT> created at line 59.
    Found 10-bit adder for signal <ball_y[9]_GND_6_o_add_13_OUT> created at line 78.
    Found 10-bit adder for signal <ball_x[9]_GND_6_o_add_19_OUT> created at line 90.
    Found 11-bit adder for signal <GND_6_o_ball_y_motion[9]_add_26_OUT> created at line 101.
    Found 11-bit adder for signal <GND_6_o_ball_x_motion[9]_add_30_OUT> created at line 113.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_2_OUT<9:0>> created at line 48.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_3_OUT<9:0>> created at line 50.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_6_OUT<9:0>> created at line 54.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_7_OUT<9:0>> created at line 56.
    Found 10x10-bit multiplier for signal <n0097> created at line 59.
    Found 10x10-bit multiplier for signal <n0098> created at line 59.
    Found 10-bit comparator lessequal for signal <n0001> created at line 47
    Found 10-bit comparator lessequal for signal <n0006> created at line 53
    Found 20-bit comparator greater for signal <GND_6_o_GND_6_o_LessThan_12_o> created at line 59
    Found 10-bit comparator greater for signal <n0018> created at line 76
    Found 10-bit comparator greater for signal <n0021> created at line 78
    Found 10-bit comparator lessequal for signal <n0030> created at line 90
    Found 10-bit comparator greater for signal <n0032> created at line 92
    Summary:
	inferred   2 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <bat_n_ball> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P6\pong_bueno\vga_sync.vhd".
    Found 1-bit register for signal <hsync>.
    Found 10-bit register for signal <v_cnt>.
    Found 1-bit register for signal <vsync>.
    Found 10-bit register for signal <pixel_col>.
    Found 10-bit register for signal <pixel_row>.
    Found 1-bit register for signal <red_out>.
    Found 1-bit register for signal <green_out>.
    Found 1-bit register for signal <blue_out>.
    Found 10-bit register for signal <h_cnt>.
    Found 10-bit adder for signal <h_cnt[9]_GND_8_o_add_1_OUT> created at line 39.
    Found 10-bit adder for signal <v_cnt[9]_GND_8_o_add_8_OUT> created at line 55.
    Found 10-bit comparator greater for signal <n0000> created at line 36
    Found 10-bit comparator lessequal for signal <n0004> created at line 42
    Found 10-bit comparator lessequal for signal <n0006> created at line 42
    Found 10-bit comparator lessequal for signal <n0010> created at line 52
    Found 10-bit comparator lessequal for signal <n0017> created at line 58
    Found 10-bit comparator lessequal for signal <n0019> created at line 58
    Found 10-bit comparator lessequal for signal <n0023> created at line 64
    Found 10-bit comparator lessequal for signal <n0025> created at line 64
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga_sync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 10x10-bit multiplier                                  : 2
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 4
 10-bit subtractor                                     : 2
 11-bit adder                                          : 2
 20-bit adder                                          : 1
# Registers                                            : 16
 1-bit register                                        : 8
 10-bit register                                       : 8
# Comparators                                          : 15
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 10
 20-bit comparator greater                             : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 5

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ball_x_motion_3> in Unit <add_bb> is equivalent to the following 6 FFs/Latches, which will be removed : <ball_x_motion_4> <ball_x_motion_5> <ball_x_motion_6> <ball_x_motion_7> <ball_x_motion_8> <ball_x_motion_9> 
INFO:Xst:2261 - The FF/Latch <ball_y_motion_3> in Unit <add_bb> is equivalent to the following 6 FFs/Latches, which will be removed : <ball_y_motion_4> <ball_y_motion_5> <ball_y_motion_6> <ball_y_motion_7> <ball_y_motion_8> <ball_y_motion_9> 
WARNING:Xst:1293 - FF/Latch <ball_x_motion_0> has a constant value of 0 in block <add_bb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_y_motion_0> has a constant value of 0 in block <add_bb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <red_out> (without init value) has a constant value of 0 in block <vga_driver>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <bat_n_ball>.
	Multiplier <Mmult_n0098> in block <bat_n_ball> and adder/subtractor <Madd_GND_6_o_GND_6_o_add_10_OUT> in block <bat_n_ball> are combined into a MAC<Maddsub_n0098>.
Unit <bat_n_ball> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <h_cnt>: 1 register on signal <h_cnt>.
The following registers are absorbed into counter <v_cnt>: 1 register on signal <v_cnt>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 10x10-to-20-bit MAC                                   : 1
# Multipliers                                          : 1
 10x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 15
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 10
 20-bit comparator greater                             : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ball_x_motion_0> has a constant value of 0 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_y_motion_0> has a constant value of 0 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ball_x_motion_3> in Unit <bat_n_ball> is equivalent to the following 6 FFs/Latches, which will be removed : <ball_x_motion_4> <ball_x_motion_5> <ball_x_motion_6> <ball_x_motion_7> <ball_x_motion_8> <ball_x_motion_9> 
INFO:Xst:2261 - The FF/Latch <ball_y_motion_3> in Unit <bat_n_ball> is equivalent to the following 6 FFs/Latches, which will be removed : <ball_y_motion_4> <ball_y_motion_5> <ball_y_motion_6> <ball_y_motion_7> <ball_y_motion_8> <ball_y_motion_9> 
WARNING:Xst:1293 - FF/Latch <ball_x_0> has a constant value of 0 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_y_0> has a constant value of 0 in block <bat_n_ball>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pong> ...

Optimizing unit <bat_n_ball> ...

Optimizing unit <vga_sync> ...
WARNING:Xst:1293 - FF/Latch <add_bb/ball_y_9> has a constant value of 0 in block <pong>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_driver/red_out> (without init value) has a constant value of 0 in block <pong>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vga_driver/green_out> in Unit <pong> is equivalent to the following FF/Latch, which will be removed : <vga_driver/blue_out> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pong.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 270
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 21
#      LUT2                        : 42
#      LUT3                        : 18
#      LUT4                        : 28
#      LUT5                        : 8
#      LUT6                        : 22
#      MUXCY                       : 63
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 69
#      FD                          : 33
#      FDR                         : 23
#      FDRE                        : 12
#      FDS                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              69  out of  11440     0%  
 Number of Slice LUTs:                  145  out of   5720     2%  
    Number used as Logic:               145  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    161
   Number with an unused Flip Flop:      92  out of    161    57%  
   Number with an unused LUT:            16  out of    161     9%  
   Number of fully used LUT-FF pairs:    53  out of    161    32%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    160     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50MHz                          | BUFGP                  | 1     |
vga_driver/vsync                   | BUFG                   | 25    |
ck_25                              | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 15.260ns (Maximum Frequency: 65.531MHz)
   Minimum input arrival time before clock: 4.317ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz'
  Clock period: 2.216ns (frequency: 451.264MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            ck_25 (FF)
  Destination:       ck_25 (FF)
  Source Clock:      clk_50MHz rising
  Destination Clock: clk_50MHz rising

  Data Path: ck_25 to ck_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  ck_25 (ck_25)
     INV:I->O              1   0.255   0.681  ck_25_INV_3_o1_INV_0 (ck_25_INV_3_o)
     FD:D                      0.074          ck_25
    ----------------------------------------
    Total                      2.216ns (0.854ns logic, 1.362ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_driver/vsync'
  Clock period: 6.024ns (frequency: 166.003MHz)
  Total number of paths / destination ports: 876 / 39
-------------------------------------------------------------------------
Delay:               6.024ns (Levels of Logic = 4)
  Source:            add_bb/ball_y_8 (FF)
  Destination:       add_bb/ball_y_motion_1 (FF)
  Source Clock:      vga_driver/vsync rising
  Destination Clock: vga_driver/vsync rising

  Data Path: add_bb/ball_y_8 to add_bb/ball_y_motion_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.525   1.206  add_bb/ball_y_8 (add_bb/ball_y_8)
     LUT3:I1->O            2   0.250   0.834  add_bb/_n01171_SW0 (N4)
     LUT6:I4->O            3   0.250   1.196  add_bb/_n01171 (add_bb/_n01171)
     LUT5:I0->O            2   0.254   1.181  add_bb/_n01172 (add_bb/_n0117)
     LUT6:I0->O            1   0.254   0.000  add_bb/ball_y_motion_1_glue_rst (add_bb/ball_y_motion_1_glue_rst)
     FD:D                      0.074          add_bb/ball_y_motion_1
    ----------------------------------------
    Total                      6.024ns (1.607ns logic, 4.417ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck_25'
  Clock period: 15.260ns (frequency: 65.531MHz)
  Total number of paths / destination ports: 1369548 / 73
-------------------------------------------------------------------------
Delay:               15.260ns (Levels of Logic = 21)
  Source:            vga_driver/pixel_col_0 (FF)
  Destination:       vga_driver/green_out (FF)
  Source Clock:      ck_25 rising
  Destination Clock: ck_25 rising

  Data Path: vga_driver/pixel_col_0 to vga_driver/green_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.080  vga_driver/pixel_col_0 (vga_driver/pixel_col_0)
     LUT4:I0->O            1   0.254   0.000  add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_lut<0> (add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_cy<0> (add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_cy<1> (add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_cy<2> (add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_cy<3> (add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           9   0.235   0.976  add_bb/Mcompar_pixel_col[9]_ball_x[9]_LessThan_1_o_cy<4> (add_bb/pixel_col[9]_ball_x[9]_LessThan_1_o)
     LUT2:I1->O            0   0.254   0.000  add_bb/Mmux_balldraw.vx_A11 (add_bb/Mmux_balldraw.vx_rs_A<0>)
     MUXCY:DI->O           1   0.181   0.000  add_bb/Mmux_balldraw.vx_rs_cy<0> (add_bb/Mmux_balldraw.vx_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mmux_balldraw.vx_rs_cy<1> (add_bb/Mmux_balldraw.vx_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mmux_balldraw.vx_rs_cy<2> (add_bb/Mmux_balldraw.vx_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mmux_balldraw.vx_rs_cy<3> (add_bb/Mmux_balldraw.vx_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mmux_balldraw.vx_rs_cy<4> (add_bb/Mmux_balldraw.vx_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mmux_balldraw.vx_rs_cy<5> (add_bb/Mmux_balldraw.vx_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mmux_balldraw.vx_rs_cy<6> (add_bb/Mmux_balldraw.vx_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  add_bb/Mmux_balldraw.vx_rs_cy<7> (add_bb/Mmux_balldraw.vx_rs_cy<7>)
     MUXCY:CI->O           0   0.023   0.000  add_bb/Mmux_balldraw.vx_rs_cy<8> (add_bb/Mmux_balldraw.vx_rs_cy<8>)
     XORCY:CI->O           2   0.206   0.725  add_bb/Mmux_balldraw.vx_rs_xor<9> (add_bb/balldraw.vx<9>)
     DSP48A1:A9->PCOUT47    1   5.228   0.000  add_bb/Mmult_n0097 (add_bb/Mmult_n0097_PCOUT_to_Maddsub_n0098_PCIN_47)
     DSP48A1:PCIN47->P14    1   2.645   1.112  add_bb/Maddsub_n0098 (add_bb/GND_6_o_GND_6_o_add_10_OUT<14>)
     LUT5:I0->O            1   0.254   0.790  add_bb/green1 (add_bb/green)
     LUT5:I3->O            1   0.250   0.000  vga_driver/green_out_rstpot (vga_driver/green_out_rstpot)
     FD:D                      0.074          vga_driver/green_out
    ----------------------------------------
    Total                     15.260ns (10.577ns logic, 4.683ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga_driver/vsync'
  Total number of paths / destination ports: 19 / 13
-------------------------------------------------------------------------
Offset:              4.317ns (Levels of Logic = 3)
  Source:            desactivado (PAD)
  Destination:       add_bb/ball_x_motion_2 (FF)
  Destination Clock: vga_driver/vsync rising

  Data Path: desactivado to add_bb/ball_x_motion_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.365  desactivado_IBUF (desactivado_IBUF)
     LUT6:I0->O            3   0.254   1.042  add_bb/_n0124_inv1 (add_bb/_n0124_inv1)
     LUT5:I1->O            1   0.254   0.000  add_bb/ball_x_motion_2_glue_rst (add_bb/ball_x_motion_2_glue_rst)
     FD:D                      0.074          add_bb/ball_x_motion_2
    ----------------------------------------
    Total                      4.317ns (1.910ns logic, 2.407ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck_25'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            vga_driver/green_out (FF)
  Destination:       VGA_green<2> (PAD)
  Source Clock:      ck_25 rising

  Data Path: vga_driver/green_out to VGA_green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  vga_driver/green_out (vga_driver/green_out)
     OBUF:I->O                 2.912          VGA_green_2_OBUF (VGA_green<2>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ck_25
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
ck_25           |   15.260|         |         |         |
vga_driver/vsync|   15.309|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz      |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga_driver/vsync
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
vga_driver/vsync|    6.024|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.34 secs
 
--> 

Total memory usage is 4488516 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    6 (   0 filtered)

