{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571304322470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571304322480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 03:25:22 2019 " "Processing started: Thu Oct 17 03:25:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571304322480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304322480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304322480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571304323737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571304323737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Video_Controller " "Found entity 1: testbench_Video_Controller" {  } { { "testbench_Video_Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Video_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_controller " "Found entity 1: sprite_controller" {  } { { "sprite_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sprite_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToe " "Found entity 1: TicTacToe" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_TicTacToe " "Found entity 1: testbench_TicTacToe" {  } { { "testbench_TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_TicTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Sprite_Controller " "Found entity 1: testbench_Sprite_Controller" {  } { { "testbench_Sprite_Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sprite_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Sram " "Found entity 1: testbench_Sram" {  } { { "testbench_Sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304342963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304342963 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sprite_pika_b video_controller.sv(64) " "Verilog HDL Implicit Net warning at video_controller.sv(64): created implicit net for \"sprite_pika_b\"" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304342964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25Mhz testbench_Video_Controller.sv(13) " "Verilog HDL Implicit Net warning at testbench_Video_Controller.sv(13): created implicit net for \"clk_25Mhz\"" {  } { { "testbench_Video_Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Video_Controller.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304342964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wren sprite_controller.sv(18) " "Verilog HDL Implicit Net warning at sprite_controller.sv(18): created implicit net for \"wren\"" {  } { { "sprite_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sprite_controller.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304342964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TicTacToe " "Elaborating entity \"TicTacToe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571304343338 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR TicTacToe.sv(4) " "Output port \"LEDR\" at TicTacToe.sv(4) has no driver" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571304343341 "|TicTacToe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_controller video_controller:VGA " "Elaborating entity \"video_controller\" for hierarchy \"video_controller:VGA\"" {  } { { "TicTacToe.sv" "VGA" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304343344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(78) " "Verilog HDL assignment warning at video_controller.sv(78): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343381 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(79) " "Verilog HDL Case Statement information at video_controller.sv(79): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571304343381 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(126) " "Verilog HDL assignment warning at video_controller.sv(126): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343381 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(127) " "Verilog HDL Case Statement information at video_controller.sv(127): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571304343381 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(174) " "Verilog HDL assignment warning at video_controller.sv(174): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343381 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(175) " "Verilog HDL Case Statement information at video_controller.sv(175): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 175 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571304343381 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(222) " "Verilog HDL assignment warning at video_controller.sv(222): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(223) " "Verilog HDL Case Statement information at video_controller.sv(223): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 223 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(270) " "Verilog HDL assignment warning at video_controller.sv(270): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(271) " "Verilog HDL Case Statement information at video_controller.sv(271): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 271 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(318) " "Verilog HDL assignment warning at video_controller.sv(318): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(319) " "Verilog HDL Case Statement information at video_controller.sv(319): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 319 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(366) " "Verilog HDL assignment warning at video_controller.sv(366): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(367) " "Verilog HDL Case Statement information at video_controller.sv(367): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 367 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(414) " "Verilog HDL assignment warning at video_controller.sv(414): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(415) " "Verilog HDL Case Statement information at video_controller.sv(415): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 415 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 video_controller.sv(462) " "Verilog HDL assignment warning at video_controller.sv(462): truncated value with size 32 to match size of target (16)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "video_controller.sv(463) " "Verilog HDL Case Statement information at video_controller.sv(463): all case item expressions in this case statement are onehot" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 463 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571304343382 "|TicTacToe|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address video_controller.sv(74) " "Verilog HDL Always Construct warning at video_controller.sv(74): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] video_controller.sv(122) " "Inferred latch for \"address\[0\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] video_controller.sv(122) " "Inferred latch for \"address\[1\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] video_controller.sv(122) " "Inferred latch for \"address\[2\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] video_controller.sv(122) " "Inferred latch for \"address\[3\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] video_controller.sv(122) " "Inferred latch for \"address\[4\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] video_controller.sv(122) " "Inferred latch for \"address\[5\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] video_controller.sv(122) " "Inferred latch for \"address\[6\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] video_controller.sv(122) " "Inferred latch for \"address\[7\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] video_controller.sv(122) " "Inferred latch for \"address\[8\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] video_controller.sv(122) " "Inferred latch for \"address\[9\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] video_controller.sv(122) " "Inferred latch for \"address\[10\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] video_controller.sv(122) " "Inferred latch for \"address\[11\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343383 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] video_controller.sv(122) " "Inferred latch for \"address\[12\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343384 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] video_controller.sv(122) " "Inferred latch for \"address\[13\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343384 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] video_controller.sv(122) " "Inferred latch for \"address\[14\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343384 "|TicTacToe|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] video_controller.sv(122) " "Inferred latch for \"address\[15\]\" at video_controller.sv(122)" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304343384 "|TicTacToe|video_controller:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider video_controller:VGA\|clock_divider:vga_clock_gen " "Elaborating entity \"clock_divider\" for hierarchy \"video_controller:VGA\|clock_divider:vga_clock_gen\"" {  } { { "video_controller.sv" "vga_clock_gen" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304343386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_counter video_controller:VGA\|horizontal_counter:vga_horizontal " "Elaborating entity \"horizontal_counter\" for hierarchy \"video_controller:VGA\|horizontal_counter:vga_horizontal\"" {  } { { "video_controller.sv" "vga_horizontal" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304343392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 horizontal_counter.sv(12) " "Verilog HDL assignment warning at horizontal_counter.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "horizontal_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343394 "|TicTacToe|video_controller:VGA|horizontal_counter:vga_horizontal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_counter video_controller:VGA\|vertical_counter:vga_Vertical " "Elaborating entity \"vertical_counter\" for hierarchy \"video_controller:VGA\|vertical_counter:vga_Vertical\"" {  } { { "video_controller.sv" "vga_Vertical" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304343398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertical_counter.sv(13) " "Verilog HDL assignment warning at vertical_counter.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "vertical_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571304343400 "|TicTacToe|video_controller:VGA|vertical_counter:vga_Vertical"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:vamo_r " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:vamo_r\"" {  } { { "video_controller.sv" "vamo_r" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304343403 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571304343563 "|TicTacToe|video_controller:VGA|sram:vamo_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:vamo_g " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:vamo_g\"" {  } { { "video_controller.sv" "vamo_g" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304372553 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571304372647 "|TicTacToe|video_controller:VGA|sram:vamo_g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:vamo_b " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:vamo_b\"" {  } { { "video_controller.sv" "vamo_b" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304400447 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571304400599 "|TicTacToe|video_controller:VGA|sram:vamo_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:pika_r " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:pika_r\"" {  } { { "video_controller.sv" "pika_r" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304427785 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571304427933 "|TicTacToe|video_controller:VGA|sram:pika_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:pika_g " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:pika_g\"" {  } { { "video_controller.sv" "pika_g" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304446794 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571304446907 "|TicTacToe|video_controller:VGA|sram:pika_g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:pika_b " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:pika_b\"" {  } { { "video_controller.sv" "pika_b" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304461897 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10000 0 40319 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (10000) in memory file does not match the number of elements in the address range \[0:40319\]" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1571304462014 "|TicTacToe|video_controller:VGA|sram:pika_b"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:pika_b\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:pika_b\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_f63ae35d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:pika_g\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:pika_g\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_e7aaa507.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:pika_r\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:pika_r\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_a8664d23.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:vamo_b\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:vamo_b\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_249830e5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:vamo_g\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:vamo_g\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:vamo_r\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:vamo_r\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 40320 " "Parameter NUMWORDS_A set to 40320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Parameter INIT_FILE set to db/TicTacToe.ram0_sram_2f6138f0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571304483215 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571304483215 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571304483215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304483342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304483343 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571304483343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7d1 " "Found entity 1: altsyncram_l7d1" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304483441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304483441 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304483695 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304483698 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304483718 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304483721 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304483741 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304483743 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304483763 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_f63ae35d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304483766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_31a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_31a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_31a " "Found entity 1: decode_31a" {  } { { "db/decode_31a.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/decode_31a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304483944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304483944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qfb " "Found entity 1: mux_qfb" {  } { { "db/mux_qfb.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/mux_qfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304484016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304484016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:pika_g\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:pika_g\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304484037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:pika_g\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:pika_g\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484037 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571304484037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7d1 " "Found entity 1: altsyncram_f7d1" {  } { { "db/altsyncram_f7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_f7d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304484111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304484111 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484363 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484366 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484387 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484390 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484412 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484415 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484440 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_e7aaa507.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:pika_r\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:pika_r\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304484571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:pika_r\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:pika_r\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_a8664d23.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304484571 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571304484571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4d1 " "Found entity 1: altsyncram_m4d1" {  } { { "db/altsyncram_m4d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_m4d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304484671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304484671 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484936 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484940 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484965 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484969 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484994 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304484998 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485023 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a8664d23.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304485142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_249830e5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485143 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571304485143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83d1 " "Found entity 1: altsyncram_83d1" {  } { { "db/altsyncram_83d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_83d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304485245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304485245 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485526 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485530 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485553 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485556 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485580 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485584 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485607 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_249830e5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304485611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:vamo_g\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:vamo_g\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304485723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:vamo_g\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:vamo_g\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304485723 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571304485723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59d1 " "Found entity 1: altsyncram_59d1" {  } { { "db/altsyncram_59d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_59d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304485817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304485817 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486091 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486095 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486119 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486122 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486147 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486150 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486176 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:vamo_r\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:vamo_r\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304486467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:vamo_r\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:vamo_r\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 40320 " "Parameter \"NUMWORDS_A\" = \"40320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571304486468 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571304486468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4d1 " "Found entity 1: altsyncram_k4d1" {  } { { "db/altsyncram_k4d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_k4d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571304486586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304486586 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486877 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486880 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486905 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486910 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486935 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486940 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486971 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/TicTacToe/db/TicTacToe.ram0_sram_2f6138f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571304486975 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a1 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a2 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a3 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a4 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a5 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a6 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a7 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a9 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a10 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a11 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a12 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a13 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a14 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a15 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a17 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a18 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a19 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a20 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a21 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a22 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a23 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a25 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a26 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a27 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a28 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a29 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a30 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a31 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a33 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a34 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a35 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a36 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a37 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a38 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a39 " "Synthesized away node \"video_controller:VGA\|sram:pika_b\|altsyncram:memory_array_rtl_0\|altsyncram_l7d1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/db/altsyncram_l7d1.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 64 0 0 } } { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304487210 "|TicTacToe|video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571304487210 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571304487210 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571304487390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571304493079 "|TicTacToe|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571304493079 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571304493230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571304495174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571304495174 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304495556 "|TicTacToe|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304495556 "|TicTacToe|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304495556 "|TicTacToe|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571304495556 "|TicTacToe|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571304495556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "846 " "Implemented 846 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571304495562 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571304495562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "582 " "Implemented 582 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571304495562 ""} { "Info" "ICUT_CUT_TM_RAMS" "205 " "Implemented 205 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571304495562 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1571304495562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571304495562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571304495738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 03:28:15 2019 " "Processing ended: Thu Oct 17 03:28:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571304495738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571304495738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:18 " "Total CPU time (on all processors): 00:03:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571304495738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571304495738 ""}
