«x://-----------------------------------------------------------------------------»
«x:// Title         : Testbench program routines»
«x:// Project       : »
«x://-----------------------------------------------------------------------------»
«x:// File          : tb_program.sv»
«x:// Author        : Gonzalo Martinez Larumbe»
«x:// Created       : 2020/02/16»
«x:// Last modified : 2020/02/16»
«x://-----------------------------------------------------------------------------»
«x:// Description :»
«x:// »
«x://-----------------------------------------------------------------------------»
«x:// Copyright (c) Gonzalo Martinez Larumbe  <gonzalomlarumbe@gmail.com> »
«x://»
«x://------------------------------------------------------------------------------»
«x:// Modification history :»
«x:// 2020/02/16 : created»
«x://-----------------------------------------------------------------------------»


«k:import» global_pkg«:verilog-ts-font-lock-punctuation-face:::»«:verilog-ts-font-lock-operator-face:*»«:verilog-ts-font-lock-punctuation-face:;»

«k:module» «k:automatic» «f:tb_program» «:verilog-ts-font-lock-parenthesis-face:(»
    «:verilog-ts-font-lock-direction-face:input» «t:logic»         Clk«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:output» «t:logic»        Rst_n«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:output» «t:logic»        RXD«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:input» «t:logic»         TXD«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:input» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]»   Temp«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:input» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]»   Switches«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:output» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:11:0»«:verilog-ts-font-lock-brackets-face:]» ROM_Data«:verilog-ts-font-lock-punctuation-face:,»
    «:verilog-ts-font-lock-direction-face:input» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:11:0»«:verilog-ts-font-lock-brackets-face:]»  ROM_Addr
    «:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»

    «k:timeprecision» 1«c:ps»«:verilog-ts-font-lock-punctuation-face:;»
    «k:timeunit»      1«c:ns»«:verilog-ts-font-lock-punctuation-face:;»

    «k:localparam» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:31:0»«:verilog-ts-font-lock-brackets-face:]» FREQ_CLK «:verilog-ts-font-lock-punctuation-face:=» 100000000«:verilog-ts-font-lock-punctuation-face:;»
    «k:localparam» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:31:0»«:verilog-ts-font-lock-brackets-face:]» TX_SPEED «:verilog-ts-font-lock-punctuation-face:=» 115200«:verilog-ts-font-lock-punctuation-face:;»
    «k:localparam» «t:integer» BIT_CYCLES «:verilog-ts-font-lock-punctuation-face:=» FREQ_CLK «:verilog-ts-font-lock-operator-face:/» TX_SPEED«:verilog-ts-font-lock-punctuation-face:;»

    «x:// === TB Setup === \\»
    «x://$timeformat params:»
    «x://1) Scaling factor (–9 for nanoseconds, –12 for picoseconds)»
    «x://2) Number of digits to the right of the decimal point»
    «x://3) A string to print after the time value»
    «x://4) Minimum field width»
    «k:initial» «:verilog-ts-font-lock-grouping-keywords-face:begin»
        «b:$dumpfile»«:verilog-ts-font-lock-parenthesis-face:(»«s:"tb_top.lx2"»«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»  «x:// iverilog, vpp & gtkwave»
        «b:$dumpvars»«:verilog-ts-font-lock-parenthesis-face:(»0«:verilog-ts-font-lock-punctuation-face:,» tb_top«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»     «x:// Module Output file»
        «b:$timeformat»«:verilog-ts-font-lock-parenthesis-face:(»«:verilog-ts-font-lock-operator-face:-»9«:verilog-ts-font-lock-punctuation-face:,» 3«:verilog-ts-font-lock-punctuation-face:,» «s:"ns"»«:verilog-ts-font-lock-punctuation-face:,» 8«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
    «:verilog-ts-font-lock-grouping-keywords-face:end»


    «x:// ROM Model»
    «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:11:0»«:verilog-ts-font-lock-brackets-face:]» ROM «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:4096»«:verilog-ts-font-lock-brackets-face:]»«:verilog-ts-font-lock-punctuation-face:;»
    «k:assign» ROM_Data «:verilog-ts-font-lock-punctuation-face:=» ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:ROM_Addr»«:verilog-ts-font-lock-brackets-face:]»«:verilog-ts-font-lock-punctuation-face:;»

    «k:task» «f:init_rom» «:verilog-ts-font-lock-parenthesis-face:()»«:verilog-ts-font-lock-punctuation-face:;»
        «b:$display»«:verilog-ts-font-lock-parenthesis-face:(»«s:"@%0d: Initializing ROM"»«:verilog-ts-font-lock-punctuation-face:,» «b:$time»«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «x:// Sum 2 and 3»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h0»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_3«:verilog-ts-font-lock-punctuation-face:,» LD_SRC_CONSTANT«:verilog-ts-font-lock-punctuation-face:,» DST_A«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;» «x:// LD #2 Ra»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h1»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-width-num-face:8»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»2«:verilog-ts-font-lock-punctuation-face:;»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h2»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_3«:verilog-ts-font-lock-punctuation-face:,» LD_SRC_CONSTANT«:verilog-ts-font-lock-punctuation-face:,» DST_B«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;» «x:// LD #3 Rb»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h3»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-width-num-face:8»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»3«:verilog-ts-font-lock-punctuation-face:;»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h4»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_1«:verilog-ts-font-lock-punctuation-face:,» ALU_ADD«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;»
        «x:// And store result in memory addres 0x40»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h5»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_3«:verilog-ts-font-lock-punctuation-face:,» WR_SRC_ACC«:verilog-ts-font-lock-punctuation-face:,» DST_MEM«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;» «x:// MV Acc #40»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h6»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-width-num-face:8»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»40«:verilog-ts-font-lock-punctuation-face:;»
        «x:// Readback from address 0x40»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h7»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_3«:verilog-ts-font-lock-punctuation-face:,» LD_SRC_MEM«:verilog-ts-font-lock-punctuation-face:,» DST_A«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;» «x:// LD  0x40 Ra»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h8»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-width-num-face:8»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»40«:verilog-ts-font-lock-punctuation-face:;»
        «x:// Shift operations (acc)»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h9»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_1«:verilog-ts-font-lock-punctuation-face:,» ALU_SHIFTL«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;» «x:// SHL»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'hA»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_1«:verilog-ts-font-lock-punctuation-face:,» ALU_SHIFTR«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;» «x:// SHR»
        «x:// Jump to address 0x30»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'hB»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_1«:verilog-ts-font-lock-punctuation-face:,» ALU_ASCII2BIN«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'hC»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_1«:verilog-ts-font-lock-punctuation-face:,» ALU_BIN2ASCII«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'hD»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_1«:verilog-ts-font-lock-punctuation-face:,» ALU_AND«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'hE»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_2«:verilog-ts-font-lock-punctuation-face:,» JMP_UNCOND«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'hF»«:verilog-ts-font-lock-brackets-face:]»  «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-width-num-face:8»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»20«:verilog-ts-font-lock-punctuation-face:;»
	«x:// DMA TX»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h20»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_3«:verilog-ts-font-lock-punctuation-face:,» LD_SRC_CONSTANT«:verilog-ts-font-lock-punctuation-face:,» DST_ACC«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;» «x:// Load DMA TX registers:»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h21»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»AB«:verilog-ts-font-lock-punctuation-face:;»				«x:// Requires write to acc and »
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h22»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_3«:verilog-ts-font-lock-punctuation-face:,» WR_SRC_ACC«:verilog-ts-font-lock-punctuation-face:,» DST_MEM«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;»	«x:// from acc to mem.»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h23»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» DMA_TX_BUFFER_MSB«:verilog-ts-font-lock-punctuation-face:;»			«x:// One for MSB and other»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h24»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_3«:verilog-ts-font-lock-punctuation-face:,» LD_SRC_CONSTANT«:verilog-ts-font-lock-punctuation-face:,» DST_ACC«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;» «x:// for LSB»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h25»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»CD«:verilog-ts-font-lock-punctuation-face:;»				
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h26»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_3«:verilog-ts-font-lock-punctuation-face:,» WR_SRC_ACC«:verilog-ts-font-lock-punctuation-face:,» DST_MEM«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;»	
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h27»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» DMA_TX_BUFFER_LSB«:verilog-ts-font-lock-punctuation-face:;»			
	«x:// TX Enable»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h28»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_4«:verilog-ts-font-lock-punctuation-face:,» «:verilog-ts-font-lock-width-num-face:6»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»0«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;»
	«x:// Infinite loop»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h29»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-curly-braces-face:{»TYPE_2«:verilog-ts-font-lock-punctuation-face:,» JMP_UNCOND«:verilog-ts-font-lock-curly-braces-face:}»«:verilog-ts-font-lock-punctuation-face:;»
        ROM«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:'h2A»«:verilog-ts-font-lock-brackets-face:]» «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-width-num-face:8»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»20«:verilog-ts-font-lock-punctuation-face:;»
    «k:endtask»«:verilog-ts-font-lock-punctuation-face::» «f:init_rom»


    «x:// Tasks»
    «k:task» «f:init_values»«:verilog-ts-font-lock-punctuation-face:;»
        RXD «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-width-num-face:1»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:b»1«:verilog-ts-font-lock-punctuation-face:;»
    «k:endtask» «:verilog-ts-font-lock-punctuation-face::» «f:init_values»


    «k:task» «f:reset_system»«:verilog-ts-font-lock-punctuation-face:;»
        init_values«:verilog-ts-font-lock-punctuation-face:;»
        «k:repeat» «:verilog-ts-font-lock-parenthesis-face:(»10«:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-time-event-face:@»«:verilog-ts-font-lock-parenthesis-face:(»«k:posedge» Clk«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        Rst_n «:verilog-ts-font-lock-punctuation-face:<=» 0«:verilog-ts-font-lock-punctuation-face:;»
        «k:repeat» «:verilog-ts-font-lock-parenthesis-face:(»10«:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-time-event-face:@»«:verilog-ts-font-lock-parenthesis-face:(»«k:posedge» Clk«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        Rst_n «:verilog-ts-font-lock-punctuation-face:<=» 1«:verilog-ts-font-lock-punctuation-face:;»
        «k:repeat» «:verilog-ts-font-lock-parenthesis-face:(»10«:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-time-event-face:@»«:verilog-ts-font-lock-parenthesis-face:(»«k:posedge» Clk«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
    «k:endtask» «:verilog-ts-font-lock-punctuation-face::» «f:reset_system»


    «x:// RX DMA - UART to Memory»
    «k:task» «f:serial_rx» «:verilog-ts-font-lock-parenthesis-face:(»«:verilog-ts-font-lock-direction-face:input» «t:logic» «:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:7:0»«:verilog-ts-font-lock-brackets-face:]» Data«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «:verilog-ts-font-lock-time-event-face:@»«:verilog-ts-font-lock-parenthesis-face:(»«k:posedge» Clk«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «x:// Start bit»
        RXD «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-width-num-face:1»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:b»0«:verilog-ts-font-lock-punctuation-face:;»
        «k:repeat» «:verilog-ts-font-lock-parenthesis-face:(»BIT_CYCLES«:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-time-event-face:@»«:verilog-ts-font-lock-parenthesis-face:(»«k:posedge» Clk«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «x:// Data bits»
        «k:for» «:verilog-ts-font-lock-parenthesis-face:(»«t:int» i«:verilog-ts-font-lock-punctuation-face:=»0«:verilog-ts-font-lock-punctuation-face:;» i«:verilog-ts-font-lock-punctuation-face:<»8«:verilog-ts-font-lock-punctuation-face:;» «:verilog-ts-font-lock-punctuation-face:++»i«:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-grouping-keywords-face:begin»
            RXD «:verilog-ts-font-lock-punctuation-face:=» Data«:verilog-ts-font-lock-brackets-face:[»«:verilog-ts-font-lock-brackets-content-face:i»«:verilog-ts-font-lock-brackets-face:]»«:verilog-ts-font-lock-punctuation-face:;»
            «k:repeat» «:verilog-ts-font-lock-parenthesis-face:(»BIT_CYCLES«:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-time-event-face:@»«:verilog-ts-font-lock-parenthesis-face:(»«k:posedge» Clk«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «:verilog-ts-font-lock-grouping-keywords-face:end»
        «x:// Stop bit»
        RXD «:verilog-ts-font-lock-punctuation-face:=» «:verilog-ts-font-lock-width-num-face:1»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:b»1«:verilog-ts-font-lock-punctuation-face:;»
        «k:repeat» «:verilog-ts-font-lock-parenthesis-face:(»BIT_CYCLES«:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-time-event-face:@»«:verilog-ts-font-lock-parenthesis-face:(»«k:posedge» Clk«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «x:// Wrapup»
        «b:$display»«:verilog-ts-font-lock-parenthesis-face:(»«s:"@%0d: End of Serial RX"»«:verilog-ts-font-lock-punctuation-face:,» «b:$time»«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «:verilog-ts-font-lock-time-event-face:@»«:verilog-ts-font-lock-parenthesis-face:(»«k:posedge» Clk«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;» «x:// Resync»
    «k:endtask»«:verilog-ts-font-lock-punctuation-face::» «f:serial_rx»


    «k:initial» «:verilog-ts-font-lock-grouping-keywords-face:begin»
        init_rom«:verilog-ts-font-lock-punctuation-face:;»
        reset_system«:verilog-ts-font-lock-punctuation-face:;»
        «b:$display»«:verilog-ts-font-lock-parenthesis-face:(»«s:"Starting simulation..."»«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        serial_rx«:verilog-ts-font-lock-parenthesis-face:(»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»AB«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        serial_rx«:verilog-ts-font-lock-parenthesis-face:(»«:verilog-ts-font-lock-punctuation-face:'»«:verilog-ts-font-lock-width-type-face:h»CD«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «k:repeat» «:verilog-ts-font-lock-parenthesis-face:(»1000«:verilog-ts-font-lock-parenthesis-face:)» «:verilog-ts-font-lock-time-event-face:@»«:verilog-ts-font-lock-parenthesis-face:(»«k:posedge» Clk«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «b:$finish»«:verilog-ts-font-lock-punctuation-face:;»
    «:verilog-ts-font-lock-grouping-keywords-face:end»

    «k:initial» «:verilog-ts-font-lock-grouping-keywords-face:begin»
        «:verilog-ts-font-lock-time-event-face:#»10«c:ms»«:verilog-ts-font-lock-punctuation-face:;»
        «b:$display»«:verilog-ts-font-lock-parenthesis-face:(»«s:"@%0d: Timeout occurred"»«:verilog-ts-font-lock-punctuation-face:,» «b:$time»«:verilog-ts-font-lock-parenthesis-face:)»«:verilog-ts-font-lock-punctuation-face:;»
        «b:$finish»«:verilog-ts-font-lock-parenthesis-face:()»«:verilog-ts-font-lock-punctuation-face:;»
    «:verilog-ts-font-lock-grouping-keywords-face:end»


«k:endmodule»«:verilog-ts-font-lock-punctuation-face::» tb_program
