# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../ws2812.gen/sources_1/ip/clk_wiz_0" \
"tb_time_synth.v" \
"../../../../../ws2812.srcs/sim_1/new/tb.v" \

# Do not sort compile order
nosort
