
---------- Begin Simulation Statistics ----------
final_tick                               572573680741500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50908                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880060                       # Number of bytes of host memory used
host_op_rate                                   114427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   196.43                       # Real time elapsed on the host
host_tick_rate                               32415493                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006367                       # Number of seconds simulated
sim_ticks                                  6367487750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        122664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35146                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40242                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28177                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35146                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6969                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45740                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329218                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1489897                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469176                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     12641913                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.777991                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.823147                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      7820670     61.86%     61.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       768432      6.08%     67.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       878348      6.95%     74.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       285442      2.26%     77.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       571289      4.52%     81.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       279024      2.21%     83.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       345374      2.73%     86.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       203437      1.61%     88.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1489897     11.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     12641913                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.273495                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.273495                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8943394                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108572                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           686782                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2352996                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6089                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        714199                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786163                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366372                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45740                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084110                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11589313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473880                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12178                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003592                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1108178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33303                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.822451                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     12703580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.834522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.190460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9205348     72.46%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           110374      0.87%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           229478      1.81%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169838      1.34%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179732      1.41%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           143401      1.13%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           227872      1.79%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            77311      0.61%     81.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2360226     18.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     12703580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988036                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19171251                       # number of floating regfile writes
system.switch_cpus.idleCycles                   31375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          839                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37003                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.816696                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10318058                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366372                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          148871                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789698                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419030                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042586                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7951686                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4685                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23135547                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2901007                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6089                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2906740                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        32101                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       633161                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          245                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138611                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167421                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          245                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28542205                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22917385                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.607833                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17348881                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.799565                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22960379                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21309162                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345090                       # number of integer regfile writes
system.switch_cpus.ipc                       0.785241                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.785241                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237443     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2691      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47748      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476998     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002299     17.30%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       766679      3.31%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94629      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7186602     31.06%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2271907      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23140234                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22493589                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44067999                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21441360                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21670957                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1019327                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044050                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             824      0.08%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       124448     12.21%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       268249     26.32%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87533      8.59%     47.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11342      1.11%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       479493     47.04%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        47438      4.65%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1624832                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     15935938                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476025                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1937171                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23140234                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          564                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       283704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12703580                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.821552                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.522470                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7202956     56.70%     56.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       725087      5.71%     62.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       779475      6.14%     68.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       657148      5.17%     73.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       921544      7.25%     80.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       731243      5.76%     86.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       743392      5.85%     92.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       459870      3.62%     96.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       482865      3.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12703580                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.817064                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084110                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        17979                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        91261                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10625801                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 12734955                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3117557                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          86680                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1015715                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1045717                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         19305                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938921                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064972                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906636                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2731049                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4530362                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6089                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5833050                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515756                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040313                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168977                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4361948                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34031841                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954527                       # The number of ROB writes
system.switch_cpus.timesIdled                     340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        31192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228158                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          31192                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              45105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18207                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38884                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20468                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20468                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       188237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       188237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 188237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5361920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5361920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5361920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             65573                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   65573    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               65573                       # Request fanout histogram
system.membus.reqLayer2.occupancy           207326000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          363075500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6367487750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        81597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31676                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31676                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82659                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11374400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11407168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           68168                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1165248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           182899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.170542                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 151707     82.95%     82.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  31192     17.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             182899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          177582500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171498000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           56                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        49102                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49158                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           56                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        49102                       # number of overall hits
system.l2.overall_hits::total                   49158                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          338                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        65230                       # number of demand (read+write) misses
system.l2.demand_misses::total                  65573                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          338                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        65230                       # number of overall misses
system.l2.overall_misses::total                 65573                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     25933500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6650401000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6676334500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     25933500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6650401000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6676334500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114332                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114731                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114332                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114731                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.857868                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.570531                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.571537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.857868                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.570531                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.571537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76726.331361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101953.104400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101815.297455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76726.331361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101953.104400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101815.297455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               18207                       # number of writebacks
system.l2.writebacks::total                     18207                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        65230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             65568                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        65230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            65568                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     22553500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5998101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6020654500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     22553500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5998101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6020654500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.857868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.570531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.571493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.857868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.570531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.571493                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66726.331361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91953.104400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91823.061554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66726.331361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91953.104400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91823.061554                       # average overall mshr miss latency
system.l2.replacements                          68168                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63390                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63390                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63390                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        20115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         20115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11208                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        20467                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20468                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1994046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1994046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.646156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.646167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97427.395319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97422.635333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        20467                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20467                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1789376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1789376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.646156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.646136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87427.395319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87427.395319                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              340                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     25933500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25933500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.857868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.858586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76726.331361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        76275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     22553500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22553500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.857868                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.853535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66726.331361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66726.331361                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        37894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        44763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           44765                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4656354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4656354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.541551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.541562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104022.395729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104017.748241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        44763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        44763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4208724500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4208724500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.541551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.541538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94022.395729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94022.395729                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7717.129154                       # Cycle average of tags in use
system.l2.tags.total_refs                      106192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.557798                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     226.793253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.177595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.414216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    30.061423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7458.682667                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.910484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.942032                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4601                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1901624                       # Number of tag accesses
system.l2.tags.data_accesses                  1901624                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        21632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4174720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4196672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        21632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1165248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1165248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        65230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               65573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18207                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             20102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             30153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3397258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    655630629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             659078143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        20102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3397258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3417360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182999645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182999645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182999645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            20102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            30153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3397258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    655630629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            842077788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     18207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     65212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000221538500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1078                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1078                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              132852                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17123                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       65568                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18207                       # Number of write requests accepted
system.mem_ctrls.readBursts                     65568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18207                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1122                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2074308250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  327750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3303370750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31644.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50394.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9174                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 65568                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18207                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   34802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        61313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.393147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.652210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    81.178533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        53600     87.42%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4495      7.33%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1765      2.88%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          879      1.43%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          327      0.53%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          129      0.21%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           61      0.10%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61313                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.777365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.173123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    141.019529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1075     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1078                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.866419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.822973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.238040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              695     64.47%     64.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.11%     65.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              221     20.50%     86.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              122     11.32%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      2.41%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1078                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4195200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1163648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4196352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1165248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       658.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    659.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6366177500                       # Total gap between requests
system.mem_ctrls.avgGap                      75991.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        21632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4173568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1163648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3397258.204383667558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 655449710.130969643593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182748368.852378219366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        65230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        18207                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8664500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3294706250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 145527266250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25634.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50509.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7992929.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    26.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            220883040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117386940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           234955980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           48384180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     502160880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2815487070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         74152800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4013410890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        630.297387                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    170002000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    212420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5985055500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            216948900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            115295895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           233071020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           46525860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     502160880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2825031720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         66080640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4005114915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.994522                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    149181250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    212420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6005876250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6367477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083706                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083718                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083706                       # number of overall hits
system.cpu.icache.overall_hits::total         1083718                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27987500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27987500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27987500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27987500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084124                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084124                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69275.990099                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68934.729064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69275.990099                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68934.729064                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     27129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     27129500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27129500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 68856.598985                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68856.598985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 68856.598985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68856.598985                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083706                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083718                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27987500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27987500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69275.990099                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68934.729064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     27129500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27129500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 68856.598985                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68856.598985                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003079                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46727                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.818966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003057                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168644                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168644                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9217947                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9217950                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9231223                       # number of overall hits
system.cpu.dcache.overall_hits::total         9231226                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169129                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       173212                       # number of overall misses
system.cpu.dcache.overall_misses::total        173215                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10297927661                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10297927661                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10297927661                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10297927661                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9387073                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9387079                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9404435                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9404441                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018418                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018418                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60889.086604                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60888.006557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59452.738038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59451.708345                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1820677                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             32719                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.645863                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63390                       # number of writebacks
system.cpu.dcache.writebacks::total             63390                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56080                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56080                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114332                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7246158661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7246158661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7349622661                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7349622661                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012043                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012157                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64099.204404                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64099.204404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64283.163602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64283.163602                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113311                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6998066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6998068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8104806500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8104806500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7135491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7135495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019259                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019260                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58976.216118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58975.357826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56054                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56054                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81371                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81371                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5084979000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5084979000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 62491.292967                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62491.292967                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219882                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31702                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2193121161                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2193121161                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 69181.450459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69179.268217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31675                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31675                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2161179661                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2161179661                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 68229.823552                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68229.823552                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13276                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13276                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4086                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4086                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.235342                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.235342                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    103464000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    103464000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 80454.121306                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80454.121306                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572573680741500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011272                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8644743                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113311                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.292178                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          658                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18923217                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18923217                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572592057573500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69315                       # Simulator instruction rate (inst/s)
host_mem_usage                                 908468                       # Number of bytes of host memory used
host_op_rate                                   154324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   577.07                       # Real time elapsed on the host
host_tick_rate                               31844893                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018377                       # Number of seconds simulated
sim_ticks                                 18376832000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       203834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        407913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       547439                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           37                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15282                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       573263                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442318                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       547439                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       105121                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          615778                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27514                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5241                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2644813                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2438879                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15514                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4423590                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1784392                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     36360400                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.831085                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.842733                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     21997988     60.50%     60.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2325564      6.40%     66.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2539629      6.98%     73.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1045942      2.88%     76.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1640003      4.51%     81.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       820603      2.26%     83.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       984964      2.71%     86.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       582117      1.60%     87.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4423590     12.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     36360400                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.225122                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.225122                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      25401214                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69007471                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2007650                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6935496                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31368                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2225550                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22202943                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5148                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6678613                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1727                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              615778                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3132744                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              33335011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31826710                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1583                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           62736                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.016754                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3232858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       469832                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.865947                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     36601278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.908032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.217274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         25983101     70.99%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           329823      0.90%     71.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           666970      1.82%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           744312      2.03%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           539342      1.47%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           430747      1.18%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           685983      1.87%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           255301      0.70%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6965699     19.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     36601278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102053651                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54703711                       # number of floating regfile writes
system.switch_cpus.idleCycles                  152386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        23981                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           524444                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.871031                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29356347                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6678613                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          347597                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22229348                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           44                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          705                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841918                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68647013                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22677734                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        49388                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68767233                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5579                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7680483                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31368                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7694076                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        93329                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1827302                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          754                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       464483                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512422                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          754                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8602                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84302866                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68116070                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.612322                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51620486                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.853314                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68247182                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63522616                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6219547                       # number of integer regfile writes
system.switch_cpus.ipc                       0.816245                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.816245                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134300      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12186761     17.71%     17.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14866      0.02%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           397      0.00%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281445      0.41%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          825      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143189      0.21%     18.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5144      0.01%     18.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5366      0.01%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           92      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241442     22.15%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145277     16.20%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2368344      3.44%     60.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311408      0.45%     61.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20321099     29.53%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6368839      9.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68816626                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64020196                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125501570                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61071897                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61887512                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2836950                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041225                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           20845      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            744      0.03%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       346499     12.21%     12.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       750879     26.47%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         242148      8.54%     47.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33958      1.20%     49.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1316869     46.42%     95.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       124644      4.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7499080                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     51574562                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7044173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8828260                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68635390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68816626                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11623                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2068019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4657                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10657                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1295724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     36601278                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.880170                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.529295                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     20074009     54.85%     54.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2281067      6.23%     61.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2363923      6.46%     67.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1951892      5.33%     72.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2779352      7.59%     80.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2224861      6.08%     86.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2176744      5.95%     92.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1345580      3.68%     96.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1403850      3.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     36601278                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.872375                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3133008                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   390                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        49697                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       268686                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22229348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841918                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31069246                       # number of misc regfile reads
system.switch_cpus.numCycles                 36753664                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9687213                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         156051                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3038144                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1632617                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        127402                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199489996                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68830971                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63865227                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8099552                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13214136                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31368                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      15744579                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2134747                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102314512                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63462716                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          422                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           26                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13475442                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            100100520                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136968030                       # The number of ROB writes
system.switch_cpus.timesIdled                    1825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       124754                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         124754                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  18376832000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148373                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57232                       # Transaction distribution
system.membus.trans_dist::CleanEvict           146602                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55706                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55706                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148373                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       611992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       611992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 611992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16723904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     16723904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16723904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            204079                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  204079    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              204079                       # Request fanout histogram
system.membus.reqLayer2.occupancy           676581500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1120493000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  18376832000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18376832000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  18376832000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  18376832000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       253304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2909                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          334670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91492                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3141                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256582                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       387200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     34825344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               35212544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          239900                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3662848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           591115                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.408056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 466359     78.89%     78.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 124756     21.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             591115                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          550080000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522111998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4718486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  18376832000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1335                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       145801                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147136                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1335                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       145801                       # number of overall hits
system.l2.overall_hits::total                  147136                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1806                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       202273                       # number of demand (read+write) misses
system.l2.demand_misses::total                 204079                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1806                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       202273                       # number of overall misses
system.l2.overall_misses::total                204079                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    148670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  19907680000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20056350000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    148670000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  19907680000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20056350000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3141                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3141                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.574976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.581121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.581066                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.574976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.581121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.581066                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82320.044297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98419.858310                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98277.382778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82320.044297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98419.858310                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98277.382778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               57232                       # number of writebacks
system.l2.writebacks::total                     57232                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       202273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            204079                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       202273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           204079                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    130610000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17884950000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18015560000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    130610000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17884950000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18015560000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.574976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.581121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.581066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.574976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.581121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.581066                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72320.044297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88419.858310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88277.382778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72320.044297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88419.858310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88277.382778                       # average overall mshr miss latency
system.l2.replacements                         239900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       196072                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           196072                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       196072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       196072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2907                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2907                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2907                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2907                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        88688                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         88688                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        35786                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35786                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        55706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55706                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5433217500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5433217500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91492                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.608862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.608862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97533.793487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97533.793487                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        55706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4876157500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4876157500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.608862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.608862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87533.793487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87533.793487                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    148670000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148670000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3141                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3141                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.574976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.574976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82320.044297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82320.044297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    130610000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130610000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.574976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.574976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72320.044297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72320.044297                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       110015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            110015                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       146567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          146567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14474462500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14474462500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.571229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.571229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98756.626662                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98756.626662                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       146567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13008792500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13008792500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.571229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.571229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 88756.626662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88756.626662                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  18376832000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      715359                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248092                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.883442                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     377.299203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    28.131848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7785.568949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.950387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3075                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5857468                       # Number of tag accesses
system.l2.tags.data_accesses                  5857468                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18376832000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       115584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12945472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13061056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       115584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3662848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3662848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       202273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              204079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      6289659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    704445249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             710734908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6289659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6289659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      199318794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            199318794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      199318794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6289659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    704445249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            910053702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     57232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    202223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000343662500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3415                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3415                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              419839                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53903                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      204079                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      57232                       # Number of write requests accepted
system.mem_ctrls.readBursts                    204079                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    57232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3491                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5740386000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1020145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9565929750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28135.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46885.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    53415                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   41548                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 26.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                204079                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                57232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  102456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       166305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.542786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.646106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   131.843802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       143727     86.42%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10882      6.54%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4891      2.94%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2891      1.74%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1114      0.67%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          552      0.33%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          245      0.15%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          173      0.10%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1830      1.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       166305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.751684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.311020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.026512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2743     80.32%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          610     17.86%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           21      0.61%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.18%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.03%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.06%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.06%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            4      0.12%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.06%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            3      0.09%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            4      0.12%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            5      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.03%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3415                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.761054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.719504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.214420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2361     69.14%     69.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.76%     69.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              632     18.51%     88.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              292      8.55%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               92      2.69%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.26%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3415                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13057856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3663296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13061056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3662848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       710.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    710.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18377851000                       # Total gap between requests
system.mem_ctrls.avgGap                      70329.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       115584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12942272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3663296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6289658.631041520275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 704271117.023870110512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 199343172.969095021486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       202273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        57232                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     56246250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   9509683500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 444833022500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31144.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47014.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7772452.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    36.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            588800100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            312954675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           725081280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          147825180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1450550400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7896139890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        407322240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11528673765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        627.348270                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    991160250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    613600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16772071750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            598617600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            318172800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           731685780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          150962400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1450550400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7918874340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        388177440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11557040760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.891898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    940590750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    613600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16822641250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    24744309500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4212826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4212838                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4212826                       # number of overall hits
system.cpu.icache.overall_hits::total         4212838                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4027                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4029                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4027                       # number of overall misses
system.cpu.icache.overall_misses::total          4029                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    222859500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    222859500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    222859500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    222859500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4216853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4216867                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4216853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4216867                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000955                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000955                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000955                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000955                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55341.321083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55313.849590                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55341.321083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55313.849590                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1181                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.470588                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3025                       # number of writebacks
system.cpu.icache.writebacks::total              3025                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          492                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          492                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          492                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          492                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    194686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    194686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    194686500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    194686500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000838                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000838                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000838                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000838                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55073.974540                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55073.974540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55073.974540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55073.974540                       # average overall mshr miss latency
system.cpu.icache.replacements                   3025                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4212826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4212838                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4027                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4029                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    222859500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    222859500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4216853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4216867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000955                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000955                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55341.321083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55313.849590                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          492                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          492                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    194686500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    194686500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55073.974540                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55073.974540                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.014858                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4216375                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1192.076619                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.014796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8437271                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8437271                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35159727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35159730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35212158                       # number of overall hits
system.cpu.dcache.overall_hits::total        35212161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       879886                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         879889                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       896639                       # number of overall misses
system.cpu.dcache.overall_misses::total        896642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51904121148                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51904121148                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51904121148                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51904121148                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36039613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36039619                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36108797                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36108803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024832                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024832                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58989.597684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58989.396558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57887.423086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57887.229405                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7157443                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1398                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            127996                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.919271                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          466                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       259462                       # number of writebacks
system.cpu.dcache.writebacks::total            259462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       422606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       422606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       422606                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       422606                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462406                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  28926015150                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28926015150                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29340593150                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29340593150                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012806                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012806                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63256.681136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63256.681136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63452.016518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63452.016518                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461385                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26701918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26701920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       756615                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        756617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  43667268500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  43667268500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27458533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27458537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57713.987299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57713.834741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       422502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       422502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20813796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20813796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 62295.679905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62295.679905                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123272                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8236852648                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8236852648                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014366                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66819.062456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66818.520410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8112218650                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8112218650                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 65863.572629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65863.572629                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        52431                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         52431                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        16753                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16753                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69184                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69184                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.242151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.242151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    414578000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    414578000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074092                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074092                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 80877.487320                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80877.487320                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572592057573500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.044136                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35674570                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.149385                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.044134                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          607                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72680015                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72680015                       # Number of data accesses

---------- End Simulation Statistics   ----------
