#Gitignore for files generated by Xilinx ISE

*.xco
*.syr
*.mrp
*.map
*.unroutes
*.twx
*.twr
*.par
*.ptwx
*.prj
*.pcf
*.pad
*.ngd
*.ngc
*.ngm
*.xrpt
*.xbcd
sch2HdlBatchFile
*.drc
*.bit
*.bgn
*.vhf
*.csv
*.xml
*.txt
*.bld 
*.log
*.svf
*.scr
*.cmd
*.bak
*.lso
*.elf
*.ace
*~
*#
*.swp
*.ini
*.html
*.vhi
*.wdb
*.stx
*.xmsgs
*.xreport
*.exe
*.cmd_log
*_beh.prj
*.ncd
isim
db
incremental_db
work
*.cr.mti
vsim.wlf
transcript
webtalk.log
webtalk_impact.xml
pepExtractor.prj
impact.xsl
impact_impact.xwbt
 
#ignore OS noise
 
Thumbs.db
.DS_Store 
*.schlog
*.do
*.bat
*.tcl
ipcore_dir/memory64/simulation/bmg_tb_pkg.vhd
ipcore_dir/coregen.cgc
ipcore_dir/coregen.cgp
ipcore_dir/memory64.asy
ipcore_dir/memory64.gise
ipcore_dir/memory64.ngc
ipcore_dir/memory64.vhd
ipcore_dir/memory64.vho
ipcore_dir/memory64.xco
ipcore_dir/memory64.xise
ipcore_dir/memory64/blk_mem_gen_v7_3_readme.txt
ipcore_dir/memory64/doc/pg058-blk-mem-gen.pdf
ipcore_dir/memory64/example_design/memory64_exdes.ucf
ipcore_dir/memory64/example_design/memory64_exdes.vhd
ipcore_dir/memory64/example_design/memory64_exdes.xdc
ipcore_dir/memory64/example_design/memory64_prod.vhd
ipcore_dir/memory64/implement/implement.sh
ipcore_dir/memory64/implement/planAhead_ise.sh
ipcore_dir/memory64/implement/xst.prj
ipcore_dir/memory64/simulation/addr_gen.vhd
ipcore_dir/memory64/simulation/bmg_stim_gen.vhd
ipcore_dir/memory64/simulation/data_gen.vhd
ipcore_dir/memory64/simulation/functional/simulate_mti.sh
ipcore_dir/memory64/simulation/functional/simulate_ncsim.sh
ipcore_dir/memory64/simulation/functional/simulate_vcs.sh
ipcore_dir/memory64/simulation/functional/ucli_commands.key
ipcore_dir/memory64/simulation/functional/wave_ncsim.sv
ipcore_dir/memory64/simulation/memory64_synth.vhd
ipcore_dir/memory64/simulation/memory64_tb.vhd
ipcore_dir/memory64/simulation/random.vhd
ipcore_dir/memory64/simulation/timing/simulate_mti.sh
ipcore_dir/memory64/simulation/timing/simulate_ncsim.sh
ipcore_dir/memory64/simulation/timing/simulate_vcs.sh
ipcore_dir/memory64/simulation/timing/ucli_commands.key
ipcore_dir/memory64/simulation/timing/wave_ncsim.sv
ipcore_dir/memory64_flist.txt
spartan6_tcspc.gise
*.xise
MaiModule.bld
MaiModule.ngr
_ngo/netlist.lst
ipcore_dir/iseconfig/memory64.projectmgr
iseconfig/spartan6_tcspc.projectmgr
memory64.asy
memory64.gise
memory64.vho
*.wdf
*.psg
*.edif
*.debug
*.jou
*.ppr
*.jhd
*.schbak
*.schcmd
*.cfi
*.prm
*.ufp
planAhead_run_3/
*.wpc
*.hex
