
Ruka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000174f8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015b4  080176d8  080176d8  000276d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018c8c  08018c8c  00030240  2**0
                  CONTENTS
  4 .ARM          00000008  08018c8c  08018c8c  00028c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018c94  08018c94  00030240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08018c94  08018c94  00028c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000010  08018ca4  08018ca4  00028ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  08018cb4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008a0  20000240  08018ef4  00030240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ae0  08018ef4  00030ae0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030270  2**0
                  CONTENTS, READONLY
 13 .debug_info   00047a2d  00000000  00000000  000302b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000087ec  00000000  00000000  00077ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000029c0  00000000  00000000  000804d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000020b6  00000000  00000000  00082e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00031b0e  00000000  00000000  00084f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003732c  00000000  00000000  000b6a54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00129767  00000000  00000000  000edd80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000caf8  00000000  00000000  002174e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00223fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000240 	.word	0x20000240
 80001fc:	00000000 	.word	0x00000000
 8000200:	080176c0 	.word	0x080176c0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000244 	.word	0x20000244
 800021c:	080176c0 	.word	0x080176c0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a6 	b.w	800103c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9e08      	ldr	r6, [sp, #32]
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	460f      	mov	r7, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4694      	mov	ip, r2
 8000d88:	d965      	bls.n	8000e56 <__udivmoddi4+0xe2>
 8000d8a:	fab2 f382 	clz	r3, r2
 8000d8e:	b143      	cbz	r3, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d94:	f1c3 0220 	rsb	r2, r3, #32
 8000d98:	409f      	lsls	r7, r3
 8000d9a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	409c      	lsls	r4, r3
 8000da2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000da6:	fa1f f58c 	uxth.w	r5, ip
 8000daa:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dae:	0c22      	lsrs	r2, r4, #16
 8000db0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000db4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000db8:	fb01 f005 	mul.w	r0, r1, r5
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dc8:	f080 811c 	bcs.w	8001004 <__udivmoddi4+0x290>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f240 8119 	bls.w	8001004 <__udivmoddi4+0x290>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	4462      	add	r2, ip
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de6:	fb00 f505 	mul.w	r5, r0, r5
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	d90a      	bls.n	8000e04 <__udivmoddi4+0x90>
 8000dee:	eb1c 0404 	adds.w	r4, ip, r4
 8000df2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df6:	f080 8107 	bcs.w	8001008 <__udivmoddi4+0x294>
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	f240 8104 	bls.w	8001008 <__udivmoddi4+0x294>
 8000e00:	4464      	add	r4, ip
 8000e02:	3802      	subs	r0, #2
 8000e04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11e      	cbz	r6, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40dc      	lsrs	r4, r3
 8000e10:	2300      	movs	r3, #0
 8000e12:	e9c6 4300 	strd	r4, r3, [r6]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0xbc>
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	f000 80ed 	beq.w	8000ffe <__udivmoddi4+0x28a>
 8000e24:	2100      	movs	r1, #0
 8000e26:	e9c6 0500 	strd	r0, r5, [r6]
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e30:	fab3 f183 	clz	r1, r3
 8000e34:	2900      	cmp	r1, #0
 8000e36:	d149      	bne.n	8000ecc <__udivmoddi4+0x158>
 8000e38:	42ab      	cmp	r3, r5
 8000e3a:	d302      	bcc.n	8000e42 <__udivmoddi4+0xce>
 8000e3c:	4282      	cmp	r2, r0
 8000e3e:	f200 80f8 	bhi.w	8001032 <__udivmoddi4+0x2be>
 8000e42:	1a84      	subs	r4, r0, r2
 8000e44:	eb65 0203 	sbc.w	r2, r5, r3
 8000e48:	2001      	movs	r0, #1
 8000e4a:	4617      	mov	r7, r2
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0e2      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	e9c6 4700 	strd	r4, r7, [r6]
 8000e54:	e7df      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e56:	b902      	cbnz	r2, 8000e5a <__udivmoddi4+0xe6>
 8000e58:	deff      	udf	#255	; 0xff
 8000e5a:	fab2 f382 	clz	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8090 	bne.w	8000f84 <__udivmoddi4+0x210>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e6a:	fa1f fe8c 	uxth.w	lr, ip
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e74:	fb07 2015 	mls	r0, r7, r5, r2
 8000e78:	0c22      	lsrs	r2, r4, #16
 8000e7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e7e:	fb0e f005 	mul.w	r0, lr, r5
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x124>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x122>
 8000e90:	4290      	cmp	r0, r2
 8000e92:	f200 80cb 	bhi.w	800102c <__udivmoddi4+0x2b8>
 8000e96:	4645      	mov	r5, r8
 8000e98:	1a12      	subs	r2, r2, r0
 8000e9a:	b2a4      	uxth	r4, r4
 8000e9c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ea0:	fb07 2210 	mls	r2, r7, r0, r2
 8000ea4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ea8:	fb0e fe00 	mul.w	lr, lr, r0
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x14e>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000eb8:	d202      	bcs.n	8000ec0 <__udivmoddi4+0x14c>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f200 80bb 	bhi.w	8001036 <__udivmoddi4+0x2c2>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	eba4 040e 	sub.w	r4, r4, lr
 8000ec6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eca:	e79f      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ecc:	f1c1 0720 	rsb	r7, r1, #32
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eda:	fa05 f401 	lsl.w	r4, r5, r1
 8000ede:	fa20 f307 	lsr.w	r3, r0, r7
 8000ee2:	40fd      	lsrs	r5, r7
 8000ee4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee8:	4323      	orrs	r3, r4
 8000eea:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eee:	fa1f fe8c 	uxth.w	lr, ip
 8000ef2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ef6:	0c1c      	lsrs	r4, r3, #16
 8000ef8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000efc:	fb08 f50e 	mul.w	r5, r8, lr
 8000f00:	42a5      	cmp	r5, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	fa00 f001 	lsl.w	r0, r0, r1
 8000f0a:	d90b      	bls.n	8000f24 <__udivmoddi4+0x1b0>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f14:	f080 8088 	bcs.w	8001028 <__udivmoddi4+0x2b4>
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	f240 8085 	bls.w	8001028 <__udivmoddi4+0x2b4>
 8000f1e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f22:	4464      	add	r4, ip
 8000f24:	1b64      	subs	r4, r4, r5
 8000f26:	b29d      	uxth	r5, r3
 8000f28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f30:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f34:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f38:	45a6      	cmp	lr, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x1da>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f44:	d26c      	bcs.n	8001020 <__udivmoddi4+0x2ac>
 8000f46:	45a6      	cmp	lr, r4
 8000f48:	d96a      	bls.n	8001020 <__udivmoddi4+0x2ac>
 8000f4a:	3b02      	subs	r3, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f52:	fba3 9502 	umull	r9, r5, r3, r2
 8000f56:	eba4 040e 	sub.w	r4, r4, lr
 8000f5a:	42ac      	cmp	r4, r5
 8000f5c:	46c8      	mov	r8, r9
 8000f5e:	46ae      	mov	lr, r5
 8000f60:	d356      	bcc.n	8001010 <__udivmoddi4+0x29c>
 8000f62:	d053      	beq.n	800100c <__udivmoddi4+0x298>
 8000f64:	b156      	cbz	r6, 8000f7c <__udivmoddi4+0x208>
 8000f66:	ebb0 0208 	subs.w	r2, r0, r8
 8000f6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f72:	40ca      	lsrs	r2, r1
 8000f74:	40cc      	lsrs	r4, r1
 8000f76:	4317      	orrs	r7, r2
 8000f78:	e9c6 7400 	strd	r7, r4, [r6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f84:	f1c3 0120 	rsb	r1, r3, #32
 8000f88:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f8c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f90:	fa25 f101 	lsr.w	r1, r5, r1
 8000f94:	409d      	lsls	r5, r3
 8000f96:	432a      	orrs	r2, r5
 8000f98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fa4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fae:	fb00 f50e 	mul.w	r5, r0, lr
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fb8:	d908      	bls.n	8000fcc <__udivmoddi4+0x258>
 8000fba:	eb1c 0101 	adds.w	r1, ip, r1
 8000fbe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fc2:	d22f      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000fc4:	428d      	cmp	r5, r1
 8000fc6:	d92d      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000fc8:	3802      	subs	r0, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1b49      	subs	r1, r1, r5
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fd4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fd8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fdc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x282>
 8000fe4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fe8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fec:	d216      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000fee:	4291      	cmp	r1, r2
 8000ff0:	d914      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000ff2:	3d02      	subs	r5, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	1a52      	subs	r2, r2, r1
 8000ff8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ffc:	e738      	b.n	8000e70 <__udivmoddi4+0xfc>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4630      	mov	r0, r6
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xa2>
 8001004:	4639      	mov	r1, r7
 8001006:	e6e6      	b.n	8000dd6 <__udivmoddi4+0x62>
 8001008:	4610      	mov	r0, r2
 800100a:	e6fb      	b.n	8000e04 <__udivmoddi4+0x90>
 800100c:	4548      	cmp	r0, r9
 800100e:	d2a9      	bcs.n	8000f64 <__udivmoddi4+0x1f0>
 8001010:	ebb9 0802 	subs.w	r8, r9, r2
 8001014:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001018:	3b01      	subs	r3, #1
 800101a:	e7a3      	b.n	8000f64 <__udivmoddi4+0x1f0>
 800101c:	4645      	mov	r5, r8
 800101e:	e7ea      	b.n	8000ff6 <__udivmoddi4+0x282>
 8001020:	462b      	mov	r3, r5
 8001022:	e794      	b.n	8000f4e <__udivmoddi4+0x1da>
 8001024:	4640      	mov	r0, r8
 8001026:	e7d1      	b.n	8000fcc <__udivmoddi4+0x258>
 8001028:	46d0      	mov	r8, sl
 800102a:	e77b      	b.n	8000f24 <__udivmoddi4+0x1b0>
 800102c:	3d02      	subs	r5, #2
 800102e:	4462      	add	r2, ip
 8001030:	e732      	b.n	8000e98 <__udivmoddi4+0x124>
 8001032:	4608      	mov	r0, r1
 8001034:	e70a      	b.n	8000e4c <__udivmoddi4+0xd8>
 8001036:	4464      	add	r4, ip
 8001038:	3802      	subs	r0, #2
 800103a:	e742      	b.n	8000ec2 <__udivmoddi4+0x14e>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <_ZN15Adafruit_SensorC1Ev>:
} sensor_t;

class Adafruit_Sensor {
 public:
  // Constructor(s)
  Adafruit_Sensor() {}
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <_ZN15Adafruit_SensorC1Ev+0x1c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	08018104 	.word	0x08018104

08001060 <_ZN15Adafruit_SensorD1Ev>:
  virtual ~Adafruit_Sensor() {}
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	4a04      	ldr	r2, [pc, #16]	; (800107c <_ZN15Adafruit_SensorD1Ev+0x1c>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4618      	mov	r0, r3
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	08018104 	.word	0x08018104

08001080 <_ZN15Adafruit_SensorD0Ev>:
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ffe9 	bl	8001060 <_ZN15Adafruit_SensorD1Ev>
 800108e:	2108      	movs	r1, #8
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f011 fee2 	bl	8012e5a <_ZdlPvj>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4618      	mov	r0, r3
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <_ZN15Adafruit_Sensor15enableAutoRangeEb>:

  // These must be defined by the subclass
  virtual void enableAutoRange(bool enabled) {};
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <_ZN15Adafruit_BNO055C1Elh>:
/**************************************************************************/
/*!
    @brief  Instantiates a new Adafruit_BNO055 class
*/
/**************************************************************************/
Adafruit_BNO055::Adafruit_BNO055(int32_t sensorID, uint8_t address)
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	4613      	mov	r3, r2
 80010c4:	71fb      	strb	r3, [r7, #7]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ffb9 	bl	8001040 <_ZN15Adafruit_SensorC1Ev>
 80010ce:	4a07      	ldr	r2, [pc, #28]	; (80010ec <_ZN15Adafruit_BNO055C1Elh+0x34>)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	601a      	str	r2, [r3, #0]
{
  _sensorID = sensorID;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	609a      	str	r2, [r3, #8]
  _address = address;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	79fa      	ldrb	r2, [r7, #7]
 80010de:	715a      	strb	r2, [r3, #5]
}
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	080180e8 	.word	0x080180e8

080010f0 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>:
/*!
    @brief  Gets a vector reading from the specified source
*/
/**************************************************************************/
imu::Vector<3> Adafruit_BNO055::getVector(adafruit_vector_type_t vector_type)
{
 80010f0:	b5b0      	push	{r4, r5, r7, lr}
 80010f2:	b088      	sub	sp, #32
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	4613      	mov	r3, r2
 80010fc:	71fb      	strb	r3, [r7, #7]
  imu::Vector<3> xyz;
 80010fe:	68f8      	ldr	r0, [r7, #12]
 8001100:	f000 fa5c 	bl	80015bc <_ZN3imu6VectorILh3EEC1Ev>
  uint8_t buffer[6];
  memset (buffer, 0, 6);
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	2206      	movs	r2, #6
 800110a:	2100      	movs	r1, #0
 800110c:	4618      	mov	r0, r3
 800110e:	f012 ff90 	bl	8014032 <memset>

  int16_t x, y, z;
  x = y = z = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	83fb      	strh	r3, [r7, #30]
 8001116:	8bfb      	ldrh	r3, [r7, #30]
 8001118:	83bb      	strh	r3, [r7, #28]
 800111a:	8bbb      	ldrh	r3, [r7, #28]
 800111c:	837b      	strh	r3, [r7, #26]

  /* Read vector data (6 bytes) */
  readLen((adafruit_bno055_reg_t)vector_type, buffer, 6);
 800111e:	f107 0214 	add.w	r2, r7, #20
 8001122:	79f9      	ldrb	r1, [r7, #7]
 8001124:	2306      	movs	r3, #6
 8001126:	68b8      	ldr	r0, [r7, #8]
 8001128:	f000 fa05 	bl	8001536 <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>

  x = ((int16_t)buffer[0]) | (((int16_t)buffer[1]) << 8);
 800112c:	7d3b      	ldrb	r3, [r7, #20]
 800112e:	b21a      	sxth	r2, r3
 8001130:	7d7b      	ldrb	r3, [r7, #21]
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	b21b      	sxth	r3, r3
 8001136:	4313      	orrs	r3, r2
 8001138:	837b      	strh	r3, [r7, #26]
  y = ((int16_t)buffer[2]) | (((int16_t)buffer[3]) << 8);
 800113a:	7dbb      	ldrb	r3, [r7, #22]
 800113c:	b21a      	sxth	r2, r3
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	021b      	lsls	r3, r3, #8
 8001142:	b21b      	sxth	r3, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	83bb      	strh	r3, [r7, #28]
  z = ((int16_t)buffer[4]) | (((int16_t)buffer[5]) << 8);
 8001148:	7e3b      	ldrb	r3, [r7, #24]
 800114a:	b21a      	sxth	r2, r3
 800114c:	7e7b      	ldrb	r3, [r7, #25]
 800114e:	021b      	lsls	r3, r3, #8
 8001150:	b21b      	sxth	r3, r3
 8001152:	4313      	orrs	r3, r2
 8001154:	83fb      	strh	r3, [r7, #30]

  /* Convert the value to an appropriate range (section 3.6.4) */
  /* and assign the value to the Vector type */
  switch(vector_type)
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	3b08      	subs	r3, #8
 800115a:	2b26      	cmp	r3, #38	; 0x26
 800115c:	f200 8152 	bhi.w	8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
 8001160:	a201      	add	r2, pc, #4	; (adr r2, 8001168 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x78>)
 8001162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001166:	bf00      	nop
 8001168:	08001385 	.word	0x08001385
 800116c:	08001405 	.word	0x08001405
 8001170:	08001405 	.word	0x08001405
 8001174:	08001405 	.word	0x08001405
 8001178:	08001405 	.word	0x08001405
 800117c:	08001405 	.word	0x08001405
 8001180:	08001205 	.word	0x08001205
 8001184:	08001405 	.word	0x08001405
 8001188:	08001405 	.word	0x08001405
 800118c:	08001405 	.word	0x08001405
 8001190:	08001405 	.word	0x08001405
 8001194:	08001405 	.word	0x08001405
 8001198:	08001285 	.word	0x08001285
 800119c:	08001405 	.word	0x08001405
 80011a0:	08001405 	.word	0x08001405
 80011a4:	08001405 	.word	0x08001405
 80011a8:	08001405 	.word	0x08001405
 80011ac:	08001405 	.word	0x08001405
 80011b0:	08001305 	.word	0x08001305
 80011b4:	08001405 	.word	0x08001405
 80011b8:	08001405 	.word	0x08001405
 80011bc:	08001405 	.word	0x08001405
 80011c0:	08001405 	.word	0x08001405
 80011c4:	08001405 	.word	0x08001405
 80011c8:	08001405 	.word	0x08001405
 80011cc:	08001405 	.word	0x08001405
 80011d0:	08001405 	.word	0x08001405
 80011d4:	08001405 	.word	0x08001405
 80011d8:	08001405 	.word	0x08001405
 80011dc:	08001405 	.word	0x08001405
 80011e0:	08001405 	.word	0x08001405
 80011e4:	08001405 	.word	0x08001405
 80011e8:	08001385 	.word	0x08001385
 80011ec:	08001405 	.word	0x08001405
 80011f0:	08001405 	.word	0x08001405
 80011f4:	08001405 	.word	0x08001405
 80011f8:	08001405 	.word	0x08001405
 80011fc:	08001405 	.word	0x08001405
 8001200:	08001385 	.word	0x08001385
  {
    case VECTOR_MAGNETOMETER:
      /* 1uT = 16 LSB */
      xyz[0] = ((double)x)/16.0;
 8001204:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f9b3 	bl	8000574 <__aeabi_i2d>
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	4b7f      	ldr	r3, [pc, #508]	; (8001410 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001214:	f7ff fb42 	bl	800089c <__aeabi_ddiv>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4614      	mov	r4, r2
 800121e:	461d      	mov	r5, r3
 8001220:	2100      	movs	r1, #0
 8001222:	68f8      	ldr	r0, [r7, #12]
 8001224:	f000 f9d9 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 8001228:	4603      	mov	r3, r0
 800122a:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/16.0;
 800122e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f99e 	bl	8000574 <__aeabi_i2d>
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	4b74      	ldr	r3, [pc, #464]	; (8001410 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 800123e:	f7ff fb2d 	bl	800089c <__aeabi_ddiv>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4614      	mov	r4, r2
 8001248:	461d      	mov	r5, r3
 800124a:	2101      	movs	r1, #1
 800124c:	68f8      	ldr	r0, [r7, #12]
 800124e:	f000 f9c4 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 8001252:	4603      	mov	r3, r0
 8001254:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/16.0;
 8001258:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f989 	bl	8000574 <__aeabi_i2d>
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b6a      	ldr	r3, [pc, #424]	; (8001410 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001268:	f7ff fb18 	bl	800089c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4614      	mov	r4, r2
 8001272:	461d      	mov	r5, r3
 8001274:	2102      	movs	r1, #2
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f000 f9af 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 800127c:	4603      	mov	r3, r0
 800127e:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001282:	e0bf      	b.n	8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_GYROSCOPE:
      /* 1dps = 16 LSB */
      /* 1rps = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 8001284:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff f973 	bl	8000574 <__aeabi_i2d>
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	4b60      	ldr	r3, [pc, #384]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001294:	f7ff fb02 	bl	800089c <__aeabi_ddiv>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	4614      	mov	r4, r2
 800129e:	461d      	mov	r5, r3
 80012a0:	2100      	movs	r1, #0
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f000 f999 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80012a8:	4603      	mov	r3, r0
 80012aa:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 80012ae:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f95e 	bl	8000574 <__aeabi_i2d>
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	4b55      	ldr	r3, [pc, #340]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012be:	f7ff faed 	bl	800089c <__aeabi_ddiv>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4614      	mov	r4, r2
 80012c8:	461d      	mov	r5, r3
 80012ca:	2101      	movs	r1, #1
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f000 f984 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80012d2:	4603      	mov	r3, r0
 80012d4:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 80012d8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f949 	bl	8000574 <__aeabi_i2d>
 80012e2:	f04f 0200 	mov.w	r2, #0
 80012e6:	4b4b      	ldr	r3, [pc, #300]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012e8:	f7ff fad8 	bl	800089c <__aeabi_ddiv>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	4614      	mov	r4, r2
 80012f2:	461d      	mov	r5, r3
 80012f4:	2102      	movs	r1, #2
 80012f6:	68f8      	ldr	r0, [r7, #12]
 80012f8:	f000 f96f 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80012fc:	4603      	mov	r3, r0
 80012fe:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001302:	e07f      	b.n	8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_EULER:
      /* 1 rad = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 8001304:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f933 	bl	8000574 <__aeabi_i2d>
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	4b40      	ldr	r3, [pc, #256]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001314:	f7ff fac2 	bl	800089c <__aeabi_ddiv>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4614      	mov	r4, r2
 800131e:	461d      	mov	r5, r3
 8001320:	2100      	movs	r1, #0
 8001322:	68f8      	ldr	r0, [r7, #12]
 8001324:	f000 f959 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 8001328:	4603      	mov	r3, r0
 800132a:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 800132e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f91e 	bl	8000574 <__aeabi_i2d>
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	4b35      	ldr	r3, [pc, #212]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 800133e:	f7ff faad 	bl	800089c <__aeabi_ddiv>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4614      	mov	r4, r2
 8001348:	461d      	mov	r5, r3
 800134a:	2101      	movs	r1, #1
 800134c:	68f8      	ldr	r0, [r7, #12]
 800134e:	f000 f944 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 8001352:	4603      	mov	r3, r0
 8001354:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 8001358:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff f909 	bl	8000574 <__aeabi_i2d>
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	4b2b      	ldr	r3, [pc, #172]	; (8001414 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001368:	f7ff fa98 	bl	800089c <__aeabi_ddiv>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	4614      	mov	r4, r2
 8001372:	461d      	mov	r5, r3
 8001374:	2102      	movs	r1, #2
 8001376:	68f8      	ldr	r0, [r7, #12]
 8001378:	f000 f92f 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 800137c:	4603      	mov	r3, r0
 800137e:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001382:	e03f      	b.n	8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_ACCELEROMETER:
    case VECTOR_LINEARACCEL:
    case VECTOR_GRAVITY:
      /* 1m/s^2 = 100 LSB */
      xyz[0] = ((double)x)/100.0;
 8001384:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f8f3 	bl	8000574 <__aeabi_i2d>
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	4b21      	ldr	r3, [pc, #132]	; (8001418 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 8001394:	f7ff fa82 	bl	800089c <__aeabi_ddiv>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	4614      	mov	r4, r2
 800139e:	461d      	mov	r5, r3
 80013a0:	2100      	movs	r1, #0
 80013a2:	68f8      	ldr	r0, [r7, #12]
 80013a4:	f000 f919 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80013a8:	4603      	mov	r3, r0
 80013aa:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/100.0;
 80013ae:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f8de 	bl	8000574 <__aeabi_i2d>
 80013b8:	f04f 0200 	mov.w	r2, #0
 80013bc:	4b16      	ldr	r3, [pc, #88]	; (8001418 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013be:	f7ff fa6d 	bl	800089c <__aeabi_ddiv>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4614      	mov	r4, r2
 80013c8:	461d      	mov	r5, r3
 80013ca:	2101      	movs	r1, #1
 80013cc:	68f8      	ldr	r0, [r7, #12]
 80013ce:	f000 f904 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80013d2:	4603      	mov	r3, r0
 80013d4:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/100.0;
 80013d8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff f8c9 	bl	8000574 <__aeabi_i2d>
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013e8:	f7ff fa58 	bl	800089c <__aeabi_ddiv>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4614      	mov	r4, r2
 80013f2:	461d      	mov	r5, r3
 80013f4:	2102      	movs	r1, #2
 80013f6:	68f8      	ldr	r0, [r7, #12]
 80013f8:	f000 f8ef 	bl	80015da <_ZN3imu6VectorILh3EEixEi>
 80013fc:	4603      	mov	r3, r0
 80013fe:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001402:	bf00      	nop
  }

  return xyz;
 8001404:	bf00      	nop
}
 8001406:	68f8      	ldr	r0, [r7, #12]
 8001408:	3720      	adds	r7, #32
 800140a:	46bd      	mov	sp, r7
 800140c:	bdb0      	pop	{r4, r5, r7, pc}
 800140e:	bf00      	nop
 8001410:	40300000 	.word	0x40300000
 8001414:	408c2000 	.word	0x408c2000
 8001418:	40590000 	.word	0x40590000

0800141c <_ZN15Adafruit_BNO0559getSensorEP8sensor_t>:
/*!
    @brief  Provides the sensor_t data for this sensor
*/
/**************************************************************************/
void Adafruit_BNO055::getSensor(sensor_t *sensor)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  /* Clear the sensor_t object */
  memset(sensor, 0, sizeof(sensor_t));
 8001426:	2228      	movs	r2, #40	; 0x28
 8001428:	2100      	movs	r1, #0
 800142a:	6838      	ldr	r0, [r7, #0]
 800142c:	f012 fe01 	bl	8014032 <memset>

  /* Insert the sensor name in the fixed length char array */
  strncpy (sensor->name, "BNO055", sizeof(sensor->name) - 1);
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	220b      	movs	r2, #11
 8001434:	4911      	ldr	r1, [pc, #68]	; (800147c <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x60>)
 8001436:	4618      	mov	r0, r3
 8001438:	f012 fe03 	bl	8014042 <strncpy>
  sensor->name[sizeof(sensor->name)- 1] = 0;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	2200      	movs	r2, #0
 8001440:	72da      	strb	r2, [r3, #11]
  sensor->version     = 1;
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	2201      	movs	r2, #1
 8001446:	60da      	str	r2, [r3, #12]
  sensor->sensor_id   = _sensorID;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689a      	ldr	r2, [r3, #8]
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	611a      	str	r2, [r3, #16]
  sensor->type        = SENSOR_TYPE_ORIENTATION;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	2203      	movs	r2, #3
 8001454:	615a      	str	r2, [r3, #20]
  sensor->min_delay   = 0;
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	2200      	movs	r2, #0
 800145a:	625a      	str	r2, [r3, #36]	; 0x24
  sensor->max_value   = 0.0F;
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
  sensor->min_value   = 0.0F;
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	61da      	str	r2, [r3, #28]
  sensor->resolution  = 0.01F;
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	4a04      	ldr	r2, [pc, #16]	; (8001480 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x64>)
 8001470:	621a      	str	r2, [r3, #32]
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	080176d8 	.word	0x080176d8
 8001480:	3c23d70a 	.word	0x3c23d70a

08001484 <_ZN15Adafruit_BNO0558getEventEP15sensors_event_t>:
/*!
    @brief  Reads the sensor and returns the data as a sensors_event_t
*/
/**************************************************************************/
bool Adafruit_BNO055::getEvent(sensors_event_t *event)
{
 8001484:	b590      	push	{r4, r7, lr}
 8001486:	b089      	sub	sp, #36	; 0x24
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
  /* Clear the event */
  memset(event, 0, sizeof(sensors_event_t));
 800148e:	2224      	movs	r2, #36	; 0x24
 8001490:	2100      	movs	r1, #0
 8001492:	6838      	ldr	r0, [r7, #0]
 8001494:	f012 fdcd 	bl	8014032 <memset>

  event->version   = sizeof(sensors_event_t);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	2224      	movs	r2, #36	; 0x24
 800149c:	601a      	str	r2, [r3, #0]
  event->sensor_id = _sensorID;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	605a      	str	r2, [r3, #4]
  event->type      = SENSOR_TYPE_ORIENTATION;
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	2203      	movs	r2, #3
 80014aa:	609a      	str	r2, [r3, #8]
  event->timestamp = HAL_GetTick();
 80014ac:	f008 feb2 	bl	800a214 <HAL_GetTick>
 80014b0:	4603      	mov	r3, r0
 80014b2:	461a      	mov	r2, r3
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	611a      	str	r2, [r3, #16]

  /* Get a Euler angle sample for orientation */
  imu::Vector<3> euler = getVector(Adafruit_BNO055::VECTOR_EULER);
 80014b8:	f107 0308 	add.w	r3, r7, #8
 80014bc:	221a      	movs	r2, #26
 80014be:	6879      	ldr	r1, [r7, #4]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff fe15 	bl	80010f0 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>
  event->orientation.x = euler.x();
 80014c6:	f107 0308 	add.w	r3, r7, #8
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 f853 	bl	8001576 <_ZN3imu6VectorILh3EE1xEv>
 80014d0:	4603      	mov	r3, r0
 80014d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	f7ff fbad 	bl	8000c38 <__aeabi_d2f>
 80014de:	4602      	mov	r2, r0
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	615a      	str	r2, [r3, #20]
  event->orientation.y = euler.y();
 80014e4:	f107 0308 	add.w	r3, r7, #8
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 f84f 	bl	800158c <_ZN3imu6VectorILh3EE1yEv>
 80014ee:	4603      	mov	r3, r0
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	4610      	mov	r0, r2
 80014f6:	4619      	mov	r1, r3
 80014f8:	f7ff fb9e 	bl	8000c38 <__aeabi_d2f>
 80014fc:	4602      	mov	r2, r0
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	619a      	str	r2, [r3, #24]
  event->orientation.z = euler.z();
 8001502:	f107 0308 	add.w	r3, r7, #8
 8001506:	4618      	mov	r0, r3
 8001508:	f000 f84c 	bl	80015a4 <_ZN3imu6VectorILh3EE1zEv>
 800150c:	4603      	mov	r3, r0
 800150e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff fb8f 	bl	8000c38 <__aeabi_d2f>
 800151a:	4602      	mov	r2, r0
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	61da      	str	r2, [r3, #28]

  return true;
 8001520:	2401      	movs	r4, #1
}
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	4618      	mov	r0, r3
 8001528:	f000 f81a 	bl	8001560 <_ZN3imu6VectorILh3EED1Ev>
  return true;
 800152c:	4623      	mov	r3, r4
}
 800152e:	4618      	mov	r0, r3
 8001530:	3724      	adds	r7, #36	; 0x24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd90      	pop	{r4, r7, pc}

08001536 <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>:
/*!
    @brief  Reads the specified number of bytes over I2C
*/
/**************************************************************************/
bool Adafruit_BNO055::readLen(adafruit_bno055_reg_t reg, byte * buffer, uint8_t len)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b084      	sub	sp, #16
 800153a:	af00      	add	r7, sp, #0
 800153c:	60f8      	str	r0, [r7, #12]
 800153e:	607a      	str	r2, [r7, #4]
 8001540:	461a      	mov	r2, r3
 8001542:	460b      	mov	r3, r1
 8001544:	72fb      	strb	r3, [r7, #11]
 8001546:	4613      	mov	r3, r2
 8001548:	72bb      	strb	r3, [r7, #10]
  I2C_n_byte_receive((uint8_t)reg, buffer, len);
 800154a:	7aba      	ldrb	r2, [r7, #10]
 800154c:	7afb      	ldrb	r3, [r7, #11]
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	4618      	mov	r0, r3
 8001552:	f000 f89b 	bl	800168c <I2C_n_byte_receive>

  /* ToDo: Check for errors! */
  return true;
 8001556:	2301      	movs	r3, #1
}
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <_ZN3imu6VectorILh3EED1Ev>:
    {
        for (int x = 0; x < N; x++)
            p_vec[x] = v.p_vec[x];
    }

    ~Vector()
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
    {
    }
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <_ZN3imu6VectorILh3EE1xEv>:
    {
        for(int i = 0; i < N; i++)
            p_vec[i] *= 0.01745329251;  //pi/180
    }

    double& x() { return p_vec[0]; }
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4618      	mov	r0, r3
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <_ZN3imu6VectorILh3EE1yEv>:
    double& y() { return p_vec[1]; }
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	3308      	adds	r3, #8
 8001598:	4618      	mov	r0, r3
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <_ZN3imu6VectorILh3EE1zEv>:
    double& z() { return p_vec[2]; }
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3310      	adds	r3, #16
 80015b0:	4618      	mov	r0, r3
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <_ZN3imu6VectorILh3EEC1Ev>:
    Vector()
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
        memset(p_vec, 0, sizeof(double)*N);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2218      	movs	r2, #24
 80015c8:	2100      	movs	r1, #0
 80015ca:	4618      	mov	r0, r3
 80015cc:	f012 fd31 	bl	8014032 <memset>
    }
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4618      	mov	r0, r3
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <_ZN3imu6VectorILh3EEixEi>:
    double& operator [](int n)
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
 80015e2:	6039      	str	r1, [r7, #0]
        return p_vec[n];
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	4413      	add	r3, r2
    }
 80015ec:	4618      	mov	r0, r3
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <_ZN15Adafruit_BNO055D1Ev>:

    int16_t accel_radius;
    int16_t mag_radius;
} adafruit_bno055_offsets_t;

class Adafruit_BNO055 : public Adafruit_Sensor
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	4a05      	ldr	r2, [pc, #20]	; (8001618 <_ZN15Adafruit_BNO055D1Ev+0x20>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fd29 	bl	8001060 <_ZN15Adafruit_SensorD1Ev>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	080180e8 	.word	0x080180e8

0800161c <_ZN15Adafruit_BNO055D0Ev>:
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff ffe7 	bl	80015f8 <_ZN15Adafruit_BNO055D1Ev>
 800162a:	2110      	movs	r1, #16
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f011 fc14 	bl	8012e5a <_ZdlPvj>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4618      	mov	r0, r3
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <_ZN3imu10QuaternionC1Ev>:
{

class Quaternion
{
public:
    Quaternion(): _w(1.0), _x(0.0), _y(0.0), _z(0.0) {}
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6879      	ldr	r1, [r7, #4]
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <_ZN3imu10QuaternionC1Ev+0x4c>)
 800164c:	e9c1 2300 	strd	r2, r3, [r1]
 8001650:	6879      	ldr	r1, [r7, #4]
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	f04f 0300 	mov.w	r3, #0
 800165a:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800166c:	6879      	ldr	r1, [r7, #4]
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4618      	mov	r0, r3
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	3ff00000 	.word	0x3ff00000

0800168c <I2C_n_byte_receive>:

  return 0;
}

uint8_t I2C_n_byte_receive(uint8_t address, uint8_t * buffer, uint8_t len)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b088      	sub	sp, #32
 8001690:	af04      	add	r7, sp, #16
 8001692:	4603      	mov	r3, r0
 8001694:	6039      	str	r1, [r7, #0]
 8001696:	71fb      	strb	r3, [r7, #7]
 8001698:	4613      	mov	r3, r2
 800169a:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef result = HAL_I2C_Mem_Read(&hi2c4, BNO055<<1, address, 1, buffer, len, 100);
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	b29a      	uxth	r2, r3
 80016a0:	79bb      	ldrb	r3, [r7, #6]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	2164      	movs	r1, #100	; 0x64
 80016a6:	9102      	str	r1, [sp, #8]
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2301      	movs	r3, #1
 80016b0:	2152      	movs	r1, #82	; 0x52
 80016b2:	480b      	ldr	r0, [pc, #44]	; (80016e0 <I2C_n_byte_receive+0x54>)
 80016b4:	f00a f84a 	bl	800b74c <HAL_I2C_Mem_Read>
 80016b8:	4603      	mov	r3, r0
 80016ba:	73fb      	strb	r3, [r7, #15]
  while( HAL_I2C_GetState(&hi2c4) != HAL_I2C_STATE_READY ){}
 80016bc:	bf00      	nop
 80016be:	4808      	ldr	r0, [pc, #32]	; (80016e0 <I2C_n_byte_receive+0x54>)
 80016c0:	f00a fa13 	bl	800baea <HAL_I2C_GetState>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b20      	cmp	r3, #32
 80016c8:	bf14      	ite	ne
 80016ca:	2301      	movne	r3, #1
 80016cc:	2300      	moveq	r3, #0
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d1f4      	bne.n	80016be <I2C_n_byte_receive+0x32>

  return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	2000030c 	.word	0x2000030c

080016e4 <_Z41__static_initialization_and_destruction_0ii>:
vec_4ax createQuaternionMsgFromYaw(float yaw)
{
  vec_4ax quat = {0};
  setRPY(0,0,yaw, &quat);
  return quat;
}
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d10f      	bne.n	8001714 <_Z41__static_initialization_and_destruction_0ii+0x30>
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d10a      	bne.n	8001714 <_Z41__static_initialization_and_destruction_0ii+0x30>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 80016fe:	2229      	movs	r2, #41	; 0x29
 8001700:	2137      	movs	r1, #55	; 0x37
 8001702:	480d      	ldr	r0, [pc, #52]	; (8001738 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001704:	f7ff fcd8 	bl	80010b8 <_ZN15Adafruit_BNO055C1Elh>
imu::Quaternion quat;
 8001708:	480c      	ldr	r0, [pc, #48]	; (800173c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800170a:	f7ff ff97 	bl	800163c <_ZN3imu10QuaternionC1Ev>
imu::Vector<3> vec;
 800170e:	480c      	ldr	r0, [pc, #48]	; (8001740 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001710:	f7ff ff54 	bl	80015bc <_ZN3imu6VectorILh3EEC1Ev>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10a      	bne.n	8001730 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001720:	4293      	cmp	r3, r2
 8001722:	d105      	bne.n	8001730 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8001724:	4806      	ldr	r0, [pc, #24]	; (8001740 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001726:	f7ff ff1b 	bl	8001560 <_ZN3imu6VectorILh3EED1Ev>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 800172a:	4803      	ldr	r0, [pc, #12]	; (8001738 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800172c:	f7ff ff64 	bl	80015f8 <_ZN15Adafruit_BNO055D1Ev>
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	2000025c 	.word	0x2000025c
 800173c:	20000270 	.word	0x20000270
 8001740:	20000290 	.word	0x20000290

08001744 <_GLOBAL__sub_I_bno>:
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
 8001748:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800174c:	2001      	movs	r0, #1
 800174e:	f7ff ffc9 	bl	80016e4 <_Z41__static_initialization_and_destruction_0ii>
 8001752:	bd80      	pop	{r7, pc}

08001754 <_GLOBAL__sub_D_bno>:
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
 8001758:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800175c:	2000      	movs	r0, #0
 800175e:	f7ff ffc1 	bl	80016e4 <_Z41__static_initialization_and_destruction_0ii>
 8001762:	bd80      	pop	{r7, pc}

08001764 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800176a:	4b16      	ldr	r3, [pc, #88]	; (80017c4 <MX_DMA_Init+0x60>)
 800176c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800176e:	4a15      	ldr	r2, [pc, #84]	; (80017c4 <MX_DMA_Init+0x60>)
 8001770:	f043 0304 	orr.w	r3, r3, #4
 8001774:	6493      	str	r3, [r2, #72]	; 0x48
 8001776:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <MX_DMA_Init+0x60>)
 8001778:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800177a:	f003 0304 	and.w	r3, r3, #4
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001782:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <MX_DMA_Init+0x60>)
 8001784:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001786:	4a0f      	ldr	r2, [pc, #60]	; (80017c4 <MX_DMA_Init+0x60>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	6493      	str	r3, [r2, #72]	; 0x48
 800178e:	4b0d      	ldr	r3, [pc, #52]	; (80017c4 <MX_DMA_Init+0x60>)
 8001790:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	603b      	str	r3, [r7, #0]
 8001798:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800179a:	2200      	movs	r2, #0
 800179c:	2100      	movs	r1, #0
 800179e:	200b      	movs	r0, #11
 80017a0:	f008 fe41 	bl	800a426 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80017a4:	200b      	movs	r0, #11
 80017a6:	f008 fe58 	bl	800a45a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2100      	movs	r1, #0
 80017ae:	200c      	movs	r0, #12
 80017b0:	f008 fe39 	bl	800a426 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80017b4:	200c      	movs	r0, #12
 80017b6:	f008 fe50 	bl	800a45a <HAL_NVIC_EnableIRQ>

}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000

080017c8 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80017cc:	4b20      	ldr	r3, [pc, #128]	; (8001850 <MX_FDCAN1_Init+0x88>)
 80017ce:	4a21      	ldr	r2, [pc, #132]	; (8001854 <MX_FDCAN1_Init+0x8c>)
 80017d0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80017d2:	4b1f      	ldr	r3, [pc, #124]	; (8001850 <MX_FDCAN1_Init+0x88>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80017d8:	4b1d      	ldr	r3, [pc, #116]	; (8001850 <MX_FDCAN1_Init+0x88>)
 80017da:	f44f 7240 	mov.w	r2, #768	; 0x300
 80017de:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80017e0:	4b1b      	ldr	r3, [pc, #108]	; (8001850 <MX_FDCAN1_Init+0x88>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80017e6:	4b1a      	ldr	r3, [pc, #104]	; (8001850 <MX_FDCAN1_Init+0x88>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 80017ec:	4b18      	ldr	r3, [pc, #96]	; (8001850 <MX_FDCAN1_Init+0x88>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80017f2:	4b17      	ldr	r3, [pc, #92]	; (8001850 <MX_FDCAN1_Init+0x88>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 80017f8:	4b15      	ldr	r3, [pc, #84]	; (8001850 <MX_FDCAN1_Init+0x88>)
 80017fa:	2204      	movs	r2, #4
 80017fc:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80017fe:	4b14      	ldr	r3, [pc, #80]	; (8001850 <MX_FDCAN1_Init+0x88>)
 8001800:	2201      	movs	r2, #1
 8001802:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 29;
 8001804:	4b12      	ldr	r3, [pc, #72]	; (8001850 <MX_FDCAN1_Init+0x88>)
 8001806:	221d      	movs	r2, #29
 8001808:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 10;
 800180a:	4b11      	ldr	r3, [pc, #68]	; (8001850 <MX_FDCAN1_Init+0x88>)
 800180c:	220a      	movs	r2, #10
 800180e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 4;
 8001810:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <MX_FDCAN1_Init+0x88>)
 8001812:	2204      	movs	r2, #4
 8001814:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001816:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <MX_FDCAN1_Init+0x88>)
 8001818:	2201      	movs	r2, #1
 800181a:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 2;
 800181c:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <MX_FDCAN1_Init+0x88>)
 800181e:	2202      	movs	r2, #2
 8001820:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001822:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <MX_FDCAN1_Init+0x88>)
 8001824:	2202      	movs	r2, #2
 8001826:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001828:	4b09      	ldr	r3, [pc, #36]	; (8001850 <MX_FDCAN1_Init+0x88>)
 800182a:	2200      	movs	r2, #0
 800182c:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 3;
 800182e:	4b08      	ldr	r3, [pc, #32]	; (8001850 <MX_FDCAN1_Init+0x88>)
 8001830:	2203      	movs	r2, #3
 8001832:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001834:	4b06      	ldr	r3, [pc, #24]	; (8001850 <MX_FDCAN1_Init+0x88>)
 8001836:	2200      	movs	r2, #0
 8001838:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800183a:	4805      	ldr	r0, [pc, #20]	; (8001850 <MX_FDCAN1_Init+0x88>)
 800183c:	f009 f8b0 	bl	800a9a0 <HAL_FDCAN_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8001846:	f000 fb56 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	200002a8 	.word	0x200002a8
 8001854:	40006400 	.word	0x40006400

08001858 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b09e      	sub	sp, #120	; 0x78
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	2254      	movs	r2, #84	; 0x54
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f012 fbda 	bl	8014032 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a20      	ldr	r2, [pc, #128]	; (8001904 <HAL_FDCAN_MspInit+0xac>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d138      	bne.n	80018fa <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800188e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001892:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	4618      	mov	r0, r3
 800189a:	f00b ff3f 	bl	800d71c <HAL_RCCEx_PeriphCLKConfig>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80018a4:	f000 fb27 	bl	8001ef6 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80018a8:	4b17      	ldr	r3, [pc, #92]	; (8001908 <HAL_FDCAN_MspInit+0xb0>)
 80018aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ac:	4a16      	ldr	r2, [pc, #88]	; (8001908 <HAL_FDCAN_MspInit+0xb0>)
 80018ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018b2:	6593      	str	r3, [r2, #88]	; 0x58
 80018b4:	4b14      	ldr	r3, [pc, #80]	; (8001908 <HAL_FDCAN_MspInit+0xb0>)
 80018b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c0:	4b11      	ldr	r3, [pc, #68]	; (8001908 <HAL_FDCAN_MspInit+0xb0>)
 80018c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c4:	4a10      	ldr	r2, [pc, #64]	; (8001908 <HAL_FDCAN_MspInit+0xb0>)
 80018c6:	f043 0302 	orr.w	r3, r3, #2
 80018ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018cc:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <HAL_FDCAN_MspInit+0xb0>)
 80018ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d0:	f003 0302 	and.w	r3, r3, #2
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018dc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018de:	2302      	movs	r3, #2
 80018e0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80018ea:	2309      	movs	r3, #9
 80018ec:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ee:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80018f2:	4619      	mov	r1, r3
 80018f4:	4805      	ldr	r0, [pc, #20]	; (800190c <HAL_FDCAN_MspInit+0xb4>)
 80018f6:	f009 fcd9 	bl	800b2ac <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80018fa:	bf00      	nop
 80018fc:	3778      	adds	r7, #120	; 0x78
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40006400 	.word	0x40006400
 8001908:	40021000 	.word	0x40021000
 800190c:	48000400 	.word	0x48000400

08001910 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b08a      	sub	sp, #40	; 0x28
 8001914:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001916:	f107 0314 	add.w	r3, r7, #20
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	605a      	str	r2, [r3, #4]
 8001920:	609a      	str	r2, [r3, #8]
 8001922:	60da      	str	r2, [r3, #12]
 8001924:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001926:	4b4a      	ldr	r3, [pc, #296]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800192a:	4a49      	ldr	r2, [pc, #292]	; (8001a50 <MX_GPIO_Init+0x140>)
 800192c:	f043 0320 	orr.w	r3, r3, #32
 8001930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001932:	4b47      	ldr	r3, [pc, #284]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001936:	f003 0320 	and.w	r3, r3, #32
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800193e:	4b44      	ldr	r3, [pc, #272]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001942:	4a43      	ldr	r2, [pc, #268]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001944:	f043 0304 	orr.w	r3, r3, #4
 8001948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800194a:	4b41      	ldr	r3, [pc, #260]	; (8001a50 <MX_GPIO_Init+0x140>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800194e:	f003 0304 	and.w	r3, r3, #4
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001956:	4b3e      	ldr	r3, [pc, #248]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	4a3d      	ldr	r2, [pc, #244]	; (8001a50 <MX_GPIO_Init+0x140>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001962:	4b3b      	ldr	r3, [pc, #236]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60bb      	str	r3, [r7, #8]
 800196c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800196e:	4b38      	ldr	r3, [pc, #224]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001972:	4a37      	ldr	r2, [pc, #220]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001974:	f043 0308 	orr.w	r3, r3, #8
 8001978:	64d3      	str	r3, [r2, #76]	; 0x4c
 800197a:	4b35      	ldr	r3, [pc, #212]	; (8001a50 <MX_GPIO_Init+0x140>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197e:	f003 0308 	and.w	r3, r3, #8
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001986:	4b32      	ldr	r3, [pc, #200]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198a:	4a31      	ldr	r2, [pc, #196]	; (8001a50 <MX_GPIO_Init+0x140>)
 800198c:	f043 0302 	orr.w	r3, r3, #2
 8001990:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001992:	4b2f      	ldr	r3, [pc, #188]	; (8001a50 <MX_GPIO_Init+0x140>)
 8001994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	603b      	str	r3, [r7, #0]
 800199c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|STEP_Pin|DIR_Pin|SPI_MODE_Pin
 800199e:	2200      	movs	r2, #0
 80019a0:	f649 3110 	movw	r1, #39696	; 0x9b10
 80019a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019a8:	f009 fe02 	bl	800b5b0 <HAL_GPIO_WritePin>
                          |SD_MODE_Pin|SPI3_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_RESET);
 80019ac:	2200      	movs	r2, #0
 80019ae:	2120      	movs	r1, #32
 80019b0:	4828      	ldr	r0, [pc, #160]	; (8001a54 <MX_GPIO_Init+0x144>)
 80019b2:	f009 fdfd 	bl	800b5b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2104      	movs	r1, #4
 80019ba:	4827      	ldr	r0, [pc, #156]	; (8001a58 <MX_GPIO_Init+0x148>)
 80019bc:	f009 fdf8 	bl	800b5b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VC_CONTROL_Pin;
 80019c0:	2301      	movs	r3, #1
 80019c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019c4:	2303      	movs	r3, #3
 80019c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VC_CONTROL_GPIO_Port, &GPIO_InitStruct);
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	4619      	mov	r1, r3
 80019d2:	4820      	ldr	r0, [pc, #128]	; (8001a54 <MX_GPIO_Init+0x144>)
 80019d4:	f009 fc6a 	bl	800b2ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = DIAG0_SWN_Pin|DIAG1_SWP_Pin;
 80019d8:	230c      	movs	r3, #12
 80019da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019dc:	2300      	movs	r3, #0
 80019de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4619      	mov	r1, r3
 80019ea:	481a      	ldr	r0, [pc, #104]	; (8001a54 <MX_GPIO_Init+0x144>)
 80019ec:	f009 fc5e 	bl	800b2ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|STEP_Pin|DIR_Pin|SPI_MODE_Pin
 80019f0:	f649 3310 	movw	r3, #39696	; 0x9b10
 80019f4:	617b      	str	r3, [r7, #20]
                          |SD_MODE_Pin|SPI3_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f6:	2301      	movs	r3, #1
 80019f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fe:	2300      	movs	r3, #0
 8001a00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	4619      	mov	r1, r3
 8001a08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a0c:	f009 fc4e 	bl	800b2ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRV_EN_Pin;
 8001a10:	2320      	movs	r3, #32
 8001a12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a14:	2301      	movs	r3, #1
 8001a16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV_EN_GPIO_Port, &GPIO_InitStruct);
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4619      	mov	r1, r3
 8001a26:	480b      	ldr	r0, [pc, #44]	; (8001a54 <MX_GPIO_Init+0x144>)
 8001a28:	f009 fc40 	bl	800b2ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001a2c:	2304      	movs	r3, #4
 8001a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a30:	2301      	movs	r3, #1
 8001a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4619      	mov	r1, r3
 8001a42:	4805      	ldr	r0, [pc, #20]	; (8001a58 <MX_GPIO_Init+0x148>)
 8001a44:	f009 fc32 	bl	800b2ac <HAL_GPIO_Init>

}
 8001a48:	bf00      	nop
 8001a4a:	3728      	adds	r7, #40	; 0x28
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	48000800 	.word	0x48000800
 8001a58:	48000c00 	.word	0x48000c00

08001a5c <MX_I2C4_Init>:
DMA_HandleTypeDef hdma_i2c4_rx;
DMA_HandleTypeDef hdma_i2c4_tx;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001a60:	4b1b      	ldr	r3, [pc, #108]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a62:	4a1c      	ldr	r2, [pc, #112]	; (8001ad4 <MX_I2C4_Init+0x78>)
 8001a64:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00702991;
 8001a66:	4b1a      	ldr	r3, [pc, #104]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a68:	4a1b      	ldr	r2, [pc, #108]	; (8001ad8 <MX_I2C4_Init+0x7c>)
 8001a6a:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001a6c:	4b18      	ldr	r3, [pc, #96]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a72:	4b17      	ldr	r3, [pc, #92]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a78:	4b15      	ldr	r3, [pc, #84]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001a7e:	4b14      	ldr	r3, [pc, #80]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a84:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a8a:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a90:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001a96:	480e      	ldr	r0, [pc, #56]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001a98:	f009 fdbc 	bl	800b614 <HAL_I2C_Init>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001aa2:	f000 fa28 	bl	8001ef6 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	4809      	ldr	r0, [pc, #36]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001aaa:	f00a ffbd 	bl	800ca28 <HAL_I2CEx_ConfigAnalogFilter>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001ab4:	f000 fa1f 	bl	8001ef6 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4805      	ldr	r0, [pc, #20]	; (8001ad0 <MX_I2C4_Init+0x74>)
 8001abc:	f00a ffff 	bl	800cabe <HAL_I2CEx_ConfigDigitalFilter>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001ac6:	f000 fa16 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	2000030c 	.word	0x2000030c
 8001ad4:	40008400 	.word	0x40008400
 8001ad8:	00702991 	.word	0x00702991

08001adc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b0a0      	sub	sp, #128	; 0x80
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001af4:	f107 0318 	add.w	r3, r7, #24
 8001af8:	2254      	movs	r2, #84	; 0x54
 8001afa:	2100      	movs	r1, #0
 8001afc:	4618      	mov	r0, r3
 8001afe:	f012 fa98 	bl	8014032 <memset>
  if(i2cHandle->Instance==I2C4)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a5e      	ldr	r2, [pc, #376]	; (8001c80 <HAL_I2C_MspInit+0x1a4>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	f040 80b5 	bne.w	8001c78 <HAL_I2C_MspInit+0x19c>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001b0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b12:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001b14:	2300      	movs	r3, #0
 8001b16:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b18:	f107 0318 	add.w	r3, r7, #24
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f00b fdfd 	bl	800d71c <HAL_RCCEx_PeriphCLKConfig>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001b28:	f000 f9e5 	bl	8001ef6 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b2c:	4b55      	ldr	r3, [pc, #340]	; (8001c84 <HAL_I2C_MspInit+0x1a8>)
 8001b2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b30:	4a54      	ldr	r2, [pc, #336]	; (8001c84 <HAL_I2C_MspInit+0x1a8>)
 8001b32:	f043 0304 	orr.w	r3, r3, #4
 8001b36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b38:	4b52      	ldr	r3, [pc, #328]	; (8001c84 <HAL_I2C_MspInit+0x1a8>)
 8001b3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	617b      	str	r3, [r7, #20]
 8001b42:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b44:	4b4f      	ldr	r3, [pc, #316]	; (8001c84 <HAL_I2C_MspInit+0x1a8>)
 8001b46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b48:	4a4e      	ldr	r2, [pc, #312]	; (8001c84 <HAL_I2C_MspInit+0x1a8>)
 8001b4a:	f043 0302 	orr.w	r3, r3, #2
 8001b4e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b50:	4b4c      	ldr	r3, [pc, #304]	; (8001c84 <HAL_I2C_MspInit+0x1a8>)
 8001b52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b54:	f003 0302 	and.w	r3, r3, #2
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PC6     ------> I2C4_SCL
    PB7     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b5c:	2340      	movs	r3, #64	; 0x40
 8001b5e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b60:	2312      	movs	r3, #18
 8001b62:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 8001b6c:	2308      	movs	r3, #8
 8001b6e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b70:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b74:	4619      	mov	r1, r3
 8001b76:	4844      	ldr	r0, [pc, #272]	; (8001c88 <HAL_I2C_MspInit+0x1ac>)
 8001b78:	f009 fb98 	bl	800b2ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b7c:	2380      	movs	r3, #128	; 0x80
 8001b7e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b80:	2312      	movs	r3, #18
 8001b82:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b90:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b94:	4619      	mov	r1, r3
 8001b96:	483d      	ldr	r0, [pc, #244]	; (8001c8c <HAL_I2C_MspInit+0x1b0>)
 8001b98:	f009 fb88 	bl	800b2ac <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001b9c:	4b39      	ldr	r3, [pc, #228]	; (8001c84 <HAL_I2C_MspInit+0x1a8>)
 8001b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba0:	4a38      	ldr	r2, [pc, #224]	; (8001c84 <HAL_I2C_MspInit+0x1a8>)
 8001ba2:	f043 0302 	orr.w	r3, r3, #2
 8001ba6:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001ba8:	4b36      	ldr	r3, [pc, #216]	; (8001c84 <HAL_I2C_MspInit+0x1a8>)
 8001baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	68fb      	ldr	r3, [r7, #12]

    /* I2C4 DMA Init */
    /* I2C4_RX Init */
    hdma_i2c4_rx.Instance = DMA1_Channel1;
 8001bb4:	4b36      	ldr	r3, [pc, #216]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001bb6:	4a37      	ldr	r2, [pc, #220]	; (8001c94 <HAL_I2C_MspInit+0x1b8>)
 8001bb8:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Request = DMA_REQUEST_I2C4_RX;
 8001bba:	4b35      	ldr	r3, [pc, #212]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001bbc:	2216      	movs	r2, #22
 8001bbe:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bc0:	4b33      	ldr	r3, [pc, #204]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bc6:	4b32      	ldr	r3, [pc, #200]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bcc:	4b30      	ldr	r3, [pc, #192]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001bce:	2280      	movs	r2, #128	; 0x80
 8001bd0:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bd2:	4b2f      	ldr	r3, [pc, #188]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bd8:	4b2d      	ldr	r3, [pc, #180]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 8001bde:	4b2c      	ldr	r3, [pc, #176]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001be4:	4b2a      	ldr	r3, [pc, #168]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 8001bea:	4829      	ldr	r0, [pc, #164]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001bec:	f008 fc50 	bl	800a490 <HAL_DMA_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_I2C_MspInit+0x11e>
    {
      Error_Handler();
 8001bf6:	f000 f97e 	bl	8001ef6 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c4_rx);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a24      	ldr	r2, [pc, #144]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001bfe:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c00:	4a23      	ldr	r2, [pc, #140]	; (8001c90 <HAL_I2C_MspInit+0x1b4>)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C4_TX Init */
    hdma_i2c4_tx.Instance = DMA1_Channel2;
 8001c06:	4b24      	ldr	r3, [pc, #144]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c08:	4a24      	ldr	r2, [pc, #144]	; (8001c9c <HAL_I2C_MspInit+0x1c0>)
 8001c0a:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Request = DMA_REQUEST_I2C4_TX;
 8001c0c:	4b22      	ldr	r3, [pc, #136]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c0e:	2217      	movs	r2, #23
 8001c10:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c12:	4b21      	ldr	r3, [pc, #132]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c14:	2210      	movs	r2, #16
 8001c16:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c18:	4b1f      	ldr	r3, [pc, #124]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c1e:	4b1e      	ldr	r3, [pc, #120]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c20:	2280      	movs	r2, #128	; 0x80
 8001c22:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c24:	4b1c      	ldr	r3, [pc, #112]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c2a:	4b1b      	ldr	r3, [pc, #108]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8001c30:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c36:	4b18      	ldr	r3, [pc, #96]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8001c3c:	4816      	ldr	r0, [pc, #88]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c3e:	f008 fc27 	bl	800a490 <HAL_DMA_Init>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <HAL_I2C_MspInit+0x170>
    {
      Error_Handler();
 8001c48:	f000 f955 	bl	8001ef6 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c4_tx);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c50:	639a      	str	r2, [r3, #56]	; 0x38
 8001c52:	4a11      	ldr	r2, [pc, #68]	; (8001c98 <HAL_I2C_MspInit+0x1bc>)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C4 interrupt Init */
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	2052      	movs	r0, #82	; 0x52
 8001c5e:	f008 fbe2 	bl	800a426 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 8001c62:	2052      	movs	r0, #82	; 0x52
 8001c64:	f008 fbf9 	bl	800a45a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2100      	movs	r1, #0
 8001c6c:	2053      	movs	r0, #83	; 0x53
 8001c6e:	f008 fbda 	bl	800a426 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 8001c72:	2053      	movs	r0, #83	; 0x53
 8001c74:	f008 fbf1 	bl	800a45a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001c78:	bf00      	nop
 8001c7a:	3780      	adds	r7, #128	; 0x80
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40008400 	.word	0x40008400
 8001c84:	40021000 	.word	0x40021000
 8001c88:	48000800 	.word	0x48000800
 8001c8c:	48000400 	.word	0x48000400
 8001c90:	20000360 	.word	0x20000360
 8001c94:	40020008 	.word	0x40020008
 8001c98:	200003c0 	.word	0x200003c0
 8001c9c:	4002001c 	.word	0x4002001c

08001ca0 <motor_config_assembler>:
	  domain_id_selector(jconf);
#endif
}

void motor_config_assembler(motor_config * mc)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
	if (JOINT_N == 1)
	{
		mc->motor_type = 17;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2211      	movs	r2, #17
 8001cac:	701a      	strb	r2, [r3, #0]
		mc->direction = 1;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	729a      	strb	r2, [r3, #10]
	{
		mc->motor_type = 14;
		mc->direction = 1;
	}

	switch(mc->motor_type)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f993 3000 	ldrsb.w	r3, [r3]
 8001cba:	2b17      	cmp	r3, #23
 8001cbc:	d019      	beq.n	8001cf2 <motor_config_assembler+0x52>
 8001cbe:	2b17      	cmp	r3, #23
 8001cc0:	dc20      	bgt.n	8001d04 <motor_config_assembler+0x64>
 8001cc2:	2b0e      	cmp	r3, #14
 8001cc4:	d002      	beq.n	8001ccc <motor_config_assembler+0x2c>
 8001cc6:	2b11      	cmp	r3, #17
 8001cc8:	d00a      	beq.n	8001ce0 <motor_config_assembler+0x40>
	case 23:
		mc->max_irun_scaler = 31;
		mc->max_effort = 10.2;
		mc->init_irun = 3;
	}
}
 8001cca:	e01b      	b.n	8001d04 <motor_config_assembler+0x64>
		mc->max_irun_scaler = 10;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	220a      	movs	r2, #10
 8001cd0:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 0.5;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001cd8:	605a      	str	r2, [r3, #4]
		mc->init_irun = 1;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	725a      	strb	r2, [r3, #9]
		mc->max_irun_scaler = 12;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	220c      	movs	r2, #12
 8001ce4:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 3.9;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a09      	ldr	r2, [pc, #36]	; (8001d10 <motor_config_assembler+0x70>)
 8001cea:	605a      	str	r2, [r3, #4]
		mc->init_irun = 1;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	725a      	strb	r2, [r3, #9]
		mc->max_irun_scaler = 31;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	221f      	movs	r2, #31
 8001cf6:	721a      	strb	r2, [r3, #8]
		mc->max_effort = 10.2;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a06      	ldr	r2, [pc, #24]	; (8001d14 <motor_config_assembler+0x74>)
 8001cfc:	605a      	str	r2, [r3, #4]
		mc->init_irun = 3;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2203      	movs	r2, #3
 8001d02:	725a      	strb	r2, [r3, #9]
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	4079999a 	.word	0x4079999a
 8001d14:	41233333 	.word	0x41233333

08001d18 <joint_config_assembler>:


void joint_config_assembler(joint_config * jconf)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	if (JOINT_N == 1)
	{
		jconf->full_steps = 2560000;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a18      	ldr	r2, [pc, #96]	; (8001d84 <joint_config_assembler+0x6c>)
 8001d24:	609a      	str	r2, [r3, #8]
		jconf->gear_ratio = 50;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a17      	ldr	r2, [pc, #92]	; (8001d88 <joint_config_assembler+0x70>)
 8001d2a:	60da      	str	r2, [r3, #12]
	{
		jconf->full_steps = 983204;
		jconf->gear_ratio = 19;
	}

	jconf->domain_id = 0;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	705a      	strb	r2, [r3, #1]
	jconf->full_steps = 0;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	609a      	str	r2, [r3, #8]
	jconf->gear_ratio = 0.0;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f04f 0200 	mov.w	r2, #0
 8001d3e:	60da      	str	r2, [r3, #12]
	jconf->lower_limit_enc = 0.0;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f04f 0200 	mov.w	r2, #0
 8001d46:	61da      	str	r2, [r3, #28]
	jconf->lower_limit_ticks = 0;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	615a      	str	r2, [r3, #20]
	jconf->motor_type = 0;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	70da      	strb	r2, [r3, #3]
	jconf->upper_limit_enc = 0.0;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	619a      	str	r2, [r3, #24]
	jconf->upper_limit_ticks = 0;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	611a      	str	r2, [r3, #16]
	jconf->zero_enc = 0.0;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f04f 0200 	mov.w	r2, #0
 8001d68:	621a      	str	r2, [r3, #32]
	jconf->upper_limit_effort = 0.0;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f04f 0200 	mov.w	r2, #0
 8001d70:	625a      	str	r2, [r3, #36]	; 0x24
	jconf->direction = 1;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2201      	movs	r2, #1
 8001d76:	711a      	strb	r2, [r3, #4]
//
//
//#define NEMA14_GR 19 //TODO possible to correct ratio to 19.38/187 for more precise velocity calculation
//#define NEMA17_GR 50
//#define NEMA23_GR 50
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	00271000 	.word	0x00271000
 8001d88:	42480000 	.word	0x42480000

08001d8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b094      	sub	sp, #80	; 0x50
 8001d90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d92:	f008 f9da 	bl	800a14a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d96:	f000 f863 	bl	8001e60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d9a:	f7ff fdb9 	bl	8001910 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d9e:	f7ff fce1 	bl	8001764 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001da2:	f7ff fd11 	bl	80017c8 <MX_FDCAN1_Init>
  MX_I2C4_Init();
 8001da6:	f7ff fe59 	bl	8001a5c <MX_I2C4_Init>
  MX_USART2_UART_Init();
 8001daa:	f008 f869 	bl	8009e80 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001dae:	f007 f999 	bl	80090e4 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001db2:	f007 f9d5 	bl	8009160 <MX_SPI3_Init>
  MX_TIM8_Init();
 8001db6:	f007 fbf1 	bl	800959c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  cyphal_can_starter(&hfdcan1);
 8001dba:	4826      	ldr	r0, [pc, #152]	; (8001e54 <main+0xc8>)
 8001dbc:	f005 f9a8 	bl	8007110 <cyphal_can_starter>
  setup_cyphal(&hfdcan1);
 8001dc0:	4824      	ldr	r0, [pc, #144]	; (8001e54 <main+0xc8>)
 8001dc2:	f005 f901 	bl	8006fc8 <setup_cyphal>
  HAL_Delay(10);
 8001dc6:	200a      	movs	r0, #10
 8001dc8:	f008 fa30 	bl	800a22c <HAL_Delay>
  joint_config_assembler(&jc);
 8001dcc:	4822      	ldr	r0, [pc, #136]	; (8001e58 <main+0xcc>)
 8001dce:	f7ff ffa3 	bl	8001d18 <joint_config_assembler>
  motor_config_assembler(&mc);
 8001dd2:	4822      	ldr	r0, [pc, #136]	; (8001e5c <main+0xd0>)
 8001dd4:	f7ff ff64 	bl	8001ca0 <motor_config_assembler>
  HAL_Delay(10);
 8001dd8:	200a      	movs	r0, #10
 8001dda:	f008 fa27 	bl	800a22c <HAL_Delay>
  tmc5160_init(&mc);
 8001dde:	481f      	ldr	r0, [pc, #124]	; (8001e5c <main+0xd0>)
 8001de0:	f007 fea2 	bl	8009b28 <tmc5160_init>
  HAL_Delay(10);
 8001de4:	200a      	movs	r0, #10
 8001de6:	f008 fa21 	bl	800a22c <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  uint8_t msg[10];
  int i = 0;
 8001dea:	2300      	movs	r3, #0
 8001dec:	647b      	str	r3, [r7, #68]	; 0x44
  //uint16_t addr9250=0xD0; //0x68<<1

  HAL_StatusTypeDef rv;


  uint32_t last_hbeat = HAL_GetTick();
 8001dee:	f008 fa11 	bl	800a214 <HAL_GetTick>
 8001df2:	64f8      	str	r0, [r7, #76]	; 0x4c
  uint32_t last_js = HAL_GetTick();
 8001df4:	f008 fa0e 	bl	800a214 <HAL_GetTick>
 8001df8:	64b8      	str	r0, [r7, #72]	; 0x48

  vec_4ax linear = {0};
 8001dfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dfe:	2200      	movs	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]
 8001e02:	605a      	str	r2, [r3, #4]
 8001e04:	609a      	str	r2, [r3, #8]
 8001e06:	60da      	str	r2, [r3, #12]
  vec_4ax quat = {0};
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
  vec_4ax gyro = {0};
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
  //rv = HAL_I2C_IsDeviceReady(&hi2c4, 0x29, 1, 10);
  //IMU_setup();

  while (1)
  {
      uint32_t now = HAL_GetTick();
 8001e22:	f008 f9f7 	bl	800a214 <HAL_GetTick>
 8001e26:	6438      	str	r0, [r7, #64]	; 0x40
      if ( (now - last_hbeat) >= 1000) {
 8001e28:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e32:	d303      	bcc.n	8001e3c <main+0xb0>
          last_hbeat = now;
 8001e34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e36:	64fb      	str	r3, [r7, #76]	; 0x4c
          heartbeat();
 8001e38:	f005 f896 	bl	8006f68 <heartbeat>
      	  //imu_get_gyro(&gyro);
          //sprintf(msg,"%d\n\0", q[1]);
          //HAL_UART_Transmit_IT(&huart2, msg, sizeof(msg));
          //send_IMU(&quat.w, &quat.x, &quat.y, &quat.z, &linear.x, &linear.y, &linear.z, &gyro.x, &gyro.y, &gyro.z);
      }
      if ( (now - last_js) >= 100) {
 8001e3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001e3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b63      	cmp	r3, #99	; 0x63
 8001e44:	d903      	bls.n	8001e4e <main+0xc2>
    	  last_js = now;
 8001e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e48:	64bb      	str	r3, [r7, #72]	; 0x48
    	  send_JS();
 8001e4a:	f005 f84b 	bl	8006ee4 <send_JS>
      }
      cyphal_loop();
 8001e4e:	f005 f951 	bl	80070f4 <cyphal_loop>
  {
 8001e52:	e7e6      	b.n	8001e22 <main+0x96>
 8001e54:	200002a8 	.word	0x200002a8
 8001e58:	2000042c 	.word	0x2000042c
 8001e5c:	20000420 	.word	0x20000420

08001e60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b094      	sub	sp, #80	; 0x50
 8001e64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e66:	f107 0318 	add.w	r3, r7, #24
 8001e6a:	2238      	movs	r2, #56	; 0x38
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f012 f8df 	bl	8014032 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]
 8001e7c:	609a      	str	r2, [r3, #8]
 8001e7e:	60da      	str	r2, [r3, #12]
 8001e80:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f00a fe68 	bl	800cb58 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e90:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e92:	2302      	movs	r3, #2
 8001e94:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e96:	2303      	movs	r3, #3
 8001e98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001e9e:	2328      	movs	r3, #40	; 0x28
 8001ea0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eae:	f107 0318 	add.w	r3, r7, #24
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f00a ff04 	bl	800ccc0 <HAL_RCC_OscConfig>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001ebe:	f000 f81a 	bl	8001ef6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ec2:	230f      	movs	r3, #15
 8001ec4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ece:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ed2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ed4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ed8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001eda:	1d3b      	adds	r3, r7, #4
 8001edc:	2104      	movs	r1, #4
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f00b fa00 	bl	800d2e4 <HAL_RCC_ClockConfig>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001eea:	f000 f804 	bl	8001ef6 <Error_Handler>
  }
}
 8001eee:	bf00      	nop
 8001ef0:	3750      	adds	r7, #80	; 0x50
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001efa:	b672      	cpsid	i
}
 8001efc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001efe:	e7fe      	b.n	8001efe <Error_Handler+0x8>

08001f00 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>:
    }

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_add_ref_copy()
    { ++_M_use_count; }
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	1c5a      	adds	r2, r3, #1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>:

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_release() noexcept
    {
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
      if (--_M_use_count == 0)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	1e5a      	subs	r2, r3, #1
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	bf0c      	ite	eq
 8001f50:	2301      	moveq	r3, #1
 8001f52:	2300      	movne	r3, #0
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d019      	beq.n	8001f8e <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
        {
          _M_dispose();
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	3308      	adds	r3, #8
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	4798      	blx	r3
          if (--_M_weak_count == 0)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	1e5a      	subs	r2, r3, #1
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	bf0c      	ite	eq
 8001f78:	2301      	moveq	r3, #1
 8001f7a:	2300      	movne	r3, #0
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d005      	beq.n	8001f8e <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
            _M_destroy();
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	330c      	adds	r3, #12
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	4798      	blx	r3
        }
    }
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <_ZNSt9_Any_data9_M_accessEv>:
    void (_Undefined_class::*_M_member_pointer)();
  };

  union [[gnu::may_alias]] _Any_data
  {
    void*       _M_access()       { return &_M_pod_data[0]; }
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const { return &_M_pod_data[0]; }
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <_ZNSt14_Function_baseD1Ev>:
	  { return true; }
      };

    _Function_base() = default;

    ~_Function_base()
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b082      	sub	sp, #8
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d005      	beq.n	8001fde <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	6879      	ldr	r1, [r7, #4]
 8001fda:	2203      	movs	r2, #3
 8001fdc:	4798      	blx	r3
    }
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	bf0c      	ite	eq
 8001ff8:	2301      	moveq	r3, #1
 8001ffa:	2300      	movne	r3, #0
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	4618      	mov	r0, r3
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <_ZNSt8functionIFyvEED1Ev>:
   *  @brief Polymorphic function wrapper.
   *  @ingroup functors
   *  @since C++11
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 800200a:	b580      	push	{r7, lr}
 800200c:	b082      	sub	sp, #8
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ffd4 	bl	8001fc2 <_ZNSt14_Function_baseD1Ev>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <_ZNSt8functionIFvvEED1Ev>:
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff ffc7 	bl	8001fc2 <_ZNSt14_Function_baseD1Ev>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4618      	mov	r0, r3
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>:

struct UtilityConfig {
    const std::function<uint64_t()> micros_64;
    const std::function<void()> error_handler;

    explicit UtilityConfig(std::function<uint64_t()>&& micros, std::function<void()>&& handler):
 800203e:	b580      	push	{r7, lr}
 8002040:	b084      	sub	sp, #16
 8002042:	af00      	add	r7, sp, #0
 8002044:	60f8      	str	r0, [r7, #12]
 8002046:	60b9      	str	r1, [r7, #8]
 8002048:	607a      	str	r2, [r7, #4]
        micros_64(micros),
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	4618      	mov	r0, r3
 8002050:	f005 f934 	bl	80072bc <_ZNSt8functionIFyvEEC1ERKS1_>
        error_handler(handler)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	3310      	adds	r3, #16
 8002058:	6879      	ldr	r1, [r7, #4]
 800205a:	4618      	mov	r0, r3
 800205c:	f005 f959 	bl	8007312 <_ZNSt8functionIFvvEEC1ERKS1_>
    {};
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	4618      	mov	r0, r3
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
	...

0800206c <_ZN17AbstractAllocatorC1EjR13UtilityConfig>:

class AbstractAllocator {
protected:
    UtilityConfig& utilities;
public:
    AbstractAllocator(size_t size, UtilityConfig& utilities): utilities(utilities) {};
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
 8002078:	4a06      	ldr	r2, [pc, #24]	; (8002094 <_ZN17AbstractAllocatorC1EjR13UtilityConfig+0x28>)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	605a      	str	r2, [r3, #4]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	4618      	mov	r0, r3
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	080181d4 	.word	0x080181d4

08002098 <_Z7alloc_fP14CanardInstancej>:
#include <cyphal/definitions.h>
#include <libcanard/canard.h>

extern std::unique_ptr<AbstractAllocator> _alloc_ptr;

inline void* alloc_f (CanardInstance* ins, size_t amount) {
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 80020a2:	480d      	ldr	r0, [pc, #52]	; (80020d8 <_Z7alloc_fP14CanardInstancej+0x40>)
 80020a4:	f005 f960 	bl	8007368 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 80020a8:	4603      	mov	r3, r0
 80020aa:	f083 0301 	eor.w	r3, r3, #1
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d002      	beq.n	80020ba <_Z7alloc_fP14CanardInstancej+0x22>
        #ifdef __linux__
        std::cerr << "Tried to allocate canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 80020b4:	2001      	movs	r0, #1
 80020b6:	f010 ff17 	bl	8012ee8 <exit>
    }
    return _alloc_ptr->allocate(ins, amount);
 80020ba:	4807      	ldr	r0, [pc, #28]	; (80020d8 <_Z7alloc_fP14CanardInstancej+0x40>)
 80020bc:	f005 f965 	bl	800738a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 80020c0:	4603      	mov	r3, r0
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	6814      	ldr	r4, [r2, #0]
 80020c6:	683a      	ldr	r2, [r7, #0]
 80020c8:	6879      	ldr	r1, [r7, #4]
 80020ca:	4618      	mov	r0, r3
 80020cc:	47a0      	blx	r4
 80020ce:	4603      	mov	r3, r0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd90      	pop	{r4, r7, pc}
 80020d8:	2000098c 	.word	0x2000098c

080020dc <_Z6free_fP14CanardInstancePv>:
inline void free_f (CanardInstance* ins, void* pointer) {
 80020dc:	b590      	push	{r4, r7, lr}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 80020e6:	480d      	ldr	r0, [pc, #52]	; (800211c <_Z6free_fP14CanardInstancePv+0x40>)
 80020e8:	f005 f93e 	bl	8007368 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 80020ec:	4603      	mov	r3, r0
 80020ee:	f083 0301 	eor.w	r3, r3, #1
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d002      	beq.n	80020fe <_Z6free_fP14CanardInstancePv+0x22>
        #ifdef __linux__
        std::cerr << "Tried to free (?) canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 80020f8:	2001      	movs	r0, #1
 80020fa:	f010 fef5 	bl	8012ee8 <exit>
    }
    return _alloc_ptr->free(ins, pointer);
 80020fe:	4807      	ldr	r0, [pc, #28]	; (800211c <_Z6free_fP14CanardInstancePv+0x40>)
 8002100:	f005 f943 	bl	800738a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 8002104:	4603      	mov	r3, r0
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	3204      	adds	r2, #4
 800210a:	6814      	ldr	r4, [r2, #0]
 800210c:	683a      	ldr	r2, [r7, #0]
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	4618      	mov	r0, r3
 8002112:	47a0      	blx	r4
 8002114:	bf00      	nop
}
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	bd90      	pop	{r4, r7, pc}
 800211c:	2000098c 	.word	0x2000098c

08002120 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>:
    CanardInstance canard;
    UtilityConfig& utilities;

    AbstractCANProvider() = delete;
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, UtilityConfig& utilities) : AbstractCANProvider(canard_mtu, wire_mtu, 200, utilities) {};
    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, size_t queue_len, UtilityConfig& utilities) :
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
 800212c:	603b      	str	r3, [r7, #0]
        CANARD_MTU(canard_mtu),
        WIRE_MTU(wire_mtu),
        queue(canardTxInit(queue_len, CANARD_MTU)),
        utilities(utilities)
 800212e:	4a0c      	ldr	r2, [pc, #48]	; (8002160 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig+0x40>)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	601a      	str	r2, [r3, #0]
        CANARD_MTU(canard_mtu),
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	68ba      	ldr	r2, [r7, #8]
 8002138:	605a      	str	r2, [r3, #4]
        WIRE_MTU(wire_mtu),
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	609a      	str	r2, [r3, #8]
        queue(canardTxInit(queue_len, CANARD_MTU)),
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	330c      	adds	r3, #12
 8002148:	6839      	ldr	r1, [r7, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f010 fbc0 	bl	80128d0 <canardTxInit>
        utilities(utilities)
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	63da      	str	r2, [r3, #60]	; 0x3c
    {};
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	4618      	mov	r0, r3
 800215a:	3710      	adds	r7, #16
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	08018398 	.word	0x08018398

08002164 <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>:
private:
    const CanardNodeID node_id;
    UtilityConfig& utilities;
    std::unique_ptr<AbstractCANProvider> provider;
public:
    CyphalInterface(CanardNodeID node_id, UtilityConfig& config, AbstractCANProvider* provider) :
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	607a      	str	r2, [r7, #4]
 800216e:	603b      	str	r3, [r7, #0]
 8002170:	460b      	mov	r3, r1
 8002172:	72fb      	strb	r3, [r7, #11]
		node_id(node_id), utilities(config), provider(provider) {};
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	7afa      	ldrb	r2, [r7, #11]
 8002178:	701a      	strb	r2, [r3, #0]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	605a      	str	r2, [r3, #4]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3308      	adds	r3, #8
 8002184:	6839      	ldr	r1, [r7, #0]
 8002186:	4618      	mov	r0, r3
 8002188:	f005 f91b 	bl	80073c2 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
	...

08002198 <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>:
class G4CAN : public AbstractCANProvider {
public:
    typedef FDCAN_HandleTypeDef* Handler;
private:
    FDCAN_HandleTypeDef* handler;
    G4CAN(Handler handler, size_t queue_len, UtilityConfig& utilities):
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af02      	add	r7, sp, #8
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
 80021a4:	603b      	str	r3, [r7, #0]
        AbstractCANProvider(CANARD_MTU_CAN_FD, 72, queue_len, utilities), handler(handler) {};
 80021a6:	68f8      	ldr	r0, [r7, #12]
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2248      	movs	r2, #72	; 0x48
 80021b0:	2140      	movs	r1, #64	; 0x40
 80021b2:	f7ff ffb5 	bl	8002120 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>
 80021b6:	4a05      	ldr	r2, [pc, #20]	; (80021cc <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig+0x34>)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	641a      	str	r2, [r3, #64]	; 0x40
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	4618      	mov	r0, r3
 80021c6:	3710      	adds	r7, #16
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	08018374 	.word	0x08018374

080021d0 <_ZN15SystemAllocatorC1EjR13UtilityConfig>:
#include <cyphal/allocators/allocator.h>

class SystemAllocator : public AbstractAllocator {
public:
	// TODO: do something with size value?
	explicit SystemAllocator(size_t size, UtilityConfig& utilities): AbstractAllocator(size, utilities) {};
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	68b9      	ldr	r1, [r7, #8]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff ff42 	bl	800206c <_ZN17AbstractAllocatorC1EjR13UtilityConfig>
 80021e8:	4a03      	ldr	r2, [pc, #12]	; (80021f8 <_ZN15SystemAllocatorC1EjR13UtilityConfig+0x28>)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	4618      	mov	r0, r3
 80021f2:	3710      	adds	r7, #16
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	08018258 	.word	0x08018258

080021fc <_ZSt8isfinitef>:
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr bool
  isfinite(float __x)
  { return __builtin_isfinite(__x); }
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	ed87 0a01 	vstr	s0, [r7, #4]
 8002206:	edd7 7a01 	vldr	s15, [r7, #4]
 800220a:	eef0 7ae7 	vabs.f32	s15, s15
 800220e:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002240 <_ZSt8isfinitef+0x44>
 8002212:	eef4 7a47 	vcmp.f32	s15, s14
 8002216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800221a:	bf8c      	ite	hi
 800221c:	2301      	movhi	r3, #1
 800221e:	2300      	movls	r3, #0
 8002220:	b2db      	uxtb	r3, r3
 8002222:	f083 0301 	eor.w	r3, r3, #1
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b00      	cmp	r3, #0
 800222a:	bf14      	ite	ne
 800222c:	2301      	movne	r3, #1
 800222e:	2300      	moveq	r3, #0
 8002230:	b2db      	uxtb	r3, r3
 8002232:	4618      	mov	r0, r3
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	7f7fffff 	.word	0x7f7fffff

08002244 <nunavutChooseMin>:

// ---------------------------------------------------- HELPERS ----------------------------------------------------

/// Returns the smallest value.
static inline size_t nunavutChooseMin(const size_t a, const size_t b)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	429a      	cmp	r2, r3
 8002254:	d201      	bcs.n	800225a <nunavutChooseMin+0x16>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	e000      	b.n	800225c <nunavutChooseMin+0x18>
 800225a:	683b      	ldr	r3, [r7, #0]
}
 800225c:	4618      	mov	r0, r3
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <nunavutSaturateBufferFragmentBitLength>:
///         [--------------- fragment_offset_bits ---------------][--- fragment_length_bits ---]
///                                                               [-- out bits --]
///
static inline size_t nunavutSaturateBufferFragmentBitLength(
    const size_t buffer_size_bytes, const size_t fragment_offset_bits, const size_t fragment_length_bits)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
    const size_t size_bits = (size_t)buffer_size_bytes * 8U;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	617b      	str	r3, [r7, #20]
    const size_t tail_bits = size_bits - nunavutChooseMin(size_bits, fragment_offset_bits);
 800227a:	68b9      	ldr	r1, [r7, #8]
 800227c:	6978      	ldr	r0, [r7, #20]
 800227e:	f7ff ffe1 	bl	8002244 <nunavutChooseMin>
 8002282:	4602      	mov	r2, r0
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	1a9b      	subs	r3, r3, r2
 8002288:	613b      	str	r3, [r7, #16]
    return nunavutChooseMin(fragment_length_bits, tail_bits);
 800228a:	6939      	ldr	r1, [r7, #16]
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff ffd9 	bl	8002244 <nunavutChooseMin>
 8002292:	4603      	mov	r3, r0
}
 8002294:	4618      	mov	r0, r3
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <nunavutCopyBits>:
static inline void nunavutCopyBits(void* const dst,
                                   const size_t dst_offset_bits,
                                   const size_t length_bits,
                                   const void* const src,
                                   const size_t src_offset_bits)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b092      	sub	sp, #72	; 0x48
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
 80022a8:	603b      	str	r3, [r7, #0]



    if ((0U == (src_offset_bits % 8U)) && (0U == (dst_offset_bits % 8U)))  // Aligned copy, optimized, most common case.
 80022aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022ac:	f003 0307 	and.w	r3, r3, #7
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d145      	bne.n	8002340 <nunavutCopyBits+0xa4>
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d140      	bne.n	8002340 <nunavutCopyBits+0xa4>
    {
        const size_t length_bytes = (size_t)(length_bits / 8U);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	08db      	lsrs	r3, r3, #3
 80022c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        // Intentional violation of MISRA: Pointer arithmetics. This is done to remove the API constraint that
        // offsets be under 8 bits. Fewer constraints reduce the chance of API misuse.
        const uint8_t* const psrc = (src_offset_bits / 8U) + (const uint8_t*) src;  // NOSONAR NOLINT
 80022c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022c6:	08db      	lsrs	r3, r3, #3
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	4413      	add	r3, r2
 80022cc:	63bb      	str	r3, [r7, #56]	; 0x38
        uint8_t*       const pdst = (dst_offset_bits / 8U) +       (uint8_t*) dst;  // NOSONAR NOLINT
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	08db      	lsrs	r3, r3, #3
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4413      	add	r3, r2
 80022d6:	637b      	str	r3, [r7, #52]	; 0x34
        (void) memmove(pdst, psrc, length_bytes);
 80022d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80022dc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80022de:	f011 fe8e 	bl	8013ffe <memmove>
        const uint8_t length_mod = (uint8_t)(length_bits % 8U);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (0U != length_mod)  // If the length is unaligned, the last byte requires special treatment.
 80022ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	f000 808a 	beq.w	800240c <nunavutCopyBits+0x170>
        {
            // Intentional violation of MISRA: Pointer arithmetics. It is unavoidable in this context.
            const uint8_t* const last_src = psrc + length_bytes;  // NOLINT NOSONAR
 80022f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022fc:	4413      	add	r3, r2
 80022fe:	62fb      	str	r3, [r7, #44]	; 0x2c
            uint8_t* const last_dst       = pdst + length_bytes;  // NOLINT NOSONAR
 8002300:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002304:	4413      	add	r3, r2
 8002306:	62bb      	str	r3, [r7, #40]	; 0x28

            const uint8_t mask = (uint8_t)((1U << length_mod) - 1U);
 8002308:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800230c:	2201      	movs	r2, #1
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	b2db      	uxtb	r3, r3
 8002314:	3b01      	subs	r3, #1
 8002316:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            *last_dst = (*last_dst & (uint8_t)~mask) | (*last_src & mask);
 800231a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800231c:	781a      	ldrb	r2, [r3, #0]
 800231e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002322:	43db      	mvns	r3, r3
 8002324:	b2db      	uxtb	r3, r3
 8002326:	4013      	ands	r3, r2
 8002328:	b2da      	uxtb	r2, r3
 800232a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232c:	7819      	ldrb	r1, [r3, #0]
 800232e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002332:	400b      	ands	r3, r1
 8002334:	b2db      	uxtb	r3, r3
 8002336:	4313      	orrs	r3, r2
 8002338:	b2da      	uxtb	r2, r3
 800233a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800233c:	701a      	strb	r2, [r3, #0]
        }
    }
 800233e:	e065      	b.n	800240c <nunavutCopyBits+0x170>
    else
    {
        // The algorithm was originally designed by Ben Dyer for Libuavcan v0:
        // https://github.com/OpenCyphal/libuavcan/blob/legacy-v0/libuavcan/src/marshal/uc_bit_array_copy.cpp
        // This version is modified for v1 where the bit order is the opposite.
        const uint8_t* const psrc = (const uint8_t*) src;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	623b      	str	r3, [r7, #32]
        uint8_t*       const pdst =       (uint8_t*) dst;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	61fb      	str	r3, [r7, #28]
        size_t       src_off  = src_offset_bits;
 8002348:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800234a:	647b      	str	r3, [r7, #68]	; 0x44
        size_t       dst_off  = dst_offset_bits;
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	643b      	str	r3, [r7, #64]	; 0x40
        const size_t last_bit = src_off + length_bits;
 8002350:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4413      	add	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]


        while (last_bit > src_off)
 8002358:	e053      	b.n	8002402 <nunavutCopyBits+0x166>
        {
            const uint8_t src_mod = (uint8_t)(src_off % 8U);
 800235a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800235c:	b2db      	uxtb	r3, r3
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	75fb      	strb	r3, [r7, #23]
            const uint8_t dst_mod = (uint8_t)(dst_off % 8U);
 8002364:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002366:	b2db      	uxtb	r3, r3
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	75bb      	strb	r3, [r7, #22]
            const uint8_t max_mod = (src_mod > dst_mod) ? src_mod : dst_mod;
 800236e:	7dfa      	ldrb	r2, [r7, #23]
 8002370:	7dbb      	ldrb	r3, [r7, #22]
 8002372:	429a      	cmp	r2, r3
 8002374:	d901      	bls.n	800237a <nunavutCopyBits+0xde>
 8002376:	7dfb      	ldrb	r3, [r7, #23]
 8002378:	e000      	b.n	800237c <nunavutCopyBits+0xe0>
 800237a:	7dbb      	ldrb	r3, [r7, #22]
 800237c:	757b      	strb	r3, [r7, #21]
            const uint8_t size = (uint8_t) nunavutChooseMin(8U - max_mod, last_bit - src_off);
 800237e:	7d7b      	ldrb	r3, [r7, #21]
 8002380:	f1c3 0008 	rsb	r0, r3, #8
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	4619      	mov	r1, r3
 800238c:	f7ff ff5a 	bl	8002244 <nunavutChooseMin>
 8002390:	4603      	mov	r3, r0
 8002392:	753b      	strb	r3, [r7, #20]


            // Suppress a false warning from Clang-Tidy & Sonar that size is being over-shifted. It's not.
            const uint8_t mask = (uint8_t)((((1U << size) - 1U) << dst_mod) & 0xFFU);  // NOLINT NOSONAR
 8002394:	7d3b      	ldrb	r3, [r7, #20]
 8002396:	2201      	movs	r2, #1
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	1e5a      	subs	r2, r3, #1
 800239e:	7dbb      	ldrb	r3, [r7, #22]
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	74fb      	strb	r3, [r7, #19]

            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t in = (uint8_t)((uint8_t)(psrc[src_off / 8U] >> src_mod) << dst_mod) & 0xFFU;  // NOSONAR
 80023a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023a8:	08db      	lsrs	r3, r3, #3
 80023aa:	6a3a      	ldr	r2, [r7, #32]
 80023ac:	4413      	add	r3, r2
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	7dfb      	ldrb	r3, [r7, #23]
 80023b4:	fa42 f303 	asr.w	r3, r2, r3
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	461a      	mov	r2, r3
 80023bc:	7dbb      	ldrb	r3, [r7, #22]
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	74bb      	strb	r3, [r7, #18]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t a = pdst[dst_off / 8U] & ((uint8_t) ~mask);  // NOSONAR
 80023c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023c6:	08db      	lsrs	r3, r3, #3
 80023c8:	69fa      	ldr	r2, [r7, #28]
 80023ca:	4413      	add	r3, r2
 80023cc:	781a      	ldrb	r2, [r3, #0]
 80023ce:	7cfb      	ldrb	r3, [r7, #19]
 80023d0:	43db      	mvns	r3, r3
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	4013      	ands	r3, r2
 80023d6:	747b      	strb	r3, [r7, #17]
            const uint8_t b = in & mask;
 80023d8:	7cba      	ldrb	r2, [r7, #18]
 80023da:	7cfb      	ldrb	r3, [r7, #19]
 80023dc:	4013      	ands	r3, r2
 80023de:	743b      	strb	r3, [r7, #16]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            pdst[dst_off / 8U] = a | b;  // NOSONAR
 80023e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023e2:	08db      	lsrs	r3, r3, #3
 80023e4:	69fa      	ldr	r2, [r7, #28]
 80023e6:	4413      	add	r3, r2
 80023e8:	7c79      	ldrb	r1, [r7, #17]
 80023ea:	7c3a      	ldrb	r2, [r7, #16]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	701a      	strb	r2, [r3, #0]
            src_off += size;
 80023f2:	7d3b      	ldrb	r3, [r7, #20]
 80023f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80023f6:	4413      	add	r3, r2
 80023f8:	647b      	str	r3, [r7, #68]	; 0x44
            dst_off += size;
 80023fa:	7d3b      	ldrb	r3, [r7, #20]
 80023fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80023fe:	4413      	add	r3, r2
 8002400:	643b      	str	r3, [r7, #64]	; 0x40
        while (last_bit > src_off)
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002406:	429a      	cmp	r2, r3
 8002408:	d8a7      	bhi.n	800235a <nunavutCopyBits+0xbe>
        }

    }
}
 800240a:	e000      	b.n	800240e <nunavutCopyBits+0x172>
    }
 800240c:	bf00      	nop
}
 800240e:	bf00      	nop
 8002410:	3748      	adds	r7, #72	; 0x48
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <nunavutGetBits>:
static inline void nunavutGetBits(void* const output,
                                  const void* const buf,
                                  const size_t buf_size_bytes,
                                  const size_t off_bits,
                                  const size_t len_bits)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b088      	sub	sp, #32
 800241a:	af02      	add	r7, sp, #8
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	60b9      	str	r1, [r7, #8]
 8002420:	607a      	str	r2, [r7, #4]
 8002422:	603b      	str	r3, [r7, #0]


    const size_t sat_bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, len_bits);
 8002424:	6a3a      	ldr	r2, [r7, #32]
 8002426:	6839      	ldr	r1, [r7, #0]
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7ff ff1d 	bl	8002268 <nunavutSaturateBufferFragmentBitLength>
 800242e:	6178      	str	r0, [r7, #20]
    // Apply implicit zero extension. Normally, this is a no-op unless (len_bits > sat_bits) or (len_bits % 8 != 0).
    // The former case ensures that if we're copying <8 bits, the MSB in the destination will be zeroed out.
    (void) memset(((uint8_t*)output) + (sat_bits / 8U), 0, ((len_bits + 7U) / 8U) - (sat_bits / 8U));
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	08db      	lsrs	r3, r3, #3
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	18d0      	adds	r0, r2, r3
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	3307      	adds	r3, #7
 800243c:	08da      	lsrs	r2, r3, #3
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	08db      	lsrs	r3, r3, #3
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	461a      	mov	r2, r3
 8002446:	2100      	movs	r1, #0
 8002448:	f011 fdf3 	bl	8014032 <memset>
    nunavutCopyBits(output, 0U, sat_bits, buf, off_bits);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	2100      	movs	r1, #0
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f7ff ff20 	bl	800229c <nunavutCopyBits>
}
 800245c:	bf00      	nop
 800245e:	3718      	adds	r7, #24
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <nunavutSetUxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const uint64_t value,
    const uint8_t len_bits)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b088      	sub	sp, #32
 8002468:	af02      	add	r7, sp, #8
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
    static_assert(64U == (sizeof(uint64_t) * 8U), "Unexpected size of uint64_t");

    if ((buf_size_bytes * 8) < (off_bits + len_bits))
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	00da      	lsls	r2, r3, #3
 8002474:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	440b      	add	r3, r1
 800247c:	429a      	cmp	r2, r3
 800247e:	d202      	bcs.n	8002486 <nunavutSetUxx+0x22>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002480:	f06f 0302 	mvn.w	r3, #2
 8002484:	e010      	b.n	80024a8 <nunavutSetUxx+0x44>
    }
    const size_t saturated_len_bits = nunavutChooseMin(len_bits, 64U);
 8002486:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800248a:	2140      	movs	r1, #64	; 0x40
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fed9 	bl	8002244 <nunavutChooseMin>
 8002492:	6178      	str	r0, [r7, #20]
    nunavutCopyBits(buf, off_bits, saturated_len_bits, (const uint8_t*) &value, 0U);
 8002494:	2300      	movs	r3, #0
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	f107 0320 	add.w	r3, r7, #32
 800249c:	697a      	ldr	r2, [r7, #20]
 800249e:	6879      	ldr	r1, [r7, #4]
 80024a0:	68f8      	ldr	r0, [r7, #12]
 80024a2:	f7ff fefb 	bl	800229c <nunavutCopyBits>
    return NUNAVUT_SUCCESS;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <nunavutGetU16>:

static inline uint16_t nunavutGetU16(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af02      	add	r7, sp, #8
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
 80024bc:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 16U));
 80024be:	78fb      	ldrb	r3, [r7, #3]
 80024c0:	2110      	movs	r1, #16
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff febe 	bl	8002244 <nunavutChooseMin>
 80024c8:	4603      	mov	r3, r0
 80024ca:	461a      	mov	r2, r3
 80024cc:	6879      	ldr	r1, [r7, #4]
 80024ce:	68b8      	ldr	r0, [r7, #8]
 80024d0:	f7ff feca 	bl	8002268 <nunavutSaturateBufferFragmentBitLength>
 80024d4:	6178      	str	r0, [r7, #20]

    uint16_t val = 0U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	827b      	strh	r3, [r7, #18]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 80024da:	f107 0012 	add.w	r0, r7, #18
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	2100      	movs	r1, #0
 80024e8:	f7ff fed8 	bl	800229c <nunavutCopyBits>
    return val;
 80024ec:	8a7b      	ldrh	r3, [r7, #18]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <nunavutGetU32>:

static inline uint32_t nunavutGetU32(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b088      	sub	sp, #32
 80024fa:	af02      	add	r7, sp, #8
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 32U));
 8002504:	78fb      	ldrb	r3, [r7, #3]
 8002506:	2120      	movs	r1, #32
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff fe9b 	bl	8002244 <nunavutChooseMin>
 800250e:	4603      	mov	r3, r0
 8002510:	461a      	mov	r2, r3
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	68b8      	ldr	r0, [r7, #8]
 8002516:	f7ff fea7 	bl	8002268 <nunavutSaturateBufferFragmentBitLength>
 800251a:	6178      	str	r0, [r7, #20]

    uint32_t val = 0U;
 800251c:	2300      	movs	r3, #0
 800251e:	613b      	str	r3, [r7, #16]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 8002520:	f107 0010 	add.w	r0, r7, #16
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	2100      	movs	r1, #0
 800252e:	f7ff feb5 	bl	800229c <nunavutCopyBits>
    return val;
 8002532:	693b      	ldr	r3, [r7, #16]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3718      	adds	r7, #24
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <nunavutFloat16Pack>:
              "The target platform does not support IEEE754 floating point operations.");
static_assert(32U == (sizeof(float) * 8U), "Unsupported floating point model");

/// Converts a single-precision float into the binary representation of the value as a half-precision IEEE754 value.
static inline uint16_t nunavutFloat16Pack(const float value)
{
 800253c:	b480      	push	{r7}
 800253e:	b08b      	sub	sp, #44	; 0x2c
 8002540:	af00      	add	r7, sp, #0
 8002542:	ed87 0a01 	vstr	s0, [r7, #4]
        uint32_t bits;
        float real;
    } Float32Bits;

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    const uint32_t round_mask = ~(uint32_t) 0x0FFFU;
 8002546:	4b2b      	ldr	r3, [pc, #172]	; (80025f4 <nunavutFloat16Pack+0xb8>)
 8002548:	623b      	str	r3, [r7, #32]
    Float32Bits    f32inf;  // NOSONAR
    Float32Bits    f16inf;  // NOSONAR
    Float32Bits    magic;   // NOSONAR
    Float32Bits    in;      // NOSONAR
    f32inf.bits = ((uint32_t) 255U) << 23U;
 800254a:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 800254e:	61bb      	str	r3, [r7, #24]
    f16inf.bits = ((uint32_t) 31U) << 23U;
 8002550:	f04f 6378 	mov.w	r3, #260046848	; 0xf800000
 8002554:	617b      	str	r3, [r7, #20]
    magic.bits = ((uint32_t) 15U) << 23U;
 8002556:	f04f 63f0 	mov.w	r3, #125829120	; 0x7800000
 800255a:	613b      	str	r3, [r7, #16]
    in.real = value;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	60fb      	str	r3, [r7, #12]
    const uint32_t sign = in.bits & (((uint32_t) 1U) << 31U);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002566:	61fb      	str	r3, [r7, #28]
    in.bits ^= sign;
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	4053      	eors	r3, r2
 800256e:	60fb      	str	r3, [r7, #12]
    uint16_t out = 0;
 8002570:	2300      	movs	r3, #0
 8002572:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (in.bits >= f32inf.bits)
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	429a      	cmp	r2, r3
 800257a:	d313      	bcc.n	80025a4 <nunavutFloat16Pack+0x68>
    {
        if ((in.bits & 0x7FFFFFUL) != 0)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <nunavutFloat16Pack+0x52>
        {
            out = 0x7E00U;
 8002586:	f44f 43fc 	mov.w	r3, #32256	; 0x7e00
 800258a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800258c:	e025      	b.n	80025da <nunavutFloat16Pack+0x9e>
        }
        else
        {
            out = (in.bits > f32inf.bits) ? (uint16_t) 0x7FFFU : (uint16_t) 0x7C00U;
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	429a      	cmp	r2, r3
 8002594:	d902      	bls.n	800259c <nunavutFloat16Pack+0x60>
 8002596:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800259a:	e001      	b.n	80025a0 <nunavutFloat16Pack+0x64>
 800259c:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 80025a0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80025a2:	e01a      	b.n	80025da <nunavutFloat16Pack+0x9e>
        }
    }
    else
    {
        in.bits &= round_mask;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80025aa:	f023 030f 	bic.w	r3, r3, #15
 80025ae:	60fb      	str	r3, [r7, #12]
        in.real *= magic.real;
 80025b0:	ed97 7a03 	vldr	s14, [r7, #12]
 80025b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80025b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025bc:	edc7 7a03 	vstr	s15, [r7, #12]
        in.bits -= round_mask;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80025c6:	60fb      	str	r3, [r7, #12]
        if (in.bits > f16inf.bits)
 80025c8:	68fa      	ldr	r2, [r7, #12]
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d901      	bls.n	80025d4 <nunavutFloat16Pack+0x98>
        {
            in.bits = f16inf.bits;
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	60fb      	str	r3, [r7, #12]
        }
        out = (uint16_t)(in.bits >> 13U);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	0b5b      	lsrs	r3, r3, #13
 80025d8:	84fb      	strh	r3, [r7, #38]	; 0x26
    }
    out |= (uint16_t)(sign >> 16U);
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	0c1b      	lsrs	r3, r3, #16
 80025de:	b29a      	uxth	r2, r3
 80025e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80025e2:	4313      	orrs	r3, r2
 80025e4:	84fb      	strh	r3, [r7, #38]	; 0x26
    return out;
 80025e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	372c      	adds	r7, #44	; 0x2c
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	fffff000 	.word	0xfffff000

080025f8 <nunavutFloat16Unpack>:

static inline float nunavutFloat16Unpack(const uint16_t value)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b087      	sub	sp, #28
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4603      	mov	r3, r0
 8002600:	80fb      	strh	r3, [r7, #6]

    // The no-lint statements suppress the warning about the use of union. This is required for low-level bit access.
    Float32Bits magic;    // NOSONAR
    Float32Bits inf_nan;  // NOSONAR
    Float32Bits out;      // NOSONAR
    magic.bits = ((uint32_t) 0xEFU) << 23U;
 8002602:	f04f 43ef 	mov.w	r3, #2004877312	; 0x77800000
 8002606:	617b      	str	r3, [r7, #20]
    inf_nan.bits = ((uint32_t) 0x8FU) << 23U;
 8002608:	f04f 438f 	mov.w	r3, #1199570944	; 0x47800000
 800260c:	613b      	str	r3, [r7, #16]
    out.bits = ((uint32_t)(value & 0x7FFFU)) << 13U;
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	035a      	lsls	r2, r3, #13
 8002612:	4b14      	ldr	r3, [pc, #80]	; (8002664 <nunavutFloat16Unpack+0x6c>)
 8002614:	4013      	ands	r3, r2
 8002616:	60fb      	str	r3, [r7, #12]
    out.real *= magic.real;
 8002618:	ed97 7a03 	vldr	s14, [r7, #12]
 800261c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002620:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002624:	edc7 7a03 	vstr	s15, [r7, #12]
    if (out.real >= inf_nan.real)
 8002628:	ed97 7a03 	vldr	s14, [r7, #12]
 800262c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002638:	db03      	blt.n	8002642 <nunavutFloat16Unpack+0x4a>
    {
        out.bits |= ((uint32_t) 0xFFU) << 23U;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
 8002640:	60fb      	str	r3, [r7, #12]
    }
    out.bits |= ((uint32_t)(value & 0x8000U)) << 16U;
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	88fb      	ldrh	r3, [r7, #6]
 8002646:	041b      	lsls	r3, r3, #16
 8002648:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800264c:	4313      	orrs	r3, r2
 800264e:	60fb      	str	r3, [r7, #12]
    return out.real;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	ee07 3a90 	vmov	s15, r3
}
 8002656:	eeb0 0a67 	vmov.f32	s0, s15
 800265a:	371c      	adds	r7, #28
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	0fffe000 	.word	0x0fffe000

08002668 <nunavutGetF16>:

static inline float nunavutGetF16(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
    return nunavutFloat16Unpack(nunavutGetU16(buf, buf_size_bytes, off_bits, 16U));
 8002674:	2310      	movs	r3, #16
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	68b9      	ldr	r1, [r7, #8]
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f7ff ff18 	bl	80024b0 <nunavutGetU16>
 8002680:	4603      	mov	r3, r0
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff ffb8 	bl	80025f8 <nunavutFloat16Unpack>
 8002688:	eef0 7a40 	vmov.f32	s15, s0
}
 800268c:	eeb0 0a67 	vmov.f32	s0, s15
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <nunavutGetF32>:

static inline float nunavutGetF32(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b086      	sub	sp, #24
 800269a:	af00      	add	r7, sp, #0
 800269c:	60f8      	str	r0, [r7, #12]
 800269e:	60b9      	str	r1, [r7, #8]
 80026a0:	607a      	str	r2, [r7, #4]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        uint32_t in;
        float fl;
    } const tmp = {nunavutGetU32(buf, buf_size_bytes, off_bits, 32U)};
 80026a2:	2320      	movs	r3, #32
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	68b9      	ldr	r1, [r7, #8]
 80026a8:	68f8      	ldr	r0, [r7, #12]
 80026aa:	f7ff ff24 	bl	80024f6 <nunavutGetU32>
 80026ae:	4603      	mov	r3, r0
 80026b0:	617b      	str	r3, [r7, #20]
    return tmp.fl;
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	ee07 3a90 	vmov	s15, r3
}
 80026b8:	eeb0 0a67 	vmov.f32	s0, s15
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <uavcan_node_Health_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_serialize_(
    const uavcan_node_Health_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b08c      	sub	sp, #48	; 0x30
 80026c6:	af04      	add	r7, sp, #16
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d005      	beq.n	80026e0 <uavcan_node_Health_1_0_serialize_+0x1e>
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <uavcan_node_Health_1_0_serialize_+0x1e>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d102      	bne.n	80026e6 <uavcan_node_Health_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80026e0:	f06f 0301 	mvn.w	r3, #1
 80026e4:	e048      	b.n	8002778 <uavcan_node_Health_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	2b07      	cmp	r3, #7
 80026f2:	d802      	bhi.n	80026fa <uavcan_node_Health_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80026f4:	f06f 0302 	mvn.w	r3, #2
 80026f8:	e03e      	b.n	8002778 <uavcan_node_Health_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	61fb      	str	r3, [r7, #28]


    {   // saturated uint2 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 3U)
 8002704:	7efb      	ldrb	r3, [r7, #27]
 8002706:	2b03      	cmp	r3, #3
 8002708:	d901      	bls.n	800270e <uavcan_node_Health_1_0_serialize_+0x4c>
        {
            _sat0_ = 3U;
 800270a:	2303      	movs	r3, #3
 800270c:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	08db      	lsrs	r3, r3, #3
 8002712:	68ba      	ldr	r2, [r7, #8]
 8002714:	4413      	add	r3, r2
 8002716:	7efa      	ldrb	r2, [r7, #27]
 8002718:	701a      	strb	r2, [r3, #0]
        offset_bits += 2U;
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	3302      	adds	r3, #2
 800271e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	2b00      	cmp	r3, #0
 8002728:	d021      	beq.n	800276e <uavcan_node_Health_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	b2db      	uxtb	r3, r3
 8002734:	f1c3 0308 	rsb	r3, r3, #8
 8002738:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800273a:	7cfb      	ldrb	r3, [r7, #19]
 800273c:	9302      	str	r3, [sp, #8]
 800273e:	f04f 0200 	mov.w	r2, #0
 8002742:	f04f 0300 	mov.w	r3, #0
 8002746:	e9cd 2300 	strd	r2, r3, [sp]
 800274a:	69fa      	ldr	r2, [r7, #28]
 800274c:	6979      	ldr	r1, [r7, #20]
 800274e:	68b8      	ldr	r0, [r7, #8]
 8002750:	f7ff fe88 	bl	8002464 <nunavutSetUxx>
 8002754:	4603      	mov	r3, r0
 8002756:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 8002758:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800275c:	2b00      	cmp	r3, #0
 800275e:	da02      	bge.n	8002766 <uavcan_node_Health_1_0_serialize_+0xa4>
        {
            return _err0_;
 8002760:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002764:	e008      	b.n	8002778 <uavcan_node_Health_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 8002766:	7cfb      	ldrb	r3, [r7, #19]
 8002768:	69fa      	ldr	r2, [r7, #28]
 800276a:	4413      	add	r3, r2
 800276c:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	08da      	lsrs	r2, r3, #3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3720      	adds	r7, #32
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <uavcan_node_Health_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_deserialize_(
    uavcan_node_Health_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b088      	sub	sp, #32
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d009      	beq.n	80027a6 <uavcan_node_Health_1_0_deserialize_+0x26>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d006      	beq.n	80027a6 <uavcan_node_Health_1_0_deserialize_+0x26>
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d106      	bne.n	80027ac <uavcan_node_Health_1_0_deserialize_+0x2c>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <uavcan_node_Health_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80027a6:	f06f 0301 	mvn.w	r3, #1
 80027aa:	e030      	b.n	800280e <uavcan_node_Health_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <uavcan_node_Health_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80027b2:	4b19      	ldr	r3, [pc, #100]	; (8002818 <uavcan_node_Health_1_0_deserialize_+0x98>)
 80027b4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]



    // saturated uint2 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 2U) <= capacity_bits)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	3302      	adds	r3, #2
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d30a      	bcc.n	80027e6 <uavcan_node_Health_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 3U;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	08db      	lsrs	r3, r3, #3
 80027d4:	68ba      	ldr	r2, [r7, #8]
 80027d6:	4413      	add	r3, r2
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	701a      	strb	r2, [r3, #0]
 80027e4:	e002      	b.n	80027ec <uavcan_node_Health_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 2U;
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	3302      	adds	r3, #2
 80027f0:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	3307      	adds	r3, #7
 80027f6:	f023 0307 	bic.w	r3, r3, #7
 80027fa:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80027fc:	69b9      	ldr	r1, [r7, #24]
 80027fe:	6978      	ldr	r0, [r7, #20]
 8002800:	f7ff fd20 	bl	8002244 <nunavutChooseMin>
 8002804:	4603      	mov	r3, r0
 8002806:	08da      	lsrs	r2, r3, #3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3720      	adds	r7, #32
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	08018120 	.word	0x08018120

0800281c <uavcan_node_Mode_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_serialize_(
    const uavcan_node_Mode_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08c      	sub	sp, #48	; 0x30
 8002820:	af04      	add	r7, sp, #16
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d005      	beq.n	800283a <uavcan_node_Mode_1_0_serialize_+0x1e>
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d002      	beq.n	800283a <uavcan_node_Mode_1_0_serialize_+0x1e>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d102      	bne.n	8002840 <uavcan_node_Mode_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800283a:	f06f 0301 	mvn.w	r3, #1
 800283e:	e048      	b.n	80028d2 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	00db      	lsls	r3, r3, #3
 800284a:	2b07      	cmp	r3, #7
 800284c:	d802      	bhi.n	8002854 <uavcan_node_Mode_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800284e:	f06f 0302 	mvn.w	r3, #2
 8002852:	e03e      	b.n	80028d2 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002854:	2300      	movs	r3, #0
 8002856:	61fb      	str	r3, [r7, #28]


    {   // saturated uint3 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 3ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 7U)
 800285e:	7efb      	ldrb	r3, [r7, #27]
 8002860:	2b07      	cmp	r3, #7
 8002862:	d901      	bls.n	8002868 <uavcan_node_Mode_1_0_serialize_+0x4c>
        {
            _sat0_ = 7U;
 8002864:	2307      	movs	r3, #7
 8002866:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	08db      	lsrs	r3, r3, #3
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	4413      	add	r3, r2
 8002870:	7efa      	ldrb	r2, [r7, #27]
 8002872:	701a      	strb	r2, [r3, #0]
        offset_bits += 3U;
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	3303      	adds	r3, #3
 8002878:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	2b00      	cmp	r3, #0
 8002882:	d021      	beq.n	80028c8 <uavcan_node_Mode_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	b2db      	uxtb	r3, r3
 8002888:	f003 0307 	and.w	r3, r3, #7
 800288c:	b2db      	uxtb	r3, r3
 800288e:	f1c3 0308 	rsb	r3, r3, #8
 8002892:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002894:	7cfb      	ldrb	r3, [r7, #19]
 8002896:	9302      	str	r3, [sp, #8]
 8002898:	f04f 0200 	mov.w	r2, #0
 800289c:	f04f 0300 	mov.w	r3, #0
 80028a0:	e9cd 2300 	strd	r2, r3, [sp]
 80028a4:	69fa      	ldr	r2, [r7, #28]
 80028a6:	6979      	ldr	r1, [r7, #20]
 80028a8:	68b8      	ldr	r0, [r7, #8]
 80028aa:	f7ff fddb 	bl	8002464 <nunavutSetUxx>
 80028ae:	4603      	mov	r3, r0
 80028b0:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 80028b2:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	da02      	bge.n	80028c0 <uavcan_node_Mode_1_0_serialize_+0xa4>
        {
            return _err0_;
 80028ba:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80028be:	e008      	b.n	80028d2 <uavcan_node_Mode_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 80028c0:	7cfb      	ldrb	r3, [r7, #19]
 80028c2:	69fa      	ldr	r2, [r7, #28]
 80028c4:	4413      	add	r3, r2
 80028c6:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	08da      	lsrs	r2, r3, #3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3720      	adds	r7, #32
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <uavcan_node_Mode_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_deserialize_(
    uavcan_node_Mode_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d009      	beq.n	8002902 <uavcan_node_Mode_1_0_deserialize_+0x26>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d006      	beq.n	8002902 <uavcan_node_Mode_1_0_deserialize_+0x26>
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d106      	bne.n	8002908 <uavcan_node_Mode_1_0_deserialize_+0x2c>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d002      	beq.n	8002908 <uavcan_node_Mode_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002902:	f06f 0301 	mvn.w	r3, #1
 8002906:	e030      	b.n	800296a <uavcan_node_Mode_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <uavcan_node_Mode_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800290e:	4b19      	ldr	r3, [pc, #100]	; (8002974 <uavcan_node_Mode_1_0_deserialize_+0x98>)
 8002910:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800291e:	2300      	movs	r3, #0
 8002920:	617b      	str	r3, [r7, #20]



    // saturated uint3 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 3U) <= capacity_bits)
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	3303      	adds	r3, #3
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	429a      	cmp	r2, r3
 800292a:	d30a      	bcc.n	8002942 <uavcan_node_Mode_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 7U;
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	08db      	lsrs	r3, r3, #3
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	4413      	add	r3, r2
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	b2da      	uxtb	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	701a      	strb	r2, [r3, #0]
 8002940:	e002      	b.n	8002948 <uavcan_node_Mode_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 3U;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	3303      	adds	r3, #3
 800294c:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	3307      	adds	r3, #7
 8002952:	f023 0307 	bic.w	r3, r3, #7
 8002956:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002958:	69b9      	ldr	r1, [r7, #24]
 800295a:	6978      	ldr	r0, [r7, #20]
 800295c:	f7ff fc72 	bl	8002244 <nunavutChooseMin>
 8002960:	4603      	mov	r3, r0
 8002962:	08da      	lsrs	r2, r3, #3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3720      	adds	r7, #32
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	08018120 	.word	0x08018120

08002978 <uavcan_node_Heartbeat_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_serialize_(
    const uavcan_node_Heartbeat_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b08e      	sub	sp, #56	; 0x38
 800297c:	af04      	add	r7, sp, #16
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d005      	beq.n	8002996 <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d002      	beq.n	8002996 <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d102      	bne.n	800299c <uavcan_node_Heartbeat_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002996:	f06f 0301 	mvn.w	r3, #1
 800299a:	e0cf      	b.n	8002b3c <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 80029a2:	6a3b      	ldr	r3, [r7, #32]
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	2b37      	cmp	r3, #55	; 0x37
 80029a8:	d802      	bhi.n	80029b0 <uavcan_node_Heartbeat_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80029aa:	f06f 0302 	mvn.w	r3, #2
 80029ae:	e0c5      	b.n	8002b3c <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24

    {   // saturated uint32 uptime
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->uptime, 4U);
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	08db      	lsrs	r3, r3, #3
 80029b8:	68ba      	ldr	r2, [r7, #8]
 80029ba:	4413      	add	r3, r2
 80029bc:	68fa      	ldr	r2, [r7, #12]
 80029be:	6812      	ldr	r2, [r2, #0]
 80029c0:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 80029c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c4:	3320      	adds	r3, #32
 80029c6:	627b      	str	r3, [r7, #36]	; 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80029c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d021      	beq.n	8002a16 <uavcan_node_Heartbeat_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	f1c3 0308 	rsb	r3, r3, #8
 80029e0:	77fb      	strb	r3, [r7, #31]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80029e2:	7ffb      	ldrb	r3, [r7, #31]
 80029e4:	9302      	str	r3, [sp, #8]
 80029e6:	f04f 0200 	mov.w	r2, #0
 80029ea:	f04f 0300 	mov.w	r3, #0
 80029ee:	e9cd 2300 	strd	r2, r3, [sp]
 80029f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029f4:	6a39      	ldr	r1, [r7, #32]
 80029f6:	68b8      	ldr	r0, [r7, #8]
 80029f8:	f7ff fd34 	bl	8002464 <nunavutSetUxx>
 80029fc:	4603      	mov	r3, r0
 80029fe:	77bb      	strb	r3, [r7, #30]
        if (_err0_ < 0)
 8002a00:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	da02      	bge.n	8002a0e <uavcan_node_Heartbeat_1_0_serialize_+0x96>
        {
            return _err0_;
 8002a08:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002a0c:	e096      	b.n	8002b3c <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad0_;
 8002a0e:	7ffb      	ldrb	r3, [r7, #31]
 8002a10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a12:	4413      	add	r3, r2
 8002a14:	627b      	str	r3, [r7, #36]	; 0x24

    {   // uavcan.node.Health.1.0 health
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 1UL;  // Nested object (max) size, in bytes.
 8002a16:	2301      	movs	r3, #1
 8002a18:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1d18      	adds	r0, r3, #4
            &obj->health, &buffer[offset_bits / 8U], &_size_bytes0_);
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a20:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	4413      	add	r3, r2
 8002a26:	f107 0214 	add.w	r2, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	f7ff fe49 	bl	80026c2 <uavcan_node_Health_1_0_serialize_>
 8002a30:	4603      	mov	r3, r0
 8002a32:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 8002a34:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	da02      	bge.n	8002a42 <uavcan_node_Heartbeat_1_0_serialize_+0xca>
        {
            return _err1_;
 8002a3c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002a40:	e07c      	b.n	8002b3c <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 8ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a48:	4413      	add	r3, r2
 8002a4a:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	f003 0307 	and.w	r3, r3, #7
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d021      	beq.n	8002a9a <uavcan_node_Heartbeat_1_0_serialize_+0x122>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8002a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	f1c3 0308 	rsb	r3, r3, #8
 8002a64:	773b      	strb	r3, [r7, #28]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err2_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8002a66:	7f3b      	ldrb	r3, [r7, #28]
 8002a68:	9302      	str	r3, [sp, #8]
 8002a6a:	f04f 0200 	mov.w	r2, #0
 8002a6e:	f04f 0300 	mov.w	r3, #0
 8002a72:	e9cd 2300 	strd	r2, r3, [sp]
 8002a76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a78:	6a39      	ldr	r1, [r7, #32]
 8002a7a:	68b8      	ldr	r0, [r7, #8]
 8002a7c:	f7ff fcf2 	bl	8002464 <nunavutSetUxx>
 8002a80:	4603      	mov	r3, r0
 8002a82:	76fb      	strb	r3, [r7, #27]
        if (_err2_ < 0)
 8002a84:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	da02      	bge.n	8002a92 <uavcan_node_Heartbeat_1_0_serialize_+0x11a>
        {
            return _err2_;
 8002a8c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002a90:	e054      	b.n	8002b3c <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad1_;
 8002a92:	7f3b      	ldrb	r3, [r7, #28]
 8002a94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a96:	4413      	add	r3, r2
 8002a98:	627b      	str	r3, [r7, #36]	; 0x24

    {   // uavcan.node.Mode.1.0 mode
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 1UL;  // Nested object (max) size, in bytes.
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	1d58      	adds	r0, r3, #5
            &obj->mode, &buffer[offset_bits / 8U], &_size_bytes1_);
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa4:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	f107 0210 	add.w	r2, r7, #16
 8002aae:	4619      	mov	r1, r3
 8002ab0:	f7ff feb4 	bl	800281c <uavcan_node_Mode_1_0_serialize_>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 8002ab8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	da02      	bge.n	8002ac6 <uavcan_node_Heartbeat_1_0_serialize_+0x14e>
        {
            return _err3_;
 8002ac0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002ac4:	e03a      	b.n	8002b3c <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 8ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002acc:	4413      	add	r3, r2
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24

    {   // saturated uint8 vendor_specific_status_code
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->vendor_specific_status_code);  // C std, 6.3.1.3 Signed and unsigned integers
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad2:	08db      	lsrs	r3, r3, #3
 8002ad4:	68ba      	ldr	r2, [r7, #8]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	7992      	ldrb	r2, [r2, #6]
 8002adc:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8002ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae0:	3308      	adds	r3, #8
 8002ae2:	627b      	str	r3, [r7, #36]	; 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae6:	f003 0307 	and.w	r3, r3, #7
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d021      	beq.n	8002b32 <uavcan_node_Heartbeat_1_0_serialize_+0x1ba>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8002aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	f003 0307 	and.w	r3, r3, #7
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	f1c3 0308 	rsb	r3, r3, #8
 8002afc:	767b      	strb	r3, [r7, #25]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err4_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8002afe:	7e7b      	ldrb	r3, [r7, #25]
 8002b00:	9302      	str	r3, [sp, #8]
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	f04f 0300 	mov.w	r3, #0
 8002b0a:	e9cd 2300 	strd	r2, r3, [sp]
 8002b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b10:	6a39      	ldr	r1, [r7, #32]
 8002b12:	68b8      	ldr	r0, [r7, #8]
 8002b14:	f7ff fca6 	bl	8002464 <nunavutSetUxx>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	763b      	strb	r3, [r7, #24]
        if (_err4_ < 0)
 8002b1c:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	da02      	bge.n	8002b2a <uavcan_node_Heartbeat_1_0_serialize_+0x1b2>
        {
            return _err4_;
 8002b24:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8002b28:	e008      	b.n	8002b3c <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad2_;
 8002b2a:	7e7b      	ldrb	r3, [r7, #25]
 8002b2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b2e:	4413      	add	r3, r2
 8002b30:	627b      	str	r3, [r7, #36]	; 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b34:	08da      	lsrs	r2, r3, #3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3728      	adds	r7, #40	; 0x28
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <uavcan_node_Heartbeat_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_deserialize_(
    uavcan_node_Heartbeat_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b08a      	sub	sp, #40	; 0x28
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d009      	beq.n	8002b6a <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d006      	beq.n	8002b6a <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d106      	bne.n	8002b70 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002b6a:	f06f 0301 	mvn.w	r3, #1
 8002b6e:	e089      	b.n	8002c84 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
    }
    if (buffer == NULL)
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <uavcan_node_Heartbeat_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002b76:	4b45      	ldr	r3, [pc, #276]	; (8002c8c <uavcan_node_Heartbeat_1_0_deserialize_+0x148>)
 8002b78:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	627b      	str	r3, [r7, #36]	; 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8002b86:	2300      	movs	r3, #0
 8002b88:	61fb      	str	r3, [r7, #28]



    // saturated uint32 uptime
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->uptime = nunavutGetU32(&buffer[0], capacity_bytes, offset_bits, 32);
 8002b8a:	2320      	movs	r3, #32
 8002b8c:	69fa      	ldr	r2, [r7, #28]
 8002b8e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b90:	68b8      	ldr	r0, [r7, #8]
 8002b92:	f7ff fcb0 	bl	80024f6 <nunavutGetU32>
 8002b96:	4602      	mov	r2, r0
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	601a      	str	r2, [r3, #0]
    offset_bits += 32U;
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	3320      	adds	r3, #32
 8002ba0:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	3307      	adds	r3, #7
 8002ba6:	f023 0307 	bic.w	r3, r3, #7
 8002baa:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Health.1.0 health
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	08db      	lsrs	r3, r3, #3
 8002bb0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff fb46 	bl	8002244 <nunavutChooseMin>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbc:	1a9b      	subs	r3, r3, r2
 8002bbe:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	1d18      	adds	r0, r3, #4
            &out_obj->health, &buffer[offset_bits / 8U], &_size_bytes2_);
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002bc8:	68ba      	ldr	r2, [r7, #8]
 8002bca:	4413      	add	r3, r2
 8002bcc:	f107 0214 	add.w	r2, r7, #20
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	f7ff fdd5 	bl	8002780 <uavcan_node_Health_1_0_deserialize_>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	76fb      	strb	r3, [r7, #27]
        if (_err5_ < 0)
 8002bda:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	da02      	bge.n	8002be8 <uavcan_node_Heartbeat_1_0_deserialize_+0xa4>
        {
            return _err5_;
 8002be2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002be6:	e04d      	b.n	8002c84 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	69fa      	ldr	r2, [r7, #28]
 8002bee:	4413      	add	r3, r2
 8002bf0:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	3307      	adds	r3, #7
 8002bf6:	f023 0307 	bic.w	r3, r3, #7
 8002bfa:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Mode.1.0 mode
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	08db      	lsrs	r3, r3, #3
 8002c00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff fb1e 	bl	8002244 <nunavutChooseMin>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0c:	1a9b      	subs	r3, r3, r2
 8002c0e:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	1d58      	adds	r0, r3, #5
            &out_obj->mode, &buffer[offset_bits / 8U], &_size_bytes3_);
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	f107 0210 	add.w	r2, r7, #16
 8002c20:	4619      	mov	r1, r3
 8002c22:	f7ff fe5b 	bl	80028dc <uavcan_node_Mode_1_0_deserialize_>
 8002c26:	4603      	mov	r3, r0
 8002c28:	76bb      	strb	r3, [r7, #26]
        if (_err6_ < 0)
 8002c2a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	da02      	bge.n	8002c38 <uavcan_node_Heartbeat_1_0_deserialize_+0xf4>
        {
            return _err6_;
 8002c32:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002c36:	e025      	b.n	8002c84 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	69fa      	ldr	r2, [r7, #28]
 8002c3e:	4413      	add	r3, r2
 8002c40:	61fb      	str	r3, [r7, #28]



    // saturated uint8 vendor_specific_status_code
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 8U) <= capacity_bits)
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3308      	adds	r3, #8
 8002c46:	6a3a      	ldr	r2, [r7, #32]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d307      	bcc.n	8002c5c <uavcan_node_Heartbeat_1_0_deserialize_+0x118>
    {
        out_obj->vendor_specific_status_code = buffer[offset_bits / 8U] & 255U;
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	08db      	lsrs	r3, r3, #3
 8002c50:	68ba      	ldr	r2, [r7, #8]
 8002c52:	4413      	add	r3, r2
 8002c54:	781a      	ldrb	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	719a      	strb	r2, [r3, #6]
 8002c5a:	e002      	b.n	8002c62 <uavcan_node_Heartbeat_1_0_deserialize_+0x11e>
    }
    else
    {
        out_obj->vendor_specific_status_code = 0U;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	719a      	strb	r2, [r3, #6]
    }
    offset_bits += 8U;
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	3308      	adds	r3, #8
 8002c66:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	3307      	adds	r3, #7
 8002c6c:	f023 0307 	bic.w	r3, r3, #7
 8002c70:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002c72:	6a39      	ldr	r1, [r7, #32]
 8002c74:	69f8      	ldr	r0, [r7, #28]
 8002c76:	f7ff fae5 	bl	8002244 <nunavutChooseMin>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	08da      	lsrs	r2, r3, #3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3728      	adds	r7, #40	; 0x28
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	08018120 	.word	0x08018120

08002c90 <uavcan_si_unit_angle_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Scalar_1_0_serialize_(
    const uavcan_si_unit_angle_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08c      	sub	sp, #48	; 0x30
 8002c94:	af04      	add	r7, sp, #16
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d005      	beq.n	8002cae <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x1e>
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d002      	beq.n	8002cae <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x1e>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d102      	bne.n	8002cb4 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002cae:	f06f 0301 	mvn.w	r3, #1
 8002cb2:	e041      	b.n	8002d38 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	2b1f      	cmp	r3, #31
 8002cc0:	d802      	bhi.n	8002cc8 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002cc2:	f06f 0302 	mvn.w	r3, #2
 8002cc6:	e037      	b.n	8002d38 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian, 4U);
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	08db      	lsrs	r3, r3, #3
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	6812      	ldr	r2, [r2, #0]
 8002cd8:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	3320      	adds	r3, #32
 8002cde:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d021      	beq.n	8002d2e <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	f003 0307 	and.w	r3, r3, #7
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	f1c3 0308 	rsb	r3, r3, #8
 8002cf8:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002cfa:	7dfb      	ldrb	r3, [r7, #23]
 8002cfc:	9302      	str	r3, [sp, #8]
 8002cfe:	f04f 0200 	mov.w	r2, #0
 8002d02:	f04f 0300 	mov.w	r3, #0
 8002d06:	e9cd 2300 	strd	r2, r3, [sp]
 8002d0a:	69fa      	ldr	r2, [r7, #28]
 8002d0c:	69b9      	ldr	r1, [r7, #24]
 8002d0e:	68b8      	ldr	r0, [r7, #8]
 8002d10:	f7ff fba8 	bl	8002464 <nunavutSetUxx>
 8002d14:	4603      	mov	r3, r0
 8002d16:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002d18:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	da02      	bge.n	8002d26 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 8002d20:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002d24:	e008      	b.n	8002d38 <uavcan_si_unit_angle_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 8002d26:	7dfb      	ldrb	r3, [r7, #23]
 8002d28:	69fa      	ldr	r2, [r7, #28]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	08da      	lsrs	r2, r3, #3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3720      	adds	r7, #32
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Scalar_1_0_deserialize_(
    uavcan_si_unit_angle_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b088      	sub	sp, #32
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d009      	beq.n	8002d66 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d006      	beq.n	8002d66 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d106      	bne.n	8002d6c <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d002      	beq.n	8002d6c <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002d66:	f06f 0301 	mvn.w	r3, #1
 8002d6a:	e027      	b.n	8002dbc <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002d72:	4b14      	ldr	r3, [pc, #80]	; (8002dc4 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x84>)
 8002d74:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002d82:	2300      	movs	r3, #0
 8002d84:	617b      	str	r3, [r7, #20]



    // saturated float32 radian
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	69f9      	ldr	r1, [r7, #28]
 8002d8a:	68b8      	ldr	r0, [r7, #8]
 8002d8c:	f7ff fc83 	bl	8002696 <nunavutGetF32>
 8002d90:	eef0 7a40 	vmov.f32	s15, s0
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	3320      	adds	r3, #32
 8002d9e:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	3307      	adds	r3, #7
 8002da4:	f023 0307 	bic.w	r3, r3, #7
 8002da8:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002daa:	69b9      	ldr	r1, [r7, #24]
 8002dac:	6978      	ldr	r0, [r7, #20]
 8002dae:	f7ff fa49 	bl	8002244 <nunavutChooseMin>
 8002db2:	4603      	mov	r3, r0
 8002db4:	08da      	lsrs	r2, r3, #3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3720      	adds	r7, #32
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	08018120 	.word	0x08018120

08002dc8 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
    const uavcan_si_unit_angular_acceleration_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b08c      	sub	sp, #48	; 0x30
 8002dcc:	af04      	add	r7, sp, #16
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d005      	beq.n	8002de6 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x1e>
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d002      	beq.n	8002de6 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x1e>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d102      	bne.n	8002dec <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002de6:	f06f 0301 	mvn.w	r3, #1
 8002dea:	e041      	b.n	8002e70 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	2b1f      	cmp	r3, #31
 8002df8:	d802      	bhi.n	8002e00 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002dfa:	f06f 0302 	mvn.w	r3, #2
 8002dfe:	e037      	b.n	8002e70 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002e00:	2300      	movs	r3, #0
 8002e02:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian_per_second_per_second, 4U);
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	08db      	lsrs	r3, r3, #3
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	68fa      	ldr	r2, [r7, #12]
 8002e0e:	6812      	ldr	r2, [r2, #0]
 8002e10:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	3320      	adds	r3, #32
 8002e16:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d021      	beq.n	8002e66 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	f1c3 0308 	rsb	r3, r3, #8
 8002e30:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002e32:	7dfb      	ldrb	r3, [r7, #23]
 8002e34:	9302      	str	r3, [sp, #8]
 8002e36:	f04f 0200 	mov.w	r2, #0
 8002e3a:	f04f 0300 	mov.w	r3, #0
 8002e3e:	e9cd 2300 	strd	r2, r3, [sp]
 8002e42:	69fa      	ldr	r2, [r7, #28]
 8002e44:	69b9      	ldr	r1, [r7, #24]
 8002e46:	68b8      	ldr	r0, [r7, #8]
 8002e48:	f7ff fb0c 	bl	8002464 <nunavutSetUxx>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002e50:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	da02      	bge.n	8002e5e <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 8002e58:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002e5c:	e008      	b.n	8002e70 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 8002e5e:	7dfb      	ldrb	r3, [r7, #23]
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	4413      	add	r3, r2
 8002e64:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	08da      	lsrs	r2, r3, #3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3720      	adds	r7, #32
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_acceleration_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b088      	sub	sp, #32
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d009      	beq.n	8002e9e <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d006      	beq.n	8002e9e <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d106      	bne.n	8002ea4 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d002      	beq.n	8002ea4 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002e9e:	f06f 0301 	mvn.w	r3, #1
 8002ea2:	e027      	b.n	8002ef4 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002eaa:	4b14      	ldr	r3, [pc, #80]	; (8002efc <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x84>)
 8002eac:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	69f9      	ldr	r1, [r7, #28]
 8002ec2:	68b8      	ldr	r0, [r7, #8]
 8002ec4:	f7ff fbe7 	bl	8002696 <nunavutGetF32>
 8002ec8:	eef0 7a40 	vmov.f32	s15, s0
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	3320      	adds	r3, #32
 8002ed6:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	3307      	adds	r3, #7
 8002edc:	f023 0307 	bic.w	r3, r3, #7
 8002ee0:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002ee2:	69b9      	ldr	r1, [r7, #24]
 8002ee4:	6978      	ldr	r0, [r7, #20]
 8002ee6:	f7ff f9ad 	bl	8002244 <nunavutChooseMin>
 8002eea:	4603      	mov	r3, r0
 8002eec:	08da      	lsrs	r2, r3, #3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3720      	adds	r7, #32
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	08018120 	.word	0x08018120

08002f00 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
    const uavcan_si_unit_angular_velocity_Scalar_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b08c      	sub	sp, #48	; 0x30
 8002f04:	af04      	add	r7, sp, #16
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d005      	beq.n	8002f1e <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x1e>
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d002      	beq.n	8002f1e <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x1e>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d102      	bne.n	8002f24 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002f1e:	f06f 0301 	mvn.w	r3, #1
 8002f22:	e041      	b.n	8002fa8 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 32UL)
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	2b1f      	cmp	r3, #31
 8002f30:	d802      	bhi.n	8002f38 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002f32:	f06f 0302 	mvn.w	r3, #2
 8002f36:	e037      	b.n	8002fa8 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation of float32 is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        (void) memmove(&buffer[offset_bits / 8U], &obj->radian_per_second, 4U);
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	08db      	lsrs	r3, r3, #3
 8002f40:	68ba      	ldr	r2, [r7, #8]
 8002f42:	4413      	add	r3, r2
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	3320      	adds	r3, #32
 8002f4e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d021      	beq.n	8002f9e <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	f1c3 0308 	rsb	r3, r3, #8
 8002f68:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002f6a:	7dfb      	ldrb	r3, [r7, #23]
 8002f6c:	9302      	str	r3, [sp, #8]
 8002f6e:	f04f 0200 	mov.w	r2, #0
 8002f72:	f04f 0300 	mov.w	r3, #0
 8002f76:	e9cd 2300 	strd	r2, r3, [sp]
 8002f7a:	69fa      	ldr	r2, [r7, #28]
 8002f7c:	69b9      	ldr	r1, [r7, #24]
 8002f7e:	68b8      	ldr	r0, [r7, #8]
 8002f80:	f7ff fa70 	bl	8002464 <nunavutSetUxx>
 8002f84:	4603      	mov	r3, r0
 8002f86:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002f88:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	da02      	bge.n	8002f96 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0x96>
        {
            return _err0_;
 8002f90:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002f94:	e008      	b.n	8002fa8 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_+0xa8>
        }
        offset_bits += _pad0_;
 8002f96:	7dfb      	ldrb	r3, [r7, #23]
 8002f98:	69fa      	ldr	r2, [r7, #28]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 32ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	08da      	lsrs	r2, r3, #3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3720      	adds	r7, #32
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_velocity_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b088      	sub	sp, #32
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d009      	beq.n	8002fd6 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d006      	beq.n	8002fd6 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d106      	bne.n	8002fdc <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002fd6:	f06f 0301 	mvn.w	r3, #1
 8002fda:	e027      	b.n	800302c <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002fe2:	4b14      	ldr	r3, [pc, #80]	; (8003034 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x84>)
 8002fe4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	69f9      	ldr	r1, [r7, #28]
 8002ffa:	68b8      	ldr	r0, [r7, #8]
 8002ffc:	f7ff fb4b 	bl	8002696 <nunavutGetF32>
 8003000:	eef0 7a40 	vmov.f32	s15, s0
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	3320      	adds	r3, #32
 800300e:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	3307      	adds	r3, #7
 8003014:	f023 0307 	bic.w	r3, r3, #7
 8003018:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800301a:	69b9      	ldr	r1, [r7, #24]
 800301c:	6978      	ldr	r0, [r7, #20]
 800301e:	f7ff f911 	bl	8002244 <nunavutChooseMin>
 8003022:	4603      	mov	r3, r0
 8003024:	08da      	lsrs	r2, r3, #3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3720      	adds	r7, #32
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	08018120 	.word	0x08018120

08003038 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_(
    const reg_udral_physics_kinematics_rotation_Planar_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b090      	sub	sp, #64	; 0x40
 800303c:	af04      	add	r7, sp, #16
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d005      	beq.n	8003056 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e>
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d002      	beq.n	8003056 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d102      	bne.n	800305c <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003056:	f06f 0301 	mvn.w	r3, #1
 800305a:	e0e4      	b.n	8003226 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	62bb      	str	r3, [r7, #40]	; 0x28
    if ((8U * (size_t) capacity_bytes) < 96UL)
 8003062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	2b5f      	cmp	r3, #95	; 0x5f
 8003068:	d802      	bhi.n	8003070 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800306a:	f06f 0302 	mvn.w	r3, #2
 800306e:	e0da      	b.n	8003226 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003070:	2300      	movs	r3, #0
 8003072:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.si.unit.angle.Scalar.1.0 angular_position
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 4UL;  // Nested object (max) size, in bytes.
 8003074:	2304      	movs	r3, #4
 8003076:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_si_unit_angle_Scalar_1_0_serialize_(
 8003078:	68f8      	ldr	r0, [r7, #12]
            &obj->angular_position, &buffer[offset_bits / 8U], &_size_bytes0_);
 800307a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800307c:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_si_unit_angle_Scalar_1_0_serialize_(
 800307e:	68ba      	ldr	r2, [r7, #8]
 8003080:	4413      	add	r3, r2
 8003082:	f107 0218 	add.w	r2, r7, #24
 8003086:	4619      	mov	r1, r3
 8003088:	f7ff fe02 	bl	8002c90 <uavcan_si_unit_angle_Scalar_1_0_serialize_>
 800308c:	4603      	mov	r3, r0
 800308e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (_err0_ < 0)
 8003092:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003096:	2b00      	cmp	r3, #0
 8003098:	da02      	bge.n	80030a0 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x68>
        {
            return _err0_;
 800309a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800309e:	e0c2      	b.n	8003226 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 32ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030a6:	4413      	add	r3, r2
 80030a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80030aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ac:	f003 0307 	and.w	r3, r3, #7
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d025      	beq.n	8003100 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xc8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80030b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	f1c3 0308 	rsb	r3, r3, #8
 80030c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80030c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80030ca:	9302      	str	r3, [sp, #8]
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	f04f 0300 	mov.w	r3, #0
 80030d4:	e9cd 2300 	strd	r2, r3, [sp]
 80030d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030dc:	68b8      	ldr	r0, [r7, #8]
 80030de:	f7ff f9c1 	bl	8002464 <nunavutSetUxx>
 80030e2:	4603      	mov	r3, r0
 80030e4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (_err1_ < 0)
 80030e8:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	da02      	bge.n	80030f6 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xbe>
        {
            return _err1_;
 80030f0:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80030f4:	e097      	b.n	8003226 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad0_;
 80030f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80030fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030fc:	4413      	add	r3, r2
 80030fe:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.si.unit.angular_velocity.Scalar.1.0 angular_velocity
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 4UL;  // Nested object (max) size, in bytes.
 8003100:	2304      	movs	r3, #4
 8003102:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	1d18      	adds	r0, r3, #4
            &obj->angular_velocity, &buffer[offset_bits / 8U], &_size_bytes1_);
 8003108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800310a:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_(
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	4413      	add	r3, r2
 8003110:	f107 0214 	add.w	r2, r7, #20
 8003114:	4619      	mov	r1, r3
 8003116:	f7ff fef3 	bl	8002f00 <uavcan_si_unit_angular_velocity_Scalar_1_0_serialize_>
 800311a:	4603      	mov	r3, r0
 800311c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (_err2_ < 0)
 8003120:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8003124:	2b00      	cmp	r3, #0
 8003126:	da02      	bge.n	800312e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0xf6>
        {
            return _err2_;
 8003128:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 800312c:	e07b      	b.n	8003226 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 32ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003134:	4413      	add	r3, r2
 8003136:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	2b00      	cmp	r3, #0
 8003140:	d025      	beq.n	800318e <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x156>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8003142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003144:	b2db      	uxtb	r3, r3
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	b2db      	uxtb	r3, r3
 800314c:	f1c3 0308 	rsb	r3, r3, #8
 8003150:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8003154:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003158:	9302      	str	r3, [sp, #8]
 800315a:	f04f 0200 	mov.w	r2, #0
 800315e:	f04f 0300 	mov.w	r3, #0
 8003162:	e9cd 2300 	strd	r2, r3, [sp]
 8003166:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003168:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800316a:	68b8      	ldr	r0, [r7, #8]
 800316c:	f7ff f97a 	bl	8002464 <nunavutSetUxx>
 8003170:	4603      	mov	r3, r0
 8003172:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        if (_err3_ < 0)
 8003176:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 800317a:	2b00      	cmp	r3, #0
 800317c:	da02      	bge.n	8003184 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x14c>
        {
            return _err3_;
 800317e:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8003182:	e050      	b.n	8003226 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad1_;
 8003184:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003188:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800318a:	4413      	add	r3, r2
 800318c:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.si.unit.angular_acceleration.Scalar.1.0 angular_acceleration
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 4UL;  // Nested object (max) size, in bytes.
 800318e:	2304      	movs	r3, #4
 8003190:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err4_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f103 0008 	add.w	r0, r3, #8
            &obj->angular_acceleration, &buffer[offset_bits / 8U], &_size_bytes2_);
 8003198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800319a:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_(
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	4413      	add	r3, r2
 80031a0:	f107 0210 	add.w	r2, r7, #16
 80031a4:	4619      	mov	r1, r3
 80031a6:	f7ff fe0f 	bl	8002dc8 <uavcan_si_unit_angular_acceleration_Scalar_1_0_serialize_>
 80031aa:	4603      	mov	r3, r0
 80031ac:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        if (_err4_ < 0)
 80031b0:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	da02      	bge.n	80031be <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x186>
        {
            return _err4_;
 80031b8:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80031bc:	e033      	b.n	8003226 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) == 32ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	00db      	lsls	r3, r3, #3
 80031c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031c4:	4413      	add	r3, r2
 80031c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80031c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ca:	f003 0307 	and.w	r3, r3, #7
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d024      	beq.n	800321c <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1e4>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 80031d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	f1c3 0308 	rsb	r3, r3, #8
 80031e0:	f887 3020 	strb.w	r3, [r7, #32]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 80031e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80031e8:	9302      	str	r3, [sp, #8]
 80031ea:	f04f 0200 	mov.w	r2, #0
 80031ee:	f04f 0300 	mov.w	r3, #0
 80031f2:	e9cd 2300 	strd	r2, r3, [sp]
 80031f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031fa:	68b8      	ldr	r0, [r7, #8]
 80031fc:	f7ff f932 	bl	8002464 <nunavutSetUxx>
 8003200:	4603      	mov	r3, r0
 8003202:	77fb      	strb	r3, [r7, #31]
        if (_err5_ < 0)
 8003204:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003208:	2b00      	cmp	r3, #0
 800320a:	da02      	bge.n	8003212 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1da>
        {
            return _err5_;
 800320c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003210:	e009      	b.n	8003226 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_+0x1ee>
        }
        offset_bits += _pad2_;
 8003212:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003216:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003218:	4413      	add	r3, r2
 800321a:	62fb      	str	r3, [r7, #44]	; 0x2c
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 96ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800321c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800321e:	08da      	lsrs	r2, r3, #3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3730      	adds	r7, #48	; 0x30
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
	...

08003230 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_(
    reg_udral_physics_kinematics_rotation_Planar_0_1* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b08c      	sub	sp, #48	; 0x30
 8003234:	af00      	add	r7, sp, #0
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d009      	beq.n	8003256 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d006      	beq.n	8003256 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d106      	bne.n	800325c <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d002      	beq.n	800325c <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003256:	f06f 0301 	mvn.w	r3, #1
 800325a:	e090      	b.n	800337e <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
    }
    if (buffer == NULL)
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003262:	4b49      	ldr	r3, [pc, #292]	; (8003388 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x158>)
 8003264:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800326c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	62bb      	str	r3, [r7, #40]	; 0x28
    size_t offset_bits = 0U;
 8003272:	2300      	movs	r3, #0
 8003274:	627b      	str	r3, [r7, #36]	; 0x24

    // uavcan.si.unit.angle.Scalar.1.0 angular_position
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	08db      	lsrs	r3, r3, #3
 800327a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800327c:	4618      	mov	r0, r3
 800327e:	f7fe ffe1 	bl	8002244 <nunavutChooseMin>
 8003282:	4602      	mov	r2, r0
 8003284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 800328a:	68f8      	ldr	r0, [r7, #12]
            &out_obj->angular_position, &buffer[offset_bits / 8U], &_size_bytes3_);
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	4413      	add	r3, r2
 8003294:	f107 021c 	add.w	r2, r7, #28
 8003298:	4619      	mov	r1, r3
 800329a:	f7ff fd51 	bl	8002d40 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>
 800329e:	4603      	mov	r3, r0
 80032a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        if (_err6_ < 0)
 80032a4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	da02      	bge.n	80032b2 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x82>
        {
            return _err6_;
 80032ac:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80032b0:	e065      	b.n	800337e <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b8:	4413      	add	r3, r2
 80032ba:	627b      	str	r3, [r7, #36]	; 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80032bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032be:	3307      	adds	r3, #7
 80032c0:	f023 0307 	bic.w	r3, r3, #7
 80032c4:	627b      	str	r3, [r7, #36]	; 0x24

    // uavcan.si.unit.angular_velocity.Scalar.1.0 angular_velocity
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes4_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80032c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c8:	08db      	lsrs	r3, r3, #3
 80032ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7fe ffb9 	bl	8002244 <nunavutChooseMin>
 80032d2:	4602      	mov	r2, r0
 80032d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032d6:	1a9b      	subs	r3, r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1d18      	adds	r0, r3, #4
            &out_obj->angular_velocity, &buffer[offset_bits / 8U], &_size_bytes4_);
 80032de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e0:	08db      	lsrs	r3, r3, #3
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 80032e2:	68ba      	ldr	r2, [r7, #8]
 80032e4:	4413      	add	r3, r2
 80032e6:	f107 0218 	add.w	r2, r7, #24
 80032ea:	4619      	mov	r1, r3
 80032ec:	f7ff fe60 	bl	8002fb0 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>
 80032f0:	4603      	mov	r3, r0
 80032f2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        if (_err7_ < 0)
 80032f6:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	da02      	bge.n	8003304 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0xd4>
        {
            return _err7_;
 80032fe:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8003302:	e03c      	b.n	800337e <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested serialized representation.
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800330a:	4413      	add	r3, r2
 800330c:	627b      	str	r3, [r7, #36]	; 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800330e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003310:	3307      	adds	r3, #7
 8003312:	f023 0307 	bic.w	r3, r3, #7
 8003316:	627b      	str	r3, [r7, #36]	; 0x24

    // uavcan.si.unit.angular_acceleration.Scalar.1.0 angular_acceleration
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes5_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8003318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331a:	08db      	lsrs	r3, r3, #3
 800331c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800331e:	4618      	mov	r0, r3
 8003320:	f7fe ff90 	bl	8002244 <nunavutChooseMin>
 8003324:	4602      	mov	r2, r0
 8003326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003328:	1a9b      	subs	r3, r3, r2
 800332a:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f103 0008 	add.w	r0, r3, #8
            &out_obj->angular_acceleration, &buffer[offset_bits / 8U], &_size_bytes5_);
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003334:	08db      	lsrs	r3, r3, #3
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	4413      	add	r3, r2
 800333a:	f107 0214 	add.w	r2, r7, #20
 800333e:	4619      	mov	r1, r3
 8003340:	f7ff fd9a 	bl	8002e78 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>
 8003344:	4603      	mov	r3, r0
 8003346:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        if (_err8_ < 0)
 800334a:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800334e:	2b00      	cmp	r3, #0
 8003350:	da02      	bge.n	8003358 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x128>
        {
            return _err8_;
 8003352:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8003356:	e012      	b.n	800337e <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested serialized representation.
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800335e:	4413      	add	r3, r2
 8003360:	627b      	str	r3, [r7, #36]	; 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003364:	3307      	adds	r3, #7
 8003366:	f023 0307 	bic.w	r3, r3, #7
 800336a:	627b      	str	r3, [r7, #36]	; 0x24
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800336c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800336e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003370:	f7fe ff68 	bl	8002244 <nunavutChooseMin>
 8003374:	4603      	mov	r3, r0
 8003376:	08da      	lsrs	r2, r3, #3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3730      	adds	r7, #48	; 0x30
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	08018120 	.word	0x08018120

0800338c <uavcan_register_Name_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Name_1_0_deserialize_(
    uavcan_register_Name_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b08a      	sub	sp, #40	; 0x28
 8003390:	af02      	add	r7, sp, #8
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d009      	beq.n	80033b2 <uavcan_register_Name_1_0_deserialize_+0x26>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d006      	beq.n	80033b2 <uavcan_register_Name_1_0_deserialize_+0x26>
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d106      	bne.n	80033b8 <uavcan_register_Name_1_0_deserialize_+0x2c>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d002      	beq.n	80033b8 <uavcan_register_Name_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80033b2:	f06f 0301 	mvn.w	r3, #1
 80033b6:	e04a      	b.n	800344e <uavcan_register_Name_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <uavcan_register_Name_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80033be:	4b26      	ldr	r3, [pc, #152]	; (8003458 <uavcan_register_Name_1_0_deserialize_+0xcc>)
 80033c0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=255] name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	3308      	adds	r3, #8
 80033d6:	69ba      	ldr	r2, [r7, #24]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d309      	bcc.n	80033f0 <uavcan_register_Name_1_0_deserialize_+0x64>
    {
        out_obj->name.count = buffer[offset_bits / 8U] & 255U;
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	08db      	lsrs	r3, r3, #3
 80033e0:	68ba      	ldr	r2, [r7, #8]
 80033e2:	4413      	add	r3, r2
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	461a      	mov	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80033ee:	e003      	b.n	80033f8 <uavcan_register_Name_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->name.count = 0U;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	3308      	adds	r3, #8
 80033fc:	617b      	str	r3, [r7, #20]
    if (out_obj->name.count > 255U)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003404:	2bff      	cmp	r3, #255	; 0xff
 8003406:	d902      	bls.n	800340e <uavcan_register_Name_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003408:	f06f 0309 	mvn.w	r3, #9
 800340c:	e01f      	b.n	800344e <uavcan_register_Name_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->name.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->name.count * 8U);
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	9300      	str	r3, [sp, #0]
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	69fa      	ldr	r2, [r7, #28]
 800341e:	68b9      	ldr	r1, [r7, #8]
 8003420:	f7fe fff9 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->name.count * 8U;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800342a:	00db      	lsls	r3, r3, #3
 800342c:	697a      	ldr	r2, [r7, #20]
 800342e:	4413      	add	r3, r2
 8003430:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	3307      	adds	r3, #7
 8003436:	f023 0307 	bic.w	r3, r3, #7
 800343a:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800343c:	69b9      	ldr	r1, [r7, #24]
 800343e:	6978      	ldr	r0, [r7, #20]
 8003440:	f7fe ff00 	bl	8002244 <nunavutChooseMin>
 8003444:	4603      	mov	r3, r0
 8003446:	08da      	lsrs	r2, r3, #3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3720      	adds	r7, #32
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	08018120 	.word	0x08018120

0800345c <uavcan_primitive_array_Bit_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_serialize_(
    const uavcan_primitive_array_Bit_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b08c      	sub	sp, #48	; 0x30
 8003460:	af04      	add	r7, sp, #16
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d005      	beq.n	800347a <uavcan_primitive_array_Bit_1_0_serialize_+0x1e>
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d002      	beq.n	800347a <uavcan_primitive_array_Bit_1_0_serialize_+0x1e>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d102      	bne.n	8003480 <uavcan_primitive_array_Bit_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800347a:	f06f 0301 	mvn.w	r3, #1
 800347e:	e05e      	b.n	800353e <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	00db      	lsls	r3, r3, #3
 800348a:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800348e:	d202      	bcs.n	8003496 <uavcan_primitive_array_Bit_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003490:	f06f 0302 	mvn.w	r3, #2
 8003494:	e053      	b.n	800353e <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003496:	2300      	movs	r3, #0
 8003498:	61fb      	str	r3, [r7, #28]


    {   // saturated bool[<=2048] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 2048)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80034a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034a4:	d902      	bls.n	80034ac <uavcan_primitive_array_Bit_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80034a6:	f06f 0309 	mvn.w	r3, #9
 80034aa:	e048      	b.n	800353e <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	08db      	lsrs	r3, r3, #3
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	4413      	add	r3, r2
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80034ba:	8812      	ldrh	r2, [r2, #0]
 80034bc:	b292      	uxth	r2, r2
 80034be:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	3310      	adds	r3, #16
 80034c4:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count, &obj->value.bitpacked[0], 0U);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2100      	movs	r1, #0
 80034d0:	9100      	str	r1, [sp, #0]
 80034d2:	69f9      	ldr	r1, [r7, #28]
 80034d4:	68b8      	ldr	r0, [r7, #8]
 80034d6:	f7fe fee1 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80034e0:	69fa      	ldr	r2, [r7, #28]
 80034e2:	4413      	add	r3, r2
 80034e4:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d021      	beq.n	8003534 <uavcan_primitive_array_Bit_1_0_serialize_+0xd8>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	f003 0307 	and.w	r3, r3, #7
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	f1c3 0308 	rsb	r3, r3, #8
 80034fe:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003500:	7dfb      	ldrb	r3, [r7, #23]
 8003502:	9302      	str	r3, [sp, #8]
 8003504:	f04f 0200 	mov.w	r2, #0
 8003508:	f04f 0300 	mov.w	r3, #0
 800350c:	e9cd 2300 	strd	r2, r3, [sp]
 8003510:	69fa      	ldr	r2, [r7, #28]
 8003512:	69b9      	ldr	r1, [r7, #24]
 8003514:	68b8      	ldr	r0, [r7, #8]
 8003516:	f7fe ffa5 	bl	8002464 <nunavutSetUxx>
 800351a:	4603      	mov	r3, r0
 800351c:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800351e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003522:	2b00      	cmp	r3, #0
 8003524:	da02      	bge.n	800352c <uavcan_primitive_array_Bit_1_0_serialize_+0xd0>
        {
            return _err0_;
 8003526:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800352a:	e008      	b.n	800353e <uavcan_primitive_array_Bit_1_0_serialize_+0xe2>
        }
        offset_bits += _pad0_;
 800352c:	7dfb      	ldrb	r3, [r7, #23]
 800352e:	69fa      	ldr	r2, [r7, #28]
 8003530:	4413      	add	r3, r2
 8003532:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	08da      	lsrs	r2, r3, #3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3720      	adds	r7, #32
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
	...

08003548 <uavcan_primitive_array_Bit_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Bit_1_0_deserialize_(
    uavcan_primitive_array_Bit_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b08a      	sub	sp, #40	; 0x28
 800354c:	af02      	add	r7, sp, #8
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d009      	beq.n	800356e <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d006      	beq.n	800356e <uavcan_primitive_array_Bit_1_0_deserialize_+0x26>
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d106      	bne.n	8003574 <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d002      	beq.n	8003574 <uavcan_primitive_array_Bit_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800356e:	f06f 0301 	mvn.w	r3, #1
 8003572:	e041      	b.n	80035f8 <uavcan_primitive_array_Bit_1_0_deserialize_+0xb0>
    }
    if (buffer == NULL)
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <uavcan_primitive_array_Bit_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800357a:	4b21      	ldr	r3, [pc, #132]	; (8003600 <uavcan_primitive_array_Bit_1_0_deserialize_+0xb8>)
 800357c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800358a:	2300      	movs	r3, #0
 800358c:	617b      	str	r3, [r7, #20]


    // saturated bool[<=2048] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 800358e:	2310      	movs	r3, #16
 8003590:	697a      	ldr	r2, [r7, #20]
 8003592:	69f9      	ldr	r1, [r7, #28]
 8003594:	68b8      	ldr	r0, [r7, #8]
 8003596:	f7fe ff8b 	bl	80024b0 <nunavutGetU16>
 800359a:	4603      	mov	r3, r0
 800359c:	461a      	mov	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	3310      	adds	r3, #16
 80035a8:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 2048U)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80035b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035b4:	d902      	bls.n	80035bc <uavcan_primitive_array_Bit_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80035b6:	f06f 0309 	mvn.w	r3, #9
 80035ba:	e01d      	b.n	80035f8 <uavcan_primitive_array_Bit_1_0_deserialize_+0xb0>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.bitpacked[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count);
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	69fa      	ldr	r2, [r7, #28]
 80035ca:	68b9      	ldr	r1, [r7, #8]
 80035cc:	f7fe ff23 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	4413      	add	r3, r2
 80035da:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	3307      	adds	r3, #7
 80035e0:	f023 0307 	bic.w	r3, r3, #7
 80035e4:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80035e6:	69b9      	ldr	r1, [r7, #24]
 80035e8:	6978      	ldr	r0, [r7, #20]
 80035ea:	f7fe fe2b 	bl	8002244 <nunavutChooseMin>
 80035ee:	4603      	mov	r3, r0
 80035f0:	08da      	lsrs	r2, r3, #3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3720      	adds	r7, #32
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	08018120 	.word	0x08018120

08003604 <uavcan_primitive_array_Integer16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_serialize_(
    const uavcan_primitive_array_Integer16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08c      	sub	sp, #48	; 0x30
 8003608:	af04      	add	r7, sp, #16
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d005      	beq.n	8003622 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1e>
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d002      	beq.n	8003622 <uavcan_primitive_array_Integer16_1_0_serialize_+0x1e>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d102      	bne.n	8003628 <uavcan_primitive_array_Integer16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003622:	f06f 0301 	mvn.w	r3, #1
 8003626:	e05f      	b.n	80036e8 <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	00db      	lsls	r3, r3, #3
 8003632:	f640 0207 	movw	r2, #2055	; 0x807
 8003636:	4293      	cmp	r3, r2
 8003638:	d802      	bhi.n	8003640 <uavcan_primitive_array_Integer16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800363a:	f06f 0302 	mvn.w	r3, #2
 800363e:	e053      	b.n	80036e8 <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	61fb      	str	r3, [r7, #28]


    {   // saturated int16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800364a:	2b80      	cmp	r3, #128	; 0x80
 800364c:	d902      	bls.n	8003654 <uavcan_primitive_array_Integer16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800364e:	f06f 0309 	mvn.w	r3, #9
 8003652:	e049      	b.n	80036e8 <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	08db      	lsrs	r3, r3, #3
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	4413      	add	r3, r2
 8003662:	b2ca      	uxtb	r2, r1
 8003664:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	3308      	adds	r3, #8
 800366a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 16UL, &obj->value.elements[0], 0U);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003672:	011a      	lsls	r2, r3, #4
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2100      	movs	r1, #0
 8003678:	9100      	str	r1, [sp, #0]
 800367a:	69f9      	ldr	r1, [r7, #28]
 800367c:	68b8      	ldr	r0, [r7, #8]
 800367e:	f7fe fe0d 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 16UL;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	69fa      	ldr	r2, [r7, #28]
 800368c:	4413      	add	r3, r2
 800368e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	2b00      	cmp	r3, #0
 8003698:	d021      	beq.n	80036de <uavcan_primitive_array_Integer16_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	b2db      	uxtb	r3, r3
 800369e:	f003 0307 	and.w	r3, r3, #7
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	f1c3 0308 	rsb	r3, r3, #8
 80036a8:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80036aa:	7dfb      	ldrb	r3, [r7, #23]
 80036ac:	9302      	str	r3, [sp, #8]
 80036ae:	f04f 0200 	mov.w	r2, #0
 80036b2:	f04f 0300 	mov.w	r3, #0
 80036b6:	e9cd 2300 	strd	r2, r3, [sp]
 80036ba:	69fa      	ldr	r2, [r7, #28]
 80036bc:	69b9      	ldr	r1, [r7, #24]
 80036be:	68b8      	ldr	r0, [r7, #8]
 80036c0:	f7fe fed0 	bl	8002464 <nunavutSetUxx>
 80036c4:	4603      	mov	r3, r0
 80036c6:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80036c8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	da02      	bge.n	80036d6 <uavcan_primitive_array_Integer16_1_0_serialize_+0xd2>
        {
            return _err0_;
 80036d0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80036d4:	e008      	b.n	80036e8 <uavcan_primitive_array_Integer16_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 80036d6:	7dfb      	ldrb	r3, [r7, #23]
 80036d8:	69fa      	ldr	r2, [r7, #28]
 80036da:	4413      	add	r3, r2
 80036dc:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	08da      	lsrs	r2, r3, #3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3720      	adds	r7, #32
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <uavcan_primitive_array_Integer16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer16_1_0_deserialize_(
    uavcan_primitive_array_Integer16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08a      	sub	sp, #40	; 0x28
 80036f4:	af02      	add	r7, sp, #8
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d009      	beq.n	8003716 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d006      	beq.n	8003716 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x26>
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d106      	bne.n	800371c <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d002      	beq.n	800371c <uavcan_primitive_array_Integer16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003716:	f06f 0301 	mvn.w	r3, #1
 800371a:	e04a      	b.n	80037b2 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003722:	4b26      	ldr	r3, [pc, #152]	; (80037bc <uavcan_primitive_array_Integer16_1_0_deserialize_+0xcc>)
 8003724:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	00db      	lsls	r3, r3, #3
 8003730:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003732:	2300      	movs	r3, #0
 8003734:	617b      	str	r3, [r7, #20]


    // saturated int16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	3308      	adds	r3, #8
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	429a      	cmp	r2, r3
 800373e:	d309      	bcc.n	8003754 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	08db      	lsrs	r3, r3, #3
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	4413      	add	r3, r2
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003752:	e003      	b.n	800375c <uavcan_primitive_array_Integer16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	3308      	adds	r3, #8
 8003760:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 128U)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003768:	2b80      	cmp	r3, #128	; 0x80
 800376a:	d902      	bls.n	8003772 <uavcan_primitive_array_Integer16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800376c:	f06f 0309 	mvn.w	r3, #9
 8003770:	e01f      	b.n	80037b2 <uavcan_primitive_array_Integer16_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 16U);
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800377a:	011b      	lsls	r3, r3, #4
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	69fa      	ldr	r2, [r7, #28]
 8003782:	68b9      	ldr	r1, [r7, #8]
 8003784:	f7fe fe47 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 16U;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	4413      	add	r3, r2
 8003794:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	3307      	adds	r3, #7
 800379a:	f023 0307 	bic.w	r3, r3, #7
 800379e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80037a0:	69b9      	ldr	r1, [r7, #24]
 80037a2:	6978      	ldr	r0, [r7, #20]
 80037a4:	f7fe fd4e 	bl	8002244 <nunavutChooseMin>
 80037a8:	4603      	mov	r3, r0
 80037aa:	08da      	lsrs	r2, r3, #3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3720      	adds	r7, #32
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	08018120 	.word	0x08018120

080037c0 <uavcan_primitive_array_Integer32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_serialize_(
    const uavcan_primitive_array_Integer32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08c      	sub	sp, #48	; 0x30
 80037c4:	af04      	add	r7, sp, #16
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d005      	beq.n	80037de <uavcan_primitive_array_Integer32_1_0_serialize_+0x1e>
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d002      	beq.n	80037de <uavcan_primitive_array_Integer32_1_0_serialize_+0x1e>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d102      	bne.n	80037e4 <uavcan_primitive_array_Integer32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80037de:	f06f 0301 	mvn.w	r3, #1
 80037e2:	e05f      	b.n	80038a4 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	f640 0207 	movw	r2, #2055	; 0x807
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d802      	bhi.n	80037fc <uavcan_primitive_array_Integer32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80037f6:	f06f 0302 	mvn.w	r3, #2
 80037fa:	e053      	b.n	80038a4 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80037fc:	2300      	movs	r3, #0
 80037fe:	61fb      	str	r3, [r7, #28]


    {   // saturated int32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003806:	2b40      	cmp	r3, #64	; 0x40
 8003808:	d902      	bls.n	8003810 <uavcan_primitive_array_Integer32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800380a:	f06f 0309 	mvn.w	r3, #9
 800380e:	e049      	b.n	80038a4 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	08db      	lsrs	r3, r3, #3
 800381a:	68ba      	ldr	r2, [r7, #8]
 800381c:	4413      	add	r3, r2
 800381e:	b2ca      	uxtb	r2, r1
 8003820:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3308      	adds	r3, #8
 8003826:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800382e:	015a      	lsls	r2, r3, #5
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2100      	movs	r1, #0
 8003834:	9100      	str	r1, [sp, #0]
 8003836:	69f9      	ldr	r1, [r7, #28]
 8003838:	68b8      	ldr	r0, [r7, #8]
 800383a:	f7fe fd2f 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003844:	015b      	lsls	r3, r3, #5
 8003846:	69fa      	ldr	r2, [r7, #28]
 8003848:	4413      	add	r3, r2
 800384a:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	f003 0307 	and.w	r3, r3, #7
 8003852:	2b00      	cmp	r3, #0
 8003854:	d021      	beq.n	800389a <uavcan_primitive_array_Integer32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	b2db      	uxtb	r3, r3
 800385a:	f003 0307 	and.w	r3, r3, #7
 800385e:	b2db      	uxtb	r3, r3
 8003860:	f1c3 0308 	rsb	r3, r3, #8
 8003864:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003866:	7dfb      	ldrb	r3, [r7, #23]
 8003868:	9302      	str	r3, [sp, #8]
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	e9cd 2300 	strd	r2, r3, [sp]
 8003876:	69fa      	ldr	r2, [r7, #28]
 8003878:	69b9      	ldr	r1, [r7, #24]
 800387a:	68b8      	ldr	r0, [r7, #8]
 800387c:	f7fe fdf2 	bl	8002464 <nunavutSetUxx>
 8003880:	4603      	mov	r3, r0
 8003882:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003884:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003888:	2b00      	cmp	r3, #0
 800388a:	da02      	bge.n	8003892 <uavcan_primitive_array_Integer32_1_0_serialize_+0xd2>
        {
            return _err0_;
 800388c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003890:	e008      	b.n	80038a4 <uavcan_primitive_array_Integer32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003892:	7dfb      	ldrb	r3, [r7, #23]
 8003894:	69fa      	ldr	r2, [r7, #28]
 8003896:	4413      	add	r3, r2
 8003898:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	08da      	lsrs	r2, r3, #3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3720      	adds	r7, #32
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <uavcan_primitive_array_Integer32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer32_1_0_deserialize_(
    uavcan_primitive_array_Integer32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b08a      	sub	sp, #40	; 0x28
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d009      	beq.n	80038d2 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d006      	beq.n	80038d2 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x26>
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d106      	bne.n	80038d8 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d002      	beq.n	80038d8 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80038d2:	f06f 0301 	mvn.w	r3, #1
 80038d6:	e04a      	b.n	800396e <uavcan_primitive_array_Integer32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80038de:	4b26      	ldr	r3, [pc, #152]	; (8003978 <uavcan_primitive_array_Integer32_1_0_deserialize_+0xcc>)
 80038e0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	617b      	str	r3, [r7, #20]


    // saturated int32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	3308      	adds	r3, #8
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d309      	bcc.n	8003910 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	08db      	lsrs	r3, r3, #3
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	4413      	add	r3, r2
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	461a      	mov	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800390e:	e003      	b.n	8003918 <uavcan_primitive_array_Integer32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	3308      	adds	r3, #8
 800391c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003924:	2b40      	cmp	r3, #64	; 0x40
 8003926:	d902      	bls.n	800392e <uavcan_primitive_array_Integer32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003928:	f06f 0309 	mvn.w	r3, #9
 800392c:	e01f      	b.n	800396e <uavcan_primitive_array_Integer32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003936:	015b      	lsls	r3, r3, #5
 8003938:	9300      	str	r3, [sp, #0]
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	69fa      	ldr	r2, [r7, #28]
 800393e:	68b9      	ldr	r1, [r7, #8]
 8003940:	f7fe fd69 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800394a:	015b      	lsls	r3, r3, #5
 800394c:	697a      	ldr	r2, [r7, #20]
 800394e:	4413      	add	r3, r2
 8003950:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	3307      	adds	r3, #7
 8003956:	f023 0307 	bic.w	r3, r3, #7
 800395a:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800395c:	69b9      	ldr	r1, [r7, #24]
 800395e:	6978      	ldr	r0, [r7, #20]
 8003960:	f7fe fc70 	bl	8002244 <nunavutChooseMin>
 8003964:	4603      	mov	r3, r0
 8003966:	08da      	lsrs	r2, r3, #3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3720      	adds	r7, #32
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	08018120 	.word	0x08018120

0800397c <uavcan_primitive_array_Integer64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_serialize_(
    const uavcan_primitive_array_Integer64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b08c      	sub	sp, #48	; 0x30
 8003980:	af04      	add	r7, sp, #16
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d005      	beq.n	800399a <uavcan_primitive_array_Integer64_1_0_serialize_+0x1e>
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d002      	beq.n	800399a <uavcan_primitive_array_Integer64_1_0_serialize_+0x1e>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d102      	bne.n	80039a0 <uavcan_primitive_array_Integer64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800399a:	f06f 0301 	mvn.w	r3, #1
 800399e:	e05f      	b.n	8003a60 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	00db      	lsls	r3, r3, #3
 80039aa:	f640 0207 	movw	r2, #2055	; 0x807
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d802      	bhi.n	80039b8 <uavcan_primitive_array_Integer64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80039b2:	f06f 0302 	mvn.w	r3, #2
 80039b6:	e053      	b.n	8003a60 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	61fb      	str	r3, [r7, #28]


    {   // saturated int64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80039c2:	2b20      	cmp	r3, #32
 80039c4:	d902      	bls.n	80039cc <uavcan_primitive_array_Integer64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80039c6:	f06f 0309 	mvn.w	r3, #9
 80039ca:	e049      	b.n	8003a60 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	08db      	lsrs	r3, r3, #3
 80039d6:	68ba      	ldr	r2, [r7, #8]
 80039d8:	4413      	add	r3, r2
 80039da:	b2ca      	uxtb	r2, r1
 80039dc:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	3308      	adds	r3, #8
 80039e2:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80039ea:	019a      	lsls	r2, r3, #6
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2100      	movs	r1, #0
 80039f0:	9100      	str	r1, [sp, #0]
 80039f2:	69f9      	ldr	r1, [r7, #28]
 80039f4:	68b8      	ldr	r0, [r7, #8]
 80039f6:	f7fe fc51 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003a00:	019b      	lsls	r3, r3, #6
 8003a02:	69fa      	ldr	r2, [r7, #28]
 8003a04:	4413      	add	r3, r2
 8003a06:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d021      	beq.n	8003a56 <uavcan_primitive_array_Integer64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	f003 0307 	and.w	r3, r3, #7
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f1c3 0308 	rsb	r3, r3, #8
 8003a20:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003a22:	7dfb      	ldrb	r3, [r7, #23]
 8003a24:	9302      	str	r3, [sp, #8]
 8003a26:	f04f 0200 	mov.w	r2, #0
 8003a2a:	f04f 0300 	mov.w	r3, #0
 8003a2e:	e9cd 2300 	strd	r2, r3, [sp]
 8003a32:	69fa      	ldr	r2, [r7, #28]
 8003a34:	69b9      	ldr	r1, [r7, #24]
 8003a36:	68b8      	ldr	r0, [r7, #8]
 8003a38:	f7fe fd14 	bl	8002464 <nunavutSetUxx>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003a40:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	da02      	bge.n	8003a4e <uavcan_primitive_array_Integer64_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003a48:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003a4c:	e008      	b.n	8003a60 <uavcan_primitive_array_Integer64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003a4e:	7dfb      	ldrb	r3, [r7, #23]
 8003a50:	69fa      	ldr	r2, [r7, #28]
 8003a52:	4413      	add	r3, r2
 8003a54:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	08da      	lsrs	r2, r3, #3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003a5e:	2300      	movs	r3, #0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3720      	adds	r7, #32
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <uavcan_primitive_array_Integer64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer64_1_0_deserialize_(
    uavcan_primitive_array_Integer64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b08a      	sub	sp, #40	; 0x28
 8003a6c:	af02      	add	r7, sp, #8
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d009      	beq.n	8003a8e <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d006      	beq.n	8003a8e <uavcan_primitive_array_Integer64_1_0_deserialize_+0x26>
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d106      	bne.n	8003a94 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003a8e:	f06f 0301 	mvn.w	r3, #1
 8003a92:	e04a      	b.n	8003b2a <uavcan_primitive_array_Integer64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <uavcan_primitive_array_Integer64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003a9a:	4b26      	ldr	r3, [pc, #152]	; (8003b34 <uavcan_primitive_array_Integer64_1_0_deserialize_+0xcc>)
 8003a9c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]


    // saturated int64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	3308      	adds	r3, #8
 8003ab2:	69ba      	ldr	r2, [r7, #24]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d309      	bcc.n	8003acc <uavcan_primitive_array_Integer64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	08db      	lsrs	r3, r3, #3
 8003abc:	68ba      	ldr	r2, [r7, #8]
 8003abe:	4413      	add	r3, r2
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003aca:	e003      	b.n	8003ad4 <uavcan_primitive_array_Integer64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	3308      	adds	r3, #8
 8003ad8:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003ae0:	2b20      	cmp	r3, #32
 8003ae2:	d902      	bls.n	8003aea <uavcan_primitive_array_Integer64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003ae4:	f06f 0309 	mvn.w	r3, #9
 8003ae8:	e01f      	b.n	8003b2a <uavcan_primitive_array_Integer64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003af2:	019b      	lsls	r3, r3, #6
 8003af4:	9300      	str	r3, [sp, #0]
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	69fa      	ldr	r2, [r7, #28]
 8003afa:	68b9      	ldr	r1, [r7, #8]
 8003afc:	f7fe fc8b 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003b06:	019b      	lsls	r3, r3, #6
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	3307      	adds	r3, #7
 8003b12:	f023 0307 	bic.w	r3, r3, #7
 8003b16:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003b18:	69b9      	ldr	r1, [r7, #24]
 8003b1a:	6978      	ldr	r0, [r7, #20]
 8003b1c:	f7fe fb92 	bl	8002244 <nunavutChooseMin>
 8003b20:	4603      	mov	r3, r0
 8003b22:	08da      	lsrs	r2, r3, #3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3720      	adds	r7, #32
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	08018120 	.word	0x08018120

08003b38 <uavcan_primitive_array_Integer8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_serialize_(
    const uavcan_primitive_array_Integer8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b08c      	sub	sp, #48	; 0x30
 8003b3c:	af04      	add	r7, sp, #16
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d005      	beq.n	8003b56 <uavcan_primitive_array_Integer8_1_0_serialize_+0x1e>
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <uavcan_primitive_array_Integer8_1_0_serialize_+0x1e>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d102      	bne.n	8003b5c <uavcan_primitive_array_Integer8_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003b56:	f06f 0301 	mvn.w	r3, #1
 8003b5a:	e060      	b.n	8003c1e <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	00db      	lsls	r3, r3, #3
 8003b66:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003b6a:	d202      	bcs.n	8003b72 <uavcan_primitive_array_Integer8_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003b6c:	f06f 0302 	mvn.w	r3, #2
 8003b70:	e055      	b.n	8003c1e <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	61fb      	str	r3, [r7, #28]


    {   // saturated int8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003b7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b80:	d902      	bls.n	8003b88 <uavcan_primitive_array_Integer8_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003b82:	f06f 0309 	mvn.w	r3, #9
 8003b86:	e04a      	b.n	8003c1e <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	08db      	lsrs	r3, r3, #3
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	4413      	add	r3, r2
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003b96:	8812      	ldrh	r2, [r2, #0]
 8003b98:	b292      	uxth	r2, r2
 8003b9a:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	3310      	adds	r3, #16
 8003ba0:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003ba8:	00da      	lsls	r2, r3, #3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2100      	movs	r1, #0
 8003bae:	9100      	str	r1, [sp, #0]
 8003bb0:	69f9      	ldr	r1, [r7, #28]
 8003bb2:	68b8      	ldr	r0, [r7, #8]
 8003bb4:	f7fe fb72 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	69fa      	ldr	r2, [r7, #28]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	f003 0307 	and.w	r3, r3, #7
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d021      	beq.n	8003c14 <uavcan_primitive_array_Integer8_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	f1c3 0308 	rsb	r3, r3, #8
 8003bde:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003be0:	7dfb      	ldrb	r3, [r7, #23]
 8003be2:	9302      	str	r3, [sp, #8]
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	e9cd 2300 	strd	r2, r3, [sp]
 8003bf0:	69fa      	ldr	r2, [r7, #28]
 8003bf2:	69b9      	ldr	r1, [r7, #24]
 8003bf4:	68b8      	ldr	r0, [r7, #8]
 8003bf6:	f7fe fc35 	bl	8002464 <nunavutSetUxx>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003bfe:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	da02      	bge.n	8003c0c <uavcan_primitive_array_Integer8_1_0_serialize_+0xd4>
        {
            return _err0_;
 8003c06:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003c0a:	e008      	b.n	8003c1e <uavcan_primitive_array_Integer8_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8003c0c:	7dfb      	ldrb	r3, [r7, #23]
 8003c0e:	69fa      	ldr	r2, [r7, #28]
 8003c10:	4413      	add	r3, r2
 8003c12:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	08da      	lsrs	r2, r3, #3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3720      	adds	r7, #32
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
	...

08003c28 <uavcan_primitive_array_Integer8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Integer8_1_0_deserialize_(
    uavcan_primitive_array_Integer8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b08a      	sub	sp, #40	; 0x28
 8003c2c:	af02      	add	r7, sp, #8
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d009      	beq.n	8003c4e <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d006      	beq.n	8003c4e <uavcan_primitive_array_Integer8_1_0_deserialize_+0x26>
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d106      	bne.n	8003c54 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d002      	beq.n	8003c54 <uavcan_primitive_array_Integer8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003c4e:	f06f 0301 	mvn.w	r3, #1
 8003c52:	e043      	b.n	8003cdc <uavcan_primitive_array_Integer8_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <uavcan_primitive_array_Integer8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003c5a:	4b22      	ldr	r3, [pc, #136]	; (8003ce4 <uavcan_primitive_array_Integer8_1_0_deserialize_+0xbc>)
 8003c5c:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	617b      	str	r3, [r7, #20]


    // saturated int8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8003c6e:	2310      	movs	r3, #16
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	69f9      	ldr	r1, [r7, #28]
 8003c74:	68b8      	ldr	r0, [r7, #8]
 8003c76:	f7fe fc1b 	bl	80024b0 <nunavutGetU16>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	3310      	adds	r3, #16
 8003c88:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003c90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c94:	d902      	bls.n	8003c9c <uavcan_primitive_array_Integer8_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003c96:	f06f 0309 	mvn.w	r3, #9
 8003c9a:	e01f      	b.n	8003cdc <uavcan_primitive_array_Integer8_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8003c9c:	68f8      	ldr	r0, [r7, #12]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	69fa      	ldr	r2, [r7, #28]
 8003cac:	68b9      	ldr	r1, [r7, #8]
 8003cae:	f7fe fbb2 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003cb8:	00db      	lsls	r3, r3, #3
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	3307      	adds	r3, #7
 8003cc4:	f023 0307 	bic.w	r3, r3, #7
 8003cc8:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003cca:	69b9      	ldr	r1, [r7, #24]
 8003ccc:	6978      	ldr	r0, [r7, #20]
 8003cce:	f7fe fab9 	bl	8002244 <nunavutChooseMin>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	08da      	lsrs	r2, r3, #3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3720      	adds	r7, #32
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	08018120 	.word	0x08018120

08003ce8 <uavcan_primitive_array_Natural16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_serialize_(
    const uavcan_primitive_array_Natural16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08c      	sub	sp, #48	; 0x30
 8003cec:	af04      	add	r7, sp, #16
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d005      	beq.n	8003d06 <uavcan_primitive_array_Natural16_1_0_serialize_+0x1e>
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d002      	beq.n	8003d06 <uavcan_primitive_array_Natural16_1_0_serialize_+0x1e>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d102      	bne.n	8003d0c <uavcan_primitive_array_Natural16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003d06:	f06f 0301 	mvn.w	r3, #1
 8003d0a:	e05f      	b.n	8003dcc <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	f640 0207 	movw	r2, #2055	; 0x807
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d802      	bhi.n	8003d24 <uavcan_primitive_array_Natural16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003d1e:	f06f 0302 	mvn.w	r3, #2
 8003d22:	e053      	b.n	8003dcc <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	61fb      	str	r3, [r7, #28]


    {   // saturated uint16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003d2e:	2b80      	cmp	r3, #128	; 0x80
 8003d30:	d902      	bls.n	8003d38 <uavcan_primitive_array_Natural16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003d32:	f06f 0309 	mvn.w	r3, #9
 8003d36:	e049      	b.n	8003dcc <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	08db      	lsrs	r3, r3, #3
 8003d42:	68ba      	ldr	r2, [r7, #8]
 8003d44:	4413      	add	r3, r2
 8003d46:	b2ca      	uxtb	r2, r1
 8003d48:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	3308      	adds	r3, #8
 8003d4e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 16UL, &obj->value.elements[0], 0U);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003d56:	011a      	lsls	r2, r3, #4
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2100      	movs	r1, #0
 8003d5c:	9100      	str	r1, [sp, #0]
 8003d5e:	69f9      	ldr	r1, [r7, #28]
 8003d60:	68b8      	ldr	r0, [r7, #8]
 8003d62:	f7fe fa9b 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 16UL;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003d6c:	011b      	lsls	r3, r3, #4
 8003d6e:	69fa      	ldr	r2, [r7, #28]
 8003d70:	4413      	add	r3, r2
 8003d72:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	f003 0307 	and.w	r3, r3, #7
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d021      	beq.n	8003dc2 <uavcan_primitive_array_Natural16_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	f003 0307 	and.w	r3, r3, #7
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	f1c3 0308 	rsb	r3, r3, #8
 8003d8c:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003d8e:	7dfb      	ldrb	r3, [r7, #23]
 8003d90:	9302      	str	r3, [sp, #8]
 8003d92:	f04f 0200 	mov.w	r2, #0
 8003d96:	f04f 0300 	mov.w	r3, #0
 8003d9a:	e9cd 2300 	strd	r2, r3, [sp]
 8003d9e:	69fa      	ldr	r2, [r7, #28]
 8003da0:	69b9      	ldr	r1, [r7, #24]
 8003da2:	68b8      	ldr	r0, [r7, #8]
 8003da4:	f7fe fb5e 	bl	8002464 <nunavutSetUxx>
 8003da8:	4603      	mov	r3, r0
 8003daa:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003dac:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	da02      	bge.n	8003dba <uavcan_primitive_array_Natural16_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003db4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003db8:	e008      	b.n	8003dcc <uavcan_primitive_array_Natural16_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003dba:	7dfb      	ldrb	r3, [r7, #23]
 8003dbc:	69fa      	ldr	r2, [r7, #28]
 8003dbe:	4413      	add	r3, r2
 8003dc0:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	08da      	lsrs	r2, r3, #3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3720      	adds	r7, #32
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <uavcan_primitive_array_Natural16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural16_1_0_deserialize_(
    uavcan_primitive_array_Natural16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b08a      	sub	sp, #40	; 0x28
 8003dd8:	af02      	add	r7, sp, #8
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d009      	beq.n	8003dfa <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d006      	beq.n	8003dfa <uavcan_primitive_array_Natural16_1_0_deserialize_+0x26>
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d106      	bne.n	8003e00 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d002      	beq.n	8003e00 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003dfa:	f06f 0301 	mvn.w	r3, #1
 8003dfe:	e04a      	b.n	8003e96 <uavcan_primitive_array_Natural16_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d101      	bne.n	8003e0a <uavcan_primitive_array_Natural16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003e06:	4b26      	ldr	r3, [pc, #152]	; (8003ea0 <uavcan_primitive_array_Natural16_1_0_deserialize_+0xcc>)
 8003e08:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003e16:	2300      	movs	r3, #0
 8003e18:	617b      	str	r3, [r7, #20]


    // saturated uint16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	3308      	adds	r3, #8
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d309      	bcc.n	8003e38 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	08db      	lsrs	r3, r3, #3
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003e36:	e003      	b.n	8003e40 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	3308      	adds	r3, #8
 8003e44:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 128U)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003e4c:	2b80      	cmp	r3, #128	; 0x80
 8003e4e:	d902      	bls.n	8003e56 <uavcan_primitive_array_Natural16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003e50:	f06f 0309 	mvn.w	r3, #9
 8003e54:	e01f      	b.n	8003e96 <uavcan_primitive_array_Natural16_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 16U);
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003e5e:	011b      	lsls	r3, r3, #4
 8003e60:	9300      	str	r3, [sp, #0]
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	69fa      	ldr	r2, [r7, #28]
 8003e66:	68b9      	ldr	r1, [r7, #8]
 8003e68:	f7fe fad5 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 16U;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003e72:	011b      	lsls	r3, r3, #4
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	4413      	add	r3, r2
 8003e78:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	3307      	adds	r3, #7
 8003e7e:	f023 0307 	bic.w	r3, r3, #7
 8003e82:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8003e84:	69b9      	ldr	r1, [r7, #24]
 8003e86:	6978      	ldr	r0, [r7, #20]
 8003e88:	f7fe f9dc 	bl	8002244 <nunavutChooseMin>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	08da      	lsrs	r2, r3, #3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3720      	adds	r7, #32
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	08018120 	.word	0x08018120

08003ea4 <uavcan_primitive_array_Natural32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_serialize_(
    const uavcan_primitive_array_Natural32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b08c      	sub	sp, #48	; 0x30
 8003ea8:	af04      	add	r7, sp, #16
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d005      	beq.n	8003ec2 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1e>
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d002      	beq.n	8003ec2 <uavcan_primitive_array_Natural32_1_0_serialize_+0x1e>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d102      	bne.n	8003ec8 <uavcan_primitive_array_Natural32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003ec2:	f06f 0301 	mvn.w	r3, #1
 8003ec6:	e05f      	b.n	8003f88 <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	f640 0207 	movw	r2, #2055	; 0x807
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d802      	bhi.n	8003ee0 <uavcan_primitive_array_Natural32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003eda:	f06f 0302 	mvn.w	r3, #2
 8003ede:	e053      	b.n	8003f88 <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	61fb      	str	r3, [r7, #28]


    {   // saturated uint32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003eea:	2b40      	cmp	r3, #64	; 0x40
 8003eec:	d902      	bls.n	8003ef4 <uavcan_primitive_array_Natural32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8003eee:	f06f 0309 	mvn.w	r3, #9
 8003ef2:	e049      	b.n	8003f88 <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	08db      	lsrs	r3, r3, #3
 8003efe:	68ba      	ldr	r2, [r7, #8]
 8003f00:	4413      	add	r3, r2
 8003f02:	b2ca      	uxtb	r2, r1
 8003f04:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	3308      	adds	r3, #8
 8003f0a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003f12:	015a      	lsls	r2, r3, #5
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2100      	movs	r1, #0
 8003f18:	9100      	str	r1, [sp, #0]
 8003f1a:	69f9      	ldr	r1, [r7, #28]
 8003f1c:	68b8      	ldr	r0, [r7, #8]
 8003f1e:	f7fe f9bd 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003f28:	015b      	lsls	r3, r3, #5
 8003f2a:	69fa      	ldr	r2, [r7, #28]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	f003 0307 	and.w	r3, r3, #7
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d021      	beq.n	8003f7e <uavcan_primitive_array_Natural32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	f1c3 0308 	rsb	r3, r3, #8
 8003f48:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8003f4a:	7dfb      	ldrb	r3, [r7, #23]
 8003f4c:	9302      	str	r3, [sp, #8]
 8003f4e:	f04f 0200 	mov.w	r2, #0
 8003f52:	f04f 0300 	mov.w	r3, #0
 8003f56:	e9cd 2300 	strd	r2, r3, [sp]
 8003f5a:	69fa      	ldr	r2, [r7, #28]
 8003f5c:	69b9      	ldr	r1, [r7, #24]
 8003f5e:	68b8      	ldr	r0, [r7, #8]
 8003f60:	f7fe fa80 	bl	8002464 <nunavutSetUxx>
 8003f64:	4603      	mov	r3, r0
 8003f66:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8003f68:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	da02      	bge.n	8003f76 <uavcan_primitive_array_Natural32_1_0_serialize_+0xd2>
        {
            return _err0_;
 8003f70:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8003f74:	e008      	b.n	8003f88 <uavcan_primitive_array_Natural32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8003f76:	7dfb      	ldrb	r3, [r7, #23]
 8003f78:	69fa      	ldr	r2, [r7, #28]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	08da      	lsrs	r2, r3, #3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3720      	adds	r7, #32
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <uavcan_primitive_array_Natural32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural32_1_0_deserialize_(
    uavcan_primitive_array_Natural32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b08a      	sub	sp, #40	; 0x28
 8003f94:	af02      	add	r7, sp, #8
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d009      	beq.n	8003fb6 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d006      	beq.n	8003fb6 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x26>
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d106      	bne.n	8003fbc <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <uavcan_primitive_array_Natural32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003fb6:	f06f 0301 	mvn.w	r3, #1
 8003fba:	e04a      	b.n	8004052 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8003fc2:	4b26      	ldr	r3, [pc, #152]	; (800405c <uavcan_primitive_array_Natural32_1_0_deserialize_+0xcc>)
 8003fc4:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	617b      	str	r3, [r7, #20]


    // saturated uint32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	3308      	adds	r3, #8
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d309      	bcc.n	8003ff4 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	08db      	lsrs	r3, r3, #3
 8003fe4:	68ba      	ldr	r2, [r7, #8]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	461a      	mov	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003ff2:	e003      	b.n	8003ffc <uavcan_primitive_array_Natural32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	3308      	adds	r3, #8
 8004000:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004008:	2b40      	cmp	r3, #64	; 0x40
 800400a:	d902      	bls.n	8004012 <uavcan_primitive_array_Natural32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800400c:	f06f 0309 	mvn.w	r3, #9
 8004010:	e01f      	b.n	8004052 <uavcan_primitive_array_Natural32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800401a:	015b      	lsls	r3, r3, #5
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	69fa      	ldr	r2, [r7, #28]
 8004022:	68b9      	ldr	r1, [r7, #8]
 8004024:	f7fe f9f7 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800402e:	015b      	lsls	r3, r3, #5
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	4413      	add	r3, r2
 8004034:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	3307      	adds	r3, #7
 800403a:	f023 0307 	bic.w	r3, r3, #7
 800403e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004040:	69b9      	ldr	r1, [r7, #24]
 8004042:	6978      	ldr	r0, [r7, #20]
 8004044:	f7fe f8fe 	bl	8002244 <nunavutChooseMin>
 8004048:	4603      	mov	r3, r0
 800404a:	08da      	lsrs	r2, r3, #3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3720      	adds	r7, #32
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	08018120 	.word	0x08018120

08004060 <uavcan_primitive_array_Natural64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_serialize_(
    const uavcan_primitive_array_Natural64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b08c      	sub	sp, #48	; 0x30
 8004064:	af04      	add	r7, sp, #16
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d005      	beq.n	800407e <uavcan_primitive_array_Natural64_1_0_serialize_+0x1e>
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d002      	beq.n	800407e <uavcan_primitive_array_Natural64_1_0_serialize_+0x1e>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d102      	bne.n	8004084 <uavcan_primitive_array_Natural64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800407e:	f06f 0301 	mvn.w	r3, #1
 8004082:	e05f      	b.n	8004144 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	f640 0207 	movw	r2, #2055	; 0x807
 8004092:	4293      	cmp	r3, r2
 8004094:	d802      	bhi.n	800409c <uavcan_primitive_array_Natural64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004096:	f06f 0302 	mvn.w	r3, #2
 800409a:	e053      	b.n	8004144 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	61fb      	str	r3, [r7, #28]


    {   // saturated uint64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80040a6:	2b20      	cmp	r3, #32
 80040a8:	d902      	bls.n	80040b0 <uavcan_primitive_array_Natural64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80040aa:	f06f 0309 	mvn.w	r3, #9
 80040ae:	e049      	b.n	8004144 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	08db      	lsrs	r3, r3, #3
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	4413      	add	r3, r2
 80040be:	b2ca      	uxtb	r2, r1
 80040c0:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	3308      	adds	r3, #8
 80040c6:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80040ce:	019a      	lsls	r2, r3, #6
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2100      	movs	r1, #0
 80040d4:	9100      	str	r1, [sp, #0]
 80040d6:	69f9      	ldr	r1, [r7, #28]
 80040d8:	68b8      	ldr	r0, [r7, #8]
 80040da:	f7fe f8df 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80040e4:	019b      	lsls	r3, r3, #6
 80040e6:	69fa      	ldr	r2, [r7, #28]
 80040e8:	4413      	add	r3, r2
 80040ea:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	f003 0307 	and.w	r3, r3, #7
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d021      	beq.n	800413a <uavcan_primitive_array_Natural64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	f003 0307 	and.w	r3, r3, #7
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	f1c3 0308 	rsb	r3, r3, #8
 8004104:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004106:	7dfb      	ldrb	r3, [r7, #23]
 8004108:	9302      	str	r3, [sp, #8]
 800410a:	f04f 0200 	mov.w	r2, #0
 800410e:	f04f 0300 	mov.w	r3, #0
 8004112:	e9cd 2300 	strd	r2, r3, [sp]
 8004116:	69fa      	ldr	r2, [r7, #28]
 8004118:	69b9      	ldr	r1, [r7, #24]
 800411a:	68b8      	ldr	r0, [r7, #8]
 800411c:	f7fe f9a2 	bl	8002464 <nunavutSetUxx>
 8004120:	4603      	mov	r3, r0
 8004122:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004124:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004128:	2b00      	cmp	r3, #0
 800412a:	da02      	bge.n	8004132 <uavcan_primitive_array_Natural64_1_0_serialize_+0xd2>
        {
            return _err0_;
 800412c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004130:	e008      	b.n	8004144 <uavcan_primitive_array_Natural64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8004132:	7dfb      	ldrb	r3, [r7, #23]
 8004134:	69fa      	ldr	r2, [r7, #28]
 8004136:	4413      	add	r3, r2
 8004138:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	08da      	lsrs	r2, r3, #3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3720      	adds	r7, #32
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <uavcan_primitive_array_Natural64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural64_1_0_deserialize_(
    uavcan_primitive_array_Natural64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b08a      	sub	sp, #40	; 0x28
 8004150:	af02      	add	r7, sp, #8
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d009      	beq.n	8004172 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d006      	beq.n	8004172 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x26>
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d106      	bne.n	8004178 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d002      	beq.n	8004178 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004172:	f06f 0301 	mvn.w	r3, #1
 8004176:	e04a      	b.n	800420e <uavcan_primitive_array_Natural64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800417e:	4b26      	ldr	r3, [pc, #152]	; (8004218 <uavcan_primitive_array_Natural64_1_0_deserialize_+0xcc>)
 8004180:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800418e:	2300      	movs	r3, #0
 8004190:	617b      	str	r3, [r7, #20]


    // saturated uint64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	3308      	adds	r3, #8
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	429a      	cmp	r2, r3
 800419a:	d309      	bcc.n	80041b0 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	08db      	lsrs	r3, r3, #3
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	4413      	add	r3, r2
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	461a      	mov	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80041ae:	e003      	b.n	80041b8 <uavcan_primitive_array_Natural64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	3308      	adds	r3, #8
 80041bc:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80041c4:	2b20      	cmp	r3, #32
 80041c6:	d902      	bls.n	80041ce <uavcan_primitive_array_Natural64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80041c8:	f06f 0309 	mvn.w	r3, #9
 80041cc:	e01f      	b.n	800420e <uavcan_primitive_array_Natural64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 80041ce:	68f8      	ldr	r0, [r7, #12]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80041d6:	019b      	lsls	r3, r3, #6
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	69fa      	ldr	r2, [r7, #28]
 80041de:	68b9      	ldr	r1, [r7, #8]
 80041e0:	f7fe f919 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80041ea:	019b      	lsls	r3, r3, #6
 80041ec:	697a      	ldr	r2, [r7, #20]
 80041ee:	4413      	add	r3, r2
 80041f0:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	3307      	adds	r3, #7
 80041f6:	f023 0307 	bic.w	r3, r3, #7
 80041fa:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80041fc:	69b9      	ldr	r1, [r7, #24]
 80041fe:	6978      	ldr	r0, [r7, #20]
 8004200:	f7fe f820 	bl	8002244 <nunavutChooseMin>
 8004204:	4603      	mov	r3, r0
 8004206:	08da      	lsrs	r2, r3, #3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3720      	adds	r7, #32
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	08018120 	.word	0x08018120

0800421c <uavcan_primitive_array_Natural8_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_serialize_(
    const uavcan_primitive_array_Natural8_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08c      	sub	sp, #48	; 0x30
 8004220:	af04      	add	r7, sp, #16
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d005      	beq.n	800423a <uavcan_primitive_array_Natural8_1_0_serialize_+0x1e>
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d002      	beq.n	800423a <uavcan_primitive_array_Natural8_1_0_serialize_+0x1e>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d102      	bne.n	8004240 <uavcan_primitive_array_Natural8_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800423a:	f06f 0301 	mvn.w	r3, #1
 800423e:	e060      	b.n	8004302 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	00db      	lsls	r3, r3, #3
 800424a:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800424e:	d202      	bcs.n	8004256 <uavcan_primitive_array_Natural8_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004250:	f06f 0302 	mvn.w	r3, #2
 8004254:	e055      	b.n	8004302 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004256:	2300      	movs	r3, #0
 8004258:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004260:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004264:	d902      	bls.n	800426c <uavcan_primitive_array_Natural8_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004266:	f06f 0309 	mvn.w	r3, #9
 800426a:	e04a      	b.n	8004302 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	08db      	lsrs	r3, r3, #3
 8004270:	68ba      	ldr	r2, [r7, #8]
 8004272:	4413      	add	r3, r2
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800427a:	8812      	ldrh	r2, [r2, #0]
 800427c:	b292      	uxth	r2, r2
 800427e:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	3310      	adds	r3, #16
 8004284:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800428c:	00da      	lsls	r2, r3, #3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2100      	movs	r1, #0
 8004292:	9100      	str	r1, [sp, #0]
 8004294:	69f9      	ldr	r1, [r7, #28]
 8004296:	68b8      	ldr	r0, [r7, #8]
 8004298:	f7fe f800 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80042a2:	00db      	lsls	r3, r3, #3
 80042a4:	69fa      	ldr	r2, [r7, #28]
 80042a6:	4413      	add	r3, r2
 80042a8:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d021      	beq.n	80042f8 <uavcan_primitive_array_Natural8_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	f1c3 0308 	rsb	r3, r3, #8
 80042c2:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80042c4:	7dfb      	ldrb	r3, [r7, #23]
 80042c6:	9302      	str	r3, [sp, #8]
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	f04f 0300 	mov.w	r3, #0
 80042d0:	e9cd 2300 	strd	r2, r3, [sp]
 80042d4:	69fa      	ldr	r2, [r7, #28]
 80042d6:	69b9      	ldr	r1, [r7, #24]
 80042d8:	68b8      	ldr	r0, [r7, #8]
 80042da:	f7fe f8c3 	bl	8002464 <nunavutSetUxx>
 80042de:	4603      	mov	r3, r0
 80042e0:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80042e2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	da02      	bge.n	80042f0 <uavcan_primitive_array_Natural8_1_0_serialize_+0xd4>
        {
            return _err0_;
 80042ea:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80042ee:	e008      	b.n	8004302 <uavcan_primitive_array_Natural8_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 80042f0:	7dfb      	ldrb	r3, [r7, #23]
 80042f2:	69fa      	ldr	r2, [r7, #28]
 80042f4:	4413      	add	r3, r2
 80042f6:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	08da      	lsrs	r2, r3, #3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3720      	adds	r7, #32
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
	...

0800430c <uavcan_primitive_array_Natural8_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Natural8_1_0_deserialize_(
    uavcan_primitive_array_Natural8_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b08a      	sub	sp, #40	; 0x28
 8004310:	af02      	add	r7, sp, #8
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d009      	beq.n	8004332 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d006      	beq.n	8004332 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x26>
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d106      	bne.n	8004338 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d002      	beq.n	8004338 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004332:	f06f 0301 	mvn.w	r3, #1
 8004336:	e043      	b.n	80043c0 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800433e:	4b22      	ldr	r3, [pc, #136]	; (80043c8 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xbc>)
 8004340:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	00db      	lsls	r3, r3, #3
 800434c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800434e:	2300      	movs	r3, #0
 8004350:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004352:	2310      	movs	r3, #16
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	69f9      	ldr	r1, [r7, #28]
 8004358:	68b8      	ldr	r0, [r7, #8]
 800435a:	f7fe f8a9 	bl	80024b0 <nunavutGetU16>
 800435e:	4603      	mov	r3, r0
 8004360:	461a      	mov	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	3310      	adds	r3, #16
 800436c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004374:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004378:	d902      	bls.n	8004380 <uavcan_primitive_array_Natural8_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800437a:	f06f 0309 	mvn.w	r3, #9
 800437e:	e01f      	b.n	80043c0 <uavcan_primitive_array_Natural8_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	68b9      	ldr	r1, [r7, #8]
 8004392:	f7fe f840 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800439c:	00db      	lsls	r3, r3, #3
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	4413      	add	r3, r2
 80043a2:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	3307      	adds	r3, #7
 80043a8:	f023 0307 	bic.w	r3, r3, #7
 80043ac:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80043ae:	69b9      	ldr	r1, [r7, #24]
 80043b0:	6978      	ldr	r0, [r7, #20]
 80043b2:	f7fd ff47 	bl	8002244 <nunavutChooseMin>
 80043b6:	4603      	mov	r3, r0
 80043b8:	08da      	lsrs	r2, r3, #3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3720      	adds	r7, #32
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	08018120 	.word	0x08018120

080043cc <uavcan_primitive_array_Real16_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_serialize_(
    const uavcan_primitive_array_Real16_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b08e      	sub	sp, #56	; 0x38
 80043d0:	af04      	add	r7, sp, #16
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d005      	beq.n	80043ea <uavcan_primitive_array_Real16_1_0_serialize_+0x1e>
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d002      	beq.n	80043ea <uavcan_primitive_array_Real16_1_0_serialize_+0x1e>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d102      	bne.n	80043f0 <uavcan_primitive_array_Real16_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80043ea:	f06f 0301 	mvn.w	r3, #1
 80043ee:	e08b      	b.n	8004508 <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	f640 0207 	movw	r2, #2055	; 0x807
 80043fe:	4293      	cmp	r3, r2
 8004400:	d802      	bhi.n	8004408 <uavcan_primitive_array_Real16_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004402:	f06f 0302 	mvn.w	r3, #2
 8004406:	e07f      	b.n	8004508 <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004408:	2300      	movs	r3, #0
 800440a:	627b      	str	r3, [r7, #36]	; 0x24


    {   // saturated float16[<=128] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 128)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004412:	2b80      	cmp	r3, #128	; 0x80
 8004414:	d902      	bls.n	800441c <uavcan_primitive_array_Real16_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004416:	f06f 0309 	mvn.w	r3, #9
 800441a:	e075      	b.n	8004508 <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 8004422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004424:	08db      	lsrs	r3, r3, #3
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	4413      	add	r3, r2
 800442a:	b2ca      	uxtb	r2, r1
 800442c:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 800442e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004430:	3308      	adds	r3, #8
 8004432:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8004434:	2300      	movs	r3, #0
 8004436:	623b      	str	r3, [r7, #32]
 8004438:	e034      	b.n	80044a4 <uavcan_primitive_array_Real16_1_0_serialize_+0xd8>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
            float _sat0_ = obj->value.elements[_index0_];
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	61fb      	str	r3, [r7, #28]
            if (isfinite(_sat0_))
 8004446:	ed97 0a07 	vldr	s0, [r7, #28]
 800444a:	f7fd fed7 	bl	80021fc <_ZSt8isfinitef>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d015      	beq.n	8004480 <uavcan_primitive_array_Real16_1_0_serialize_+0xb4>
            {
                if (_sat0_ < ((float) -65504.0))
 8004454:	edd7 7a07 	vldr	s15, [r7, #28]
 8004458:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8004510 <uavcan_primitive_array_Real16_1_0_serialize_+0x144>
 800445c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004464:	d501      	bpl.n	800446a <uavcan_primitive_array_Real16_1_0_serialize_+0x9e>
                {
                    _sat0_ = ((float) -65504.0);
 8004466:	4b2b      	ldr	r3, [pc, #172]	; (8004514 <uavcan_primitive_array_Real16_1_0_serialize_+0x148>)
 8004468:	61fb      	str	r3, [r7, #28]
                }
                if (_sat0_ > ((float) 65504.0))
 800446a:	edd7 7a07 	vldr	s15, [r7, #28]
 800446e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004518 <uavcan_primitive_array_Real16_1_0_serialize_+0x14c>
 8004472:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800447a:	dd01      	ble.n	8004480 <uavcan_primitive_array_Real16_1_0_serialize_+0xb4>
                {
                    _sat0_ = ((float) 65504.0);
 800447c:	4b27      	ldr	r3, [pc, #156]	; (800451c <uavcan_primitive_array_Real16_1_0_serialize_+0x150>)
 800447e:	61fb      	str	r3, [r7, #28]
                }
            }
            const uint16_t _half0_ = nunavutFloat16Pack(_sat0_);
 8004480:	ed97 0a07 	vldr	s0, [r7, #28]
 8004484:	f7fe f85a 	bl	800253c <nunavutFloat16Pack>
 8004488:	4603      	mov	r3, r0
 800448a:	82bb      	strh	r3, [r7, #20]
            (void) memmove(&buffer[offset_bits / 8U], &_half0_, 2U);
 800448c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448e:	08db      	lsrs	r3, r3, #3
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	4413      	add	r3, r2
 8004494:	8aba      	ldrh	r2, [r7, #20]
 8004496:	801a      	strh	r2, [r3, #0]
            offset_bits += 16U;
 8004498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449a:	3310      	adds	r3, #16
 800449c:	627b      	str	r3, [r7, #36]	; 0x24
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 800449e:	6a3b      	ldr	r3, [r7, #32]
 80044a0:	3301      	adds	r3, #1
 80044a2:	623b      	str	r3, [r7, #32]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80044aa:	6a3a      	ldr	r2, [r7, #32]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d3c4      	bcc.n	800443a <uavcan_primitive_array_Real16_1_0_serialize_+0x6e>
        }
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80044b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b2:	f003 0307 	and.w	r3, r3, #7
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d021      	beq.n	80044fe <uavcan_primitive_array_Real16_1_0_serialize_+0x132>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	f1c3 0308 	rsb	r3, r3, #8
 80044c8:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80044ca:	7dfb      	ldrb	r3, [r7, #23]
 80044cc:	9302      	str	r3, [sp, #8]
 80044ce:	f04f 0200 	mov.w	r2, #0
 80044d2:	f04f 0300 	mov.w	r3, #0
 80044d6:	e9cd 2300 	strd	r2, r3, [sp]
 80044da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044dc:	69b9      	ldr	r1, [r7, #24]
 80044de:	68b8      	ldr	r0, [r7, #8]
 80044e0:	f7fd ffc0 	bl	8002464 <nunavutSetUxx>
 80044e4:	4603      	mov	r3, r0
 80044e6:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80044e8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	da02      	bge.n	80044f6 <uavcan_primitive_array_Real16_1_0_serialize_+0x12a>
        {
            return _err0_;
 80044f0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80044f4:	e008      	b.n	8004508 <uavcan_primitive_array_Real16_1_0_serialize_+0x13c>
        }
        offset_bits += _pad0_;
 80044f6:	7dfb      	ldrb	r3, [r7, #23]
 80044f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044fa:	4413      	add	r3, r2
 80044fc:	627b      	str	r3, [r7, #36]	; 0x24

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80044fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004500:	08da      	lsrs	r2, r3, #3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3728      	adds	r7, #40	; 0x28
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	c77fe000 	.word	0xc77fe000
 8004514:	c77fe000 	.word	0xc77fe000
 8004518:	477fe000 	.word	0x477fe000
 800451c:	477fe000 	.word	0x477fe000

08004520 <uavcan_primitive_array_Real16_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real16_1_0_deserialize_(
    uavcan_primitive_array_Real16_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b088      	sub	sp, #32
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d009      	beq.n	8004546 <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d006      	beq.n	8004546 <uavcan_primitive_array_Real16_1_0_deserialize_+0x26>
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d106      	bne.n	800454c <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d002      	beq.n	800454c <uavcan_primitive_array_Real16_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004546:	f06f 0301 	mvn.w	r3, #1
 800454a:	e054      	b.n	80045f6 <uavcan_primitive_array_Real16_1_0_deserialize_+0xd6>
    }
    if (buffer == NULL)
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <uavcan_primitive_array_Real16_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004552:	4b2b      	ldr	r3, [pc, #172]	; (8004600 <uavcan_primitive_array_Real16_1_0_deserialize_+0xe0>)
 8004554:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	00db      	lsls	r3, r3, #3
 8004560:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8004562:	2300      	movs	r3, #0
 8004564:	61fb      	str	r3, [r7, #28]


    // saturated float16[<=128] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	3308      	adds	r3, #8
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	429a      	cmp	r2, r3
 800456e:	d309      	bcc.n	8004584 <uavcan_primitive_array_Real16_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	08db      	lsrs	r3, r3, #3
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	4413      	add	r3, r2
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	461a      	mov	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8004582:	e003      	b.n	800458c <uavcan_primitive_array_Real16_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2200      	movs	r2, #0
 8004588:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    }
    offset_bits += 8U;
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	3308      	adds	r3, #8
 8004590:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 128U)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004598:	2b80      	cmp	r3, #128	; 0x80
 800459a:	d902      	bls.n	80045a2 <uavcan_primitive_array_Real16_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800459c:	f06f 0309 	mvn.w	r3, #9
 80045a0:	e029      	b.n	80045f6 <uavcan_primitive_array_Real16_1_0_deserialize_+0xd6>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80045a2:	2300      	movs	r3, #0
 80045a4:	61bb      	str	r3, [r7, #24]
 80045a6:	e012      	b.n	80045ce <uavcan_primitive_array_Real16_1_0_deserialize_+0xae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        out_obj->value.elements[_index1_] = nunavutGetF16(&buffer[0], capacity_bytes, offset_bits);
 80045a8:	69fa      	ldr	r2, [r7, #28]
 80045aa:	6979      	ldr	r1, [r7, #20]
 80045ac:	68b8      	ldr	r0, [r7, #8]
 80045ae:	f7fe f85b 	bl	8002668 <nunavutGetF16>
 80045b2:	eef0 7a40 	vmov.f32	s15, s0
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4413      	add	r3, r2
 80045be:	edc3 7a00 	vstr	s15, [r3]
        offset_bits += 16U;
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	3310      	adds	r3, #16
 80045c6:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	3301      	adds	r3, #1
 80045cc:	61bb      	str	r3, [r7, #24]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d3e6      	bcc.n	80045a8 <uavcan_primitive_array_Real16_1_0_deserialize_+0x88>
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	3307      	adds	r3, #7
 80045de:	f023 0307 	bic.w	r3, r3, #7
 80045e2:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80045e4:	6939      	ldr	r1, [r7, #16]
 80045e6:	69f8      	ldr	r0, [r7, #28]
 80045e8:	f7fd fe2c 	bl	8002244 <nunavutChooseMin>
 80045ec:	4603      	mov	r3, r0
 80045ee:	08da      	lsrs	r2, r3, #3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3720      	adds	r7, #32
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	08018120 	.word	0x08018120

08004604 <uavcan_primitive_array_Real32_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_serialize_(
    const uavcan_primitive_array_Real32_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b08c      	sub	sp, #48	; 0x30
 8004608:	af04      	add	r7, sp, #16
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d005      	beq.n	8004622 <uavcan_primitive_array_Real32_1_0_serialize_+0x1e>
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d002      	beq.n	8004622 <uavcan_primitive_array_Real32_1_0_serialize_+0x1e>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d102      	bne.n	8004628 <uavcan_primitive_array_Real32_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004622:	f06f 0301 	mvn.w	r3, #1
 8004626:	e05f      	b.n	80046e8 <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	00db      	lsls	r3, r3, #3
 8004632:	f640 0207 	movw	r2, #2055	; 0x807
 8004636:	4293      	cmp	r3, r2
 8004638:	d802      	bhi.n	8004640 <uavcan_primitive_array_Real32_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800463a:	f06f 0302 	mvn.w	r3, #2
 800463e:	e053      	b.n	80046e8 <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	61fb      	str	r3, [r7, #28]


    {   // saturated float32[<=64] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 64)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800464a:	2b40      	cmp	r3, #64	; 0x40
 800464c:	d902      	bls.n	8004654 <uavcan_primitive_array_Real32_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800464e:	f06f 0309 	mvn.w	r3, #9
 8004652:	e049      	b.n	80046e8 <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	08db      	lsrs	r3, r3, #3
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	4413      	add	r3, r2
 8004662:	b2ca      	uxtb	r2, r1
 8004664:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	3308      	adds	r3, #8
 800466a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 32UL, &obj->value.elements[0], 0U);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004672:	015a      	lsls	r2, r3, #5
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2100      	movs	r1, #0
 8004678:	9100      	str	r1, [sp, #0]
 800467a:	69f9      	ldr	r1, [r7, #28]
 800467c:	68b8      	ldr	r0, [r7, #8]
 800467e:	f7fd fe0d 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 32UL;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004688:	015b      	lsls	r3, r3, #5
 800468a:	69fa      	ldr	r2, [r7, #28]
 800468c:	4413      	add	r3, r2
 800468e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	f003 0307 	and.w	r3, r3, #7
 8004696:	2b00      	cmp	r3, #0
 8004698:	d021      	beq.n	80046de <uavcan_primitive_array_Real32_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	b2db      	uxtb	r3, r3
 800469e:	f003 0307 	and.w	r3, r3, #7
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	f1c3 0308 	rsb	r3, r3, #8
 80046a8:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80046aa:	7dfb      	ldrb	r3, [r7, #23]
 80046ac:	9302      	str	r3, [sp, #8]
 80046ae:	f04f 0200 	mov.w	r2, #0
 80046b2:	f04f 0300 	mov.w	r3, #0
 80046b6:	e9cd 2300 	strd	r2, r3, [sp]
 80046ba:	69fa      	ldr	r2, [r7, #28]
 80046bc:	69b9      	ldr	r1, [r7, #24]
 80046be:	68b8      	ldr	r0, [r7, #8]
 80046c0:	f7fd fed0 	bl	8002464 <nunavutSetUxx>
 80046c4:	4603      	mov	r3, r0
 80046c6:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80046c8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	da02      	bge.n	80046d6 <uavcan_primitive_array_Real32_1_0_serialize_+0xd2>
        {
            return _err0_;
 80046d0:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80046d4:	e008      	b.n	80046e8 <uavcan_primitive_array_Real32_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 80046d6:	7dfb      	ldrb	r3, [r7, #23]
 80046d8:	69fa      	ldr	r2, [r7, #28]
 80046da:	4413      	add	r3, r2
 80046dc:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	08da      	lsrs	r2, r3, #3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3720      	adds	r7, #32
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <uavcan_primitive_array_Real32_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real32_1_0_deserialize_(
    uavcan_primitive_array_Real32_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b08a      	sub	sp, #40	; 0x28
 80046f4:	af02      	add	r7, sp, #8
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d009      	beq.n	8004716 <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d006      	beq.n	8004716 <uavcan_primitive_array_Real32_1_0_deserialize_+0x26>
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d106      	bne.n	800471c <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d002      	beq.n	800471c <uavcan_primitive_array_Real32_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004716:	f06f 0301 	mvn.w	r3, #1
 800471a:	e04a      	b.n	80047b2 <uavcan_primitive_array_Real32_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d101      	bne.n	8004726 <uavcan_primitive_array_Real32_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004722:	4b26      	ldr	r3, [pc, #152]	; (80047bc <uavcan_primitive_array_Real32_1_0_deserialize_+0xcc>)
 8004724:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	00db      	lsls	r3, r3, #3
 8004730:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004732:	2300      	movs	r3, #0
 8004734:	617b      	str	r3, [r7, #20]


    // saturated float32[<=64] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	3308      	adds	r3, #8
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	429a      	cmp	r2, r3
 800473e:	d309      	bcc.n	8004754 <uavcan_primitive_array_Real32_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	08db      	lsrs	r3, r3, #3
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	4413      	add	r3, r2
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004752:	e003      	b.n	800475c <uavcan_primitive_array_Real32_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	3308      	adds	r3, #8
 8004760:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 64U)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004768:	2b40      	cmp	r3, #64	; 0x40
 800476a:	d902      	bls.n	8004772 <uavcan_primitive_array_Real32_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800476c:	f06f 0309 	mvn.w	r3, #9
 8004770:	e01f      	b.n	80047b2 <uavcan_primitive_array_Real32_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 32U);
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800477a:	015b      	lsls	r3, r3, #5
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	69fa      	ldr	r2, [r7, #28]
 8004782:	68b9      	ldr	r1, [r7, #8]
 8004784:	f7fd fe47 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 32U;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800478e:	015b      	lsls	r3, r3, #5
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	4413      	add	r3, r2
 8004794:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	3307      	adds	r3, #7
 800479a:	f023 0307 	bic.w	r3, r3, #7
 800479e:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80047a0:	69b9      	ldr	r1, [r7, #24]
 80047a2:	6978      	ldr	r0, [r7, #20]
 80047a4:	f7fd fd4e 	bl	8002244 <nunavutChooseMin>
 80047a8:	4603      	mov	r3, r0
 80047aa:	08da      	lsrs	r2, r3, #3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3720      	adds	r7, #32
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	08018120 	.word	0x08018120

080047c0 <uavcan_primitive_array_Real64_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_serialize_(
    const uavcan_primitive_array_Real64_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b08c      	sub	sp, #48	; 0x30
 80047c4:	af04      	add	r7, sp, #16
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d005      	beq.n	80047de <uavcan_primitive_array_Real64_1_0_serialize_+0x1e>
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d002      	beq.n	80047de <uavcan_primitive_array_Real64_1_0_serialize_+0x1e>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d102      	bne.n	80047e4 <uavcan_primitive_array_Real64_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80047de:	f06f 0301 	mvn.w	r3, #1
 80047e2:	e05f      	b.n	80048a4 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2056UL)
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	00db      	lsls	r3, r3, #3
 80047ee:	f640 0207 	movw	r2, #2055	; 0x807
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d802      	bhi.n	80047fc <uavcan_primitive_array_Real64_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80047f6:	f06f 0302 	mvn.w	r3, #2
 80047fa:	e053      	b.n	80048a4 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80047fc:	2300      	movs	r3, #0
 80047fe:	61fb      	str	r3, [r7, #28]


    {   // saturated float64[<=32] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 32)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004806:	2b20      	cmp	r3, #32
 8004808:	d902      	bls.n	8004810 <uavcan_primitive_array_Real64_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 800480a:	f06f 0309 	mvn.w	r3, #9
 800480e:	e049      	b.n	80048a4 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->value.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	08db      	lsrs	r3, r3, #3
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	4413      	add	r3, r2
 800481e:	b2ca      	uxtb	r2, r1
 8004820:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	3308      	adds	r3, #8
 8004826:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 64UL, &obj->value.elements[0], 0U);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800482e:	019a      	lsls	r2, r3, #6
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2100      	movs	r1, #0
 8004834:	9100      	str	r1, [sp, #0]
 8004836:	69f9      	ldr	r1, [r7, #28]
 8004838:	68b8      	ldr	r0, [r7, #8]
 800483a:	f7fd fd2f 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 64UL;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004844:	019b      	lsls	r3, r3, #6
 8004846:	69fa      	ldr	r2, [r7, #28]
 8004848:	4413      	add	r3, r2
 800484a:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f003 0307 	and.w	r3, r3, #7
 8004852:	2b00      	cmp	r3, #0
 8004854:	d021      	beq.n	800489a <uavcan_primitive_array_Real64_1_0_serialize_+0xda>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	b2db      	uxtb	r3, r3
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f1c3 0308 	rsb	r3, r3, #8
 8004864:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004866:	7dfb      	ldrb	r3, [r7, #23]
 8004868:	9302      	str	r3, [sp, #8]
 800486a:	f04f 0200 	mov.w	r2, #0
 800486e:	f04f 0300 	mov.w	r3, #0
 8004872:	e9cd 2300 	strd	r2, r3, [sp]
 8004876:	69fa      	ldr	r2, [r7, #28]
 8004878:	69b9      	ldr	r1, [r7, #24]
 800487a:	68b8      	ldr	r0, [r7, #8]
 800487c:	f7fd fdf2 	bl	8002464 <nunavutSetUxx>
 8004880:	4603      	mov	r3, r0
 8004882:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004884:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004888:	2b00      	cmp	r3, #0
 800488a:	da02      	bge.n	8004892 <uavcan_primitive_array_Real64_1_0_serialize_+0xd2>
        {
            return _err0_;
 800488c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004890:	e008      	b.n	80048a4 <uavcan_primitive_array_Real64_1_0_serialize_+0xe4>
        }
        offset_bits += _pad0_;
 8004892:	7dfb      	ldrb	r3, [r7, #23]
 8004894:	69fa      	ldr	r2, [r7, #28]
 8004896:	4413      	add	r3, r2
 8004898:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2056ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	08da      	lsrs	r2, r3, #3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3720      	adds	r7, #32
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <uavcan_primitive_array_Real64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_deserialize_(
    uavcan_primitive_array_Real64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08a      	sub	sp, #40	; 0x28
 80048b0:	af02      	add	r7, sp, #8
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d009      	beq.n	80048d2 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d006      	beq.n	80048d2 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d106      	bne.n	80048d8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d002      	beq.n	80048d8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80048d2:	f06f 0301 	mvn.w	r3, #1
 80048d6:	e04a      	b.n	800496e <uavcan_primitive_array_Real64_1_0_deserialize_+0xc2>
    }
    if (buffer == NULL)
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d101      	bne.n	80048e2 <uavcan_primitive_array_Real64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80048de:	4b26      	ldr	r3, [pc, #152]	; (8004978 <uavcan_primitive_array_Real64_1_0_deserialize_+0xcc>)
 80048e0:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80048ee:	2300      	movs	r3, #0
 80048f0:	617b      	str	r3, [r7, #20]


    // saturated float64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	3308      	adds	r3, #8
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d309      	bcc.n	8004910 <uavcan_primitive_array_Real64_1_0_deserialize_+0x64>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	08db      	lsrs	r3, r3, #3
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	4413      	add	r3, r2
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	461a      	mov	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800490e:	e003      	b.n	8004918 <uavcan_primitive_array_Real64_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value.count = 0U;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	3308      	adds	r3, #8
 800491c:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 32U)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004924:	2b20      	cmp	r3, #32
 8004926:	d902      	bls.n	800492e <uavcan_primitive_array_Real64_1_0_deserialize_+0x82>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004928:	f06f 0309 	mvn.w	r3, #9
 800492c:	e01f      	b.n	800496e <uavcan_primitive_array_Real64_1_0_deserialize_+0xc2>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
    static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 64U);
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004936:	019b      	lsls	r3, r3, #6
 8004938:	9300      	str	r3, [sp, #0]
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	69fa      	ldr	r2, [r7, #28]
 800493e:	68b9      	ldr	r1, [r7, #8]
 8004940:	f7fd fd69 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 64U;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800494a:	019b      	lsls	r3, r3, #6
 800494c:	697a      	ldr	r2, [r7, #20]
 800494e:	4413      	add	r3, r2
 8004950:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	3307      	adds	r3, #7
 8004956:	f023 0307 	bic.w	r3, r3, #7
 800495a:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800495c:	69b9      	ldr	r1, [r7, #24]
 800495e:	6978      	ldr	r0, [r7, #20]
 8004960:	f7fd fc70 	bl	8002244 <nunavutChooseMin>
 8004964:	4603      	mov	r3, r0
 8004966:	08da      	lsrs	r2, r3, #3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3720      	adds	r7, #32
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	08018120 	.word	0x08018120

0800497c <uavcan_primitive_Empty_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_serialize_(
    const uavcan_primitive_Empty_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d005      	beq.n	800499a <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <uavcan_primitive_Empty_1_0_serialize_+0x1e>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d102      	bne.n	80049a0 <uavcan_primitive_Empty_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800499a:	f06f 0301 	mvn.w	r3, #1
 800499e:	e003      	b.n	80049a8 <uavcan_primitive_Empty_1_0_serialize_+0x2c>
    }

    *inout_buffer_size_bytes = 0U;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3714      	adds	r7, #20
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <uavcan_primitive_Empty_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Empty_1_0_deserialize_(
    uavcan_primitive_Empty_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d009      	beq.n	80049da <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d006      	beq.n	80049da <uavcan_primitive_Empty_1_0_deserialize_+0x26>
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d106      	bne.n	80049e0 <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d002      	beq.n	80049e0 <uavcan_primitive_Empty_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80049da:	f06f 0301 	mvn.w	r3, #1
 80049de:	e008      	b.n	80049f2 <uavcan_primitive_Empty_1_0_deserialize_+0x3e>
    }
    if (buffer == NULL)
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <uavcan_primitive_Empty_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80049e6:	4b06      	ldr	r3, [pc, #24]	; (8004a00 <uavcan_primitive_Empty_1_0_deserialize_+0x4c>)
 80049e8:	60bb      	str	r3, [r7, #8]
    }

    *inout_buffer_size_bytes = 0U;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3714      	adds	r7, #20
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	08018120 	.word	0x08018120

08004a04 <uavcan_primitive_String_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_serialize_(
    const uavcan_primitive_String_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b08c      	sub	sp, #48	; 0x30
 8004a08:	af04      	add	r7, sp, #16
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d005      	beq.n	8004a22 <uavcan_primitive_String_1_0_serialize_+0x1e>
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d002      	beq.n	8004a22 <uavcan_primitive_String_1_0_serialize_+0x1e>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d102      	bne.n	8004a28 <uavcan_primitive_String_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004a22:	f06f 0301 	mvn.w	r3, #1
 8004a26:	e060      	b.n	8004aea <uavcan_primitive_String_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8004a36:	d202      	bcs.n	8004a3e <uavcan_primitive_String_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004a38:	f06f 0302 	mvn.w	r3, #2
 8004a3c:	e055      	b.n	8004aea <uavcan_primitive_String_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004a48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a4c:	d902      	bls.n	8004a54 <uavcan_primitive_String_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004a4e:	f06f 0309 	mvn.w	r3, #9
 8004a52:	e04a      	b.n	8004aea <uavcan_primitive_String_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	08db      	lsrs	r3, r3, #3
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004a62:	8812      	ldrh	r2, [r2, #0]
 8004a64:	b292      	uxth	r2, r2
 8004a66:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	3310      	adds	r3, #16
 8004a6c:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004a74:	00da      	lsls	r2, r3, #3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2100      	movs	r1, #0
 8004a7a:	9100      	str	r1, [sp, #0]
 8004a7c:	69f9      	ldr	r1, [r7, #28]
 8004a7e:	68b8      	ldr	r0, [r7, #8]
 8004a80:	f7fd fc0c 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004a8a:	00db      	lsls	r3, r3, #3
 8004a8c:	69fa      	ldr	r2, [r7, #28]
 8004a8e:	4413      	add	r3, r2
 8004a90:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	f003 0307 	and.w	r3, r3, #7
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d021      	beq.n	8004ae0 <uavcan_primitive_String_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	f003 0307 	and.w	r3, r3, #7
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	f1c3 0308 	rsb	r3, r3, #8
 8004aaa:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004aac:	7dfb      	ldrb	r3, [r7, #23]
 8004aae:	9302      	str	r3, [sp, #8]
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	e9cd 2300 	strd	r2, r3, [sp]
 8004abc:	69fa      	ldr	r2, [r7, #28]
 8004abe:	69b9      	ldr	r1, [r7, #24]
 8004ac0:	68b8      	ldr	r0, [r7, #8]
 8004ac2:	f7fd fccf 	bl	8002464 <nunavutSetUxx>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004aca:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	da02      	bge.n	8004ad8 <uavcan_primitive_String_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004ad2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004ad6:	e008      	b.n	8004aea <uavcan_primitive_String_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004ad8:	7dfb      	ldrb	r3, [r7, #23]
 8004ada:	69fa      	ldr	r2, [r7, #28]
 8004adc:	4413      	add	r3, r2
 8004ade:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	08da      	lsrs	r2, r3, #3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3720      	adds	r7, #32
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
	...

08004af4 <uavcan_primitive_String_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_deserialize_(
    uavcan_primitive_String_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08a      	sub	sp, #40	; 0x28
 8004af8:	af02      	add	r7, sp, #8
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d009      	beq.n	8004b1a <uavcan_primitive_String_1_0_deserialize_+0x26>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d006      	beq.n	8004b1a <uavcan_primitive_String_1_0_deserialize_+0x26>
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d106      	bne.n	8004b20 <uavcan_primitive_String_1_0_deserialize_+0x2c>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d002      	beq.n	8004b20 <uavcan_primitive_String_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004b1a:	f06f 0301 	mvn.w	r3, #1
 8004b1e:	e043      	b.n	8004ba8 <uavcan_primitive_String_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <uavcan_primitive_String_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004b26:	4b22      	ldr	r3, [pc, #136]	; (8004bb0 <uavcan_primitive_String_1_0_deserialize_+0xbc>)
 8004b28:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004b3a:	2310      	movs	r3, #16
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	69f9      	ldr	r1, [r7, #28]
 8004b40:	68b8      	ldr	r0, [r7, #8]
 8004b42:	f7fd fcb5 	bl	80024b0 <nunavutGetU16>
 8004b46:	4603      	mov	r3, r0
 8004b48:	461a      	mov	r2, r3
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	3310      	adds	r3, #16
 8004b54:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004b5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b60:	d902      	bls.n	8004b68 <uavcan_primitive_String_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004b62:	f06f 0309 	mvn.w	r3, #9
 8004b66:	e01f      	b.n	8004ba8 <uavcan_primitive_String_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004b68:	68f8      	ldr	r0, [r7, #12]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004b70:	00db      	lsls	r3, r3, #3
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	69fa      	ldr	r2, [r7, #28]
 8004b78:	68b9      	ldr	r1, [r7, #8]
 8004b7a:	f7fd fc4c 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004b84:	00db      	lsls	r3, r3, #3
 8004b86:	697a      	ldr	r2, [r7, #20]
 8004b88:	4413      	add	r3, r2
 8004b8a:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	3307      	adds	r3, #7
 8004b90:	f023 0307 	bic.w	r3, r3, #7
 8004b94:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004b96:	69b9      	ldr	r1, [r7, #24]
 8004b98:	6978      	ldr	r0, [r7, #20]
 8004b9a:	f7fd fb53 	bl	8002244 <nunavutChooseMin>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	08da      	lsrs	r2, r3, #3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3720      	adds	r7, #32
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	08018120 	.word	0x08018120

08004bb4 <uavcan_primitive_Unstructured_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_serialize_(
    const uavcan_primitive_Unstructured_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b08c      	sub	sp, #48	; 0x30
 8004bb8:	af04      	add	r7, sp, #16
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d005      	beq.n	8004bd2 <uavcan_primitive_Unstructured_1_0_serialize_+0x1e>
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d002      	beq.n	8004bd2 <uavcan_primitive_Unstructured_1_0_serialize_+0x1e>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d102      	bne.n	8004bd8 <uavcan_primitive_Unstructured_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004bd2:	f06f 0301 	mvn.w	r3, #1
 8004bd6:	e060      	b.n	8004c9a <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	00db      	lsls	r3, r3, #3
 8004be2:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8004be6:	d202      	bcs.n	8004bee <uavcan_primitive_Unstructured_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004be8:	f06f 0302 	mvn.w	r3, #2
 8004bec:	e055      	b.n	8004c9a <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	61fb      	str	r3, [r7, #28]


    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        if (obj->value.count > 256)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004bf8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bfc:	d902      	bls.n	8004c04 <uavcan_primitive_Unstructured_1_0_serialize_+0x50>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004bfe:	f06f 0309 	mvn.w	r3, #9
 8004c02:	e04a      	b.n	8004c9a <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
        }
        // Array length prefix: truncated uint16
        (void) memmove(&buffer[offset_bits / 8U], &obj->value.count, 2U);
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	08db      	lsrs	r3, r3, #3
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004c12:	8812      	ldrh	r2, [r2, #0]
 8004c14:	b292      	uxth	r2, r2
 8004c16:	801a      	strh	r2, [r3, #0]
        offset_bits += 16U;
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	3310      	adds	r3, #16
 8004c1c:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->value.count * 8U, &obj->value.elements[0], 0U);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004c24:	00da      	lsls	r2, r3, #3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2100      	movs	r1, #0
 8004c2a:	9100      	str	r1, [sp, #0]
 8004c2c:	69f9      	ldr	r1, [r7, #28]
 8004c2e:	68b8      	ldr	r0, [r7, #8]
 8004c30:	f7fd fb34 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->value.count * 8U;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	69fa      	ldr	r2, [r7, #28]
 8004c3e:	4413      	add	r3, r2
 8004c40:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	f003 0307 	and.w	r3, r3, #7
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d021      	beq.n	8004c90 <uavcan_primitive_Unstructured_1_0_serialize_+0xdc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	f003 0307 	and.w	r3, r3, #7
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	f1c3 0308 	rsb	r3, r3, #8
 8004c5a:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8004c5c:	7dfb      	ldrb	r3, [r7, #23]
 8004c5e:	9302      	str	r3, [sp, #8]
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	f04f 0300 	mov.w	r3, #0
 8004c68:	e9cd 2300 	strd	r2, r3, [sp]
 8004c6c:	69fa      	ldr	r2, [r7, #28]
 8004c6e:	69b9      	ldr	r1, [r7, #24]
 8004c70:	68b8      	ldr	r0, [r7, #8]
 8004c72:	f7fd fbf7 	bl	8002464 <nunavutSetUxx>
 8004c76:	4603      	mov	r3, r0
 8004c78:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8004c7a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	da02      	bge.n	8004c88 <uavcan_primitive_Unstructured_1_0_serialize_+0xd4>
        {
            return _err0_;
 8004c82:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004c86:	e008      	b.n	8004c9a <uavcan_primitive_Unstructured_1_0_serialize_+0xe6>
        }
        offset_bits += _pad0_;
 8004c88:	7dfb      	ldrb	r3, [r7, #23]
 8004c8a:	69fa      	ldr	r2, [r7, #28]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	61fb      	str	r3, [r7, #28]

    NUNAVUT_ASSERT(offset_bits >= 16ULL);
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	08da      	lsrs	r2, r3, #3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3720      	adds	r7, #32
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
	...

08004ca4 <uavcan_primitive_Unstructured_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_Unstructured_1_0_deserialize_(
    uavcan_primitive_Unstructured_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b08a      	sub	sp, #40	; 0x28
 8004ca8:	af02      	add	r7, sp, #8
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d009      	beq.n	8004cca <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d006      	beq.n	8004cca <uavcan_primitive_Unstructured_1_0_deserialize_+0x26>
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d106      	bne.n	8004cd0 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <uavcan_primitive_Unstructured_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004cca:	f06f 0301 	mvn.w	r3, #1
 8004cce:	e043      	b.n	8004d58 <uavcan_primitive_Unstructured_1_0_deserialize_+0xb4>
    }
    if (buffer == NULL)
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <uavcan_primitive_Unstructured_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8004cd6:	4b22      	ldr	r3, [pc, #136]	; (8004d60 <uavcan_primitive_Unstructured_1_0_deserialize_+0xbc>)
 8004cd8:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	617b      	str	r3, [r7, #20]


    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 8004cea:	2310      	movs	r3, #16
 8004cec:	697a      	ldr	r2, [r7, #20]
 8004cee:	69f9      	ldr	r1, [r7, #28]
 8004cf0:	68b8      	ldr	r0, [r7, #8]
 8004cf2:	f7fd fbdd 	bl	80024b0 <nunavutGetU16>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	3310      	adds	r3, #16
 8004d04:	617b      	str	r3, [r7, #20]
    if (out_obj->value.count > 256U)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004d0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d10:	d902      	bls.n	8004d18 <uavcan_primitive_Unstructured_1_0_deserialize_+0x74>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8004d12:	f06f 0309 	mvn.w	r3, #9
 8004d16:	e01f      	b.n	8004d58 <uavcan_primitive_Unstructured_1_0_deserialize_+0xb4>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    nunavutGetBits(&out_obj->value.elements[0], &buffer[0], capacity_bytes, offset_bits, out_obj->value.count * 8U);
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004d20:	00db      	lsls	r3, r3, #3
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	69fa      	ldr	r2, [r7, #28]
 8004d28:	68b9      	ldr	r1, [r7, #8]
 8004d2a:	f7fd fb74 	bl	8002416 <nunavutGetBits>
    offset_bits += out_obj->value.count * 8U;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004d34:	00db      	lsls	r3, r3, #3
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	4413      	add	r3, r2
 8004d3a:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	3307      	adds	r3, #7
 8004d40:	f023 0307 	bic.w	r3, r3, #7
 8004d44:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8004d46:	69b9      	ldr	r1, [r7, #24]
 8004d48:	6978      	ldr	r0, [r7, #20]
 8004d4a:	f7fd fa7b 	bl	8002244 <nunavutChooseMin>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	08da      	lsrs	r2, r3, #3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3720      	adds	r7, #32
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	08018120 	.word	0x08018120

08004d64 <uavcan_register_Value_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_serialize_(
    const uavcan_register_Value_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b09e      	sub	sp, #120	; 0x78
 8004d68:	af04      	add	r7, sp, #16
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d005      	beq.n	8004d82 <uavcan_register_Value_1_0_serialize_+0x1e>
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d002      	beq.n	8004d82 <uavcan_register_Value_1_0_serialize_+0x1e>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d102      	bne.n	8004d88 <uavcan_register_Value_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8004d82:	f06f 0301 	mvn.w	r3, #1
 8004d86:	e248      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	663b      	str	r3, [r7, #96]	; 0x60
    if ((8U * (size_t) capacity_bytes) < 2072UL)
 8004d8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d90:	00db      	lsls	r3, r3, #3
 8004d92:	f640 0217 	movw	r2, #2071	; 0x817
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d802      	bhi.n	8004da0 <uavcan_register_Value_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8004d9a:	f06f 0302 	mvn.w	r3, #2
 8004d9e:	e23c      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8004da0:	2300      	movs	r3, #0
 8004da2:	667b      	str	r3, [r7, #100]	; 0x64

    {   // Union tag field: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->_tag_);  // C std, 6.3.1.3 Signed and unsigned integers
 8004da4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004da6:	08db      	lsrs	r3, r3, #3
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	4413      	add	r3, r2
 8004dac:	68fa      	ldr	r2, [r7, #12]
 8004dae:	f892 2208 	ldrb.w	r2, [r2, #520]	; 0x208
 8004db2:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8004db4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004db6:	3308      	adds	r3, #8
 8004db8:	667b      	str	r3, [r7, #100]	; 0x64
    }

    if (0U == obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d11b      	bne.n	8004dfc <uavcan_register_Value_1_0_serialize_+0x98>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 0ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 0UL;  // Nested object (max) size, in bytes.
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	64bb      	str	r3, [r7, #72]	; 0x48
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 8004dc8:	68f8      	ldr	r0, [r7, #12]
            &obj->empty, &buffer[offset_bits / 8U], &_size_bytes0_);
 8004dca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dcc:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_primitive_Empty_1_0_serialize_(
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	f7ff fdd0 	bl	800497c <uavcan_primitive_Empty_1_0_serialize_>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
        if (_err0_ < 0)
 8004de2:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	da02      	bge.n	8004df0 <uavcan_register_Value_1_0_serialize_+0x8c>
        {
            return _err0_;
 8004dea:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 8004dee:	e214      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 0ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8004df0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004df6:	4413      	add	r3, r2
 8004df8:	667b      	str	r3, [r7, #100]	; 0x64
 8004dfa:	e1de      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (1U == obj->_tag_)  // uavcan.primitive.String.1.0 string
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d11c      	bne.n	8004e40 <uavcan_register_Value_1_0_serialize_+0xdc>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 258UL;  // Nested object (max) size, in bytes.
 8004e06:	f44f 7381 	mov.w	r3, #258	; 0x102
 8004e0a:	647b      	str	r3, [r7, #68]	; 0x44
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 8004e0c:	68f8      	ldr	r0, [r7, #12]
            &obj->_string, &buffer[offset_bits / 8U], &_size_bytes1_);
 8004e0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e10:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_primitive_String_1_0_serialize_(
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	4413      	add	r3, r2
 8004e16:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	f7ff fdf2 	bl	8004a04 <uavcan_primitive_String_1_0_serialize_>
 8004e20:	4603      	mov	r3, r0
 8004e22:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
        if (_err1_ < 0)
 8004e26:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	da02      	bge.n	8004e34 <uavcan_register_Value_1_0_serialize_+0xd0>
        {
            return _err1_;
 8004e2e:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8004e32:	e1f2      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8004e34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e36:	00db      	lsls	r3, r3, #3
 8004e38:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004e3a:	4413      	add	r3, r2
 8004e3c:	667b      	str	r3, [r7, #100]	; 0x64
 8004e3e:	e1bc      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (2U == obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d11c      	bne.n	8004e84 <uavcan_register_Value_1_0_serialize_+0x120>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 258UL;  // Nested object (max) size, in bytes.
 8004e4a:	f44f 7381 	mov.w	r3, #258	; 0x102
 8004e4e:	643b      	str	r3, [r7, #64]	; 0x40
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 8004e50:	68f8      	ldr	r0, [r7, #12]
            &obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes2_);
 8004e52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e54:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_primitive_Unstructured_1_0_serialize_(
 8004e56:	68ba      	ldr	r2, [r7, #8]
 8004e58:	4413      	add	r3, r2
 8004e5a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004e5e:	4619      	mov	r1, r3
 8004e60:	f7ff fea8 	bl	8004bb4 <uavcan_primitive_Unstructured_1_0_serialize_>
 8004e64:	4603      	mov	r3, r0
 8004e66:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
        if (_err2_ < 0)
 8004e6a:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	da02      	bge.n	8004e78 <uavcan_register_Value_1_0_serialize_+0x114>
        {
            return _err2_;
 8004e72:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8004e76:	e1d0      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 8004e78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e7a:	00db      	lsls	r3, r3, #3
 8004e7c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004e7e:	4413      	add	r3, r2
 8004e80:	667b      	str	r3, [r7, #100]	; 0x64
 8004e82:	e19a      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (3U == obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004e8a:	2b03      	cmp	r3, #3
 8004e8c:	d11c      	bne.n	8004ec8 <uavcan_register_Value_1_0_serialize_+0x164>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes3_ = 258UL;  // Nested object (max) size, in bytes.
 8004e8e:	f44f 7381 	mov.w	r3, #258	; 0x102
 8004e92:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes3_) <= capacity_bytes);
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 8004e94:	68f8      	ldr	r0, [r7, #12]
            &obj->bit, &buffer[offset_bits / 8U], &_size_bytes3_);
 8004e96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e98:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_primitive_array_Bit_1_0_serialize_(
 8004e9a:	68ba      	ldr	r2, [r7, #8]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	f7fe fada 	bl	800345c <uavcan_primitive_array_Bit_1_0_serialize_>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
        if (_err3_ < 0)
 8004eae:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	da02      	bge.n	8004ebc <uavcan_register_Value_1_0_serialize_+0x158>
        {
            return _err3_;
 8004eb6:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 8004eba:	e1ae      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes3_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested object.
 8004ebc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ebe:	00db      	lsls	r3, r3, #3
 8004ec0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004ec2:	4413      	add	r3, r2
 8004ec4:	667b      	str	r3, [r7, #100]	; 0x64
 8004ec6:	e178      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (4U == obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	d11c      	bne.n	8004f0c <uavcan_register_Value_1_0_serialize_+0x1a8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes4_ = 257UL;  // Nested object (max) size, in bytes.
 8004ed2:	f240 1301 	movw	r3, #257	; 0x101
 8004ed6:	63bb      	str	r3, [r7, #56]	; 0x38
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 8004ed8:	68f8      	ldr	r0, [r7, #12]
            &obj->integer64, &buffer[offset_bits / 8U], &_size_bytes4_);
 8004eda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004edc:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_primitive_array_Integer64_1_0_serialize_(
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	f7fe fd48 	bl	800397c <uavcan_primitive_array_Integer64_1_0_serialize_>
 8004eec:	4603      	mov	r3, r0
 8004eee:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
        if (_err4_ < 0)
 8004ef2:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	da02      	bge.n	8004f00 <uavcan_register_Value_1_0_serialize_+0x19c>
        {
            return _err4_;
 8004efa:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 8004efe:	e18c      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 8004f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f02:	00db      	lsls	r3, r3, #3
 8004f04:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f06:	4413      	add	r3, r2
 8004f08:	667b      	str	r3, [r7, #100]	; 0x64
 8004f0a:	e156      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (5U == obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004f12:	2b05      	cmp	r3, #5
 8004f14:	d11c      	bne.n	8004f50 <uavcan_register_Value_1_0_serialize_+0x1ec>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes5_ = 257UL;  // Nested object (max) size, in bytes.
 8004f16:	f240 1301 	movw	r3, #257	; 0x101
 8004f1a:	637b      	str	r3, [r7, #52]	; 0x34
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 8004f1c:	68f8      	ldr	r0, [r7, #12]
            &obj->integer32, &buffer[offset_bits / 8U], &_size_bytes5_);
 8004f1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f20:	08db      	lsrs	r3, r3, #3
        int8_t _err5_ = uavcan_primitive_array_Integer32_1_0_serialize_(
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	4413      	add	r3, r2
 8004f26:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	f7fe fc48 	bl	80037c0 <uavcan_primitive_array_Integer32_1_0_serialize_>
 8004f30:	4603      	mov	r3, r0
 8004f32:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
        if (_err5_ < 0)
 8004f36:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	da02      	bge.n	8004f44 <uavcan_register_Value_1_0_serialize_+0x1e0>
        {
            return _err5_;
 8004f3e:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 8004f42:	e16a      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 8004f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f4a:	4413      	add	r3, r2
 8004f4c:	667b      	str	r3, [r7, #100]	; 0x64
 8004f4e:	e134      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (6U == obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004f56:	2b06      	cmp	r3, #6
 8004f58:	d11c      	bne.n	8004f94 <uavcan_register_Value_1_0_serialize_+0x230>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes6_ = 257UL;  // Nested object (max) size, in bytes.
 8004f5a:	f240 1301 	movw	r3, #257	; 0x101
 8004f5e:	633b      	str	r3, [r7, #48]	; 0x30
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes6_) <= capacity_bytes);
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 8004f60:	68f8      	ldr	r0, [r7, #12]
            &obj->integer16, &buffer[offset_bits / 8U], &_size_bytes6_);
 8004f62:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f64:	08db      	lsrs	r3, r3, #3
        int8_t _err6_ = uavcan_primitive_array_Integer16_1_0_serialize_(
 8004f66:	68ba      	ldr	r2, [r7, #8]
 8004f68:	4413      	add	r3, r2
 8004f6a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004f6e:	4619      	mov	r1, r3
 8004f70:	f7fe fb48 	bl	8003604 <uavcan_primitive_array_Integer16_1_0_serialize_>
 8004f74:	4603      	mov	r3, r0
 8004f76:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if (_err6_ < 0)
 8004f7a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	da02      	bge.n	8004f88 <uavcan_register_Value_1_0_serialize_+0x224>
        {
            return _err6_;
 8004f82:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004f86:	e148      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes6_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes6_ * 8U;  // Advance by the size of the nested object.
 8004f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f8a:	00db      	lsls	r3, r3, #3
 8004f8c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f8e:	4413      	add	r3, r2
 8004f90:	667b      	str	r3, [r7, #100]	; 0x64
 8004f92:	e112      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (7U == obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004f9a:	2b07      	cmp	r3, #7
 8004f9c:	d11c      	bne.n	8004fd8 <uavcan_register_Value_1_0_serialize_+0x274>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes7_ = 258UL;  // Nested object (max) size, in bytes.
 8004f9e:	f44f 7381 	mov.w	r3, #258	; 0x102
 8004fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes7_) <= capacity_bytes);
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 8004fa4:	68f8      	ldr	r0, [r7, #12]
            &obj->integer8, &buffer[offset_bits / 8U], &_size_bytes7_);
 8004fa6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fa8:	08db      	lsrs	r3, r3, #3
        int8_t _err7_ = uavcan_primitive_array_Integer8_1_0_serialize_(
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	4413      	add	r3, r2
 8004fae:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	f7fe fdc0 	bl	8003b38 <uavcan_primitive_array_Integer8_1_0_serialize_>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
        if (_err7_ < 0)
 8004fbe:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	da02      	bge.n	8004fcc <uavcan_register_Value_1_0_serialize_+0x268>
        {
            return _err7_;
 8004fc6:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 8004fca:	e126      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes7_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes7_ * 8U;  // Advance by the size of the nested object.
 8004fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fce:	00db      	lsls	r3, r3, #3
 8004fd0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004fd2:	4413      	add	r3, r2
 8004fd4:	667b      	str	r3, [r7, #100]	; 0x64
 8004fd6:	e0f0      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (8U == obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004fde:	2b08      	cmp	r3, #8
 8004fe0:	d11c      	bne.n	800501c <uavcan_register_Value_1_0_serialize_+0x2b8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes8_ = 257UL;  // Nested object (max) size, in bytes.
 8004fe2:	f240 1301 	movw	r3, #257	; 0x101
 8004fe6:	62bb      	str	r3, [r7, #40]	; 0x28
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes8_) <= capacity_bytes);
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 8004fe8:	68f8      	ldr	r0, [r7, #12]
            &obj->natural64, &buffer[offset_bits / 8U], &_size_bytes8_);
 8004fea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fec:	08db      	lsrs	r3, r3, #3
        int8_t _err8_ = uavcan_primitive_array_Natural64_1_0_serialize_(
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	4413      	add	r3, r2
 8004ff2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	f7ff f832 	bl	8004060 <uavcan_primitive_array_Natural64_1_0_serialize_>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
        if (_err8_ < 0)
 8005002:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 8005006:	2b00      	cmp	r3, #0
 8005008:	da02      	bge.n	8005010 <uavcan_register_Value_1_0_serialize_+0x2ac>
        {
            return _err8_;
 800500a:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 800500e:	e104      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes8_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes8_ * 8U;  // Advance by the size of the nested object.
 8005010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005016:	4413      	add	r3, r2
 8005018:	667b      	str	r3, [r7, #100]	; 0x64
 800501a:	e0ce      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (9U == obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005022:	2b09      	cmp	r3, #9
 8005024:	d11c      	bne.n	8005060 <uavcan_register_Value_1_0_serialize_+0x2fc>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes9_ = 257UL;  // Nested object (max) size, in bytes.
 8005026:	f240 1301 	movw	r3, #257	; 0x101
 800502a:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes9_) <= capacity_bytes);
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 800502c:	68f8      	ldr	r0, [r7, #12]
            &obj->natural32, &buffer[offset_bits / 8U], &_size_bytes9_);
 800502e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005030:	08db      	lsrs	r3, r3, #3
        int8_t _err9_ = uavcan_primitive_array_Natural32_1_0_serialize_(
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	4413      	add	r3, r2
 8005036:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800503a:	4619      	mov	r1, r3
 800503c:	f7fe ff32 	bl	8003ea4 <uavcan_primitive_array_Natural32_1_0_serialize_>
 8005040:	4603      	mov	r3, r0
 8005042:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
        if (_err9_ < 0)
 8005046:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 800504a:	2b00      	cmp	r3, #0
 800504c:	da02      	bge.n	8005054 <uavcan_register_Value_1_0_serialize_+0x2f0>
        {
            return _err9_;
 800504e:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 8005052:	e0e2      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes9_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes9_ * 8U;  // Advance by the size of the nested object.
 8005054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005056:	00db      	lsls	r3, r3, #3
 8005058:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800505a:	4413      	add	r3, r2
 800505c:	667b      	str	r3, [r7, #100]	; 0x64
 800505e:	e0ac      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (10U == obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005066:	2b0a      	cmp	r3, #10
 8005068:	d11c      	bne.n	80050a4 <uavcan_register_Value_1_0_serialize_+0x340>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes10_ = 257UL;  // Nested object (max) size, in bytes.
 800506a:	f240 1301 	movw	r3, #257	; 0x101
 800506e:	623b      	str	r3, [r7, #32]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes10_) <= capacity_bytes);
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 8005070:	68f8      	ldr	r0, [r7, #12]
            &obj->natural16, &buffer[offset_bits / 8U], &_size_bytes10_);
 8005072:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005074:	08db      	lsrs	r3, r3, #3
        int8_t _err10_ = uavcan_primitive_array_Natural16_1_0_serialize_(
 8005076:	68ba      	ldr	r2, [r7, #8]
 8005078:	4413      	add	r3, r2
 800507a:	f107 0220 	add.w	r2, r7, #32
 800507e:	4619      	mov	r1, r3
 8005080:	f7fe fe32 	bl	8003ce8 <uavcan_primitive_array_Natural16_1_0_serialize_>
 8005084:	4603      	mov	r3, r0
 8005086:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
        if (_err10_ < 0)
 800508a:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 800508e:	2b00      	cmp	r3, #0
 8005090:	da02      	bge.n	8005098 <uavcan_register_Value_1_0_serialize_+0x334>
        {
            return _err10_;
 8005092:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8005096:	e0c0      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes10_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes10_ * 8U;  // Advance by the size of the nested object.
 8005098:	6a3b      	ldr	r3, [r7, #32]
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800509e:	4413      	add	r3, r2
 80050a0:	667b      	str	r3, [r7, #100]	; 0x64
 80050a2:	e08a      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (11U == obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80050aa:	2b0b      	cmp	r3, #11
 80050ac:	d11c      	bne.n	80050e8 <uavcan_register_Value_1_0_serialize_+0x384>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes11_ = 258UL;  // Nested object (max) size, in bytes.
 80050ae:	f44f 7381 	mov.w	r3, #258	; 0x102
 80050b2:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes11_) <= capacity_bytes);
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 80050b4:	68f8      	ldr	r0, [r7, #12]
            &obj->natural8, &buffer[offset_bits / 8U], &_size_bytes11_);
 80050b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050b8:	08db      	lsrs	r3, r3, #3
        int8_t _err11_ = uavcan_primitive_array_Natural8_1_0_serialize_(
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	4413      	add	r3, r2
 80050be:	f107 021c 	add.w	r2, r7, #28
 80050c2:	4619      	mov	r1, r3
 80050c4:	f7ff f8aa 	bl	800421c <uavcan_primitive_array_Natural8_1_0_serialize_>
 80050c8:	4603      	mov	r3, r0
 80050ca:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
        if (_err11_ < 0)
 80050ce:	f997 305c 	ldrsb.w	r3, [r7, #92]	; 0x5c
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	da02      	bge.n	80050dc <uavcan_register_Value_1_0_serialize_+0x378>
        {
            return _err11_;
 80050d6:	f997 305c 	ldrsb.w	r3, [r7, #92]	; 0x5c
 80050da:	e09e      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) >= 16ULL);
        NUNAVUT_ASSERT((_size_bytes11_ * 8U) <= 2064ULL);
        offset_bits += _size_bytes11_ * 8U;  // Advance by the size of the nested object.
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	00db      	lsls	r3, r3, #3
 80050e0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80050e2:	4413      	add	r3, r2
 80050e4:	667b      	str	r3, [r7, #100]	; 0x64
 80050e6:	e068      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (12U == obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80050ee:	2b0c      	cmp	r3, #12
 80050f0:	d11c      	bne.n	800512c <uavcan_register_Value_1_0_serialize_+0x3c8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes12_ = 257UL;  // Nested object (max) size, in bytes.
 80050f2:	f240 1301 	movw	r3, #257	; 0x101
 80050f6:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes12_) <= capacity_bytes);
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 80050f8:	68f8      	ldr	r0, [r7, #12]
            &obj->real64, &buffer[offset_bits / 8U], &_size_bytes12_);
 80050fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050fc:	08db      	lsrs	r3, r3, #3
        int8_t _err12_ = uavcan_primitive_array_Real64_1_0_serialize_(
 80050fe:	68ba      	ldr	r2, [r7, #8]
 8005100:	4413      	add	r3, r2
 8005102:	f107 0218 	add.w	r2, r7, #24
 8005106:	4619      	mov	r1, r3
 8005108:	f7ff fb5a 	bl	80047c0 <uavcan_primitive_array_Real64_1_0_serialize_>
 800510c:	4603      	mov	r3, r0
 800510e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if (_err12_ < 0)
 8005112:	f997 305d 	ldrsb.w	r3, [r7, #93]	; 0x5d
 8005116:	2b00      	cmp	r3, #0
 8005118:	da02      	bge.n	8005120 <uavcan_register_Value_1_0_serialize_+0x3bc>
        {
            return _err12_;
 800511a:	f997 305d 	ldrsb.w	r3, [r7, #93]	; 0x5d
 800511e:	e07c      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes12_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes12_ * 8U;  // Advance by the size of the nested object.
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	00db      	lsls	r3, r3, #3
 8005124:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005126:	4413      	add	r3, r2
 8005128:	667b      	str	r3, [r7, #100]	; 0x64
 800512a:	e046      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (13U == obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005132:	2b0d      	cmp	r3, #13
 8005134:	d11c      	bne.n	8005170 <uavcan_register_Value_1_0_serialize_+0x40c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes13_ = 257UL;  // Nested object (max) size, in bytes.
 8005136:	f240 1301 	movw	r3, #257	; 0x101
 800513a:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes13_) <= capacity_bytes);
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 800513c:	68f8      	ldr	r0, [r7, #12]
            &obj->real32, &buffer[offset_bits / 8U], &_size_bytes13_);
 800513e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005140:	08db      	lsrs	r3, r3, #3
        int8_t _err13_ = uavcan_primitive_array_Real32_1_0_serialize_(
 8005142:	68ba      	ldr	r2, [r7, #8]
 8005144:	4413      	add	r3, r2
 8005146:	f107 0214 	add.w	r2, r7, #20
 800514a:	4619      	mov	r1, r3
 800514c:	f7ff fa5a 	bl	8004604 <uavcan_primitive_array_Real32_1_0_serialize_>
 8005150:	4603      	mov	r3, r0
 8005152:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
        if (_err13_ < 0)
 8005156:	f997 305e 	ldrsb.w	r3, [r7, #94]	; 0x5e
 800515a:	2b00      	cmp	r3, #0
 800515c:	da02      	bge.n	8005164 <uavcan_register_Value_1_0_serialize_+0x400>
        {
            return _err13_;
 800515e:	f997 305e 	ldrsb.w	r3, [r7, #94]	; 0x5e
 8005162:	e05a      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes13_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes13_ * 8U;  // Advance by the size of the nested object.
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	00db      	lsls	r3, r3, #3
 8005168:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800516a:	4413      	add	r3, r2
 800516c:	667b      	str	r3, [r7, #100]	; 0x64
 800516e:	e024      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else if (14U == obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005176:	2b0e      	cmp	r3, #14
 8005178:	d11c      	bne.n	80051b4 <uavcan_register_Value_1_0_serialize_+0x450>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2056ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes14_ = 257UL;  // Nested object (max) size, in bytes.
 800517a:	f240 1301 	movw	r3, #257	; 0x101
 800517e:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes14_) <= capacity_bytes);
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 8005180:	68f8      	ldr	r0, [r7, #12]
            &obj->real16, &buffer[offset_bits / 8U], &_size_bytes14_);
 8005182:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005184:	08db      	lsrs	r3, r3, #3
        int8_t _err14_ = uavcan_primitive_array_Real16_1_0_serialize_(
 8005186:	68ba      	ldr	r2, [r7, #8]
 8005188:	4413      	add	r3, r2
 800518a:	f107 0210 	add.w	r2, r7, #16
 800518e:	4619      	mov	r1, r3
 8005190:	f7ff f91c 	bl	80043cc <uavcan_primitive_array_Real16_1_0_serialize_>
 8005194:	4603      	mov	r3, r0
 8005196:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        if (_err14_ < 0)
 800519a:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800519e:	2b00      	cmp	r3, #0
 80051a0:	da02      	bge.n	80051a8 <uavcan_register_Value_1_0_serialize_+0x444>
        {
            return _err14_;
 80051a2:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 80051a6:	e038      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes14_ * 8U) <= 2056ULL);
        offset_bits += _size_bytes14_ * 8U;  // Advance by the size of the nested object.
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	00db      	lsls	r3, r3, #3
 80051ac:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80051ae:	4413      	add	r3, r2
 80051b0:	667b      	str	r3, [r7, #100]	; 0x64
 80051b2:	e002      	b.n	80051ba <uavcan_register_Value_1_0_serialize_+0x456>
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 80051b4:	f06f 030a 	mvn.w	r3, #10
 80051b8:	e02f      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
    }

    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80051ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d025      	beq.n	8005210 <uavcan_register_Value_1_0_serialize_+0x4ac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80051c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	f003 0307 	and.w	r3, r3, #7
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	f1c3 0308 	rsb	r3, r3, #8
 80051d2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err15_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80051d6:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80051da:	9302      	str	r3, [sp, #8]
 80051dc:	f04f 0200 	mov.w	r2, #0
 80051e0:	f04f 0300 	mov.w	r3, #0
 80051e4:	e9cd 2300 	strd	r2, r3, [sp]
 80051e8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80051ea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80051ec:	68b8      	ldr	r0, [r7, #8]
 80051ee:	f7fd f939 	bl	8002464 <nunavutSetUxx>
 80051f2:	4603      	mov	r3, r0
 80051f4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
        if (_err15_ < 0)
 80051f8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	da02      	bge.n	8005206 <uavcan_register_Value_1_0_serialize_+0x4a2>
        {
            return _err15_;
 8005200:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005204:	e009      	b.n	800521a <uavcan_register_Value_1_0_serialize_+0x4b6>
        }
        offset_bits += _pad0_;
 8005206:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800520a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800520c:	4413      	add	r3, r2
 800520e:	667b      	str	r3, [r7, #100]	; 0x64

    NUNAVUT_ASSERT(offset_bits >= 8ULL);
    NUNAVUT_ASSERT(offset_bits <= 2072ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005210:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005212:	08da      	lsrs	r2, r3, #3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3768      	adds	r7, #104	; 0x68
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
	...

08005224 <uavcan_register_Value_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Value_1_0_deserialize_(
    uavcan_register_Value_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b09a      	sub	sp, #104	; 0x68
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d009      	beq.n	800524a <uavcan_register_Value_1_0_deserialize_+0x26>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d006      	beq.n	800524a <uavcan_register_Value_1_0_deserialize_+0x26>
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d106      	bne.n	8005250 <uavcan_register_Value_1_0_deserialize_+0x2c>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d002      	beq.n	8005250 <uavcan_register_Value_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800524a:	f06f 0301 	mvn.w	r3, #1
 800524e:	e29b      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
    }
    if (buffer == NULL)
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <uavcan_register_Value_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8005256:	4bb0      	ldr	r3, [pc, #704]	; (8005518 <uavcan_register_Value_1_0_deserialize_+0x2f4>)
 8005258:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	663b      	str	r3, [r7, #96]	; 0x60
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8005260:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005262:	00db      	lsls	r3, r3, #3
 8005264:	65fb      	str	r3, [r7, #92]	; 0x5c
    size_t offset_bits = 0U;
 8005266:	2300      	movs	r3, #0
 8005268:	667b      	str	r3, [r7, #100]	; 0x64

    // Union tag field: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 800526a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800526c:	3308      	adds	r3, #8
 800526e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005270:	429a      	cmp	r2, r3
 8005272:	d308      	bcc.n	8005286 <uavcan_register_Value_1_0_deserialize_+0x62>
    {
        out_obj->_tag_ = buffer[offset_bits / 8U] & 255U;
 8005274:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005276:	08db      	lsrs	r3, r3, #3
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	4413      	add	r3, r2
 800527c:	781a      	ldrb	r2, [r3, #0]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 8005284:	e003      	b.n	800528e <uavcan_register_Value_1_0_deserialize_+0x6a>
    }
    else
    {
        out_obj->_tag_ = 0U;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    }
    offset_bits += 8U;
 800528e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005290:	3308      	adds	r3, #8
 8005292:	667b      	str	r3, [r7, #100]	; 0x64

    if (0U == out_obj->_tag_)  // uavcan.primitive.Empty.1.0 empty
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800529a:	2b00      	cmp	r3, #0
 800529c:	d123      	bne.n	80052e6 <uavcan_register_Value_1_0_deserialize_+0xc2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes15_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800529e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052a0:	08db      	lsrs	r3, r3, #3
 80052a2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7fc ffcd 	bl	8002244 <nunavutChooseMin>
 80052aa:	4602      	mov	r2, r0
 80052ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052ae:	1a9b      	subs	r3, r3, r2
 80052b0:	64bb      	str	r3, [r7, #72]	; 0x48
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 80052b2:	68f8      	ldr	r0, [r7, #12]
                &out_obj->empty, &buffer[offset_bits / 8U], &_size_bytes15_);
 80052b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052b6:	08db      	lsrs	r3, r3, #3
            const int8_t _err16_ = uavcan_primitive_Empty_1_0_deserialize_(
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	4413      	add	r3, r2
 80052bc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80052c0:	4619      	mov	r1, r3
 80052c2:	f7ff fb77 	bl	80049b4 <uavcan_primitive_Empty_1_0_deserialize_>
 80052c6:	4603      	mov	r3, r0
 80052c8:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
            if (_err16_ < 0)
 80052cc:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	da02      	bge.n	80052da <uavcan_register_Value_1_0_deserialize_+0xb6>
            {
                return _err16_;
 80052d4:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80052d8:	e256      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes15_ * 8U;  // Advance by the size of the nested serialized representation.
 80052da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80052e0:	4413      	add	r3, r2
 80052e2:	667b      	str	r3, [r7, #100]	; 0x64
 80052e4:	e242      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (1U == out_obj->_tag_)  // uavcan.primitive.String.1.0 string
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d123      	bne.n	8005338 <uavcan_register_Value_1_0_deserialize_+0x114>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes16_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80052f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052f2:	08db      	lsrs	r3, r3, #3
 80052f4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80052f6:	4618      	mov	r0, r3
 80052f8:	f7fc ffa4 	bl	8002244 <nunavutChooseMin>
 80052fc:	4602      	mov	r2, r0
 80052fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005300:	1a9b      	subs	r3, r3, r2
 8005302:	647b      	str	r3, [r7, #68]	; 0x44
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 8005304:	68f8      	ldr	r0, [r7, #12]
                &out_obj->_string, &buffer[offset_bits / 8U], &_size_bytes16_);
 8005306:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005308:	08db      	lsrs	r3, r3, #3
            const int8_t _err17_ = uavcan_primitive_String_1_0_deserialize_(
 800530a:	68ba      	ldr	r2, [r7, #8]
 800530c:	4413      	add	r3, r2
 800530e:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8005312:	4619      	mov	r1, r3
 8005314:	f7ff fbee 	bl	8004af4 <uavcan_primitive_String_1_0_deserialize_>
 8005318:	4603      	mov	r3, r0
 800531a:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
            if (_err17_ < 0)
 800531e:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8005322:	2b00      	cmp	r3, #0
 8005324:	da02      	bge.n	800532c <uavcan_register_Value_1_0_deserialize_+0x108>
            {
                return _err17_;
 8005326:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 800532a:	e22d      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes16_ * 8U;  // Advance by the size of the nested serialized representation.
 800532c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800532e:	00db      	lsls	r3, r3, #3
 8005330:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005332:	4413      	add	r3, r2
 8005334:	667b      	str	r3, [r7, #100]	; 0x64
 8005336:	e219      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (2U == out_obj->_tag_)  // uavcan.primitive.Unstructured.1.0 unstructured
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800533e:	2b02      	cmp	r3, #2
 8005340:	d123      	bne.n	800538a <uavcan_register_Value_1_0_deserialize_+0x166>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes17_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005342:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005344:	08db      	lsrs	r3, r3, #3
 8005346:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005348:	4618      	mov	r0, r3
 800534a:	f7fc ff7b 	bl	8002244 <nunavutChooseMin>
 800534e:	4602      	mov	r2, r0
 8005350:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	643b      	str	r3, [r7, #64]	; 0x40
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 8005356:	68f8      	ldr	r0, [r7, #12]
                &out_obj->unstructured, &buffer[offset_bits / 8U], &_size_bytes17_);
 8005358:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800535a:	08db      	lsrs	r3, r3, #3
            const int8_t _err18_ = uavcan_primitive_Unstructured_1_0_deserialize_(
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	4413      	add	r3, r2
 8005360:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005364:	4619      	mov	r1, r3
 8005366:	f7ff fc9d 	bl	8004ca4 <uavcan_primitive_Unstructured_1_0_deserialize_>
 800536a:	4603      	mov	r3, r0
 800536c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            if (_err18_ < 0)
 8005370:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005374:	2b00      	cmp	r3, #0
 8005376:	da02      	bge.n	800537e <uavcan_register_Value_1_0_deserialize_+0x15a>
            {
                return _err18_;
 8005378:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800537c:	e204      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes17_ * 8U;  // Advance by the size of the nested serialized representation.
 800537e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005380:	00db      	lsls	r3, r3, #3
 8005382:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005384:	4413      	add	r3, r2
 8005386:	667b      	str	r3, [r7, #100]	; 0x64
 8005388:	e1f0      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (3U == out_obj->_tag_)  // uavcan.primitive.array.Bit.1.0 bit
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005390:	2b03      	cmp	r3, #3
 8005392:	d123      	bne.n	80053dc <uavcan_register_Value_1_0_deserialize_+0x1b8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes18_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005394:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005396:	08db      	lsrs	r3, r3, #3
 8005398:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800539a:	4618      	mov	r0, r3
 800539c:	f7fc ff52 	bl	8002244 <nunavutChooseMin>
 80053a0:	4602      	mov	r2, r0
 80053a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053a4:	1a9b      	subs	r3, r3, r2
 80053a6:	63fb      	str	r3, [r7, #60]	; 0x3c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 80053a8:	68f8      	ldr	r0, [r7, #12]
                &out_obj->bit, &buffer[offset_bits / 8U], &_size_bytes18_);
 80053aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053ac:	08db      	lsrs	r3, r3, #3
            const int8_t _err19_ = uavcan_primitive_array_Bit_1_0_deserialize_(
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	4413      	add	r3, r2
 80053b2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80053b6:	4619      	mov	r1, r3
 80053b8:	f7fe f8c6 	bl	8003548 <uavcan_primitive_array_Bit_1_0_deserialize_>
 80053bc:	4603      	mov	r3, r0
 80053be:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
            if (_err19_ < 0)
 80053c2:	f997 3050 	ldrsb.w	r3, [r7, #80]	; 0x50
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	da02      	bge.n	80053d0 <uavcan_register_Value_1_0_deserialize_+0x1ac>
            {
                return _err19_;
 80053ca:	f997 3050 	ldrsb.w	r3, [r7, #80]	; 0x50
 80053ce:	e1db      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes18_ * 8U;  // Advance by the size of the nested serialized representation.
 80053d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80053d6:	4413      	add	r3, r2
 80053d8:	667b      	str	r3, [r7, #100]	; 0x64
 80053da:	e1c7      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (4U == out_obj->_tag_)  // uavcan.primitive.array.Integer64.1.0 integer64
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	d123      	bne.n	800542e <uavcan_register_Value_1_0_deserialize_+0x20a>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes19_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80053e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053e8:	08db      	lsrs	r3, r3, #3
 80053ea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7fc ff29 	bl	8002244 <nunavutChooseMin>
 80053f2:	4602      	mov	r2, r0
 80053f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053f6:	1a9b      	subs	r3, r3, r2
 80053f8:	63bb      	str	r3, [r7, #56]	; 0x38
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 80053fa:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer64, &buffer[offset_bits / 8U], &_size_bytes19_);
 80053fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80053fe:	08db      	lsrs	r3, r3, #3
            const int8_t _err20_ = uavcan_primitive_array_Integer64_1_0_deserialize_(
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	4413      	add	r3, r2
 8005404:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005408:	4619      	mov	r1, r3
 800540a:	f7fe fb2d 	bl	8003a68 <uavcan_primitive_array_Integer64_1_0_deserialize_>
 800540e:	4603      	mov	r3, r0
 8005410:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
            if (_err20_ < 0)
 8005414:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 8005418:	2b00      	cmp	r3, #0
 800541a:	da02      	bge.n	8005422 <uavcan_register_Value_1_0_deserialize_+0x1fe>
            {
                return _err20_;
 800541c:	f997 3051 	ldrsb.w	r3, [r7, #81]	; 0x51
 8005420:	e1b2      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes19_ * 8U;  // Advance by the size of the nested serialized representation.
 8005422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005428:	4413      	add	r3, r2
 800542a:	667b      	str	r3, [r7, #100]	; 0x64
 800542c:	e19e      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (5U == out_obj->_tag_)  // uavcan.primitive.array.Integer32.1.0 integer32
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005434:	2b05      	cmp	r3, #5
 8005436:	d123      	bne.n	8005480 <uavcan_register_Value_1_0_deserialize_+0x25c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes20_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005438:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800543a:	08db      	lsrs	r3, r3, #3
 800543c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800543e:	4618      	mov	r0, r3
 8005440:	f7fc ff00 	bl	8002244 <nunavutChooseMin>
 8005444:	4602      	mov	r2, r0
 8005446:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005448:	1a9b      	subs	r3, r3, r2
 800544a:	637b      	str	r3, [r7, #52]	; 0x34
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 800544c:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer32, &buffer[offset_bits / 8U], &_size_bytes20_);
 800544e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005450:	08db      	lsrs	r3, r3, #3
            const int8_t _err21_ = uavcan_primitive_array_Integer32_1_0_deserialize_(
 8005452:	68ba      	ldr	r2, [r7, #8]
 8005454:	4413      	add	r3, r2
 8005456:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800545a:	4619      	mov	r1, r3
 800545c:	f7fe fa26 	bl	80038ac <uavcan_primitive_array_Integer32_1_0_deserialize_>
 8005460:	4603      	mov	r3, r0
 8005462:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
            if (_err21_ < 0)
 8005466:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 800546a:	2b00      	cmp	r3, #0
 800546c:	da02      	bge.n	8005474 <uavcan_register_Value_1_0_deserialize_+0x250>
            {
                return _err21_;
 800546e:	f997 3052 	ldrsb.w	r3, [r7, #82]	; 0x52
 8005472:	e189      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes20_ * 8U;  // Advance by the size of the nested serialized representation.
 8005474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800547a:	4413      	add	r3, r2
 800547c:	667b      	str	r3, [r7, #100]	; 0x64
 800547e:	e175      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (6U == out_obj->_tag_)  // uavcan.primitive.array.Integer16.1.0 integer16
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005486:	2b06      	cmp	r3, #6
 8005488:	d123      	bne.n	80054d2 <uavcan_register_Value_1_0_deserialize_+0x2ae>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes21_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800548a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800548c:	08db      	lsrs	r3, r3, #3
 800548e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005490:	4618      	mov	r0, r3
 8005492:	f7fc fed7 	bl	8002244 <nunavutChooseMin>
 8005496:	4602      	mov	r2, r0
 8005498:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800549a:	1a9b      	subs	r3, r3, r2
 800549c:	633b      	str	r3, [r7, #48]	; 0x30
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 800549e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer16, &buffer[offset_bits / 8U], &_size_bytes21_);
 80054a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054a2:	08db      	lsrs	r3, r3, #3
            const int8_t _err22_ = uavcan_primitive_array_Integer16_1_0_deserialize_(
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	4413      	add	r3, r2
 80054a8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80054ac:	4619      	mov	r1, r3
 80054ae:	f7fe f91f 	bl	80036f0 <uavcan_primitive_array_Integer16_1_0_deserialize_>
 80054b2:	4603      	mov	r3, r0
 80054b4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
            if (_err22_ < 0)
 80054b8:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 80054bc:	2b00      	cmp	r3, #0
 80054be:	da02      	bge.n	80054c6 <uavcan_register_Value_1_0_deserialize_+0x2a2>
            {
                return _err22_;
 80054c0:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 80054c4:	e160      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes21_ * 8U;  // Advance by the size of the nested serialized representation.
 80054c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80054cc:	4413      	add	r3, r2
 80054ce:	667b      	str	r3, [r7, #100]	; 0x64
 80054d0:	e14c      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (7U == out_obj->_tag_)  // uavcan.primitive.array.Integer8.1.0 integer8
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80054d8:	2b07      	cmp	r3, #7
 80054da:	d125      	bne.n	8005528 <uavcan_register_Value_1_0_deserialize_+0x304>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes22_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80054dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054de:	08db      	lsrs	r3, r3, #3
 80054e0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7fc feae 	bl	8002244 <nunavutChooseMin>
 80054e8:	4602      	mov	r2, r0
 80054ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054ec:	1a9b      	subs	r3, r3, r2
 80054ee:	62fb      	str	r3, [r7, #44]	; 0x2c
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 80054f0:	68f8      	ldr	r0, [r7, #12]
                &out_obj->integer8, &buffer[offset_bits / 8U], &_size_bytes22_);
 80054f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054f4:	08db      	lsrs	r3, r3, #3
            const int8_t _err23_ = uavcan_primitive_array_Integer8_1_0_deserialize_(
 80054f6:	68ba      	ldr	r2, [r7, #8]
 80054f8:	4413      	add	r3, r2
 80054fa:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80054fe:	4619      	mov	r1, r3
 8005500:	f7fe fb92 	bl	8003c28 <uavcan_primitive_array_Integer8_1_0_deserialize_>
 8005504:	4603      	mov	r3, r0
 8005506:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
            if (_err23_ < 0)
 800550a:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 800550e:	2b00      	cmp	r3, #0
 8005510:	da04      	bge.n	800551c <uavcan_register_Value_1_0_deserialize_+0x2f8>
            {
                return _err23_;
 8005512:	f997 3054 	ldrsb.w	r3, [r7, #84]	; 0x54
 8005516:	e137      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
 8005518:	08018120 	.word	0x08018120
            }
            offset_bits += _size_bytes22_ * 8U;  // Advance by the size of the nested serialized representation.
 800551c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800551e:	00db      	lsls	r3, r3, #3
 8005520:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005522:	4413      	add	r3, r2
 8005524:	667b      	str	r3, [r7, #100]	; 0x64
 8005526:	e121      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (8U == out_obj->_tag_)  // uavcan.primitive.array.Natural64.1.0 natural64
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800552e:	2b08      	cmp	r3, #8
 8005530:	d123      	bne.n	800557a <uavcan_register_Value_1_0_deserialize_+0x356>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes23_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005532:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005534:	08db      	lsrs	r3, r3, #3
 8005536:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005538:	4618      	mov	r0, r3
 800553a:	f7fc fe83 	bl	8002244 <nunavutChooseMin>
 800553e:	4602      	mov	r2, r0
 8005540:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005542:	1a9b      	subs	r3, r3, r2
 8005544:	62bb      	str	r3, [r7, #40]	; 0x28
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 8005546:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural64, &buffer[offset_bits / 8U], &_size_bytes23_);
 8005548:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800554a:	08db      	lsrs	r3, r3, #3
            const int8_t _err24_ = uavcan_primitive_array_Natural64_1_0_deserialize_(
 800554c:	68ba      	ldr	r2, [r7, #8]
 800554e:	4413      	add	r3, r2
 8005550:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005554:	4619      	mov	r1, r3
 8005556:	f7fe fdf9 	bl	800414c <uavcan_primitive_array_Natural64_1_0_deserialize_>
 800555a:	4603      	mov	r3, r0
 800555c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            if (_err24_ < 0)
 8005560:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 8005564:	2b00      	cmp	r3, #0
 8005566:	da02      	bge.n	800556e <uavcan_register_Value_1_0_deserialize_+0x34a>
            {
                return _err24_;
 8005568:	f997 3055 	ldrsb.w	r3, [r7, #85]	; 0x55
 800556c:	e10c      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes23_ * 8U;  // Advance by the size of the nested serialized representation.
 800556e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005570:	00db      	lsls	r3, r3, #3
 8005572:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005574:	4413      	add	r3, r2
 8005576:	667b      	str	r3, [r7, #100]	; 0x64
 8005578:	e0f8      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (9U == out_obj->_tag_)  // uavcan.primitive.array.Natural32.1.0 natural32
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005580:	2b09      	cmp	r3, #9
 8005582:	d123      	bne.n	80055cc <uavcan_register_Value_1_0_deserialize_+0x3a8>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes24_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005584:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005586:	08db      	lsrs	r3, r3, #3
 8005588:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800558a:	4618      	mov	r0, r3
 800558c:	f7fc fe5a 	bl	8002244 <nunavutChooseMin>
 8005590:	4602      	mov	r2, r0
 8005592:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005594:	1a9b      	subs	r3, r3, r2
 8005596:	627b      	str	r3, [r7, #36]	; 0x24
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 8005598:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural32, &buffer[offset_bits / 8U], &_size_bytes24_);
 800559a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800559c:	08db      	lsrs	r3, r3, #3
            const int8_t _err25_ = uavcan_primitive_array_Natural32_1_0_deserialize_(
 800559e:	68ba      	ldr	r2, [r7, #8]
 80055a0:	4413      	add	r3, r2
 80055a2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80055a6:	4619      	mov	r1, r3
 80055a8:	f7fe fcf2 	bl	8003f90 <uavcan_primitive_array_Natural32_1_0_deserialize_>
 80055ac:	4603      	mov	r3, r0
 80055ae:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
            if (_err25_ < 0)
 80055b2:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	da02      	bge.n	80055c0 <uavcan_register_Value_1_0_deserialize_+0x39c>
            {
                return _err25_;
 80055ba:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 80055be:	e0e3      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes24_ * 8U;  // Advance by the size of the nested serialized representation.
 80055c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80055c6:	4413      	add	r3, r2
 80055c8:	667b      	str	r3, [r7, #100]	; 0x64
 80055ca:	e0cf      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (10U == out_obj->_tag_)  // uavcan.primitive.array.Natural16.1.0 natural16
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80055d2:	2b0a      	cmp	r3, #10
 80055d4:	d123      	bne.n	800561e <uavcan_register_Value_1_0_deserialize_+0x3fa>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes25_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80055d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055d8:	08db      	lsrs	r3, r3, #3
 80055da:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80055dc:	4618      	mov	r0, r3
 80055de:	f7fc fe31 	bl	8002244 <nunavutChooseMin>
 80055e2:	4602      	mov	r2, r0
 80055e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80055e6:	1a9b      	subs	r3, r3, r2
 80055e8:	623b      	str	r3, [r7, #32]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 80055ea:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural16, &buffer[offset_bits / 8U], &_size_bytes25_);
 80055ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055ee:	08db      	lsrs	r3, r3, #3
            const int8_t _err26_ = uavcan_primitive_array_Natural16_1_0_deserialize_(
 80055f0:	68ba      	ldr	r2, [r7, #8]
 80055f2:	4413      	add	r3, r2
 80055f4:	f107 0220 	add.w	r2, r7, #32
 80055f8:	4619      	mov	r1, r3
 80055fa:	f7fe fbeb 	bl	8003dd4 <uavcan_primitive_array_Natural16_1_0_deserialize_>
 80055fe:	4603      	mov	r3, r0
 8005600:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
            if (_err26_ < 0)
 8005604:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005608:	2b00      	cmp	r3, #0
 800560a:	da02      	bge.n	8005612 <uavcan_register_Value_1_0_deserialize_+0x3ee>
            {
                return _err26_;
 800560c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005610:	e0ba      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes25_ * 8U;  // Advance by the size of the nested serialized representation.
 8005612:	6a3b      	ldr	r3, [r7, #32]
 8005614:	00db      	lsls	r3, r3, #3
 8005616:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005618:	4413      	add	r3, r2
 800561a:	667b      	str	r3, [r7, #100]	; 0x64
 800561c:	e0a6      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (11U == out_obj->_tag_)  // uavcan.primitive.array.Natural8.1.0 natural8
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005624:	2b0b      	cmp	r3, #11
 8005626:	d123      	bne.n	8005670 <uavcan_register_Value_1_0_deserialize_+0x44c>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes26_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8005628:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800562a:	08db      	lsrs	r3, r3, #3
 800562c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800562e:	4618      	mov	r0, r3
 8005630:	f7fc fe08 	bl	8002244 <nunavutChooseMin>
 8005634:	4602      	mov	r2, r0
 8005636:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005638:	1a9b      	subs	r3, r3, r2
 800563a:	61fb      	str	r3, [r7, #28]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 800563c:	68f8      	ldr	r0, [r7, #12]
                &out_obj->natural8, &buffer[offset_bits / 8U], &_size_bytes26_);
 800563e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005640:	08db      	lsrs	r3, r3, #3
            const int8_t _err27_ = uavcan_primitive_array_Natural8_1_0_deserialize_(
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	4413      	add	r3, r2
 8005646:	f107 021c 	add.w	r2, r7, #28
 800564a:	4619      	mov	r1, r3
 800564c:	f7fe fe5e 	bl	800430c <uavcan_primitive_array_Natural8_1_0_deserialize_>
 8005650:	4603      	mov	r3, r0
 8005652:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
            if (_err27_ < 0)
 8005656:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 800565a:	2b00      	cmp	r3, #0
 800565c:	da02      	bge.n	8005664 <uavcan_register_Value_1_0_deserialize_+0x440>
            {
                return _err27_;
 800565e:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 8005662:	e091      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes26_ * 8U;  // Advance by the size of the nested serialized representation.
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800566a:	4413      	add	r3, r2
 800566c:	667b      	str	r3, [r7, #100]	; 0x64
 800566e:	e07d      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (12U == out_obj->_tag_)  // uavcan.primitive.array.Real64.1.0 real64
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005676:	2b0c      	cmp	r3, #12
 8005678:	d123      	bne.n	80056c2 <uavcan_register_Value_1_0_deserialize_+0x49e>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes27_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800567a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800567c:	08db      	lsrs	r3, r3, #3
 800567e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005680:	4618      	mov	r0, r3
 8005682:	f7fc fddf 	bl	8002244 <nunavutChooseMin>
 8005686:	4602      	mov	r2, r0
 8005688:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800568a:	1a9b      	subs	r3, r3, r2
 800568c:	61bb      	str	r3, [r7, #24]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 800568e:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real64, &buffer[offset_bits / 8U], &_size_bytes27_);
 8005690:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005692:	08db      	lsrs	r3, r3, #3
            const int8_t _err28_ = uavcan_primitive_array_Real64_1_0_deserialize_(
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	4413      	add	r3, r2
 8005698:	f107 0218 	add.w	r2, r7, #24
 800569c:	4619      	mov	r1, r3
 800569e:	f7ff f905 	bl	80048ac <uavcan_primitive_array_Real64_1_0_deserialize_>
 80056a2:	4603      	mov	r3, r0
 80056a4:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
            if (_err28_ < 0)
 80056a8:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	da02      	bge.n	80056b6 <uavcan_register_Value_1_0_deserialize_+0x492>
            {
                return _err28_;
 80056b0:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 80056b4:	e068      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes27_ * 8U;  // Advance by the size of the nested serialized representation.
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	00db      	lsls	r3, r3, #3
 80056ba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80056bc:	4413      	add	r3, r2
 80056be:	667b      	str	r3, [r7, #100]	; 0x64
 80056c0:	e054      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (13U == out_obj->_tag_)  // uavcan.primitive.array.Real32.1.0 real32
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80056c8:	2b0d      	cmp	r3, #13
 80056ca:	d123      	bne.n	8005714 <uavcan_register_Value_1_0_deserialize_+0x4f0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes28_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80056cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056ce:	08db      	lsrs	r3, r3, #3
 80056d0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fc fdb6 	bl	8002244 <nunavutChooseMin>
 80056d8:	4602      	mov	r2, r0
 80056da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056dc:	1a9b      	subs	r3, r3, r2
 80056de:	617b      	str	r3, [r7, #20]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 80056e0:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real32, &buffer[offset_bits / 8U], &_size_bytes28_);
 80056e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056e4:	08db      	lsrs	r3, r3, #3
            const int8_t _err29_ = uavcan_primitive_array_Real32_1_0_deserialize_(
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	4413      	add	r3, r2
 80056ea:	f107 0214 	add.w	r2, r7, #20
 80056ee:	4619      	mov	r1, r3
 80056f0:	f7fe fffe 	bl	80046f0 <uavcan_primitive_array_Real32_1_0_deserialize_>
 80056f4:	4603      	mov	r3, r0
 80056f6:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
            if (_err29_ < 0)
 80056fa:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 80056fe:	2b00      	cmp	r3, #0
 8005700:	da02      	bge.n	8005708 <uavcan_register_Value_1_0_deserialize_+0x4e4>
            {
                return _err29_;
 8005702:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 8005706:	e03f      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes28_ * 8U;  // Advance by the size of the nested serialized representation.
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	00db      	lsls	r3, r3, #3
 800570c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800570e:	4413      	add	r3, r2
 8005710:	667b      	str	r3, [r7, #100]	; 0x64
 8005712:	e02b      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else if (14U == out_obj->_tag_)  // uavcan.primitive.array.Real16.1.0 real16
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800571a:	2b0e      	cmp	r3, #14
 800571c:	d123      	bne.n	8005766 <uavcan_register_Value_1_0_deserialize_+0x542>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        {
            size_t _size_bytes29_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800571e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005720:	08db      	lsrs	r3, r3, #3
 8005722:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005724:	4618      	mov	r0, r3
 8005726:	f7fc fd8d 	bl	8002244 <nunavutChooseMin>
 800572a:	4602      	mov	r2, r0
 800572c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800572e:	1a9b      	subs	r3, r3, r2
 8005730:	613b      	str	r3, [r7, #16]
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 8005732:	68f8      	ldr	r0, [r7, #12]
                &out_obj->real16, &buffer[offset_bits / 8U], &_size_bytes29_);
 8005734:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005736:	08db      	lsrs	r3, r3, #3
            const int8_t _err30_ = uavcan_primitive_array_Real16_1_0_deserialize_(
 8005738:	68ba      	ldr	r2, [r7, #8]
 800573a:	4413      	add	r3, r2
 800573c:	f107 0210 	add.w	r2, r7, #16
 8005740:	4619      	mov	r1, r3
 8005742:	f7fe feed 	bl	8004520 <uavcan_primitive_array_Real16_1_0_deserialize_>
 8005746:	4603      	mov	r3, r0
 8005748:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
            if (_err30_ < 0)
 800574c:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8005750:	2b00      	cmp	r3, #0
 8005752:	da02      	bge.n	800575a <uavcan_register_Value_1_0_deserialize_+0x536>
            {
                return _err30_;
 8005754:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8005758:	e016      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
            }
            offset_bits += _size_bytes29_ * 8U;  // Advance by the size of the nested serialized representation.
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	00db      	lsls	r3, r3, #3
 800575e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005760:	4413      	add	r3, r2
 8005762:	667b      	str	r3, [r7, #100]	; 0x64
 8005764:	e002      	b.n	800576c <uavcan_register_Value_1_0_deserialize_+0x548>
        }
    }
    else
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_UNION_TAG;
 8005766:	f06f 030a 	mvn.w	r3, #10
 800576a:	e00d      	b.n	8005788 <uavcan_register_Value_1_0_deserialize_+0x564>
    }

    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800576c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800576e:	3307      	adds	r3, #7
 8005770:	f023 0307 	bic.w	r3, r3, #7
 8005774:	667b      	str	r3, [r7, #100]	; 0x64
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8005776:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8005778:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800577a:	f7fc fd63 	bl	8002244 <nunavutChooseMin>
 800577e:	4603      	mov	r3, r0
 8005780:	08da      	lsrs	r2, r3, #3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3768      	adds	r7, #104	; 0x68
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_time_SynchronizedTimestamp_1_0_serialize_(
    const uavcan_time_SynchronizedTimestamp_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b08c      	sub	sp, #48	; 0x30
 8005794:	af04      	add	r7, sp, #16
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d005      	beq.n	80057ae <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x1e>
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d002      	beq.n	80057ae <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x1e>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d102      	bne.n	80057b4 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80057ae:	f06f 0301 	mvn.w	r3, #1
 80057b2:	e043      	b.n	800583c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	00db      	lsls	r3, r3, #3
 80057be:	2b37      	cmp	r3, #55	; 0x37
 80057c0:	d802      	bhi.n	80057c8 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80057c2:	f06f 0302 	mvn.w	r3, #2
 80057c6:	e039      	b.n	800583c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80057c8:	2300      	movs	r3, #0
 80057ca:	61fb      	str	r3, [r7, #28]


    {   // truncated uint56 microsecond
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
        (void) memmove(&buffer[offset_bits / 8U], &obj->microsecond, 7U);
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	08db      	lsrs	r3, r3, #3
 80057d0:	68ba      	ldr	r2, [r7, #8]
 80057d2:	4413      	add	r3, r2
 80057d4:	68f9      	ldr	r1, [r7, #12]
 80057d6:	2207      	movs	r2, #7
 80057d8:	4618      	mov	r0, r3
 80057da:	f00e fc10 	bl	8013ffe <memmove>
        offset_bits += 56U;
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	3338      	adds	r3, #56	; 0x38
 80057e2:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	f003 0307 	and.w	r3, r3, #7
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d021      	beq.n	8005832 <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xa2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	f003 0307 	and.w	r3, r3, #7
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	f1c3 0308 	rsb	r3, r3, #8
 80057fc:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80057fe:	7dfb      	ldrb	r3, [r7, #23]
 8005800:	9302      	str	r3, [sp, #8]
 8005802:	f04f 0200 	mov.w	r2, #0
 8005806:	f04f 0300 	mov.w	r3, #0
 800580a:	e9cd 2300 	strd	r2, r3, [sp]
 800580e:	69fa      	ldr	r2, [r7, #28]
 8005810:	69b9      	ldr	r1, [r7, #24]
 8005812:	68b8      	ldr	r0, [r7, #8]
 8005814:	f7fc fe26 	bl	8002464 <nunavutSetUxx>
 8005818:	4603      	mov	r3, r0
 800581a:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 800581c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005820:	2b00      	cmp	r3, #0
 8005822:	da02      	bge.n	800582a <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0x9a>
        {
            return _err0_;
 8005824:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005828:	e008      	b.n	800583c <uavcan_time_SynchronizedTimestamp_1_0_serialize_+0xac>
        }
        offset_bits += _pad0_;
 800582a:	7dfb      	ldrb	r3, [r7, #23]
 800582c:	69fa      	ldr	r2, [r7, #28]
 800582e:	4413      	add	r3, r2
 8005830:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	08da      	lsrs	r2, r3, #3
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	3720      	adds	r7, #32
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <uavcan_register_Access_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Request_1_0_deserialize_(
    uavcan_register_Access_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b08a      	sub	sp, #40	; 0x28
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d009      	beq.n	800586a <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d006      	beq.n	800586a <uavcan_register_Access_Request_1_0_deserialize_+0x26>
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d106      	bne.n	8005870 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d002      	beq.n	8005870 <uavcan_register_Access_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800586a:	f06f 0301 	mvn.w	r3, #1
 800586e:	e065      	b.n	800593c <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
    }
    if (buffer == NULL)
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <uavcan_register_Access_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8005876:	4b33      	ldr	r3, [pc, #204]	; (8005944 <uavcan_register_Access_Request_1_0_deserialize_+0x100>)
 8005878:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	627b      	str	r3, [r7, #36]	; 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8005880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005882:	00db      	lsls	r3, r3, #3
 8005884:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8005886:	2300      	movs	r3, #0
 8005888:	61fb      	str	r3, [r7, #28]

    // uavcan.register.Name.1.0 name
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	08db      	lsrs	r3, r3, #3
 800588e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005890:	4618      	mov	r0, r3
 8005892:	f7fc fcd7 	bl	8002244 <nunavutChooseMin>
 8005896:	4602      	mov	r2, r0
 8005898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589a:	1a9b      	subs	r3, r3, r2
 800589c:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 800589e:	68f8      	ldr	r0, [r7, #12]
            &out_obj->name, &buffer[offset_bits / 8U], &_size_bytes2_);
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	08db      	lsrs	r3, r3, #3
        const int8_t _err4_ = uavcan_register_Name_1_0_deserialize_(
 80058a4:	68ba      	ldr	r2, [r7, #8]
 80058a6:	4413      	add	r3, r2
 80058a8:	f107 0214 	add.w	r2, r7, #20
 80058ac:	4619      	mov	r1, r3
 80058ae:	f7fd fd6d 	bl	800338c <uavcan_register_Name_1_0_deserialize_>
 80058b2:	4603      	mov	r3, r0
 80058b4:	76fb      	strb	r3, [r7, #27]
        if (_err4_ < 0)
 80058b6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	da02      	bge.n	80058c4 <uavcan_register_Access_Request_1_0_deserialize_+0x80>
        {
            return _err4_;
 80058be:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80058c2:	e03b      	b.n	800593c <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	00db      	lsls	r3, r3, #3
 80058c8:	69fa      	ldr	r2, [r7, #28]
 80058ca:	4413      	add	r3, r2
 80058cc:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	3307      	adds	r3, #7
 80058d2:	f023 0307 	bic.w	r3, r3, #7
 80058d6:	61fb      	str	r3, [r7, #28]

    // uavcan.register.Value.1.0 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	08db      	lsrs	r3, r3, #3
 80058dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058de:	4618      	mov	r0, r3
 80058e0:	f7fc fcb0 	bl	8002244 <nunavutChooseMin>
 80058e4:	4602      	mov	r2, r0
 80058e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e8:	1a9b      	subs	r3, r3, r2
 80058ea:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f503 7084 	add.w	r0, r3, #264	; 0x108
            &out_obj->value, &buffer[offset_bits / 8U], &_size_bytes3_);
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_register_Value_1_0_deserialize_(
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	4413      	add	r3, r2
 80058fa:	f107 0210 	add.w	r2, r7, #16
 80058fe:	4619      	mov	r1, r3
 8005900:	f7ff fc90 	bl	8005224 <uavcan_register_Value_1_0_deserialize_>
 8005904:	4603      	mov	r3, r0
 8005906:	76bb      	strb	r3, [r7, #26]
        if (_err5_ < 0)
 8005908:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800590c:	2b00      	cmp	r3, #0
 800590e:	da02      	bge.n	8005916 <uavcan_register_Access_Request_1_0_deserialize_+0xd2>
        {
            return _err5_;
 8005910:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8005914:	e012      	b.n	800593c <uavcan_register_Access_Request_1_0_deserialize_+0xf8>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	69fa      	ldr	r2, [r7, #28]
 800591c:	4413      	add	r3, r2
 800591e:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	3307      	adds	r3, #7
 8005924:	f023 0307 	bic.w	r3, r3, #7
 8005928:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800592a:	6a39      	ldr	r1, [r7, #32]
 800592c:	69f8      	ldr	r0, [r7, #28]
 800592e:	f7fc fc89 	bl	8002244 <nunavutChooseMin>
 8005932:	4603      	mov	r3, r0
 8005934:	08da      	lsrs	r2, r3, #3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3728      	adds	r7, #40	; 0x28
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	08018120 	.word	0x08018120

08005948 <uavcan_register_Access_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_register_Access_Response_1_0_serialize_(
    const uavcan_register_Access_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b08e      	sub	sp, #56	; 0x38
 800594c:	af04      	add	r7, sp, #16
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d005      	beq.n	8005966 <uavcan_register_Access_Response_1_0_serialize_+0x1e>
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <uavcan_register_Access_Response_1_0_serialize_+0x1e>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d102      	bne.n	800596c <uavcan_register_Access_Response_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005966:	f06f 0301 	mvn.w	r3, #1
 800596a:	e0f0      	b.n	8005b4e <uavcan_register_Access_Response_1_0_serialize_+0x206>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 2136UL)
 8005972:	6a3b      	ldr	r3, [r7, #32]
 8005974:	00db      	lsls	r3, r3, #3
 8005976:	f640 0257 	movw	r2, #2135	; 0x857
 800597a:	4293      	cmp	r3, r2
 800597c:	d802      	bhi.n	8005984 <uavcan_register_Access_Response_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800597e:	f06f 0302 	mvn.w	r3, #2
 8005982:	e0e4      	b.n	8005b4e <uavcan_register_Access_Response_1_0_serialize_+0x206>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005984:	2300      	movs	r3, #0
 8005986:	627b      	str	r3, [r7, #36]	; 0x24

    {   // uavcan.time.SynchronizedTimestamp.1.0 timestamp
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 56ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes4_ = 7UL;  // Nested object (max) size, in bytes.
 8005988:	2307      	movs	r3, #7
 800598a:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes4_) <= capacity_bytes);
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 800598c:	68f8      	ldr	r0, [r7, #12]
            &obj->timestamp, &buffer[offset_bits / 8U], &_size_bytes4_);
 800598e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005990:	08db      	lsrs	r3, r3, #3
        int8_t _err6_ = uavcan_time_SynchronizedTimestamp_1_0_serialize_(
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	4413      	add	r3, r2
 8005996:	f107 0214 	add.w	r2, r7, #20
 800599a:	4619      	mov	r1, r3
 800599c:	f7ff fef8 	bl	8005790 <uavcan_time_SynchronizedTimestamp_1_0_serialize_>
 80059a0:	4603      	mov	r3, r0
 80059a2:	77fb      	strb	r3, [r7, #31]
        if (_err6_ < 0)
 80059a4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	da02      	bge.n	80059b2 <uavcan_register_Access_Response_1_0_serialize_+0x6a>
        {
            return _err6_;
 80059ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80059b0:	e0cd      	b.n	8005b4e <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes4_ * 8U) == 56ULL);
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested object.
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	00db      	lsls	r3, r3, #3
 80059b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059b8:	4413      	add	r3, r2
 80059ba:	627b      	str	r3, [r7, #36]	; 0x24


    {   // saturated bool mutable
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
        buffer[offset_bits / 8U] = obj->_mutable ? 1U : 0U;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	7a1b      	ldrb	r3, [r3, #8]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <uavcan_register_Access_Response_1_0_serialize_+0x80>
 80059c4:	2101      	movs	r1, #1
 80059c6:	e000      	b.n	80059ca <uavcan_register_Access_Response_1_0_serialize_+0x82>
 80059c8:	2100      	movs	r1, #0
 80059ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059cc:	08db      	lsrs	r3, r3, #3
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	4413      	add	r3, r2
 80059d2:	460a      	mov	r2, r1
 80059d4:	701a      	strb	r2, [r3, #0]
        offset_bits += 1U;
 80059d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d8:	3301      	adds	r3, #1
 80059da:	627b      	str	r3, [r7, #36]	; 0x24



    {   // saturated bool persistent
        NUNAVUT_ASSERT((offset_bits + 1ULL) <= (capacity_bytes * 8U));
        if (obj->persistent)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	7a5b      	ldrb	r3, [r3, #9]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d013      	beq.n	8005a0c <uavcan_register_Access_Response_1_0_serialize_+0xc4>
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] | (1U << (offset_bits % 8U)));
 80059e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e6:	08db      	lsrs	r3, r3, #3
 80059e8:	68ba      	ldr	r2, [r7, #8]
 80059ea:	4413      	add	r3, r2
 80059ec:	7819      	ldrb	r1, [r3, #0]
 80059ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f0:	f003 0307 	and.w	r3, r3, #7
 80059f4:	2201      	movs	r2, #1
 80059f6:	fa02 f303 	lsl.w	r3, r2, r3
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fe:	08db      	lsrs	r3, r3, #3
 8005a00:	68b8      	ldr	r0, [r7, #8]
 8005a02:	4403      	add	r3, r0
 8005a04:	430a      	orrs	r2, r1
 8005a06:	b2d2      	uxtb	r2, r2
 8005a08:	701a      	strb	r2, [r3, #0]
 8005a0a:	e014      	b.n	8005a36 <uavcan_register_Access_Response_1_0_serialize_+0xee>
        }
        else
        {
            buffer[offset_bits / 8U] = (uint8_t)(buffer[offset_bits / 8U] & ~(1U << (offset_bits % 8U)));
 8005a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0e:	08db      	lsrs	r3, r3, #3
 8005a10:	68ba      	ldr	r2, [r7, #8]
 8005a12:	4413      	add	r3, r2
 8005a14:	7819      	ldrb	r1, [r3, #0]
 8005a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a18:	f003 0307 	and.w	r3, r3, #7
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	43db      	mvns	r3, r3
 8005a26:	b2da      	uxtb	r2, r3
 8005a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2a:	08db      	lsrs	r3, r3, #3
 8005a2c:	68b8      	ldr	r0, [r7, #8]
 8005a2e:	4403      	add	r3, r0
 8005a30:	400a      	ands	r2, r1
 8005a32:	b2d2      	uxtb	r2, r2
 8005a34:	701a      	strb	r2, [r3, #0]
        }
        offset_bits += 1U;
 8005a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a38:	3301      	adds	r3, #1
 8005a3a:	627b      	str	r3, [r7, #36]	; 0x24



    {   // void6
        NUNAVUT_ASSERT((offset_bits + 6ULL) <= (capacity_bytes * 8U));
        const int8_t _err7_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, 6U);  // Optimize?
 8005a3c:	2306      	movs	r3, #6
 8005a3e:	9302      	str	r3, [sp, #8]
 8005a40:	f04f 0200 	mov.w	r2, #0
 8005a44:	f04f 0300 	mov.w	r3, #0
 8005a48:	e9cd 2300 	strd	r2, r3, [sp]
 8005a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a4e:	6a39      	ldr	r1, [r7, #32]
 8005a50:	68b8      	ldr	r0, [r7, #8]
 8005a52:	f7fc fd07 	bl	8002464 <nunavutSetUxx>
 8005a56:	4603      	mov	r3, r0
 8005a58:	77bb      	strb	r3, [r7, #30]
        if (_err7_ < 0)
 8005a5a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	da02      	bge.n	8005a68 <uavcan_register_Access_Response_1_0_serialize_+0x120>
        {
            return _err7_;
 8005a62:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005a66:	e072      	b.n	8005b4e <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += 6UL;
 8005a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a6a:	3306      	adds	r3, #6
 8005a6c:	627b      	str	r3, [r7, #36]	; 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a70:	f003 0307 	and.w	r3, r3, #7
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d021      	beq.n	8005abc <uavcan_register_Access_Response_1_0_serialize_+0x174>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8005a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	f003 0307 	and.w	r3, r3, #7
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	f1c3 0308 	rsb	r3, r3, #8
 8005a86:	777b      	strb	r3, [r7, #29]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err8_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8005a88:	7f7b      	ldrb	r3, [r7, #29]
 8005a8a:	9302      	str	r3, [sp, #8]
 8005a8c:	f04f 0200 	mov.w	r2, #0
 8005a90:	f04f 0300 	mov.w	r3, #0
 8005a94:	e9cd 2300 	strd	r2, r3, [sp]
 8005a98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a9a:	6a39      	ldr	r1, [r7, #32]
 8005a9c:	68b8      	ldr	r0, [r7, #8]
 8005a9e:	f7fc fce1 	bl	8002464 <nunavutSetUxx>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	773b      	strb	r3, [r7, #28]
        if (_err8_ < 0)
 8005aa6:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	da02      	bge.n	8005ab4 <uavcan_register_Access_Response_1_0_serialize_+0x16c>
        {
            return _err8_;
 8005aae:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8005ab2:	e04c      	b.n	8005b4e <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += _pad2_;
 8005ab4:	7f7b      	ldrb	r3, [r7, #29]
 8005ab6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ab8:	4413      	add	r3, r2
 8005aba:	627b      	str	r3, [r7, #36]	; 0x24

    {   // uavcan.register.Value.1.0 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2072ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes5_ = 259UL;  // Nested object (max) size, in bytes.
 8005abc:	f240 1303 	movw	r3, #259	; 0x103
 8005ac0:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes5_) <= capacity_bytes);
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f103 0010 	add.w	r0, r3, #16
            &obj->value, &buffer[offset_bits / 8U], &_size_bytes5_);
 8005ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aca:	08db      	lsrs	r3, r3, #3
        int8_t _err9_ = uavcan_register_Value_1_0_serialize_(
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	4413      	add	r3, r2
 8005ad0:	f107 0210 	add.w	r2, r7, #16
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	f7ff f945 	bl	8004d64 <uavcan_register_Value_1_0_serialize_>
 8005ada:	4603      	mov	r3, r0
 8005adc:	76fb      	strb	r3, [r7, #27]
        if (_err9_ < 0)
 8005ade:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	da02      	bge.n	8005aec <uavcan_register_Access_Response_1_0_serialize_+0x1a4>
        {
            return _err9_;
 8005ae6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005aea:	e030      	b.n	8005b4e <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) >= 8ULL);
        NUNAVUT_ASSERT((_size_bytes5_ * 8U) <= 2072ULL);
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested object.
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	00db      	lsls	r3, r3, #3
 8005af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005af2:	4413      	add	r3, r2
 8005af4:	627b      	str	r3, [r7, #36]	; 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af8:	f003 0307 	and.w	r3, r3, #7
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d021      	beq.n	8005b44 <uavcan_register_Access_Response_1_0_serialize_+0x1fc>
    {
        const uint8_t _pad3_ = (uint8_t)(8U - offset_bits % 8U);
 8005b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	f003 0307 	and.w	r3, r3, #7
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	f1c3 0308 	rsb	r3, r3, #8
 8005b0e:	76bb      	strb	r3, [r7, #26]
        NUNAVUT_ASSERT(_pad3_ > 0);
        const int8_t _err10_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad3_);  // Optimize?
 8005b10:	7ebb      	ldrb	r3, [r7, #26]
 8005b12:	9302      	str	r3, [sp, #8]
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	f04f 0300 	mov.w	r3, #0
 8005b1c:	e9cd 2300 	strd	r2, r3, [sp]
 8005b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b22:	6a39      	ldr	r1, [r7, #32]
 8005b24:	68b8      	ldr	r0, [r7, #8]
 8005b26:	f7fc fc9d 	bl	8002464 <nunavutSetUxx>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	767b      	strb	r3, [r7, #25]
        if (_err10_ < 0)
 8005b2e:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	da02      	bge.n	8005b3c <uavcan_register_Access_Response_1_0_serialize_+0x1f4>
        {
            return _err10_;
 8005b36:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8005b3a:	e008      	b.n	8005b4e <uavcan_register_Access_Response_1_0_serialize_+0x206>
        }
        offset_bits += _pad3_;
 8005b3c:	7ebb      	ldrb	r3, [r7, #26]
 8005b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b40:	4413      	add	r3, r2
 8005b42:	627b      	str	r3, [r7, #36]	; 0x24

    NUNAVUT_ASSERT(offset_bits >= 72ULL);
    NUNAVUT_ASSERT(offset_bits <= 2136ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b46:	08da      	lsrs	r2, r3, #3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005b4c:	2300      	movs	r3, #0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3728      	adds	r7, #40	; 0x28
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <uavcan_node_Version_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Version_1_0_serialize_(
    const uavcan_node_Version_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b08c      	sub	sp, #48	; 0x30
 8005b5a:	af04      	add	r7, sp, #16
 8005b5c:	60f8      	str	r0, [r7, #12]
 8005b5e:	60b9      	str	r1, [r7, #8]
 8005b60:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d005      	beq.n	8005b74 <uavcan_node_Version_1_0_serialize_+0x1e>
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d002      	beq.n	8005b74 <uavcan_node_Version_1_0_serialize_+0x1e>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d102      	bne.n	8005b7a <uavcan_node_Version_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005b74:	f06f 0301 	mvn.w	r3, #1
 8005b78:	e04b      	b.n	8005c12 <uavcan_node_Version_1_0_serialize_+0xbc>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 16UL)
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	2b0f      	cmp	r3, #15
 8005b86:	d802      	bhi.n	8005b8e <uavcan_node_Version_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005b88:	f06f 0302 	mvn.w	r3, #2
 8005b8c:	e041      	b.n	8005c12 <uavcan_node_Version_1_0_serialize_+0xbc>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	61fb      	str	r3, [r7, #28]

    {   // saturated uint8 major
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->major);  // C std, 6.3.1.3 Signed and unsigned integers
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	08db      	lsrs	r3, r3, #3
 8005b96:	68ba      	ldr	r2, [r7, #8]
 8005b98:	4413      	add	r3, r2
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	7812      	ldrb	r2, [r2, #0]
 8005b9e:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	3308      	adds	r3, #8
 8005ba4:	61fb      	str	r3, [r7, #28]

    {   // saturated uint8 minor
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->minor);  // C std, 6.3.1.3 Signed and unsigned integers
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	08db      	lsrs	r3, r3, #3
 8005baa:	68ba      	ldr	r2, [r7, #8]
 8005bac:	4413      	add	r3, r2
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	7852      	ldrb	r2, [r2, #1]
 8005bb2:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	3308      	adds	r3, #8
 8005bb8:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	f003 0307 	and.w	r3, r3, #7
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d021      	beq.n	8005c08 <uavcan_node_Version_1_0_serialize_+0xb2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	f003 0307 	and.w	r3, r3, #7
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	f1c3 0308 	rsb	r3, r3, #8
 8005bd2:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005bd4:	7dfb      	ldrb	r3, [r7, #23]
 8005bd6:	9302      	str	r3, [sp, #8]
 8005bd8:	f04f 0200 	mov.w	r2, #0
 8005bdc:	f04f 0300 	mov.w	r3, #0
 8005be0:	e9cd 2300 	strd	r2, r3, [sp]
 8005be4:	69fa      	ldr	r2, [r7, #28]
 8005be6:	69b9      	ldr	r1, [r7, #24]
 8005be8:	68b8      	ldr	r0, [r7, #8]
 8005bea:	f7fc fc3b 	bl	8002464 <nunavutSetUxx>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8005bf2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	da02      	bge.n	8005c00 <uavcan_node_Version_1_0_serialize_+0xaa>
        {
            return _err0_;
 8005bfa:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8005bfe:	e008      	b.n	8005c12 <uavcan_node_Version_1_0_serialize_+0xbc>
        }
        offset_bits += _pad0_;
 8005c00:	7dfb      	ldrb	r3, [r7, #23]
 8005c02:	69fa      	ldr	r2, [r7, #28]
 8005c04:	4413      	add	r3, r2
 8005c06:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 16ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	08da      	lsrs	r2, r3, #3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3720      	adds	r7, #32
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
	...

08005c1c <uavcan_node_GetInfo_Request_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_GetInfo_Request_1_0_deserialize_(
    uavcan_node_GetInfo_Request_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d009      	beq.n	8005c42 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x26>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d006      	beq.n	8005c42 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x26>
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d106      	bne.n	8005c48 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x2c>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d002      	beq.n	8005c48 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005c42:	f06f 0301 	mvn.w	r3, #1
 8005c46:	e008      	b.n	8005c5a <uavcan_node_GetInfo_Request_1_0_deserialize_+0x3e>
    }
    if (buffer == NULL)
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8005c4e:	4b06      	ldr	r3, [pc, #24]	; (8005c68 <uavcan_node_GetInfo_Request_1_0_deserialize_+0x4c>)
 8005c50:	60bb      	str	r3, [r7, #8]
    }

    *inout_buffer_size_bytes = 0U;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3714      	adds	r7, #20
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	08018120 	.word	0x08018120

08005c6c <uavcan_node_GetInfo_Response_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_GetInfo_Response_1_0_serialize_(
    const uavcan_node_GetInfo_Response_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b090      	sub	sp, #64	; 0x40
 8005c70:	af04      	add	r7, sp, #16
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d005      	beq.n	8005c8a <uavcan_node_GetInfo_Response_1_0_serialize_+0x1e>
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d002      	beq.n	8005c8a <uavcan_node_GetInfo_Response_1_0_serialize_+0x1e>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d102      	bne.n	8005c90 <uavcan_node_GetInfo_Response_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8005c8a:	f06f 0301 	mvn.w	r3, #1
 8005c8e:	e16b      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	62bb      	str	r3, [r7, #40]	; 0x28
    if ((8U * (size_t) capacity_bytes) < 2504UL)
 8005c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c98:	00db      	lsls	r3, r3, #3
 8005c9a:	f640 12c7 	movw	r2, #2503	; 0x9c7
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d802      	bhi.n	8005ca8 <uavcan_node_GetInfo_Response_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8005ca2:	f06f 0302 	mvn.w	r3, #2
 8005ca6:	e15f      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.node.Version.1.0 protocol_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 2UL;  // Nested object (max) size, in bytes.
 8005cac:	2302      	movs	r3, #2
 8005cae:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_node_Version_1_0_serialize_(
 8005cb0:	68f8      	ldr	r0, [r7, #12]
            &obj->protocol_version, &buffer[offset_bits / 8U], &_size_bytes0_);
 8005cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cb4:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_node_Version_1_0_serialize_(
 8005cb6:	68ba      	ldr	r2, [r7, #8]
 8005cb8:	4413      	add	r3, r2
 8005cba:	f107 0218 	add.w	r2, r7, #24
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	f7ff ff49 	bl	8005b56 <uavcan_node_Version_1_0_serialize_>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (_err0_ < 0)
 8005cca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	da02      	bge.n	8005cd8 <uavcan_node_GetInfo_Response_1_0_serialize_+0x6c>
        {
            return _err0_;
 8005cd2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005cd6:	e147      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 16ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	00db      	lsls	r3, r3, #3
 8005cdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cde:	4413      	add	r3, r2
 8005ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce4:	f003 0307 	and.w	r3, r3, #7
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d025      	beq.n	8005d38 <uavcan_node_GetInfo_Response_1_0_serialize_+0xcc>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8005cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	f003 0307 	and.w	r3, r3, #7
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	f1c3 0308 	rsb	r3, r3, #8
 8005cfa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8005cfe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005d02:	9302      	str	r3, [sp, #8]
 8005d04:	f04f 0200 	mov.w	r2, #0
 8005d08:	f04f 0300 	mov.w	r3, #0
 8005d0c:	e9cd 2300 	strd	r2, r3, [sp]
 8005d10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d14:	68b8      	ldr	r0, [r7, #8]
 8005d16:	f7fc fba5 	bl	8002464 <nunavutSetUxx>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (_err1_ < 0)
 8005d20:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	da02      	bge.n	8005d2e <uavcan_node_GetInfo_Response_1_0_serialize_+0xc2>
        {
            return _err1_;
 8005d28:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8005d2c:	e11c      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad0_;
 8005d2e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005d32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d34:	4413      	add	r3, r2
 8005d36:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.node.Version.1.0 hardware_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 2UL;  // Nested object (max) size, in bytes.
 8005d38:	2302      	movs	r3, #2
 8005d3a:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_node_Version_1_0_serialize_(
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	1c98      	adds	r0, r3, #2
            &obj->hardware_version, &buffer[offset_bits / 8U], &_size_bytes1_);
 8005d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d42:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_node_Version_1_0_serialize_(
 8005d44:	68ba      	ldr	r2, [r7, #8]
 8005d46:	4413      	add	r3, r2
 8005d48:	f107 0214 	add.w	r2, r7, #20
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	f7ff ff02 	bl	8005b56 <uavcan_node_Version_1_0_serialize_>
 8005d52:	4603      	mov	r3, r0
 8005d54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        if (_err2_ < 0)
 8005d58:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	da02      	bge.n	8005d66 <uavcan_node_GetInfo_Response_1_0_serialize_+0xfa>
        {
            return _err2_;
 8005d60:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8005d64:	e100      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 16ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d6c:	4413      	add	r3, r2
 8005d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d72:	f003 0307 	and.w	r3, r3, #7
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d025      	beq.n	8005dc6 <uavcan_node_GetInfo_Response_1_0_serialize_+0x15a>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8005d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	f003 0307 	and.w	r3, r3, #7
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	f1c3 0308 	rsb	r3, r3, #8
 8005d88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8005d8c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d90:	9302      	str	r3, [sp, #8]
 8005d92:	f04f 0200 	mov.w	r2, #0
 8005d96:	f04f 0300 	mov.w	r3, #0
 8005d9a:	e9cd 2300 	strd	r2, r3, [sp]
 8005d9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005da0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005da2:	68b8      	ldr	r0, [r7, #8]
 8005da4:	f7fc fb5e 	bl	8002464 <nunavutSetUxx>
 8005da8:	4603      	mov	r3, r0
 8005daa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        if (_err3_ < 0)
 8005dae:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	da02      	bge.n	8005dbc <uavcan_node_GetInfo_Response_1_0_serialize_+0x150>
        {
            return _err3_;
 8005db6:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8005dba:	e0d5      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad1_;
 8005dbc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005dc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dc2:	4413      	add	r3, r2
 8005dc4:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // uavcan.node.Version.1.0 software_version
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 16ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes2_ = 2UL;  // Nested object (max) size, in bytes.
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes2_) <= capacity_bytes);
        int8_t _err4_ = uavcan_node_Version_1_0_serialize_(
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	1d18      	adds	r0, r3, #4
            &obj->software_version, &buffer[offset_bits / 8U], &_size_bytes2_);
 8005dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dd0:	08db      	lsrs	r3, r3, #3
        int8_t _err4_ = uavcan_node_Version_1_0_serialize_(
 8005dd2:	68ba      	ldr	r2, [r7, #8]
 8005dd4:	4413      	add	r3, r2
 8005dd6:	f107 0210 	add.w	r2, r7, #16
 8005dda:	4619      	mov	r1, r3
 8005ddc:	f7ff febb 	bl	8005b56 <uavcan_node_Version_1_0_serialize_>
 8005de0:	4603      	mov	r3, r0
 8005de2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        if (_err4_ < 0)
 8005de6:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	da02      	bge.n	8005df4 <uavcan_node_GetInfo_Response_1_0_serialize_+0x188>
        {
            return _err4_;
 8005dee:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8005df2:	e0b9      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes2_ * 8U) == 16ULL);
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested object.
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	00db      	lsls	r3, r3, #3
 8005df8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dfa:	4413      	add	r3, r2
 8005dfc:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // saturated uint64 software_vcs_revision_id
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 64ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->software_vcs_revision_id, 8U);
 8005dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e00:	08db      	lsrs	r3, r3, #3
 8005e02:	68ba      	ldr	r2, [r7, #8]
 8005e04:	18d0      	adds	r0, r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	3308      	adds	r3, #8
 8005e0a:	2208      	movs	r2, #8
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	f00e f8f6 	bl	8013ffe <memmove>
        offset_bits += 64U;
 8005e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e14:	3340      	adds	r3, #64	; 0x40
 8005e16:	62fb      	str	r3, [r7, #44]	; 0x2c

    {   // saturated uint8[16] unique_id
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 128ULL) <= (capacity_bytes * 8U));
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 16UL * 8U, &obj->unique_id[0], 0U);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	3310      	adds	r3, #16
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	9200      	str	r2, [sp, #0]
 8005e20:	2280      	movs	r2, #128	; 0x80
 8005e22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e24:	68b8      	ldr	r0, [r7, #8]
 8005e26:	f7fc fa39 	bl	800229c <nunavutCopyBits>
        offset_bits += 16UL * 8U;
 8005e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e2c:	3380      	adds	r3, #128	; 0x80
 8005e2e:	62fb      	str	r3, [r7, #44]	; 0x2c


    {   // saturated uint8[<=50] name
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 408ULL) <= (capacity_bytes * 8U));
        if (obj->name.count > 50)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e34:	2b32      	cmp	r3, #50	; 0x32
 8005e36:	d902      	bls.n	8005e3e <uavcan_node_GetInfo_Response_1_0_serialize_+0x1d2>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005e38:	f06f 0309 	mvn.w	r3, #9
 8005e3c:	e094      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->name.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e44:	08db      	lsrs	r3, r3, #3
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	4413      	add	r3, r2
 8005e4a:	b2ca      	uxtb	r2, r1
 8005e4c:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e50:	3308      	adds	r3, #8
 8005e52:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->name.count * 8U, &obj->name.elements[0], 0U);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e58:	00da      	lsls	r2, r3, #3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	3320      	adds	r3, #32
 8005e5e:	2100      	movs	r1, #0
 8005e60:	9100      	str	r1, [sp, #0]
 8005e62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e64:	68b8      	ldr	r0, [r7, #8]
 8005e66:	f7fc fa19 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->name.count * 8U;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e6e:	00db      	lsls	r3, r3, #3
 8005e70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e72:	4413      	add	r3, r2
 8005e74:	62fb      	str	r3, [r7, #44]	; 0x2c


    {   // saturated uint64[<=1] software_image_crc
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 72ULL) <= (capacity_bytes * 8U));
        if (obj->software_image_crc.count > 1)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d902      	bls.n	8005e84 <uavcan_node_GetInfo_Response_1_0_serialize_+0x218>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005e7e:	f06f 0309 	mvn.w	r3, #9
 8005e82:	e071      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->software_image_crc.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8005e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e8a:	08db      	lsrs	r3, r3, #3
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	4413      	add	r3, r2
 8005e90:	b2ca      	uxtb	r2, r1
 8005e92:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e96:	3308      	adds	r3, #8
 8005e98:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Saturation code not emitted -- assume the native representation is conformant.
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->software_image_crc.count * 64UL, &obj->software_image_crc.elements[0], 0U);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e9e:	019a      	lsls	r2, r3, #6
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	3358      	adds	r3, #88	; 0x58
 8005ea4:	2100      	movs	r1, #0
 8005ea6:	9100      	str	r1, [sp, #0]
 8005ea8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005eaa:	68b8      	ldr	r0, [r7, #8]
 8005eac:	f7fc f9f6 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->software_image_crc.count * 64UL;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eb4:	019b      	lsls	r3, r3, #6
 8005eb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005eb8:	4413      	add	r3, r2
 8005eba:	62fb      	str	r3, [r7, #44]	; 0x2c


    {   // saturated uint8[<=222] certificate_of_authenticity
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 1784ULL) <= (capacity_bytes * 8U));
        if (obj->certificate_of_authenticity.count > 222)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005ec2:	2bde      	cmp	r3, #222	; 0xde
 8005ec4:	d902      	bls.n	8005ecc <uavcan_node_GetInfo_Response_1_0_serialize_+0x260>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8005ec6:	f06f 0309 	mvn.w	r3, #9
 8005eca:	e04d      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        // Array length prefix: truncated uint8
        buffer[offset_bits / 8U] = (uint8_t)(obj->certificate_of_authenticity.count);  // C std, 6.3.1.3 Signed and unsigned integers
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f8d3 1148 	ldr.w	r1, [r3, #328]	; 0x148
 8005ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed4:	08db      	lsrs	r3, r3, #3
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	4413      	add	r3, r2
 8005eda:	b2ca      	uxtb	r2, r1
 8005edc:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8005ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee0:	3308      	adds	r3, #8
 8005ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, obj->certificate_of_authenticity.count * 8U, &obj->certificate_of_authenticity.elements[0], 0U);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005eea:	00da      	lsls	r2, r3, #3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	3368      	adds	r3, #104	; 0x68
 8005ef0:	2100      	movs	r1, #0
 8005ef2:	9100      	str	r1, [sp, #0]
 8005ef4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ef6:	68b8      	ldr	r0, [r7, #8]
 8005ef8:	f7fc f9d0 	bl	800229c <nunavutCopyBits>
        offset_bits += obj->certificate_of_authenticity.count * 8U;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005f02:	00db      	lsls	r3, r3, #3
 8005f04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f06:	4413      	add	r3, r2
 8005f08:	62fb      	str	r3, [r7, #44]	; 0x2c
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8005f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f0c:	f003 0307 	and.w	r3, r3, #7
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d024      	beq.n	8005f5e <uavcan_node_GetInfo_Response_1_0_serialize_+0x2f2>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8005f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	f1c3 0308 	rsb	r3, r3, #8
 8005f22:	f887 3020 	strb.w	r3, [r7, #32]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8005f26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005f2a:	9302      	str	r3, [sp, #8]
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	f04f 0300 	mov.w	r3, #0
 8005f34:	e9cd 2300 	strd	r2, r3, [sp]
 8005f38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f3a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f3c:	68b8      	ldr	r0, [r7, #8]
 8005f3e:	f7fc fa91 	bl	8002464 <nunavutSetUxx>
 8005f42:	4603      	mov	r3, r0
 8005f44:	77fb      	strb	r3, [r7, #31]
        if (_err5_ < 0)
 8005f46:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	da02      	bge.n	8005f54 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2e8>
        {
            return _err5_;
 8005f4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005f52:	e009      	b.n	8005f68 <uavcan_node_GetInfo_Response_1_0_serialize_+0x2fc>
        }
        offset_bits += _pad2_;
 8005f54:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005f58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f5a:	4413      	add	r3, r2
 8005f5c:	62fb      	str	r3, [r7, #44]	; 0x2c

    NUNAVUT_ASSERT(offset_bits >= 264ULL);
    NUNAVUT_ASSERT(offset_bits <= 2504ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8005f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f60:	08da      	lsrs	r2, r3, #3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3730      	adds	r7, #48	; 0x30
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
	  __r._M_ptr = nullptr;
	}

      __shared_ptr(const __shared_ptr&) noexcept = default;
      __shared_ptr& operator=(const __shared_ptr&) noexcept = default;
      ~__shared_ptr() = default;
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f001 fa51 	bl	8007424 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4618      	mov	r0, r3
 8005f86:	3708      	adds	r7, #8
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      constexpr __shared_count() noexcept : _M_pi(0)
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	601a      	str	r2, [r3, #0]
      { }
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <error_handler>:

std::byte buffer[sizeof(CyphalInterface) + sizeof(G4CAN) + sizeof(SystemAllocator)];
std::shared_ptr<CyphalInterface> interface;


void error_handler() { Error_Handler(); }
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	f7fb ffa3 	bl	8001ef6 <Error_Handler>
 8005fb0:	bf00      	nop
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <micros_64>:
//     ,  
uint64_t micros_64() { return HAL_GetTick() * 1000; }
 8005fb4:	b5b0      	push	{r4, r5, r7, lr}
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	f004 f92c 	bl	800a214 <HAL_GetTick>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005fc2:	fb02 f303 	mul.w	r3, r2, r3
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	461c      	mov	r4, r3
 8005fca:	4615      	mov	r5, r2
 8005fcc:	4622      	mov	r2, r4
 8005fce:	462b      	mov	r3, r5
 8005fd0:	4610      	mov	r0, r2
 8005fd2:	4619      	mov	r1, r3
 8005fd4:	bdb0      	pop	{r4, r5, r7, pc}

08005fd6 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>:
      __shared_ptr(const __shared_ptr&) noexcept = default;
 8005fd6:	b580      	push	{r7, lr}
 8005fd8:	b082      	sub	sp, #8
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
 8005fde:	6039      	str	r1, [r7, #0]
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	1d1a      	adds	r2, r3, #4
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	3304      	adds	r3, #4
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	4610      	mov	r0, r2
 8005ff4:	f001 fa88 	bl	8007508 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3708      	adds	r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>:
       *  @brief  Construct an empty %shared_ptr.
       *  @post   use_count()==0 && get()==0
       */
      constexpr shared_ptr() noexcept : __shared_ptr<_Tp>() { }

      shared_ptr(const shared_ptr&) noexcept = default; ///< Copy constructor
 8006002:	b580      	push	{r7, lr}
 8006004:	b082      	sub	sp, #8
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
 800600a:	6039      	str	r1, [r7, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	4611      	mov	r1, r2
 8006012:	4618      	mov	r0, r3
 8006014:	f7ff ffdf 	bl	8005fd6 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4618      	mov	r0, r3
 800601c:	3708      	adds	r7, #8
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>:
    class shared_ptr : public __shared_ptr<_Tp>
 8006022:	b580      	push	{r7, lr}
 8006024:	b082      	sub	sp, #8
 8006026:	af00      	add	r7, sp, #0
 8006028:	6078      	str	r0, [r7, #4]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4618      	mov	r0, r3
 800602e:	f7ff ff9f 	bl	8005f70 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4618      	mov	r0, r3
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
UtilityConfig utilities(micros_64, error_handler);

class HBeatReader: public AbstractSubscription<HBeat> {
public:
    HBeatReader(InterfacePtr interface): AbstractSubscription<HBeat>(interface,
 800603c:	b590      	push	{r4, r7, lr}
 800603e:	b085      	sub	sp, #20
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
        //   - port_id, transfer kind   port_id
        uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_
    ) {};
 8006046:	687c      	ldr	r4, [r7, #4]
 8006048:	f107 0308 	add.w	r3, r7, #8
 800604c:	6839      	ldr	r1, [r7, #0]
 800604e:	4618      	mov	r0, r3
 8006050:	f7ff ffd7 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8006054:	f107 0308 	add.w	r3, r7, #8
 8006058:	f641 5255 	movw	r2, #7509	; 0x1d55
 800605c:	4619      	mov	r1, r3
 800605e:	4620      	mov	r0, r4
 8006060:	f001 fa69 	bl	8007536 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>
 8006064:	f107 0308 	add.w	r3, r7, #8
 8006068:	4618      	mov	r0, r3
 800606a:	f7ff ffda 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 800606e:	4a04      	ldr	r2, [pc, #16]	; (8006080 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4618      	mov	r0, r3
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	bd90      	pop	{r4, r7, pc}
 800607e:	bf00      	nop
 8006080:	080181a8 	.word	0x080181a8

08006084 <_ZN11HBeatReader7handlerERK25uavcan_node_Heartbeat_1_0P16CanardRxTransfer>:
    void handler(const uavcan_node_Heartbeat_1_0& hbeat, CanardRxTransfer* transfer) override {}
 8006084:	b480      	push	{r7}
 8006086:	b085      	sub	sp, #20
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]
 8006090:	bf00      	nop
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>:

HBeatReader* h_reader;

class JSReader: public AbstractSubscription<JS_msg> {
public:
	JSReader(InterfacePtr interface): AbstractSubscription<JS_msg>(interface,
 800609c:	b590      	push	{r4, r7, lr}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
        //   - port_id, transfer kind   port_id
		JS_SUB_PORT_ID
    ) {};
 80060a6:	687c      	ldr	r4, [r7, #4]
 80060a8:	f107 0308 	add.w	r3, r7, #8
 80060ac:	6839      	ldr	r1, [r7, #0]
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7ff ffa7 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80060b4:	f107 0308 	add.w	r3, r7, #8
 80060b8:	f240 4261 	movw	r2, #1121	; 0x461
 80060bc:	4619      	mov	r1, r3
 80060be:	4620      	mov	r0, r4
 80060c0:	f001 fa57 	bl	8007572 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>
 80060c4:	f107 0308 	add.w	r3, r7, #8
 80060c8:	4618      	mov	r0, r3
 80060ca:	f7ff ffaa 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80060ce:	4a04      	ldr	r2, [pc, #16]	; (80060e0 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	601a      	str	r2, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4618      	mov	r0, r3
 80060d8:	3714      	adds	r7, #20
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd90      	pop	{r4, r7, pc}
 80060de:	bf00      	nop
 80060e0:	08018188 	.word	0x08018188

080060e4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer>:
    void handler(const reg_udral_physics_kinematics_rotation_Planar_0_1& js_in, CanardRxTransfer* transfer) override
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
    {
    	if (js_in.angular_velocity.radian_per_second != vel_in)
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	ed93 7a01 	vldr	s14, [r3, #4]
 80060f6:	4b2b      	ldr	r3, [pc, #172]	; (80061a4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xc0>)
 80060f8:	edd3 7a00 	vldr	s15, [r3]
 80060fc:	eeb4 7a67 	vcmp.f32	s14, s15
 8006100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006104:	d011      	beq.n	800612a <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x46>
    	{
    		vel_in = js_in.angular_velocity.radian_per_second;
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	4a26      	ldr	r2, [pc, #152]	; (80061a4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xc0>)
 800610c:	6013      	str	r3, [r2, #0]
    		tmc5160_velocity(rad_to_steps(js_in.angular_velocity.radian_per_second, jc.full_steps));
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	edd3 7a01 	vldr	s15, [r3, #4]
 8006114:	4b24      	ldr	r3, [pc, #144]	; (80061a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xc4>)
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	4618      	mov	r0, r3
 800611a:	eeb0 0a67 	vmov.f32	s0, s15
 800611e:	f003 ffbf 	bl	800a0a0 <rad_to_steps>
 8006122:	4603      	mov	r3, r0
 8006124:	4618      	mov	r0, r3
 8006126:	f003 fb9f 	bl	8009868 <tmc5160_velocity>
    	}
    	if (js_in.angular_acceleration.radian_per_second_per_second != eff_in)
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	ed93 7a02 	vldr	s14, [r3, #8]
 8006130:	4b1e      	ldr	r3, [pc, #120]	; (80061ac <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xc8>)
 8006132:	edd3 7a00 	vldr	s15, [r3]
 8006136:	eeb4 7a67 	vcmp.f32	s14, s15
 800613a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800613e:	d00f      	beq.n	8006160 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x7c>
    	{
    		eff_in = js_in.angular_acceleration.radian_per_second_per_second;
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	4a19      	ldr	r2, [pc, #100]	; (80061ac <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xc8>)
 8006146:	6013      	str	r3, [r2, #0]
    		tmc5160_effort(js_in.angular_acceleration.radian_per_second_per_second, &mc);
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	4618      	mov	r0, r3
 800614e:	f7fa fa23 	bl	8000598 <__aeabi_f2d>
 8006152:	4602      	mov	r2, r0
 8006154:	460b      	mov	r3, r1
 8006156:	4816      	ldr	r0, [pc, #88]	; (80061b0 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xcc>)
 8006158:	ec43 2b10 	vmov	d0, r2, r3
 800615c:	f003 fbd4 	bl	8009908 <tmc5160_effort>
    	}
    	if (js_in.angular_position.radian != pos_in)
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	ed93 7a00 	vldr	s14, [r3]
 8006166:	4b13      	ldr	r3, [pc, #76]	; (80061b4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xd0>)
 8006168:	edd3 7a00 	vldr	s15, [r3]
 800616c:	eeb4 7a67 	vcmp.f32	s14, s15
 8006170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006174:	d011      	beq.n	800619a <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xb6>
    	{
    		pos_in = js_in.angular_position.radian;
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a0e      	ldr	r2, [pc, #56]	; (80061b4 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xd0>)
 800617c:	6013      	str	r3, [r2, #0]
    		tmc5160_position(rad_to_steps(js_in.angular_position.radian, jc.full_steps));
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	edd3 7a00 	vldr	s15, [r3]
 8006184:	4b08      	ldr	r3, [pc, #32]	; (80061a8 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0xc4>)
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	4618      	mov	r0, r3
 800618a:	eeb0 0a67 	vmov.f32	s0, s15
 800618e:	f003 ff87 	bl	800a0a0 <rad_to_steps>
 8006192:	4603      	mov	r3, r0
 8006194:	4618      	mov	r0, r3
 8006196:	f003 fabd 	bl	8009714 <tmc5160_position>
    	}
    }
 800619a:	bf00      	nop
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	20000458 	.word	0x20000458
 80061a8:	2000042c 	.word	0x2000042c
 80061ac:	2000045c 	.word	0x2000045c
 80061b0:	20000420 	.word	0x20000420
 80061b4:	20000454 	.word	0x20000454

080061b8 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
RegisterListReader* reg_list_service;


class NodeInfoReader : public AbstractSubscription<NodeInfoRequest> {
public:
    NodeInfoReader(InterfacePtr interface): AbstractSubscription<NodeInfoRequest>(
 80061b8:	b590      	push	{r4, r7, lr}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
        interface,
        uavcan_node_GetInfo_1_0_FIXED_PORT_ID_,
        CanardTransferKindRequest
    ) {};
 80061c2:	687c      	ldr	r4, [r7, #4]
 80061c4:	f107 0308 	add.w	r3, r7, #8
 80061c8:	6839      	ldr	r1, [r7, #0]
 80061ca:	4618      	mov	r0, r3
 80061cc:	f7ff ff19 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80061d0:	f107 0108 	add.w	r1, r7, #8
 80061d4:	2302      	movs	r3, #2
 80061d6:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 80061da:	4620      	mov	r0, r4
 80061dc:	f001 f9f8 	bl	80075d0 <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 80061e0:	f107 0308 	add.w	r3, r7, #8
 80061e4:	4618      	mov	r0, r3
 80061e6:	f7ff ff1c 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80061ea:	4a04      	ldr	r2, [pc, #16]	; (80061fc <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	601a      	str	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4618      	mov	r0, r3
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd90      	pop	{r4, r7, pc}
 80061fa:	bf00      	nop
 80061fc:	08018168 	.word	0x08018168

08006200 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer>:
NodeInfoReader* nireader;

void NodeInfoReader::handler(
    const uavcan_node_GetInfo_Request_1_0& object,
    CanardRxTransfer* transfer
) {
 8006200:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006204:	b0e7      	sub	sp, #412	; 0x19c
 8006206:	af06      	add	r7, sp, #24
 8006208:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 800620c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8006210:	6018      	str	r0, [r3, #0]
 8006212:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006216:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800621a:	6019      	str	r1, [r3, #0]
 800621c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006220:	f5a3 73be 	sub.w	r3, r3, #380	; 0x17c
 8006224:	601a      	str	r2, [r3, #0]
        &node_info_response,
        node_info_buf,
        transfer,
        uavcan_node_GetInfo_1_0_FIXED_PORT_ID_
    );
}
 8006226:	466b      	mov	r3, sp
 8006228:	461e      	mov	r6, r3
    NodeInfoResponse::Type node_info_response = {
 800622a:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 800622e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006232:	4618      	mov	r0, r3
 8006234:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8006238:	461a      	mov	r2, r3
 800623a:	2100      	movs	r1, #0
 800623c:	f00d fef9 	bl	8014032 <memset>
 8006240:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006244:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006248:	2201      	movs	r2, #1
 800624a:	701a      	strb	r2, [r3, #0]
 800624c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006250:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006254:	2201      	movs	r2, #1
 8006256:	709a      	strb	r2, [r3, #2]
 8006258:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 800625c:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006260:	2201      	movs	r2, #1
 8006262:	715a      	strb	r2, [r3, #5]
    node_info_response.certificate_of_authenticity.count = 0;
 8006264:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006268:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800626c:	2200      	movs	r2, #0
 800626e:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
    node_info_response.software_image_crc.count = 0;
 8006272:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006276:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800627a:	2200      	movs	r2, #0
 800627c:	661a      	str	r2, [r3, #96]	; 0x60
    size_t name_len = 8;
 800627e:	2308      	movs	r3, #8
 8006280:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
    char joint_name[name_len];
 8006284:	f8d7 117c 	ldr.w	r1, [r7, #380]	; 0x17c
 8006288:	460b      	mov	r3, r1
 800628a:	3b01      	subs	r3, #1
 800628c:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8006290:	2300      	movs	r3, #0
 8006292:	4688      	mov	r8, r1
 8006294:	4699      	mov	r9, r3
 8006296:	f04f 0200 	mov.w	r2, #0
 800629a:	f04f 0300 	mov.w	r3, #0
 800629e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062aa:	2300      	movs	r3, #0
 80062ac:	460c      	mov	r4, r1
 80062ae:	461d      	mov	r5, r3
 80062b0:	f04f 0200 	mov.w	r2, #0
 80062b4:	f04f 0300 	mov.w	r3, #0
 80062b8:	00eb      	lsls	r3, r5, #3
 80062ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062be:	00e2      	lsls	r2, r4, #3
 80062c0:	1dcb      	adds	r3, r1, #7
 80062c2:	08db      	lsrs	r3, r3, #3
 80062c4:	00db      	lsls	r3, r3, #3
 80062c6:	ebad 0d03 	sub.w	sp, sp, r3
 80062ca:	ab06      	add	r3, sp, #24
 80062cc:	3300      	adds	r3, #0
 80062ce:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
    std::sprintf(joint_name,"joint_%d", JOINT_N);
 80062d2:	2201      	movs	r2, #1
 80062d4:	4939      	ldr	r1, [pc, #228]	; (80063bc <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1bc>)
 80062d6:	f8d7 0174 	ldr.w	r0, [r7, #372]	; 0x174
 80062da:	f00d fe1d 	bl	8013f18 <siprintf>
    memcpy(node_info_response.name.elements, joint_name, name_len);
 80062de:	f107 0320 	add.w	r3, r7, #32
 80062e2:	3320      	adds	r3, #32
 80062e4:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80062e8:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80062ec:	4618      	mov	r0, r3
 80062ee:	f00d ff86 	bl	80141fe <memcpy>
    node_info_response.name.count = name_len;
 80062f2:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80062f6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80062fa:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80062fe:	655a      	str	r2, [r3, #84]	; 0x54
    uint32_t word0 = 1;
 8006300:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006304:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8006308:	2201      	movs	r2, #1
 800630a:	601a      	str	r2, [r3, #0]
    uint32_t word1 = 2;
 800630c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006310:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8006314:	2202      	movs	r2, #2
 8006316:	601a      	str	r2, [r3, #0]
    uint32_t word2 = 3;
 8006318:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 800631c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8006320:	2203      	movs	r2, #3
 8006322:	601a      	str	r2, [r3, #0]
 8006324:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006328:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800632c:	681a      	ldr	r2, [r3, #0]
    memcpy(node_info_response.unique_id, &word0, 4);
 800632e:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006332:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006336:	611a      	str	r2, [r3, #16]
    memcpy(node_info_response.unique_id + 4, &word1, 4);
 8006338:	f107 0320 	add.w	r3, r7, #32
 800633c:	3310      	adds	r3, #16
 800633e:	3304      	adds	r3, #4
 8006340:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 8006344:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
 8006348:	6812      	ldr	r2, [r2, #0]
 800634a:	601a      	str	r2, [r3, #0]
    memcpy(node_info_response.unique_id + 8, &word2, 4);
 800634c:	f107 0320 	add.w	r3, r7, #32
 8006350:	3310      	adds	r3, #16
 8006352:	3308      	adds	r3, #8
 8006354:	f507 72c0 	add.w	r2, r7, #384	; 0x180
 8006358:	f5a2 72b6 	sub.w	r2, r2, #364	; 0x16c
 800635c:	6812      	ldr	r2, [r2, #0]
 800635e:	601a      	str	r2, [r3, #0]
    node_info_response.unique_id[0] = JOINT_N;
 8006360:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006364:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006368:	2201      	movs	r2, #1
 800636a:	741a      	strb	r2, [r3, #16]
    interface->send_response<NodeInfoResponse>(
 800636c:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006370:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800637a:	4618      	mov	r0, r3
 800637c:	f001 f95a 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8006380:	4604      	mov	r4, r0
 8006382:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 8006386:	f5a3 71be 	sub.w	r1, r3, #380	; 0x17c
 800638a:	f107 0020 	add.w	r0, r7, #32
 800638e:	2304      	movs	r3, #4
 8006390:	9304      	str	r3, [sp, #16]
 8006392:	4a0b      	ldr	r2, [pc, #44]	; (80063c0 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1c0>)
 8006394:	f04f 0300 	mov.w	r3, #0
 8006398:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800639c:	f44f 73d7 	mov.w	r3, #430	; 0x1ae
 80063a0:	9300      	str	r3, [sp, #0]
 80063a2:	680b      	ldr	r3, [r1, #0]
 80063a4:	4a07      	ldr	r2, [pc, #28]	; (80063c4 <_ZN14NodeInfoReader7handlerERK31uavcan_node_GetInfo_Request_1_0P16CanardRxTransfer+0x1c4>)
 80063a6:	4601      	mov	r1, r0
 80063a8:	4620      	mov	r0, r4
 80063aa:	f001 f94f 	bl	800764c <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>
 80063ae:	46b5      	mov	sp, r6
}
 80063b0:	bf00      	nop
 80063b2:	f507 77c2 	add.w	r7, r7, #388	; 0x184
 80063b6:	46bd      	mov	sp, r7
 80063b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063bc:	08018118 	.word	0x08018118
 80063c0:	000f4240 	.word	0x000f4240
 80063c4:	200004ec 	.word	0x200004ec

080063c8 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE>:



class RegisterAccessReader : public AbstractSubscription<RegisterAccessRequest> {
public:
    RegisterAccessReader(InterfacePtr interface): AbstractSubscription<RegisterAccessRequest>(
 80063c8:	b590      	push	{r4, r7, lr}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]
        interface,
        uavcan_register_Access_1_0_FIXED_PORT_ID_,
        CanardTransferKindRequest
    ) {};
 80063d2:	687c      	ldr	r4, [r7, #4]
 80063d4:	f107 0308 	add.w	r3, r7, #8
 80063d8:	6839      	ldr	r1, [r7, #0]
 80063da:	4618      	mov	r0, r3
 80063dc:	f7ff fe11 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80063e0:	f107 0108 	add.w	r1, r7, #8
 80063e4:	2302      	movs	r3, #2
 80063e6:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80063ea:	4620      	mov	r0, r4
 80063ec:	f001 f978 	bl	80076e0 <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 80063f0:	f107 0308 	add.w	r3, r7, #8
 80063f4:	4618      	mov	r0, r3
 80063f6:	f7ff fe14 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80063fa:	4a04      	ldr	r2, [pc, #16]	; (800640c <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	601a      	str	r2, [r3, #0]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4618      	mov	r0, r3
 8006404:	3714      	adds	r7, #20
 8006406:	46bd      	mov	sp, r7
 8006408:	bd90      	pop	{r4, r7, pc}
 800640a:	bf00      	nop
 800640c:	08018148 	.word	0x08018148

08006410 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer>:
uint8_t type_reg_name[TYPE_REG_NAME_LEN + 1] = "type"; //UINT8 _tag_ == 11

void RegisterAccessReader::handler(
    const uavcan_register_Access_Request_1_0& register_access_request,
    CanardRxTransfer* transfer
) {
 8006410:	b590      	push	{r4, r7, lr}
 8006412:	f2ad 5d7c 	subw	sp, sp, #1404	; 0x57c
 8006416:	af06      	add	r7, sp, #24
 8006418:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800641c:	f2a3 5354 	subw	r3, r3, #1364	; 0x554
 8006420:	6018      	str	r0, [r3, #0]
 8006422:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006426:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800642a:	6019      	str	r1, [r3, #0]
 800642c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006430:	f2a3 535c 	subw	r3, r3, #1372	; 0x55c
 8006434:	601a      	str	r2, [r3, #0]
    static uint8_t register_access_response_buf[RegisterAccessResponse::buffer_size];
    RegisterAccessResponse::Type register_access_response = {};
 8006436:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800643a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800643e:	4618      	mov	r0, r3
 8006440:	f44f 7308 	mov.w	r3, #544	; 0x220
 8006444:	461a      	mov	r2, r3
 8006446:	2100      	movs	r1, #0
 8006448:	f00d fdf3 	bl	8014032 <memset>

    register_access_response.timestamp.microsecond = micros_64();
 800644c:	f7ff fdb2 	bl	8005fb4 <micros_64>
 8006450:	4602      	mov	r2, r0
 8006452:	460b      	mov	r3, r1
 8006454:	f507 61ac 	add.w	r1, r7, #1376	; 0x560
 8006458:	f5a1 710c 	sub.w	r1, r1, #560	; 0x230
 800645c:	e9c1 2300 	strd	r2, r3, [r1]
    uavcan_register_Value_1_0 value = {};
 8006460:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006464:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006468:	4618      	mov	r0, r3
 800646a:	f44f 7304 	mov.w	r3, #528	; 0x210
 800646e:	461a      	mov	r2, r3
 8006470:	2100      	movs	r1, #0
 8006472:	f00d fdde 	bl	8014032 <memset>
    uint64_t tv = 0; //PZDC!!!! temp value...
 8006476:	f04f 0200 	mov.w	r2, #0
 800647a:	f04f 0300 	mov.w	r3, #0
 800647e:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006482:	e9c1 2300 	strd	r2, r3, [r1]
    int32_t js_pos_v = 0;
 8006486:	2300      	movs	r3, #0
 8006488:	f8c7 3554 	str.w	r3, [r7, #1364]	; 0x554
    if (memcmp(register_access_request.name.name.elements, test_reg_name, TEST_REG_NAME_LEN) == 0)
 800648c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006490:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2204      	movs	r2, #4
 8006498:	49c7      	ldr	r1, [pc, #796]	; (80067b8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3a8>)
 800649a:	4618      	mov	r0, r3
 800649c:	f00d fd9f 	bl	8013fde <memcmp>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d15c      	bne.n	8006560 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x150>
    {
        if (register_access_request.value._tag_ == 4) {
 80064a6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80064aa:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 80064b4:	2b04      	cmp	r3, #4
 80064b6:	d113      	bne.n	80064e0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xd0>
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80064b8:	2104      	movs	r1, #4
 80064ba:	48c0      	ldr	r0, [pc, #768]	; (80067bc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3ac>)
 80064bc:	f005 f890 	bl	800b5e0 <HAL_GPIO_TogglePin>
//            if (register_access_request.value.integer64.value.elements[0] != 0)
//            {
            	tv = register_access_request.value.integer64.value.elements[0];  //PZDC!!!
 80064c0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80064c4:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	e9d3 2342 	ldrd	r2, r3, [r3, #264]	; 0x108
 80064ce:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 80064d2:	e9c1 2300 	strd	r2, r3, [r1]
            	tmc5160_move(tv);
 80064d6:	f8d7 3558 	ldr.w	r3, [r7, #1368]	; 0x558
 80064da:	4618      	mov	r0, r3
 80064dc:	f003 f94c 	bl	8009778 <tmc5160_move>
//            	tv = register_access_request.value.integer64.value.elements[0];  //PZDC!!!
//            	tmc5160_move(0);
//            }
        }

        register_access_response.persistent = true;
 80064e0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80064e4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80064e8:	2201      	movs	r2, #1
 80064ea:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80064ec:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80064f0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80064f4:	2201      	movs	r2, #1
 80064f6:	721a      	strb	r2, [r3, #8]
        value._tag_ = 4;
 80064f8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80064fc:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006500:	2204      	movs	r2, #4
 8006502:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer64_1_0 result = {};
 8006506:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800650a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800650e:	4618      	mov	r0, r3
 8006510:	f44f 7384 	mov.w	r3, #264	; 0x108
 8006514:	461a      	mov	r2, r3
 8006516:	2100      	movs	r1, #0
 8006518:	f00d fd8b 	bl	8014032 <memset>
        result.value.elements[0] = tv; //PZDC!!!
 800651c:	f507 63ab 	add.w	r3, r7, #1368	; 0x558
 8006520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006524:	f507 61ac 	add.w	r1, r7, #1376	; 0x560
 8006528:	f5a1 61aa 	sub.w	r1, r1, #1360	; 0x550
 800652c:	e9c1 2300 	strd	r2, r3, [r1]
        result.value.count = 1;
 8006530:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006534:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006538:	2201      	movs	r2, #1
 800653a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer64 = result;
 800653e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006542:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006546:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800654a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800654e:	4610      	mov	r0, r2
 8006550:	4619      	mov	r1, r3
 8006552:	f44f 7384 	mov.w	r3, #264	; 0x108
 8006556:	461a      	mov	r2, r3
 8006558:	f00d fe51 	bl	80141fe <memcpy>
 800655c:	f000 bc89 	b.w	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
    }
    else if (memcmp(register_access_request.name.name.elements, move_reg_name, MOVE_REG_NAME_LEN) == 0) {
 8006560:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006564:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	2204      	movs	r2, #4
 800656c:	4994      	ldr	r1, [pc, #592]	; (80067c0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3b0>)
 800656e:	4618      	mov	r0, r3
 8006570:	f00d fd35 	bl	8013fde <memcmp>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d157      	bne.n	800662a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x21a>
        if (register_access_request.value._tag_ == 9) {
 800657a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800657e:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006588:	2b09      	cmp	r3, #9
 800658a:	d10b      	bne.n	80065a4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x194>
            //MOVE
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800658c:	2104      	movs	r1, #4
 800658e:	488b      	ldr	r0, [pc, #556]	; (80067bc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3ac>)
 8006590:	f005 f826 	bl	800b5e0 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006594:	f04f 0200 	mov.w	r2, #0
 8006598:	f04f 0300 	mov.w	r3, #0
 800659c:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 80065a0:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 80065a4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065a8:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80065ac:	2201      	movs	r2, #1
 80065ae:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80065b0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065b4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80065b8:	2201      	movs	r2, #1
 80065ba:	721a      	strb	r2, [r3, #8]
        value._tag_ = 9;
 80065bc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065c0:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 80065c4:	2209      	movs	r2, #9
 80065c6:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer32_1_0 result = {};
 80065ca:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065ce:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80065d2:	4618      	mov	r0, r3
 80065d4:	f44f 7382 	mov.w	r3, #260	; 0x104
 80065d8:	461a      	mov	r2, r3
 80065da:	2100      	movs	r1, #0
 80065dc:	f00d fd29 	bl	8014032 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 80065e0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065e4:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 80065ee:	461a      	mov	r2, r3
 80065f0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065f4:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80065f8:	601a      	str	r2, [r3, #0]
        result.value.count = 1;
 80065fa:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80065fe:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006602:	2201      	movs	r2, #1
 8006604:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer32 = result;
 8006608:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800660c:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006610:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006614:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006618:	4610      	mov	r0, r2
 800661a:	4619      	mov	r1, r3
 800661c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006620:	461a      	mov	r2, r3
 8006622:	f00d fdec 	bl	80141fe <memcpy>
 8006626:	f000 bc24 	b.w	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
    }
    else if (memcmp(register_access_request.name.name.elements, pos_reg_name, POS_REG_NAME_LEN) == 0) {
 800662a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800662e:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2203      	movs	r2, #3
 8006636:	4963      	ldr	r1, [pc, #396]	; (80067c4 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3b4>)
 8006638:	4618      	mov	r0, r3
 800663a:	f00d fcd0 	bl	8013fde <memcmp>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d156      	bne.n	80066f2 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x2e2>

        if (register_access_request.value._tag_ == 9) {
 8006644:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006648:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006652:	2b09      	cmp	r3, #9
 8006654:	d111      	bne.n	800667a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x26a>
            tmc5160_position(register_access_request.value.integer32.value.elements[0]);
 8006656:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800665a:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006664:	4618      	mov	r0, r3
 8006666:	f003 f855 	bl	8009714 <tmc5160_position>
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800666a:	2104      	movs	r1, #4
 800666c:	4853      	ldr	r0, [pc, #332]	; (80067bc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3ac>)
 800666e:	f004 ffb7 	bl	800b5e0 <HAL_GPIO_TogglePin>
        	js_pos_v = tmc5160_position_read();
 8006672:	f003 f9cb 	bl	8009a0c <tmc5160_position_read>
 8006676:	f8c7 0554 	str.w	r0, [r7, #1364]	; 0x554
        }
        register_access_response.persistent = true;
 800667a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800667e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006682:	2201      	movs	r2, #1
 8006684:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006686:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800668a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800668e:	2201      	movs	r2, #1
 8006690:	721a      	strb	r2, [r3, #8]
        value._tag_ = 9;
 8006692:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006696:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 800669a:	2209      	movs	r2, #9
 800669c:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer32_1_0 result = {};
 80066a0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066a4:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80066a8:	4618      	mov	r0, r3
 80066aa:	f44f 7382 	mov.w	r3, #260	; 0x104
 80066ae:	461a      	mov	r2, r3
 80066b0:	2100      	movs	r1, #0
 80066b2:	f00d fcbe 	bl	8014032 <memset>
        result.value.elements[0] = js_pos_v;
 80066b6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066ba:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80066be:	f8d7 2554 	ldr.w	r2, [r7, #1364]	; 0x554
 80066c2:	601a      	str	r2, [r3, #0]
        result.value.count = 1;
 80066c4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066c8:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80066cc:	2201      	movs	r2, #1
 80066ce:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer32 = result;
 80066d2:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066d6:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 80066da:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066de:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80066e2:	4610      	mov	r0, r2
 80066e4:	4619      	mov	r1, r3
 80066e6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80066ea:	461a      	mov	r2, r3
 80066ec:	f00d fd87 	bl	80141fe <memcpy>
 80066f0:	e3bf      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
    }
    else if (memcmp(register_access_request.name.name.elements, get_pos_reg_name, GET_POS_REG_NAME_LEN) == 0) {
 80066f2:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80066f6:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2207      	movs	r2, #7
 80066fe:	4932      	ldr	r1, [pc, #200]	; (80067c8 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3b8>)
 8006700:	4618      	mov	r0, r3
 8006702:	f00d fc6c 	bl	8013fde <memcmp>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d15f      	bne.n	80067cc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3bc>
        if (register_access_request.value._tag_ == 9) {
 800670c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006710:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 800671a:	2b09      	cmp	r3, #9
 800671c:	d10f      	bne.n	800673e <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x32e>
        	js_pos_v = tmc5160_position_read();
 800671e:	f003 f975 	bl	8009a0c <tmc5160_position_read>
 8006722:	f8c7 0554 	str.w	r0, [r7, #1364]	; 0x554
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006726:	2104      	movs	r1, #4
 8006728:	4824      	ldr	r0, [pc, #144]	; (80067bc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x3ac>)
 800672a:	f004 ff59 	bl	800b5e0 <HAL_GPIO_TogglePin>
        	tv = 0;
 800672e:	f04f 0200 	mov.w	r2, #0
 8006732:	f04f 0300 	mov.w	r3, #0
 8006736:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 800673a:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 800673e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006742:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006746:	2201      	movs	r2, #1
 8006748:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 800674a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800674e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006752:	2201      	movs	r2, #1
 8006754:	721a      	strb	r2, [r3, #8]
        value._tag_ = 9;
 8006756:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800675a:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 800675e:	2209      	movs	r2, #9
 8006760:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer32_1_0 result = {};
 8006764:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006768:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800676c:	4618      	mov	r0, r3
 800676e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006772:	461a      	mov	r2, r3
 8006774:	2100      	movs	r1, #0
 8006776:	f00d fc5c 	bl	8014032 <memset>
        result.value.elements[0] = js_pos_v;
 800677a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800677e:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006782:	f8d7 2554 	ldr.w	r2, [r7, #1364]	; 0x554
 8006786:	601a      	str	r2, [r3, #0]
        result.value.count = 1;
 8006788:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800678c:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006790:	2201      	movs	r2, #1
 8006792:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer32 = result;
 8006796:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800679a:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 800679e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067a2:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80067a6:	4610      	mov	r0, r2
 80067a8:	4619      	mov	r1, r3
 80067aa:	f44f 7382 	mov.w	r3, #260	; 0x104
 80067ae:	461a      	mov	r2, r3
 80067b0:	f00d fd25 	bl	80141fe <memcpy>
 80067b4:	e35d      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
 80067b6:	bf00      	nop
 80067b8:	20000000 	.word	0x20000000
 80067bc:	48000c00 	.word	0x48000c00
 80067c0:	20000008 	.word	0x20000008
 80067c4:	20000010 	.word	0x20000010
 80067c8:	20000018 	.word	0x20000018
    }
    else if (memcmp(register_access_request.name.name.elements, dir_reg_name, DIR_REG_NAME_LEN) == 0) {
 80067cc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067d0:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2203      	movs	r2, #3
 80067d8:	49c8      	ldr	r1, [pc, #800]	; (8006afc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6ec>)
 80067da:	4618      	mov	r0, r3
 80067dc:	f00d fbff 	bl	8013fde <memcmp>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d15f      	bne.n	80068a6 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x496>
        if (register_access_request.value._tag_ == 7) {
 80067e6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067ea:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 80067f4:	2b07      	cmp	r3, #7
 80067f6:	d115      	bne.n	8006824 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x414>
            tmc5160_set_motor_direction(register_access_request.value.integer8.value.elements[0]);
 80067f8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80067fc:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f993 3108 	ldrsb.w	r3, [r3, #264]	; 0x108
 8006806:	4618      	mov	r0, r3
 8006808:	f003 fa8e 	bl	8009d28 <tmc5160_set_motor_direction>
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800680c:	2104      	movs	r1, #4
 800680e:	48bc      	ldr	r0, [pc, #752]	; (8006b00 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 8006810:	f004 fee6 	bl	800b5e0 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006814:	f04f 0200 	mov.w	r2, #0
 8006818:	f04f 0300 	mov.w	r3, #0
 800681c:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006820:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006824:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006828:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800682c:	2201      	movs	r2, #1
 800682e:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006830:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006834:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006838:	2201      	movs	r2, #1
 800683a:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 800683c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006840:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006844:	220b      	movs	r2, #11
 8006846:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Integer8_1_0 result = {};
 800684a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800684e:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006852:	4618      	mov	r0, r3
 8006854:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006858:	461a      	mov	r2, r3
 800685a:	2100      	movs	r1, #0
 800685c:	f00d fbe9 	bl	8014032 <memset>
        result.value.elements[0] = register_access_request.value.integer8.value.elements[0];
 8006860:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006864:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f993 2108 	ldrsb.w	r2, [r3, #264]	; 0x108
 800686e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006872:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006876:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006878:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800687c:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006880:	2201      	movs	r2, #1
 8006882:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.integer8 = result;
 8006886:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800688a:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 800688e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006892:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006896:	4610      	mov	r0, r2
 8006898:	4619      	mov	r1, r3
 800689a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800689e:	461a      	mov	r2, r3
 80068a0:	f00d fcad 	bl	80141fe <memcpy>
 80068a4:	e2e5      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
    	}
    else if (memcmp(register_access_request.name.name.elements, calib_reg_name, CALIB_REG_NAME_LEN) == 0) {
 80068a6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068aa:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2205      	movs	r2, #5
 80068b2:	4994      	ldr	r1, [pc, #592]	; (8006b04 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f4>)
 80068b4:	4618      	mov	r0, r3
 80068b6:	f00d fb92 	bl	8013fde <memcmp>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d155      	bne.n	800696c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x55c>
        if (register_access_request.value._tag_ == 11) {
 80068c0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068c4:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 80068ce:	2b0b      	cmp	r3, #11
 80068d0:	d10b      	bne.n	80068ea <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x4da>
            //ENABLE CALIB
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 80068d2:	2104      	movs	r1, #4
 80068d4:	488a      	ldr	r0, [pc, #552]	; (8006b00 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 80068d6:	f004 fe83 	bl	800b5e0 <HAL_GPIO_TogglePin>
        	tv = 0;
 80068da:	f04f 0200 	mov.w	r2, #0
 80068de:	f04f 0300 	mov.w	r3, #0
 80068e2:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 80068e6:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 80068ea:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068ee:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80068f2:	2201      	movs	r2, #1
 80068f4:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 80068f6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80068fa:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80068fe:	2201      	movs	r2, #1
 8006900:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006902:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006906:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 800690a:	220b      	movs	r2, #11
 800690c:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 8006910:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006914:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006918:	4618      	mov	r0, r3
 800691a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800691e:	461a      	mov	r2, r3
 8006920:	2100      	movs	r1, #0
 8006922:	f00d fb86 	bl	8014032 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 8006926:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800692a:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f893 2310 	ldrb.w	r2, [r3, #784]	; 0x310
 8006934:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006938:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800693c:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 800693e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006942:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006946:	2201      	movs	r2, #1
 8006948:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.natural8 = result;
 800694c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006950:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006954:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006958:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 800695c:	4610      	mov	r0, r2
 800695e:	4619      	mov	r1, r3
 8006960:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006964:	461a      	mov	r2, r3
 8006966:	f00d fc4a 	bl	80141fe <memcpy>
 800696a:	e282      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
    	}
	else if (memcmp(register_access_request.name.name.elements, upper_lim_reg_name, UPPER_LIM_REG_NAME_LEN) == 0) {
 800696c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006970:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2209      	movs	r2, #9
 8006978:	4963      	ldr	r1, [pc, #396]	; (8006b08 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f8>)
 800697a:	4618      	mov	r0, r3
 800697c:	f00d fb2f 	bl	8013fde <memcmp>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d156      	bne.n	8006a34 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x624>
		if (register_access_request.value._tag_ == 9) {
 8006986:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 800698a:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006994:	2b09      	cmp	r3, #9
 8006996:	d10b      	bne.n	80069b0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x5a0>
			//SET UPPER LIMIT FOR JOINT
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006998:	2104      	movs	r1, #4
 800699a:	4859      	ldr	r0, [pc, #356]	; (8006b00 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 800699c:	f004 fe20 	bl	800b5e0 <HAL_GPIO_TogglePin>
			tv = 0;
 80069a0:	f04f 0200 	mov.w	r2, #0
 80069a4:	f04f 0300 	mov.w	r3, #0
 80069a8:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 80069ac:	e9c1 2300 	strd	r2, r3, [r1]
		}
		register_access_response.persistent = true;
 80069b0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069b4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80069b8:	2201      	movs	r2, #1
 80069ba:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 80069bc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069c0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80069c4:	2201      	movs	r2, #1
 80069c6:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 80069c8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069cc:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 80069d0:	2209      	movs	r2, #9
 80069d2:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 80069d6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069da:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 80069de:	4618      	mov	r0, r3
 80069e0:	f44f 7382 	mov.w	r3, #260	; 0x104
 80069e4:	461a      	mov	r2, r3
 80069e6:	2100      	movs	r1, #0
 80069e8:	f00d fb23 	bl	8014032 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 80069ec:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 80069f0:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 80069fa:	461a      	mov	r2, r3
 80069fc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a00:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006a04:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 8006a06:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a0a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		value.integer32 = result;
 8006a14:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a18:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006a1c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a20:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006a24:	4610      	mov	r0, r2
 8006a26:	4619      	mov	r1, r3
 8006a28:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	f00d fbe6 	bl	80141fe <memcpy>
 8006a32:	e21e      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
	}
	else if (memcmp(register_access_request.name.name.elements, lower_lim_reg_name, LOWER_LIM_REG_NAME_LEN) == 0) {
 8006a34:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a38:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2209      	movs	r2, #9
 8006a40:	4932      	ldr	r1, [pc, #200]	; (8006b0c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6fc>)
 8006a42:	4618      	mov	r0, r3
 8006a44:	f00d facb 	bl	8013fde <memcmp>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d160      	bne.n	8006b10 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x700>
		if (register_access_request.value._tag_ == 9) {
 8006a4e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a52:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006a5c:	2b09      	cmp	r3, #9
 8006a5e:	d10b      	bne.n	8006a78 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x668>
			//SET UPPER LIMIT FOR JOINT
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006a60:	2104      	movs	r1, #4
 8006a62:	4827      	ldr	r0, [pc, #156]	; (8006b00 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x6f0>)
 8006a64:	f004 fdbc 	bl	800b5e0 <HAL_GPIO_TogglePin>
			tv = 0;
 8006a68:	f04f 0200 	mov.w	r2, #0
 8006a6c:	f04f 0300 	mov.w	r3, #0
 8006a70:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006a74:	e9c1 2300 	strd	r2, r3, [r1]
		}
		register_access_response.persistent = true;
 8006a78:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a7c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006a80:	2201      	movs	r2, #1
 8006a82:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006a84:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a88:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	721a      	strb	r2, [r3, #8]
		value._tag_ = 9;
 8006a90:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006a94:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006a98:	2209      	movs	r2, #9
 8006a9a:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
		uavcan_primitive_array_Integer32_1_0 result = {};
 8006a9e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006aa2:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006aac:	461a      	mov	r2, r3
 8006aae:	2100      	movs	r1, #0
 8006ab0:	f00d fabf 	bl	8014032 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006ab4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006ab8:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006ac8:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006acc:	601a      	str	r2, [r3, #0]
		result.value.count = 1;
 8006ace:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006ad2:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		value.integer32 = result;
 8006adc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006ae0:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006ae4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006ae8:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006aec:	4610      	mov	r0, r2
 8006aee:	4619      	mov	r1, r3
 8006af0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006af4:	461a      	mov	r2, r3
 8006af6:	f00d fb82 	bl	80141fe <memcpy>
 8006afa:	e1ba      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
 8006afc:	20000014 	.word	0x20000014
 8006b00:	48000c00 	.word	0x48000c00
 8006b04:	20000020 	.word	0x20000020
 8006b08:	20000028 	.word	0x20000028
 8006b0c:	20000034 	.word	0x20000034
	}
	else if (memcmp(register_access_request.name.name.elements, set_zero_reg_name, SET_ZERO_REG_NAME_LEN) == 0) {
 8006b10:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b14:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	2208      	movs	r2, #8
 8006b1c:	49c8      	ldr	r1, [pc, #800]	; (8006e40 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa30>)
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f00d fa5d 	bl	8013fde <memcmp>
 8006b24:	4603      	mov	r3, r0
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d15d      	bne.n	8006be6 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x7d6>
		if (register_access_request.value._tag_ == 12) {
 8006b2a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b2e:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006b38:	2b0c      	cmp	r3, #12
 8006b3a:	d10d      	bne.n	8006b58 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x748>
			tmc5160_set_zero();
 8006b3c:	f003 f928 	bl	8009d90 <tmc5160_set_zero>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006b40:	2104      	movs	r1, #4
 8006b42:	48c0      	ldr	r0, [pc, #768]	; (8006e44 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa34>)
 8006b44:	f004 fd4c 	bl	800b5e0 <HAL_GPIO_TogglePin>
			tv = 0;
 8006b48:	f04f 0200 	mov.w	r2, #0
 8006b4c:	f04f 0300 	mov.w	r3, #0
 8006b50:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006b54:	e9c1 2300 	strd	r2, r3, [r1]
		}
		register_access_response.persistent = true;
 8006b58:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b5c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006b60:	2201      	movs	r2, #1
 8006b62:	725a      	strb	r2, [r3, #9]
		register_access_response._mutable = true;
 8006b64:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b68:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	721a      	strb	r2, [r3, #8]
		value._tag_ = 12;
 8006b70:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b74:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006b78:	220c      	movs	r2, #12
 8006b7a:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
		uavcan_primitive_array_Real64_1_0 result = {};
 8006b7e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b82:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006b86:	4618      	mov	r0, r3
 8006b88:	f44f 7384 	mov.w	r3, #264	; 0x108
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	2100      	movs	r1, #0
 8006b90:	f00d fa4f 	bl	8014032 <memset>
		result.value.elements[0] = register_access_request.value._tag_;
 8006b94:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006b98:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7f9 fcd6 	bl	8000554 <__aeabi_ui2d>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	460b      	mov	r3, r1
 8006bac:	f507 61ac 	add.w	r1, r7, #1376	; 0x560
 8006bb0:	f5a1 61aa 	sub.w	r1, r1, #1360	; 0x550
 8006bb4:	e9c1 2300 	strd	r2, r3, [r1]
		result.value.count = 1;
 8006bb8:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006bbc:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		value.real64 = result;
 8006bc6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006bca:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006bce:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006bd2:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006bd6:	4610      	mov	r0, r2
 8006bd8:	4619      	mov	r1, r3
 8006bda:	f44f 7384 	mov.w	r3, #264	; 0x108
 8006bde:	461a      	mov	r2, r3
 8006be0:	f00d fb0d 	bl	80141fe <memcpy>
 8006be4:	e145      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
	}
    else if (memcmp(register_access_request.name.name.elements, set_enc_zero_reg_name, SET_ENC_ZERO_REG_NAME_LEN) == 0) {
 8006be6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006bea:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	220c      	movs	r2, #12
 8006bf2:	4995      	ldr	r1, [pc, #596]	; (8006e48 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa38>)
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f00d f9f2 	bl	8013fde <memcmp>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d155      	bne.n	8006cac <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x89c>
        if (register_access_request.value._tag_ == 11) {
 8006c00:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c04:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006c0e:	2b0b      	cmp	r3, #11
 8006c10:	d10b      	bne.n	8006c2a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x81a>
            //SET TYPE OF MOTOR FOR JOINT
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006c12:	2104      	movs	r1, #4
 8006c14:	488b      	ldr	r0, [pc, #556]	; (8006e44 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa34>)
 8006c16:	f004 fce3 	bl	800b5e0 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006c1a:	f04f 0200 	mov.w	r2, #0
 8006c1e:	f04f 0300 	mov.w	r3, #0
 8006c22:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006c26:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006c2a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c2e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006c32:	2201      	movs	r2, #1
 8006c34:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006c36:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c3a:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006c3e:	2201      	movs	r2, #1
 8006c40:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006c42:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c46:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006c4a:	220b      	movs	r2, #11
 8006c4c:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 8006c50:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c54:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006c5e:	461a      	mov	r2, r3
 8006c60:	2100      	movs	r1, #0
 8006c62:	f00d f9e6 	bl	8014032 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 8006c66:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c6a:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f893 2310 	ldrb.w	r2, [r3, #784]	; 0x310
 8006c74:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c78:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006c7c:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006c7e:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c82:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006c86:	2201      	movs	r2, #1
 8006c88:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.natural8 = result;
 8006c8c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c90:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006c94:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006c98:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006c9c:	4610      	mov	r0, r2
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	f00d faaa 	bl	80141fe <memcpy>
 8006caa:	e0e2      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
    }
    else if (memcmp(register_access_request.name.name.elements, name_reg_name, NAME_REG_NAME_LEN) == 0) {
 8006cac:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006cb0:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2204      	movs	r2, #4
 8006cb8:	4964      	ldr	r1, [pc, #400]	; (8006e4c <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa3c>)
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f00d f98f 	bl	8013fde <memcmp>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d159      	bne.n	8006d7a <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x96a>
        if (register_access_request.value._tag_ == 1) {
 8006cc6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006cca:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d10b      	bne.n	8006cf0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x8e0>
            //SET NAME FOR JOINT
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006cd8:	2104      	movs	r1, #4
 8006cda:	485a      	ldr	r0, [pc, #360]	; (8006e44 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa34>)
 8006cdc:	f004 fc80 	bl	800b5e0 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006ce0:	f04f 0200 	mov.w	r2, #0
 8006ce4:	f04f 0300 	mov.w	r3, #0
 8006ce8:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006cec:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006cf0:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006cf4:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006cfc:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d00:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006d04:	2201      	movs	r2, #1
 8006d06:	721a      	strb	r2, [r3, #8]
        value._tag_ = 1;
 8006d08:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d0c:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006d10:	2201      	movs	r2, #1
 8006d12:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_String_1_0 result = {};
 8006d16:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d1a:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006d24:	461a      	mov	r2, r3
 8006d26:	2100      	movs	r1, #0
 8006d28:	f00d f983 	bl	8014032 <memset>

        char mystring[4] = "xyz";
 8006d2c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d30:	f2a3 4344 	subw	r3, r3, #1092	; 0x444
 8006d34:	4a46      	ldr	r2, [pc, #280]	; (8006e50 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa40>)
 8006d36:	601a      	str	r2, [r3, #0]
 8006d38:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d3c:	f2a3 4344 	subw	r3, r3, #1092	; 0x444
 8006d40:	681a      	ldr	r2, [r3, #0]
        memcpy(result.value.elements, mystring, 4);
 8006d42:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d46:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006d4a:	601a      	str	r2, [r3, #0]
        result.value.count = 3;
 8006d4c:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d50:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006d54:	2203      	movs	r2, #3
 8006d56:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value._string = result;
 8006d5a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d5e:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006d62:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d66:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006d6a:	4610      	mov	r0, r2
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006d72:	461a      	mov	r2, r3
 8006d74:	f00d fa43 	bl	80141fe <memcpy>
 8006d78:	e07b      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
    }
    else if (memcmp(register_access_request.name.name.elements, type_reg_name, TYPE_REG_NAME_LEN) == 0) {
 8006d7a:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d7e:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2204      	movs	r2, #4
 8006d86:	4933      	ldr	r1, [pc, #204]	; (8006e54 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa44>)
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f00d f928 	bl	8013fde <memcmp>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d161      	bne.n	8006e58 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa48>
        if (register_access_request.value._tag_ == 11) {
 8006d94:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006d98:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f893 3310 	ldrb.w	r3, [r3, #784]	; 0x310
 8006da2:	2b0b      	cmp	r3, #11
 8006da4:	d10b      	bne.n	8006dbe <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0x9ae>
            //SET TYPE OF MOTOR FOR JOINT
        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8006da6:	2104      	movs	r1, #4
 8006da8:	4826      	ldr	r0, [pc, #152]	; (8006e44 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa34>)
 8006daa:	f004 fc19 	bl	800b5e0 <HAL_GPIO_TogglePin>
        	tv = 0;
 8006dae:	f04f 0200 	mov.w	r2, #0
 8006db2:	f04f 0300 	mov.w	r3, #0
 8006db6:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8006dba:	e9c1 2300 	strd	r2, r3, [r1]
        }
        register_access_response.persistent = true;
 8006dbe:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006dc2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	725a      	strb	r2, [r3, #9]
        register_access_response._mutable = true;
 8006dca:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006dce:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	721a      	strb	r2, [r3, #8]
        value._tag_ = 11;
 8006dd6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006dda:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006dde:	220b      	movs	r2, #11
 8006de0:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        uavcan_primitive_array_Natural8_1_0 result = {};
 8006de4:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006de8:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006dec:	4618      	mov	r0, r3
 8006dee:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006df2:	461a      	mov	r2, r3
 8006df4:	2100      	movs	r1, #0
 8006df6:	f00d f91c 	bl	8014032 <memset>
        result.value.elements[0] = register_access_request.value._tag_;
 8006dfa:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006dfe:	f5a3 63ab 	sub.w	r3, r3, #1368	; 0x558
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f893 2310 	ldrb.w	r2, [r3, #784]	; 0x310
 8006e08:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e0c:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006e10:	701a      	strb	r2, [r3, #0]
        result.value.count = 1;
 8006e12:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e16:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        value.natural8 = result;
 8006e20:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e24:	f5a3 6288 	sub.w	r2, r3, #1088	; 0x440
 8006e28:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e2c:	f5a3 63aa 	sub.w	r3, r3, #1360	; 0x550
 8006e30:	4610      	mov	r0, r2
 8006e32:	4619      	mov	r1, r3
 8006e34:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006e38:	461a      	mov	r2, r3
 8006e3a:	f00d f9e0 	bl	80141fe <memcpy>
 8006e3e:	e018      	b.n	8006e72 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xa62>
 8006e40:	20000050 	.word	0x20000050
 8006e44:	48000c00 	.word	0x48000c00
 8006e48:	20000040 	.word	0x20000040
 8006e4c:	2000005c 	.word	0x2000005c
 8006e50:	007a7978 	.word	0x007a7978
 8006e54:	20000064 	.word	0x20000064
    }
    else {
        value._tag_ = 0;
 8006e58:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e5c:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
        value.empty = (uavcan_primitive_Empty_1_0){};
 8006e66:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e6a:	f5a3 6388 	sub.w	r3, r3, #1088	; 0x440
 8006e6e:	2200      	movs	r2, #0
 8006e70:	701a      	strb	r2, [r3, #0]
    }
    register_access_response.value = value;
 8006e72:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e76:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006e7a:	f507 62ac 	add.w	r2, r7, #1376	; 0x560
 8006e7e:	f5a2 6288 	sub.w	r2, r2, #1088	; 0x440
 8006e82:	3310      	adds	r3, #16
 8006e84:	4611      	mov	r1, r2
 8006e86:	f44f 7204 	mov.w	r2, #528	; 0x210
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f00d f9b7 	bl	80141fe <memcpy>

    interface->send_response<RegisterAccessResponse>(
 8006e90:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006e94:	f2a3 5354 	subw	r3, r3, #1364	; 0x554
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f000 fbc8 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	f507 63ac 	add.w	r3, r7, #1376	; 0x560
 8006eaa:	f2a3 515c 	subw	r1, r3, #1372	; 0x55c
 8006eae:	f507 704c 	add.w	r0, r7, #816	; 0x330
 8006eb2:	2304      	movs	r3, #4
 8006eb4:	9304      	str	r3, [sp, #16]
 8006eb6:	4a09      	ldr	r2, [pc, #36]	; (8006edc <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xacc>)
 8006eb8:	f04f 0300 	mov.w	r3, #0
 8006ebc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ec0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	680b      	ldr	r3, [r1, #0]
 8006ec8:	4a05      	ldr	r2, [pc, #20]	; (8006ee0 <_ZN20RegisterAccessReader7handlerERK34uavcan_register_Access_Request_1_0P16CanardRxTransfer+0xad0>)
 8006eca:	4601      	mov	r1, r0
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f000 fc39 	bl	8007744 <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>
        &register_access_response,
        register_access_response_buf,
        transfer,
        uavcan_register_Access_1_0_FIXED_PORT_ID_
    );
}
 8006ed2:	bf00      	nop
 8006ed4:	f207 5764 	addw	r7, r7, #1380	; 0x564
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd90      	pop	{r4, r7, pc}
 8006edc:	000f4240 	.word	0x000f4240
 8006ee0:	2000062c 	.word	0x2000062c

08006ee4 <send_JS>:
//}




void send_JS() {             //float* pos, float* vel, float* eff
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b08a      	sub	sp, #40	; 0x28
 8006ee8:	af06      	add	r7, sp, #24
	static uint8_t js_buffer[JS_msg::buffer_size];
	static CanardTransferID int_transfer_id = 0;
	reg_udral_physics_kinematics_rotation_Planar_0_1 js_msg =
	{
			.angular_position = steps_to_rads(tmc5160_position_read(), jc.full_steps),
 8006eea:	f002 fd8f 	bl	8009a0c <tmc5160_position_read>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	4a17      	ldr	r2, [pc, #92]	; (8006f50 <send_JS+0x6c>)
 8006ef2:	6892      	ldr	r2, [r2, #8]
 8006ef4:	4611      	mov	r1, r2
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f003 f89e 	bl	800a038 <steps_to_rads>
 8006efc:	eef0 7a40 	vmov.f32	s15, s0
			.angular_velocity = steps_to_rads(tmc5160_velocity_read(), jc.full_steps),
			.angular_acceleration = eff_in
	};
 8006f00:	edc7 7a01 	vstr	s15, [r7, #4]
			.angular_velocity = steps_to_rads(tmc5160_velocity_read(), jc.full_steps),
 8006f04:	f002 fdbc 	bl	8009a80 <tmc5160_velocity_read>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	4a11      	ldr	r2, [pc, #68]	; (8006f50 <send_JS+0x6c>)
 8006f0c:	6892      	ldr	r2, [r2, #8]
 8006f0e:	4611      	mov	r1, r2
 8006f10:	4618      	mov	r0, r3
 8006f12:	f003 f891 	bl	800a038 <steps_to_rads>
 8006f16:	eef0 7a40 	vmov.f32	s15, s0
	};
 8006f1a:	edc7 7a02 	vstr	s15, [r7, #8]
 8006f1e:	4b0d      	ldr	r3, [pc, #52]	; (8006f54 <send_JS+0x70>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	60fb      	str	r3, [r7, #12]
    interface->send_msg<JS_msg>(
 8006f24:	480c      	ldr	r0, [pc, #48]	; (8006f58 <send_JS+0x74>)
 8006f26:	f000 fb85 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8006f2a:	1d39      	adds	r1, r7, #4
 8006f2c:	2304      	movs	r3, #4
 8006f2e:	9304      	str	r3, [sp, #16]
 8006f30:	4a0a      	ldr	r2, [pc, #40]	; (8006f5c <send_JS+0x78>)
 8006f32:	f04f 0300 	mov.w	r3, #0
 8006f36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f3a:	4b09      	ldr	r3, [pc, #36]	; (8006f60 <send_JS+0x7c>)
 8006f3c:	9300      	str	r3, [sp, #0]
 8006f3e:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8006f42:	4a08      	ldr	r2, [pc, #32]	; (8006f64 <send_JS+0x80>)
 8006f44:	f000 fc47 	bl	80077d6 <_ZNK15CyphalInterface8send_msgI6JS_msgEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&js_msg,
		js_buffer,
		AGENT_JS_SUB_PORT,
		&int_transfer_id
	);
}
 8006f48:	bf00      	nop
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	2000042c 	.word	0x2000042c
 8006f54:	2000045c 	.word	0x2000045c
 8006f58:	200004b8 	.word	0x200004b8
 8006f5c:	000f4240 	.word	0x000f4240
 8006f60:	20000744 	.word	0x20000744
 8006f64:	20000738 	.word	0x20000738

08006f68 <heartbeat>:
		AGENT_IMU_PORT,
		&int_transfer_id
	);
}

void heartbeat() {
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b088      	sub	sp, #32
 8006f6c:	af06      	add	r7, sp, #24
	static uint8_t hbeat_buffer[HBeat::buffer_size];
	static CanardTransferID hbeat_transfer_id = 0;
	static uint32_t uptime = 0;
    uavcan_node_Heartbeat_1_0 heartbeat_msg = {
 8006f6e:	463b      	mov	r3, r7
 8006f70:	2200      	movs	r2, #0
 8006f72:	601a      	str	r2, [r3, #0]
 8006f74:	605a      	str	r2, [r3, #4]
        .uptime = uptime,
        .health = {uavcan_node_Health_1_0_NOMINAL},
        .mode = {uavcan_node_Mode_1_0_OPERATIONAL}
    };
 8006f76:	4b0f      	ldr	r3, [pc, #60]	; (8006fb4 <heartbeat+0x4c>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	603b      	str	r3, [r7, #0]
    interface->send_msg<HBeat>(
 8006f7c:	480e      	ldr	r0, [pc, #56]	; (8006fb8 <heartbeat+0x50>)
 8006f7e:	f000 fb59 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8006f82:	4639      	mov	r1, r7
 8006f84:	2304      	movs	r3, #4
 8006f86:	9304      	str	r3, [sp, #16]
 8006f88:	4a0c      	ldr	r2, [pc, #48]	; (8006fbc <heartbeat+0x54>)
 8006f8a:	f04f 0300 	mov.w	r3, #0
 8006f8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f92:	4b0b      	ldr	r3, [pc, #44]	; (8006fc0 <heartbeat+0x58>)
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	f641 5355 	movw	r3, #7509	; 0x1d55
 8006f9a:	4a0a      	ldr	r2, [pc, #40]	; (8006fc4 <heartbeat+0x5c>)
 8006f9c:	f000 fc3a 	bl	8007814 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>
		&heartbeat_msg,
		hbeat_buffer,
		uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_,
		&hbeat_transfer_id
	);
    uptime += 1;
 8006fa0:	4b04      	ldr	r3, [pc, #16]	; (8006fb4 <heartbeat+0x4c>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	4a03      	ldr	r2, [pc, #12]	; (8006fb4 <heartbeat+0x4c>)
 8006fa8:	6013      	str	r3, [r2, #0]
}
 8006faa:	bf00      	nop
 8006fac:	3708      	adds	r7, #8
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}
 8006fb2:	bf00      	nop
 8006fb4:	20000750 	.word	0x20000750
 8006fb8:	200004b8 	.word	0x200004b8
 8006fbc:	000f4240 	.word	0x000f4240
 8006fc0:	2000074f 	.word	0x2000074f
 8006fc4:	20000748 	.word	0x20000748

08006fc8 <setup_cyphal>:

void setup_cyphal(FDCAN_HandleTypeDef* handler) {
 8006fc8:	b5b0      	push	{r4, r5, r7, lr}
 8006fca:	b08e      	sub	sp, #56	; 0x38
 8006fcc:	af02      	add	r7, sp, #8
 8006fce:	6078      	str	r0, [r7, #4]
	interface = std::shared_ptr<CyphalInterface>(
 8006fd0:	4b41      	ldr	r3, [pc, #260]	; (80070d8 <setup_cyphal+0x110>)
 8006fd2:	9300      	str	r3, [sp, #0]
 8006fd4:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	2101      	movs	r1, #1
 8006fdc:	483f      	ldr	r0, [pc, #252]	; (80070dc <setup_cyphal+0x114>)
 8006fde:	f000 fc38 	bl	8007852 <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	f107 0308 	add.w	r3, r7, #8
 8006fe8:	4611      	mov	r1, r2
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 fc5a 	bl	80078a4 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>
		         // memory location, node_id, fdcan handler, messages memory pool, utils ref
		CyphalInterface::create_bss<G4CAN, SystemAllocator>(buffer, JOINT_N, handler, 400, utilities)
	);
 8006ff0:	f107 0308 	add.w	r3, r7, #8
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	483a      	ldr	r0, [pc, #232]	; (80070e0 <setup_cyphal+0x118>)
 8006ff8:	f000 fc63 	bl	80078c2 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>
	interface = std::shared_ptr<CyphalInterface>(
 8006ffc:	f107 0308 	add.w	r3, r7, #8
 8007000:	4618      	mov	r0, r3
 8007002:	f7ff f80e 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	h_reader = new HBeatReader(interface);
 8007006:	f107 0310 	add.w	r3, r7, #16
 800700a:	4935      	ldr	r1, [pc, #212]	; (80070e0 <setup_cyphal+0x118>)
 800700c:	4618      	mov	r0, r3
 800700e:	f7fe fff8 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007012:	f107 0510 	add.w	r5, r7, #16
 8007016:	f44f 700e 	mov.w	r0, #568	; 0x238
 800701a:	f00b ff20 	bl	8012e5e <_Znwj>
 800701e:	4603      	mov	r3, r0
 8007020:	461c      	mov	r4, r3
 8007022:	4629      	mov	r1, r5
 8007024:	4620      	mov	r0, r4
 8007026:	f7ff f809 	bl	800603c <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800702a:	4b2e      	ldr	r3, [pc, #184]	; (80070e4 <setup_cyphal+0x11c>)
 800702c:	601c      	str	r4, [r3, #0]
 800702e:	f107 0310 	add.w	r3, r7, #16
 8007032:	4618      	mov	r0, r3
 8007034:	f7fe fff5 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	js_reader = new JSReader(interface);
 8007038:	f107 0318 	add.w	r3, r7, #24
 800703c:	4928      	ldr	r1, [pc, #160]	; (80070e0 <setup_cyphal+0x118>)
 800703e:	4618      	mov	r0, r3
 8007040:	f7fe ffdf 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007044:	f107 0518 	add.w	r5, r7, #24
 8007048:	f44f 700e 	mov.w	r0, #568	; 0x238
 800704c:	f00b ff07 	bl	8012e5e <_Znwj>
 8007050:	4603      	mov	r3, r0
 8007052:	461c      	mov	r4, r3
 8007054:	4629      	mov	r1, r5
 8007056:	4620      	mov	r0, r4
 8007058:	f7ff f820 	bl	800609c <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800705c:	4b22      	ldr	r3, [pc, #136]	; (80070e8 <setup_cyphal+0x120>)
 800705e:	601c      	str	r4, [r3, #0]
 8007060:	f107 0318 	add.w	r3, r7, #24
 8007064:	4618      	mov	r0, r3
 8007066:	f7fe ffdc 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	reg_access_service = new RegisterAccessReader(interface);
 800706a:	f107 0320 	add.w	r3, r7, #32
 800706e:	491c      	ldr	r1, [pc, #112]	; (80070e0 <setup_cyphal+0x118>)
 8007070:	4618      	mov	r0, r3
 8007072:	f7fe ffc6 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007076:	f107 0520 	add.w	r5, r7, #32
 800707a:	f44f 700e 	mov.w	r0, #568	; 0x238
 800707e:	f00b feee 	bl	8012e5e <_Znwj>
 8007082:	4603      	mov	r3, r0
 8007084:	461c      	mov	r4, r3
 8007086:	4629      	mov	r1, r5
 8007088:	4620      	mov	r0, r4
 800708a:	f7ff f99d 	bl	80063c8 <_ZN20RegisterAccessReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 800708e:	4b17      	ldr	r3, [pc, #92]	; (80070ec <setup_cyphal+0x124>)
 8007090:	601c      	str	r4, [r3, #0]
 8007092:	f107 0320 	add.w	r3, r7, #32
 8007096:	4618      	mov	r0, r3
 8007098:	f7fe ffc3 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	nireader = new NodeInfoReader(interface);
 800709c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80070a0:	490f      	ldr	r1, [pc, #60]	; (80070e0 <setup_cyphal+0x118>)
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7fe ffad 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80070a8:	f107 0528 	add.w	r5, r7, #40	; 0x28
 80070ac:	f44f 700e 	mov.w	r0, #568	; 0x238
 80070b0:	f00b fed5 	bl	8012e5e <_Znwj>
 80070b4:	4603      	mov	r3, r0
 80070b6:	461c      	mov	r4, r3
 80070b8:	4629      	mov	r1, r5
 80070ba:	4620      	mov	r0, r4
 80070bc:	f7ff f87c 	bl	80061b8 <_ZN14NodeInfoReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 80070c0:	4b0b      	ldr	r3, [pc, #44]	; (80070f0 <setup_cyphal+0x128>)
 80070c2:	601c      	str	r4, [r3, #0]
 80070c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80070c8:	4618      	mov	r0, r3
 80070ca:	f7fe ffaa 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 80070ce:	bf00      	nop
 80070d0:	3730      	adds	r7, #48	; 0x30
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bdb0      	pop	{r4, r5, r7, pc}
 80070d6:	bf00      	nop
 80070d8:	200004c0 	.word	0x200004c0
 80070dc:	20000460 	.word	0x20000460
 80070e0:	200004b8 	.word	0x200004b8
 80070e4:	200004e0 	.word	0x200004e0
 80070e8:	200004e4 	.word	0x200004e4
 80070ec:	20000628 	.word	0x20000628
 80070f0:	200004e8 	.word	0x200004e8

080070f4 <cyphal_loop>:

void cyphal_loop() {
 80070f4:	b580      	push	{r7, lr}
 80070f6:	af00      	add	r7, sp, #0
    interface->loop();
 80070f8:	4804      	ldr	r0, [pc, #16]	; (800710c <cyphal_loop+0x18>)
 80070fa:	f000 fa9b 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80070fe:	4603      	mov	r3, r0
 8007100:	4618      	mov	r0, r3
 8007102:	f009 f8eb 	bl	80102dc <_ZN15CyphalInterface4loopEv>
}
 8007106:	bf00      	nop
 8007108:	bd80      	pop	{r7, pc}
 800710a:	bf00      	nop
 800710c:	200004b8 	.word	0x200004b8

08007110 <cyphal_can_starter>:

void cyphal_can_starter(FDCAN_HandleTypeDef* hfdcan)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b08c      	sub	sp, #48	; 0x30
 8007114:	af02      	add	r7, sp, #8
 8007116:	6078      	str	r0, [r7, #4]

	CanardFilter cyphal_filter_for_node_id = canardMakeFilterForServices(JOINT_N);
 8007118:	f107 0320 	add.w	r3, r7, #32
 800711c:	2101      	movs	r1, #1
 800711e:	4618      	mov	r0, r3
 8007120:	f00b fe4e 	bl	8012dc0 <canardMakeFilterForServices>
	CanardFilter cyphal_filter_for_JS = canardMakeFilterForSubject(1125);//JS_SUB_PORT_ID
 8007124:	f107 0318 	add.w	r3, r7, #24
 8007128:	f240 4165 	movw	r1, #1125	; 0x465
 800712c:	4618      	mov	r0, r3
 800712e:	f00b fe27 	bl	8012d80 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_for_HB = canardMakeFilterForSubject(7509);//JS_SUB_PORT_ID
 8007132:	f107 0310 	add.w	r3, r7, #16
 8007136:	f641 5155 	movw	r1, #7509	; 0x1d55
 800713a:	4618      	mov	r0, r3
 800713c:	f00b fe20 	bl	8012d80 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_consolidated = canardConsolidateFilters(&cyphal_filter_for_node_id, &cyphal_filter_for_JS);
 8007140:	f107 0308 	add.w	r3, r7, #8
 8007144:	f107 0218 	add.w	r2, r7, #24
 8007148:	f107 0120 	add.w	r1, r7, #32
 800714c:	4618      	mov	r0, r3
 800714e:	f00b fe59 	bl	8012e04 <canardConsolidateFilters>

	static FDCAN_FilterTypeDef sFilterConfig;
	static FDCAN_FilterTypeDef hbFilterConfig;
	static FDCAN_FilterTypeDef niFilterConfig;

	niFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8007152:	4b45      	ldr	r3, [pc, #276]	; (8007268 <cyphal_can_starter+0x158>)
 8007154:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007158:	601a      	str	r2, [r3, #0]
	niFilterConfig.FilterIndex = 0;
 800715a:	4b43      	ldr	r3, [pc, #268]	; (8007268 <cyphal_can_starter+0x158>)
 800715c:	2200      	movs	r2, #0
 800715e:	605a      	str	r2, [r3, #4]
	niFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8007160:	4b41      	ldr	r3, [pc, #260]	; (8007268 <cyphal_can_starter+0x158>)
 8007162:	2202      	movs	r2, #2
 8007164:	609a      	str	r2, [r3, #8]
	niFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8007166:	4b40      	ldr	r3, [pc, #256]	; (8007268 <cyphal_can_starter+0x158>)
 8007168:	2201      	movs	r2, #1
 800716a:	60da      	str	r2, [r3, #12]
	niFilterConfig.FilterID1 =  cyphal_filter_for_node_id.extended_can_id;
 800716c:	6a3b      	ldr	r3, [r7, #32]
 800716e:	4a3e      	ldr	r2, [pc, #248]	; (8007268 <cyphal_can_starter+0x158>)
 8007170:	6113      	str	r3, [r2, #16]
	niFilterConfig.FilterID2 =  cyphal_filter_for_node_id.extended_mask;
 8007172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007174:	4a3c      	ldr	r2, [pc, #240]	; (8007268 <cyphal_can_starter+0x158>)
 8007176:	6153      	str	r3, [r2, #20]

	sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8007178:	4b3c      	ldr	r3, [pc, #240]	; (800726c <cyphal_can_starter+0x15c>)
 800717a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800717e:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIndex = 1;
 8007180:	4b3a      	ldr	r3, [pc, #232]	; (800726c <cyphal_can_starter+0x15c>)
 8007182:	2201      	movs	r2, #1
 8007184:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8007186:	4b39      	ldr	r3, [pc, #228]	; (800726c <cyphal_can_starter+0x15c>)
 8007188:	2202      	movs	r2, #2
 800718a:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800718c:	4b37      	ldr	r3, [pc, #220]	; (800726c <cyphal_can_starter+0x15c>)
 800718e:	2201      	movs	r2, #1
 8007190:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterID1 =  cyphal_filter_for_JS.extended_can_id;
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	4a35      	ldr	r2, [pc, #212]	; (800726c <cyphal_can_starter+0x15c>)
 8007196:	6113      	str	r3, [r2, #16]
	sFilterConfig.FilterID2 =  cyphal_filter_for_JS.extended_mask;
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	4a34      	ldr	r2, [pc, #208]	; (800726c <cyphal_can_starter+0x15c>)
 800719c:	6153      	str	r3, [r2, #20]

	hbFilterConfig.IdType = FDCAN_EXTENDED_ID;
 800719e:	4b34      	ldr	r3, [pc, #208]	; (8007270 <cyphal_can_starter+0x160>)
 80071a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80071a4:	601a      	str	r2, [r3, #0]
	hbFilterConfig.FilterIndex = 2;
 80071a6:	4b32      	ldr	r3, [pc, #200]	; (8007270 <cyphal_can_starter+0x160>)
 80071a8:	2202      	movs	r2, #2
 80071aa:	605a      	str	r2, [r3, #4]
	hbFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80071ac:	4b30      	ldr	r3, [pc, #192]	; (8007270 <cyphal_can_starter+0x160>)
 80071ae:	2202      	movs	r2, #2
 80071b0:	609a      	str	r2, [r3, #8]
	hbFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80071b2:	4b2f      	ldr	r3, [pc, #188]	; (8007270 <cyphal_can_starter+0x160>)
 80071b4:	2201      	movs	r2, #1
 80071b6:	60da      	str	r2, [r3, #12]
	hbFilterConfig.FilterID1 =  cyphal_filter_for_HB.extended_can_id;
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	4a2d      	ldr	r2, [pc, #180]	; (8007270 <cyphal_can_starter+0x160>)
 80071bc:	6113      	str	r3, [r2, #16]
	hbFilterConfig.FilterID2 =  cyphal_filter_for_HB.extended_mask;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	4a2b      	ldr	r2, [pc, #172]	; (8007270 <cyphal_can_starter+0x160>)
 80071c2:	6153      	str	r3, [r2, #20]



	if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT) != HAL_OK)
 80071c4:	2302      	movs	r3, #2
 80071c6:	9300      	str	r3, [sp, #0]
 80071c8:	2302      	movs	r3, #2
 80071ca:	2202      	movs	r2, #2
 80071cc:	2102      	movs	r1, #2
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f003 fd9a 	bl	800ad08 <HAL_FDCAN_ConfigGlobalFilter>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	bf14      	ite	ne
 80071da:	2301      	movne	r3, #1
 80071dc:	2300      	moveq	r3, #0
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d001      	beq.n	80071e8 <cyphal_can_starter+0xd8>
	{
	  Error_Handler();
 80071e4:	f7fa fe87 	bl	8001ef6 <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &niFilterConfig) != HAL_OK) {
 80071e8:	491f      	ldr	r1, [pc, #124]	; (8007268 <cyphal_can_starter+0x158>)
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f003 fd32 	bl	800ac54 <HAL_FDCAN_ConfigFilter>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	bf14      	ite	ne
 80071f6:	2301      	movne	r3, #1
 80071f8:	2300      	moveq	r3, #0
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d001      	beq.n	8007204 <cyphal_can_starter+0xf4>
	  Error_Handler();
 8007200:	f7fa fe79 	bl	8001ef6 <Error_Handler>
	}
//	if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK) {
//	  Error_Handler();
//	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &hbFilterConfig) != HAL_OK) {
 8007204:	491a      	ldr	r1, [pc, #104]	; (8007270 <cyphal_can_starter+0x160>)
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f003 fd24 	bl	800ac54 <HAL_FDCAN_ConfigFilter>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	bf14      	ite	ne
 8007212:	2301      	movne	r3, #1
 8007214:	2300      	moveq	r3, #0
 8007216:	b2db      	uxtb	r3, r3
 8007218:	2b00      	cmp	r3, #0
 800721a:	d001      	beq.n	8007220 <cyphal_can_starter+0x110>
	  Error_Handler();
 800721c:	f7fa fe6b 	bl	8001ef6 <Error_Handler>
	}

	if (HAL_FDCAN_ConfigTxDelayCompensation(hfdcan, 5, 0) != HAL_OK) {
 8007220:	2200      	movs	r2, #0
 8007222:	2105      	movs	r1, #5
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f003 fda0 	bl	800ad6a <HAL_FDCAN_ConfigTxDelayCompensation>
 800722a:	4603      	mov	r3, r0
 800722c:	2b00      	cmp	r3, #0
 800722e:	bf14      	ite	ne
 8007230:	2301      	movne	r3, #1
 8007232:	2300      	moveq	r3, #0
 8007234:	b2db      	uxtb	r3, r3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d001      	beq.n	800723e <cyphal_can_starter+0x12e>
	  Error_Handler();
 800723a:	f7fa fe5c 	bl	8001ef6 <Error_Handler>
	}
	if (HAL_FDCAN_EnableTxDelayCompensation(hfdcan) != HAL_OK) {
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f003 fdb5 	bl	800adae <HAL_FDCAN_EnableTxDelayCompensation>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	bf14      	ite	ne
 800724a:	2301      	movne	r3, #1
 800724c:	2300      	moveq	r3, #0
 800724e:	b2db      	uxtb	r3, r3
 8007250:	2b00      	cmp	r3, #0
 8007252:	d001      	beq.n	8007258 <cyphal_can_starter+0x148>
	  Error_Handler();
 8007254:	f7fa fe4f 	bl	8001ef6 <Error_Handler>
//	if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
//	{
//	  Error_Handler();
//	}

	HAL_FDCAN_Start(hfdcan);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f003 fdc9 	bl	800adf0 <HAL_FDCAN_Start>
}
 800725e:	bf00      	nop
 8007260:	3728      	adds	r7, #40	; 0x28
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
 8007266:	bf00      	nop
 8007268:	20000784 	.word	0x20000784
 800726c:	20000754 	.word	0x20000754
 8007270:	2000076c 	.word	0x2000076c

08007274 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
      { delete this; }
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d005      	beq.n	800728e <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x1a>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3304      	adds	r3, #4
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	4798      	blx	r3
 800728e:	bf00      	nop
 8007290:	3708      	adds	r7, #8
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <_ZNSt14_Function_baseC1Ev>:
    _Function_base() = default;
 8007296:	b480      	push	{r7}
 8007298:	b083      	sub	sp, #12
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	461a      	mov	r2, r3
 80072a2:	2300      	movs	r3, #0
 80072a4:	6013      	str	r3, [r2, #0]
 80072a6:	6053      	str	r3, [r2, #4]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	609a      	str	r2, [r3, #8]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4618      	mov	r0, r3
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <_ZNSt8functionIFyvEEC1ERKS1_>:
       *  @post `bool(*this) == bool(__x)`
       *
       *  The newly-created %function contains a copy of the target of
       *  `__x` (if it has one).
       */
      function(const function& __x)
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	6039      	str	r1, [r7, #0]
      : _Function_base()
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	461a      	mov	r2, r3
 80072ca:	2300      	movs	r3, #0
 80072cc:	6013      	str	r3, [r2, #0]
 80072ce:	6053      	str	r3, [r2, #4]
 80072d0:	6093      	str	r3, [r2, #8]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7ff ffde 	bl	8007296 <_ZNSt14_Function_baseC1Ev>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	60da      	str	r2, [r3, #12]
      {
	if (static_cast<bool>(__x))
 80072e0:	6838      	ldr	r0, [r7, #0]
 80072e2:	f000 fb21 	bl	8007928 <_ZNKSt8functionIFyvEEcvbEv>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00d      	beq.n	8007308 <_ZNSt8functionIFyvEEC1ERKS1_+0x4c>
	  {
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	6839      	ldr	r1, [r7, #0]
 80072f4:	2202      	movs	r2, #2
 80072f6:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	68da      	ldr	r2, [r3, #12]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	689a      	ldr	r2, [r3, #8]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	609a      	str	r2, [r3, #8]
	  }
      }
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4618      	mov	r0, r3
 800730c:	3708      	adds	r7, #8
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}

08007312 <_ZNSt8functionIFvvEEC1ERKS1_>:
      function(const function& __x)
 8007312:	b580      	push	{r7, lr}
 8007314:	b082      	sub	sp, #8
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
 800731a:	6039      	str	r1, [r7, #0]
      : _Function_base()
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	461a      	mov	r2, r3
 8007320:	2300      	movs	r3, #0
 8007322:	6013      	str	r3, [r2, #0]
 8007324:	6053      	str	r3, [r2, #4]
 8007326:	6093      	str	r3, [r2, #8]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4618      	mov	r0, r3
 800732c:	f7ff ffb3 	bl	8007296 <_ZNSt14_Function_baseC1Ev>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	60da      	str	r2, [r3, #12]
	if (static_cast<bool>(__x))
 8007336:	6838      	ldr	r0, [r7, #0]
 8007338:	f000 fb06 	bl	8007948 <_ZNKSt8functionIFvvEEcvbEv>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00d      	beq.n	800735e <_ZNSt8functionIFvvEEC1ERKS1_+0x4c>
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	6839      	ldr	r1, [r7, #0]
 800734a:	2202      	movs	r2, #2
 800734c:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	68da      	ldr	r2, [r3, #12]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	689a      	ldr	r2, [r3, #8]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	609a      	str	r2, [r3, #8]
      }
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4618      	mov	r0, r3
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>:
      const deleter_type&
      get_deleter() const noexcept
      { return _M_t._M_deleter(); }

      /// Return @c true if the stored pointer is not null.
      explicit operator bool() const noexcept
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 faf9 	bl	8007968 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 8007376:	4603      	mov	r3, r0
 8007378:	2b00      	cmp	r3, #0
 800737a:	bf14      	ite	ne
 800737c:	2301      	movne	r3, #1
 800737e:	2300      	moveq	r3, #0
 8007380:	b2db      	uxtb	r3, r3
 8007382:	4618      	mov	r0, r3
 8007384:	3708      	adds	r7, #8
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}

0800738a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 800738a:	b580      	push	{r7, lr}
 800738c:	b082      	sub	sp, #8
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
	return get();
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 fae8 	bl	8007968 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 8007398:	4603      	mov	r3, r0
      }
 800739a:	4618      	mov	r0, r3
 800739c:	3708      	adds	r7, #8
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}

080073a2 <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 80073a2:	b580      	push	{r7, lr}
 80073a4:	b082      	sub	sp, #8
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
 80073aa:	6039      	str	r1, [r7, #0]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	683a      	ldr	r2, [r7, #0]
 80073b0:	4611      	mov	r1, r2
 80073b2:	4618      	mov	r0, r3
 80073b4:	f000 fae5 	bl	8007982 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4618      	mov	r0, r3
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b082      	sub	sp, #8
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
 80073ca:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6839      	ldr	r1, [r7, #0]
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7ff ffe6 	bl	80073a2 <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4618      	mov	r0, r3
 80073da:	3708      	adds	r7, #8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 80073e0:	b590      	push	{r4, r7, lr}
 80073e2:	b085      	sub	sp, #20
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4618      	mov	r0, r3
 80073ec:	f000 fadd 	bl	80079aa <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 80073f0:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d00c      	beq.n	8007414 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fae2 	bl	80079c4 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>
 8007400:	4604      	mov	r4, r0
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f000 faeb 	bl	80079de <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>
 8007408:	4603      	mov	r3, r0
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4619      	mov	r1, r3
 800740e:	4620      	mov	r0, r4
 8007410:	f000 faf0 	bl	80079f4 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>
	__ptr = pointer();
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	601a      	str	r2, [r3, #0]
      }
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4618      	mov	r0, r3
 800741e:	3714      	adds	r7, #20
 8007420:	46bd      	mov	sp, r7
 8007422:	bd90      	pop	{r4, r7, pc}

08007424 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~__shared_count() noexcept
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
	if (_M_pi != nullptr)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d004      	beq.n	800743e <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1a>
	  _M_pi->_M_release();
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4618      	mov	r0, r3
 800743a:	f7fa fd7c 	bl	8001f36 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>
      }
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4618      	mov	r0, r3
 8007442:	3708      	adds	r7, #8
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>:
       */
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2774. std::function construction vs assignment
      template<typename _Functor,
	       typename _Constraints = _Requires<_Callable<_Functor>>>
	function(_Functor&& __f)
 8007448:	b590      	push	{r4, r7, lr}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
	noexcept(_Handler<_Functor>::template _S_nothrow_init<_Functor>())
	: _Function_base()
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	461a      	mov	r2, r3
 8007456:	2300      	movs	r3, #0
 8007458:	6013      	str	r3, [r2, #0]
 800745a:	6053      	str	r3, [r2, #4]
 800745c:	6093      	str	r3, [r2, #8]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4618      	mov	r0, r3
 8007462:	f7ff ff18 	bl	8007296 <_ZNSt14_Function_baseC1Ev>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	60da      	str	r2, [r3, #12]
	      "std::function target must be constructible from the "
	      "constructor argument");

	  using _My_handler = _Handler<_Functor>;

	  if (_My_handler::_M_not_empty_function(__f))
 800746c:	6838      	ldr	r0, [r7, #0]
 800746e:	f000 fad2 	bl	8007a16 <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>
 8007472:	4603      	mov	r3, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00e      	beq.n	8007496 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x4e>
	    {
	      _My_handler::_M_init_functor(_M_functor,
 8007478:	687c      	ldr	r4, [r7, #4]
 800747a:	6838      	ldr	r0, [r7, #0]
 800747c:	f000 fadb 	bl	8007a36 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007480:	4603      	mov	r3, r0
 8007482:	4619      	mov	r1, r3
 8007484:	4620      	mov	r0, r4
 8007486:	f000 fae1 	bl	8007a4c <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
					   std::forward<_Functor>(__f));
	      _M_invoker = &_My_handler::_M_invoke;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a04      	ldr	r2, [pc, #16]	; (80074a0 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x58>)
 800748e:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a04      	ldr	r2, [pc, #16]	; (80074a4 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x5c>)
 8007494:	609a      	str	r2, [r3, #8]
	    }
	}
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4618      	mov	r0, r3
 800749a:	370c      	adds	r7, #12
 800749c:	46bd      	mov	sp, r7
 800749e:	bd90      	pop	{r4, r7, pc}
 80074a0:	08007a71 	.word	0x08007a71
 80074a4:	08007a95 	.word	0x08007a95

080074a8 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>:
	function(_Functor&& __f)
 80074a8:	b590      	push	{r4, r7, lr}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
	: _Function_base()
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	461a      	mov	r2, r3
 80074b6:	2300      	movs	r3, #0
 80074b8:	6013      	str	r3, [r2, #0]
 80074ba:	6053      	str	r3, [r2, #4]
 80074bc:	6093      	str	r3, [r2, #8]
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7ff fee8 	bl	8007296 <_ZNSt14_Function_baseC1Ev>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	60da      	str	r2, [r3, #12]
	  if (_My_handler::_M_not_empty_function(__f))
 80074cc:	6838      	ldr	r0, [r7, #0]
 80074ce:	f000 fb00 	bl	8007ad2 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d00e      	beq.n	80074f6 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x4e>
	      _My_handler::_M_init_functor(_M_functor,
 80074d8:	687c      	ldr	r4, [r7, #4]
 80074da:	6838      	ldr	r0, [r7, #0]
 80074dc:	f000 fb09 	bl	8007af2 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 80074e0:	4603      	mov	r3, r0
 80074e2:	4619      	mov	r1, r3
 80074e4:	4620      	mov	r0, r4
 80074e6:	f000 fb0f 	bl	8007b08 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
	      _M_invoker = &_My_handler::_M_invoke;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a04      	ldr	r2, [pc, #16]	; (8007500 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x58>)
 80074ee:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a04      	ldr	r2, [pc, #16]	; (8007504 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x5c>)
 80074f4:	609a      	str	r2, [r3, #8]
	}
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4618      	mov	r0, r3
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd90      	pop	{r4, r7, pc}
 8007500:	08007b2d 	.word	0x08007b2d
 8007504:	08007b4b 	.word	0x08007b4b

08007508 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>:
      __shared_count(const __shared_count& __r) noexcept
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
      : _M_pi(__r._M_pi)
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	601a      	str	r2, [r3, #0]
	if (_M_pi != nullptr)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d004      	beq.n	800752c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_+0x24>
	  _M_pi->_M_add_ref_copy();
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4618      	mov	r0, r3
 8007528:	f7fa fcf6 	bl	8001f18 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>
      }
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4618      	mov	r0, r3
 8007530:	3708      	adds	r7, #8
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>:
        interface->subscribe(port_id, T::extent, kind, &sub);
    }

    virtual void handler(const Type&, CanardRxTransfer*) = 0;
public:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 8007536:	b580      	push	{r7, lr}
 8007538:	b086      	sub	sp, #24
 800753a:	af00      	add	r7, sp, #0
 800753c:	60f8      	str	r0, [r7, #12]
 800753e:	60b9      	str	r1, [r7, #8]
 8007540:	4613      	mov	r3, r2
 8007542:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 8007544:	f107 0310 	add.w	r3, r7, #16
 8007548:	68b9      	ldr	r1, [r7, #8]
 800754a:	4618      	mov	r0, r3
 800754c:	f7fe fd59 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8007550:	88fa      	ldrh	r2, [r7, #6]
 8007552:	f107 0110 	add.w	r1, r7, #16
 8007556:	2300      	movs	r3, #0
 8007558:	68f8      	ldr	r0, [r7, #12]
 800755a:	f000 fb15 	bl	8007b88 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 800755e:	f107 0310 	add.w	r3, r7, #16
 8007562:	4618      	mov	r0, r3
 8007564:	f7fe fd5d 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	4618      	mov	r0, r3
 800756c:	3718      	adds	r7, #24
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 8007572:	b580      	push	{r7, lr}
 8007574:	b086      	sub	sp, #24
 8007576:	af00      	add	r7, sp, #0
 8007578:	60f8      	str	r0, [r7, #12]
 800757a:	60b9      	str	r1, [r7, #8]
 800757c:	4613      	mov	r3, r2
 800757e:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 8007580:	f107 0310 	add.w	r3, r7, #16
 8007584:	68b9      	ldr	r1, [r7, #8]
 8007586:	4618      	mov	r0, r3
 8007588:	f7fe fd3b 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 800758c:	88fa      	ldrh	r2, [r7, #6]
 800758e:	f107 0110 	add.w	r1, r7, #16
 8007592:	2300      	movs	r3, #0
 8007594:	68f8      	ldr	r0, [r7, #12]
 8007596:	f000 fb29 	bl	8007bec <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 800759a:	f107 0310 	add.w	r3, r7, #16
 800759e:	4618      	mov	r0, r3
 80075a0:	f7fe fd3f 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	4618      	mov	r0, r3
 80075a8:	3718      	adds	r7, #24
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
	...

080075b0 <_ZN9IListenerIP16CanardRxTransferEC1Ev>:
#pragma once

template <typename T>
class IListener {
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	4a04      	ldr	r2, [pc, #16]	; (80075cc <_ZN9IListenerIP16CanardRxTransferEC1Ev+0x1c>)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	601a      	str	r2, [r3, #0]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4618      	mov	r0, r3
 80075c2:	370c      	adds	r7, #12
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr
 80075cc:	080181c8 	.word	0x080181c8

080075d0 <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b084      	sub	sp, #16
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	4611      	mov	r1, r2
 80075dc:	461a      	mov	r2, r3
 80075de:	460b      	mov	r3, r1
 80075e0:	80fb      	strh	r3, [r7, #6]
 80075e2:	4613      	mov	r3, r2
 80075e4:	717b      	strb	r3, [r7, #5]
        InterfacePtr interface,
        CanardPortID port_id,
        CanardTransferKind kind
    ): interface(interface), kind(kind) {
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	4618      	mov	r0, r3
 80075ea:	f7ff ffe1 	bl	80075b0 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 80075ee:	4a10      	ldr	r2, [pc, #64]	; (8007630 <_ZN20AbstractSubscriptionI15NodeInfoRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	601a      	str	r2, [r3, #0]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	797a      	ldrb	r2, [r7, #5]
 80075f8:	711a      	strb	r2, [r3, #4]
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	3308      	adds	r3, #8
 80075fe:	f44f 720a 	mov.w	r2, #552	; 0x228
 8007602:	2100      	movs	r1, #0
 8007604:	4618      	mov	r0, r3
 8007606:	f00c fd14 	bl	8014032 <memset>
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007610:	68b9      	ldr	r1, [r7, #8]
 8007612:	4618      	mov	r0, r3
 8007614:	f7fe fcf5 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007618:	797a      	ldrb	r2, [r7, #5]
 800761a:	88fb      	ldrh	r3, [r7, #6]
 800761c:	4619      	mov	r1, r3
 800761e:	68f8      	ldr	r0, [r7, #12]
 8007620:	f000 fb16 	bl	8007c50 <_ZN20AbstractSubscriptionI15NodeInfoRequestE9subscribeEt18CanardTransferKind>
    };
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	4618      	mov	r0, r3
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	08018178 	.word	0x08018178

08007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>:
      operator->() const noexcept
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
	return _M_get();
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fb25 	bl	8007c8c <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>
 8007642:	4603      	mov	r3, r0
      }
 8007644:	4618      	mov	r0, r3
 8007646:	3708      	adds	r7, #8
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}

0800764c <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>:
        timeout_delta
    );
}

template <typename TypeAlias>
inline void CyphalInterface::send_response(
 800764c:	b5b0      	push	{r4, r5, r7, lr}
 800764e:	b08c      	sub	sp, #48	; 0x30
 8007650:	af04      	add	r7, sp, #16
 8007652:	60f8      	str	r0, [r7, #12]
 8007654:	60b9      	str	r1, [r7, #8]
 8007656:	607a      	str	r2, [r7, #4]
 8007658:	603b      	str	r3, [r7, #0]
    CanardRxTransfer *transfer,
    CanardPortID port,
    uint64_t timeout_delta,
    CanardPriority priority
) const {
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 800765a:	f240 1339 	movw	r3, #313	; 0x139
 800765e:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007660:	f107 031c 	add.w	r3, r7, #28
 8007664:	461a      	mov	r2, r3
 8007666:	6879      	ldr	r1, [r7, #4]
 8007668:	68b8      	ldr	r0, [r7, #8]
 800766a:	f7fe faff 	bl	8005c6c <uavcan_node_GetInfo_Response_1_0_serialize_>
 800766e:	4603      	mov	r3, r0
 8007670:	b2db      	uxtb	r3, r3
 8007672:	09db      	lsrs	r3, r3, #7
 8007674:	b2db      	uxtb	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d005      	beq.n	8007686 <_ZNK15CyphalInterface13send_responseI16NodeInfoResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority+0x3a>
        utilities.error_handler();
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	3310      	adds	r3, #16
 8007680:	4618      	mov	r0, r3
 8007682:	f000 fb0f 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
    }
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007686:	f107 0314 	add.w	r3, r7, #20
 800768a:	2200      	movs	r2, #0
 800768c:	601a      	str	r2, [r3, #0]
 800768e:	809a      	strh	r2, [r3, #4]
 8007690:	2301      	movs	r3, #1
 8007692:	757b      	strb	r3, [r7, #21]
 8007694:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8007698:	753b      	strb	r3, [r7, #20]
 800769a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800769c:	82fb      	strh	r3, [r7, #22]
            .priority = priority,
            .transfer_kind = CanardTransferKindResponse,
            .port_id = port,
            .remote_node_id = transfer->metadata.remote_node_id,
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	791b      	ldrb	r3, [r3, #4]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 80076a2:	763b      	strb	r3, [r7, #24]
            .transfer_id = transfer->metadata.transfer_id,
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	795b      	ldrb	r3, [r3, #5]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 80076a8:	767b      	strb	r3, [r7, #25]
    };
    push(
        utilities.micros_64() + timeout_delta,
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	4618      	mov	r0, r3
 80076b0:	f000 fb0e 	bl	8007cd0 <_ZNKSt8functionIFyvEEclEv>
    push(
 80076b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80076b8:	1884      	adds	r4, r0, r2
 80076ba:	eb41 0503 	adc.w	r5, r1, r3
 80076be:	69fb      	ldr	r3, [r7, #28]
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	9202      	str	r2, [sp, #8]
 80076c4:	9301      	str	r3, [sp, #4]
 80076c6:	f107 0314 	add.w	r3, r7, #20
 80076ca:	9300      	str	r3, [sp, #0]
 80076cc:	4622      	mov	r2, r4
 80076ce:	462b      	mov	r3, r5
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f008 fd95 	bl	8010200 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
        &cyphal_transfer_metadata,
        cyphal_buf_size,
        buffer
    );
}
 80076d6:	bf00      	nop
 80076d8:	3720      	adds	r7, #32
 80076da:	46bd      	mov	sp, r7
 80076dc:	bdb0      	pop	{r4, r5, r7, pc}
	...

080076e0 <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	4611      	mov	r1, r2
 80076ec:	461a      	mov	r2, r3
 80076ee:	460b      	mov	r3, r1
 80076f0:	80fb      	strh	r3, [r7, #6]
 80076f2:	4613      	mov	r3, r2
 80076f4:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	4618      	mov	r0, r3
 80076fa:	f7ff ff59 	bl	80075b0 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 80076fe:	4a10      	ldr	r2, [pc, #64]	; (8007740 <_ZN20AbstractSubscriptionI21RegisterAccessRequestEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	601a      	str	r2, [r3, #0]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	797a      	ldrb	r2, [r7, #5]
 8007708:	711a      	strb	r2, [r3, #4]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	3308      	adds	r3, #8
 800770e:	f44f 720a 	mov.w	r2, #552	; 0x228
 8007712:	2100      	movs	r1, #0
 8007714:	4618      	mov	r0, r3
 8007716:	f00c fc8c 	bl	8014032 <memset>
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007720:	68b9      	ldr	r1, [r7, #8]
 8007722:	4618      	mov	r0, r3
 8007724:	f7fe fc6d 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007728:	797a      	ldrb	r2, [r7, #5]
 800772a:	88fb      	ldrh	r3, [r7, #6]
 800772c:	4619      	mov	r1, r3
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f000 fae7 	bl	8007d02 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE9subscribeEt18CanardTransferKind>
    };
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	4618      	mov	r0, r3
 8007738:	3710      	adds	r7, #16
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	08018158 	.word	0x08018158

08007744 <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority>:
inline void CyphalInterface::send_response(
 8007744:	b5b0      	push	{r4, r5, r7, lr}
 8007746:	b08c      	sub	sp, #48	; 0x30
 8007748:	af04      	add	r7, sp, #16
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]
 8007750:	603b      	str	r3, [r7, #0]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8007752:	f240 130b 	movw	r3, #267	; 0x10b
 8007756:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007758:	f107 031c 	add.w	r3, r7, #28
 800775c:	461a      	mov	r2, r3
 800775e:	6879      	ldr	r1, [r7, #4]
 8007760:	68b8      	ldr	r0, [r7, #8]
 8007762:	f7fe f8f1 	bl	8005948 <uavcan_register_Access_Response_1_0_serialize_>
 8007766:	4603      	mov	r3, r0
 8007768:	b2db      	uxtb	r3, r3
 800776a:	09db      	lsrs	r3, r3, #7
 800776c:	b2db      	uxtb	r3, r3
 800776e:	2b00      	cmp	r3, #0
 8007770:	d005      	beq.n	800777e <_ZNK15CyphalInterface13send_responseI22RegisterAccessResponseEEvPNT_4TypeEPhP16CanardRxTransferty14CanardPriority+0x3a>
        utilities.error_handler();
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	3310      	adds	r3, #16
 8007778:	4618      	mov	r0, r3
 800777a:	f000 fa93 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 800777e:	f107 0314 	add.w	r3, r7, #20
 8007782:	2200      	movs	r2, #0
 8007784:	601a      	str	r2, [r3, #0]
 8007786:	809a      	strh	r2, [r3, #4]
 8007788:	2301      	movs	r3, #1
 800778a:	757b      	strb	r3, [r7, #21]
 800778c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8007790:	753b      	strb	r3, [r7, #20]
 8007792:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007794:	82fb      	strh	r3, [r7, #22]
            .remote_node_id = transfer->metadata.remote_node_id,
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	791b      	ldrb	r3, [r3, #4]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 800779a:	763b      	strb	r3, [r7, #24]
            .transfer_id = transfer->metadata.transfer_id,
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	795b      	ldrb	r3, [r3, #5]
    const CanardTransferMetadata cyphal_transfer_metadata = {
 80077a0:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 fa92 	bl	8007cd0 <_ZNKSt8functionIFyvEEclEv>
    push(
 80077ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80077b0:	1884      	adds	r4, r0, r2
 80077b2:	eb41 0503 	adc.w	r5, r1, r3
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	9202      	str	r2, [sp, #8]
 80077bc:	9301      	str	r3, [sp, #4]
 80077be:	f107 0314 	add.w	r3, r7, #20
 80077c2:	9300      	str	r3, [sp, #0]
 80077c4:	4622      	mov	r2, r4
 80077c6:	462b      	mov	r3, r5
 80077c8:	68f8      	ldr	r0, [r7, #12]
 80077ca:	f008 fd19 	bl	8010200 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
}
 80077ce:	bf00      	nop
 80077d0:	3720      	adds	r7, #32
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bdb0      	pop	{r4, r5, r7, pc}

080077d6 <_ZNK15CyphalInterface8send_msgI6JS_msgEEvPNT_4TypeEPhtS5_y14CanardPriority>:
inline void CyphalInterface::send_msg(
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b08a      	sub	sp, #40	; 0x28
 80077da:	af06      	add	r7, sp, #24
 80077dc:	60f8      	str	r0, [r7, #12]
 80077de:	60b9      	str	r1, [r7, #8]
 80077e0:	607a      	str	r2, [r7, #4]
 80077e2:	807b      	strh	r3, [r7, #2]
    send<TypeAlias>(
 80077e4:	8879      	ldrh	r1, [r7, #2]
 80077e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80077ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077ee:	23ff      	movs	r3, #255	; 0xff
 80077f0:	9303      	str	r3, [sp, #12]
 80077f2:	2300      	movs	r3, #0
 80077f4:	9302      	str	r3, [sp, #8]
 80077f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80077fa:	9301      	str	r3, [sp, #4]
 80077fc:	69bb      	ldr	r3, [r7, #24]
 80077fe:	9300      	str	r3, [sp, #0]
 8007800:	460b      	mov	r3, r1
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	68b9      	ldr	r1, [r7, #8]
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f000 fa9a 	bl	8007d40 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
}
 800780c:	bf00      	nop
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <_ZNK15CyphalInterface8send_msgI5HBeatEEvPNT_4TypeEPhtS5_y14CanardPriority>:
inline void CyphalInterface::send_msg(
 8007814:	b580      	push	{r7, lr}
 8007816:	b08a      	sub	sp, #40	; 0x28
 8007818:	af06      	add	r7, sp, #24
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	607a      	str	r2, [r7, #4]
 8007820:	807b      	strh	r3, [r7, #2]
    send<TypeAlias>(
 8007822:	8879      	ldrh	r1, [r7, #2]
 8007824:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007828:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800782c:	23ff      	movs	r3, #255	; 0xff
 800782e:	9303      	str	r3, [sp, #12]
 8007830:	2300      	movs	r3, #0
 8007832:	9302      	str	r3, [sp, #8]
 8007834:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007838:	9301      	str	r3, [sp, #4]
 800783a:	69bb      	ldr	r3, [r7, #24]
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	460b      	mov	r3, r1
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	68b9      	ldr	r1, [r7, #8]
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 fac5 	bl	8007dd4 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>
}
 800784a:	bf00      	nop
 800784c:	3710      	adds	r7, #16
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <_ZN15CyphalInterface10create_bssI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>:
    template <typename Provider, class Allocator, class... Args> static CyphalInterface* create_bss(
 8007852:	b590      	push	{r4, r7, lr}
 8007854:	b08b      	sub	sp, #44	; 0x2c
 8007856:	af02      	add	r7, sp, #8
 8007858:	60f8      	str	r0, [r7, #12]
 800785a:	607a      	str	r2, [r7, #4]
 800785c:	603b      	str	r3, [r7, #0]
 800785e:	460b      	mov	r3, r1
 8007860:	72fb      	strb	r3, [r7, #11]
        typename Provider::Handler handler,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& config
    ) {
        std::byte** inout_buffer = &buffer;
 8007862:	f107 030c 	add.w	r3, r7, #12
 8007866:	61fb      	str	r3, [r7, #28]
        AbstractCANProvider* provider  = Provider::template create_bss<Allocator>(inout_buffer, handler, node_id, queue_len, args..., config);
 8007868:	7afa      	ldrb	r2, [r7, #11]
 800786a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800786c:	9300      	str	r3, [sp, #0]
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	6879      	ldr	r1, [r7, #4]
 8007872:	69f8      	ldr	r0, [r7, #28]
 8007874:	f000 faf8 	bl	8007e68 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>
 8007878:	61b8      	str	r0, [r7, #24]

        std::byte* interface_ptr = *inout_buffer;
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	617b      	str	r3, [r7, #20]
        auto interface = new (interface_ptr) CyphalInterface(node_id, config, provider);
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	4619      	mov	r1, r3
 8007884:	200c      	movs	r0, #12
 8007886:	f7fa fb3b 	bl	8001f00 <_ZnwjPv>
 800788a:	4604      	mov	r4, r0
 800788c:	7af9      	ldrb	r1, [r7, #11]
 800788e:	69bb      	ldr	r3, [r7, #24]
 8007890:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007892:	4620      	mov	r0, r4
 8007894:	f7fa fc66 	bl	8002164 <_ZN15CyphalInterfaceC1EhR13UtilityConfigP19AbstractCANProvider>
 8007898:	613c      	str	r4, [r7, #16]

        return interface;
 800789a:	693b      	ldr	r3, [r7, #16]
    }
 800789c:	4618      	mov	r0, r3
 800789e:	3724      	adds	r7, #36	; 0x24
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd90      	pop	{r4, r7, pc}

080078a4 <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>:
       *  @post   use_count() == 1 && get() == __p
       *  @throw  std::bad_alloc, in which case @c delete @a __p is called.
       */
      template<typename _Yp, typename = _Constructible<_Yp*>>
	explicit
	shared_ptr(_Yp* __p) : __shared_ptr<_Tp>(__p) { }
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6839      	ldr	r1, [r7, #0]
 80078b2:	4618      	mov	r0, r3
 80078b4:	f000 fb26 	bl	8007f04 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4618      	mov	r0, r3
 80078bc:	3708      	adds	r7, #8
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>:
	}
#pragma GCC diagnostic pop
#endif

      shared_ptr&
      operator=(shared_ptr&& __r) noexcept
 80078c2:	b590      	push	{r4, r7, lr}
 80078c4:	b083      	sub	sp, #12
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
 80078ca:	6039      	str	r1, [r7, #0]
      {
	this->__shared_ptr<_Tp>::operator=(std::move(__r));
 80078cc:	687c      	ldr	r4, [r7, #4]
 80078ce:	6838      	ldr	r0, [r7, #0]
 80078d0:	f000 fb30 	bl	8007f34 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>
 80078d4:	4603      	mov	r3, r0
 80078d6:	4619      	mov	r1, r3
 80078d8:	4620      	mov	r0, r4
 80078da:	f000 fb36 	bl	8007f4a <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>
	return *this;
 80078de:	687b      	ldr	r3, [r7, #4]
      }
 80078e0:	4618      	mov	r0, r3
 80078e2:	370c      	adds	r7, #12
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd90      	pop	{r4, r7, pc}

080078e8 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~_Sp_counted_base() noexcept
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
      { }
 80078f0:	4a04      	ldr	r2, [pc, #16]	; (8007904 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1c>)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	601a      	str	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4618      	mov	r0, r3
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr
 8007904:	080181ec 	.word	0x080181ec

08007908 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED0Ev>:
      ~_Sp_counted_base() noexcept
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
      { }
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f7ff ffe9 	bl	80078e8 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8007916:	210c      	movs	r1, #12
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f00b fa9e 	bl	8012e5a <_ZdlPvj>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4618      	mov	r0, r3
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <_ZNKSt8functionIFyvEEcvbEv>:
       *  @return @c true when this %function object contains a target,
       *  or @c false when it is empty.
       *
       *  This function will not throw an %exception.
       */
      explicit operator bool() const noexcept
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4618      	mov	r0, r3
 8007934:	f7fa fb58 	bl	8001fe8 <_ZNKSt14_Function_base8_M_emptyEv>
 8007938:	4603      	mov	r3, r0
 800793a:	f083 0301 	eor.w	r3, r3, #1
 800793e:	b2db      	uxtb	r3, r3
 8007940:	4618      	mov	r0, r3
 8007942:	3708      	adds	r7, #8
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <_ZNKSt8functionIFvvEEcvbEv>:
      explicit operator bool() const noexcept
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4618      	mov	r0, r3
 8007954:	f7fa fb48 	bl	8001fe8 <_ZNKSt14_Function_base8_M_emptyEv>
 8007958:	4603      	mov	r3, r0
 800795a:	f083 0301 	eor.w	r3, r3, #1
 800795e:	b2db      	uxtb	r3, r3
 8007960:	4618      	mov	r0, r3
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4618      	mov	r0, r3
 8007974:	f000 fb08 	bl	8007f88 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8007978:	4603      	mov	r3, r0
 800797a:	4618      	mov	r0, r3
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8007982:	b590      	push	{r4, r7, lr}
 8007984:	b083      	sub	sp, #12
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
 800798a:	6039      	str	r1, [r7, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4618      	mov	r0, r3
 8007990:	f000 fb08 	bl	8007fa4 <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8007994:	683c      	ldr	r4, [r7, #0]
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 f807 	bl	80079aa <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 800799c:	4603      	mov	r3, r0
 800799e:	601c      	str	r4, [r3, #0]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	4618      	mov	r0, r3
 80079a4:	370c      	adds	r7, #12
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd90      	pop	{r4, r7, pc}

080079aa <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 80079aa:	b580      	push	{r7, lr}
 80079ac:	b082      	sub	sp, #8
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	6078      	str	r0, [r7, #4]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4618      	mov	r0, r3
 80079b6:	f000 fb02 	bl	8007fbe <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 80079ba:	4603      	mov	r3, r0
 80079bc:	4618      	mov	r0, r3
 80079be:	3708      	adds	r7, #8
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b082      	sub	sp, #8
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4618      	mov	r0, r3
 80079d0:	f000 fb02 	bl	8007fd8 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>
 80079d4:	4603      	mov	r3, r0
 80079d6:	4618      	mov	r0, r3
 80079d8:	3708      	adds	r7, #8
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 80079de:	b480      	push	{r7}
 80079e0:	b083      	sub	sp, #12
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4618      	mov	r0, r3
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>:
      operator()(_Tp* __ptr) const
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b082      	sub	sp, #8
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
	delete __ptr;
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d004      	beq.n	8007a0e <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_+0x1a>
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	3218      	adds	r2, #24
 8007a08:	6812      	ldr	r2, [r2, #0]
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	4790      	blx	r2
      }
 8007a0e:	bf00      	nop
 8007a10:	3708      	adds	r7, #8
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}

08007a16 <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp)
 8007a16:	b480      	push	{r7}
 8007a18:	b083      	sub	sp, #12
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	bf14      	ite	ne
 8007a24:	2301      	movne	r3, #1
 8007a26:	2300      	moveq	r3, #0
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	370c      	adds	r7, #12
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr

08007a36 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007a36:	b480      	push	{r7}
 8007a38:	b083      	sub	sp, #12
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4618      	mov	r0, r3
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8007a4c:	b590      	push	{r4, r7, lr}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8007a56:	6838      	ldr	r0, [r7, #0]
 8007a58:	f7ff ffed 	bl	8007a36 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	4622      	mov	r2, r4
 8007a60:	4619      	mov	r1, r3
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 fac5 	bl	8007ff2 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8007a68:	bf00      	nop
 8007a6a:	370c      	adds	r7, #12
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd90      	pop	{r4, r7, pc}

08007a70 <_ZNSt17_Function_handlerIFyvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f000 fad2 	bl	8008022 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	4618      	mov	r0, r3
 8007a82:	f000 fade 	bl	8008042 <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
 8007a86:	4602      	mov	r2, r0
 8007a88:	460b      	mov	r3, r1
      }
 8007a8a:	4610      	mov	r0, r2
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	3708      	adds	r7, #8
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8007a94:	b590      	push	{r4, r7, lr}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	4613      	mov	r3, r2
 8007aa0:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8007aa2:	79fb      	ldrb	r3, [r7, #7]
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d109      	bne.n	8007abc <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8007aa8:	68b8      	ldr	r0, [r7, #8]
 8007aaa:	f000 faba 	bl	8008022 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8007aae:	4604      	mov	r4, r0
 8007ab0:	68f8      	ldr	r0, [r7, #12]
 8007ab2:	f000 fad9 	bl	8008068 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	601c      	str	r4, [r3, #0]
	    break;
 8007aba:	e005      	b.n	8007ac8 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8007abc:	79fb      	ldrb	r3, [r7, #7]
 8007abe:	461a      	mov	r2, r3
 8007ac0:	68b9      	ldr	r1, [r7, #8]
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f000 fadc 	bl	8008080 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8007ac8:	2300      	movs	r3, #0
      }
 8007aca:	4618      	mov	r0, r3
 8007acc:	3714      	adds	r7, #20
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd90      	pop	{r4, r7, pc}

08007ad2 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp)
 8007ad2:	b480      	push	{r7}
 8007ad4:	b083      	sub	sp, #12
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	bf14      	ite	ne
 8007ae0:	2301      	movne	r3, #1
 8007ae2:	2300      	moveq	r3, #0
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	370c      	adds	r7, #12
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr

08007af2 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8007af2:	b480      	push	{r7}
 8007af4:	b083      	sub	sp, #12
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4618      	mov	r0, r3
 8007afe:	370c      	adds	r7, #12
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr

08007b08 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8007b08:	b590      	push	{r4, r7, lr}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8007b12:	6838      	ldr	r0, [r7, #0]
 8007b14:	f7ff ffed 	bl	8007af2 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	4622      	mov	r2, r4
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 fae8 	bl	80080f4 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8007b24:	bf00      	nop
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd90      	pop	{r4, r7, pc}

08007b2c <_ZNSt17_Function_handlerIFvvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 faf5 	bl	8008124 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f000 fb01 	bl	8008144 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
				     std::forward<_ArgTypes>(__args)...);
 8007b42:	bf00      	nop
      }
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8007b4a:	b590      	push	{r4, r7, lr}
 8007b4c:	b085      	sub	sp, #20
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	60f8      	str	r0, [r7, #12]
 8007b52:	60b9      	str	r1, [r7, #8]
 8007b54:	4613      	mov	r3, r2
 8007b56:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8007b58:	79fb      	ldrb	r3, [r7, #7]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d109      	bne.n	8007b72 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8007b5e:	68b8      	ldr	r0, [r7, #8]
 8007b60:	f000 fae0 	bl	8008124 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8007b64:	4604      	mov	r4, r0
 8007b66:	68f8      	ldr	r0, [r7, #12]
 8007b68:	f000 fafc 	bl	8008164 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	601c      	str	r4, [r3, #0]
	    break;
 8007b70:	e005      	b.n	8007b7e <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8007b72:	79fb      	ldrb	r3, [r7, #7]
 8007b74:	461a      	mov	r2, r3
 8007b76:	68b9      	ldr	r1, [r7, #8]
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f000 faff 	bl	800817c <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8007b7e:	2300      	movs	r3, #0
      }
 8007b80:	4618      	mov	r0, r3
 8007b82:	3714      	adds	r7, #20
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd90      	pop	{r4, r7, pc}

08007b88 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	4611      	mov	r1, r2
 8007b94:	461a      	mov	r2, r3
 8007b96:	460b      	mov	r3, r1
 8007b98:	80fb      	strh	r3, [r7, #6]
 8007b9a:	4613      	mov	r3, r2
 8007b9c:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f7ff fd05 	bl	80075b0 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8007ba6:	4a10      	ldr	r2, [pc, #64]	; (8007be8 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	601a      	str	r2, [r3, #0]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	797a      	ldrb	r2, [r7, #5]
 8007bb0:	711a      	strb	r2, [r3, #4]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	3308      	adds	r3, #8
 8007bb6:	f44f 720a 	mov.w	r2, #552	; 0x228
 8007bba:	2100      	movs	r1, #0
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f00c fa38 	bl	8014032 <memset>
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007bc8:	68b9      	ldr	r1, [r7, #8]
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7fe fa19 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007bd0:	797a      	ldrb	r2, [r7, #5]
 8007bd2:	88fb      	ldrh	r3, [r7, #6]
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f000 fb0a 	bl	80081f0 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>
    };
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	4618      	mov	r0, r3
 8007be0:	3710      	adds	r7, #16
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	080181b8 	.word	0x080181b8

08007bec <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	4611      	mov	r1, r2
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	80fb      	strh	r3, [r7, #6]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	717b      	strb	r3, [r7, #5]
    ): interface(interface), kind(kind) {
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7ff fcd3 	bl	80075b0 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8007c0a:	4a10      	ldr	r2, [pc, #64]	; (8007c4c <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x60>)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	601a      	str	r2, [r3, #0]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	797a      	ldrb	r2, [r7, #5]
 8007c14:	711a      	strb	r2, [r3, #4]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3308      	adds	r3, #8
 8007c1a:	f44f 720a 	mov.w	r2, #552	; 0x228
 8007c1e:	2100      	movs	r1, #0
 8007c20:	4618      	mov	r0, r3
 8007c22:	f00c fa06 	bl	8014032 <memset>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007c2c:	68b9      	ldr	r1, [r7, #8]
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7fe f9e7 	bl	8006002 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8007c34:	797a      	ldrb	r2, [r7, #5]
 8007c36:	88fb      	ldrh	r3, [r7, #6]
 8007c38:	4619      	mov	r1, r3
 8007c3a:	68f8      	ldr	r0, [r7, #12]
 8007c3c:	f000 faf6 	bl	800822c <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>
    };
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	4618      	mov	r0, r3
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	08018198 	.word	0x08018198

08007c50 <_ZN20AbstractSubscriptionI15NodeInfoRequestE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af02      	add	r7, sp, #8
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	460b      	mov	r3, r1
 8007c5a:	807b      	strh	r3, [r7, #2]
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	629a      	str	r2, [r3, #40]	; 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f7ff fce1 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	3308      	adds	r3, #8
 8007c76:	787a      	ldrb	r2, [r7, #1]
 8007c78:	8879      	ldrh	r1, [r7, #2]
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	4613      	mov	r3, r2
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f008 faf8 	bl	8010274 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8007c84:	bf00      	nop
 8007c86:	3708      	adds	r7, #8
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>:
      _M_get() const noexcept
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b082      	sub	sp, #8
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
      { return static_cast<const __shared_ptr<_Tp, _Lp>*>(this)->get(); }
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 fae7 	bl	8008268 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3708      	adds	r7, #8
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <_ZNKSt8functionIFvvEEclEv>:
       *
       *  The function call operator invokes the target function object
       *  stored by @c this.
       */
      _Res
      operator()(_ArgTypes... __args) const
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
      {
	if (_M_empty())
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f7fa f99a 	bl	8001fe8 <_ZNKSt14_Function_base8_M_emptyEv>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d001      	beq.n	8007cbe <_ZNKSt8functionIFvvEEclEv+0x1a>
	  __throw_bad_function_call();
 8007cba:	f00b f8e1 	bl	8012e80 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	68db      	ldr	r3, [r3, #12]
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	4610      	mov	r0, r2
 8007cc6:	4798      	blx	r3
 8007cc8:	bf00      	nop
      }
 8007cca:	3708      	adds	r7, #8
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <_ZNKSt8functionIFyvEEclEv>:
      operator()(_ArgTypes... __args) const
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b082      	sub	sp, #8
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
	if (_M_empty())
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f7fa f984 	bl	8001fe8 <_ZNKSt14_Function_base8_M_emptyEv>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d001      	beq.n	8007cea <_ZNKSt8functionIFyvEEclEv+0x1a>
	  __throw_bad_function_call();
 8007ce6:	f00b f8cb 	bl	8012e80 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	687a      	ldr	r2, [r7, #4]
 8007cf0:	4610      	mov	r0, r2
 8007cf2:	4798      	blx	r3
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	460b      	mov	r3, r1
      }
 8007cf8:	4610      	mov	r0, r2
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	3708      	adds	r7, #8
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}

08007d02 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 8007d02:	b580      	push	{r7, lr}
 8007d04:	b084      	sub	sp, #16
 8007d06:	af02      	add	r7, sp, #8
 8007d08:	6078      	str	r0, [r7, #4]
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	807b      	strh	r3, [r7, #2]
 8007d0e:	4613      	mov	r3, r2
 8007d10:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	629a      	str	r2, [r3, #40]	; 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f7ff fc88 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	3308      	adds	r3, #8
 8007d28:	787a      	ldrb	r2, [r7, #1]
 8007d2a:	8879      	ldrh	r1, [r7, #2]
 8007d2c:	9300      	str	r3, [sp, #0]
 8007d2e:	4613      	mov	r3, r2
 8007d30:	f240 2203 	movw	r2, #515	; 0x203
 8007d34:	f008 fa9e 	bl	8010274 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8007d38:	bf00      	nop
 8007d3a:	3708      	adds	r7, #8
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 8007d40:	b5b0      	push	{r4, r5, r7, lr}
 8007d42:	b08c      	sub	sp, #48	; 0x30
 8007d44:	af04      	add	r7, sp, #16
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]
 8007d4c:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8007d4e:	230c      	movs	r3, #12
 8007d50:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007d52:	f107 031c 	add.w	r3, r7, #28
 8007d56:	461a      	mov	r2, r3
 8007d58:	6879      	ldr	r1, [r7, #4]
 8007d5a:	68b8      	ldr	r0, [r7, #8]
 8007d5c:	f7fb f96c 	bl	8003038 <reg_udral_physics_kinematics_rotation_Planar_0_1_serialize_>
 8007d60:	4603      	mov	r3, r0
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	09db      	lsrs	r3, r3, #7
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d005      	beq.n	8007d78 <_ZNK15CyphalInterface4sendI6JS_msgEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	3310      	adds	r3, #16
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7ff ff96 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007d78:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8007d7c:	753b      	strb	r3, [r7, #20]
 8007d7e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8007d82:	757b      	strb	r3, [r7, #21]
 8007d84:	887b      	ldrh	r3, [r7, #2]
 8007d86:	82fb      	strh	r3, [r7, #22]
 8007d88:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8007d8c:	763b      	strb	r3, [r7, #24]
 8007d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d90:	781b      	ldrb	r3, [r3, #0]
 8007d92:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f7ff ff99 	bl	8007cd0 <_ZNKSt8functionIFyvEEclEv>
    push(
 8007d9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007da2:	1884      	adds	r4, r0, r2
 8007da4:	eb41 0503 	adc.w	r5, r1, r3
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	9202      	str	r2, [sp, #8]
 8007dae:	9301      	str	r3, [sp, #4]
 8007db0:	f107 0314 	add.w	r3, r7, #20
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	4622      	mov	r2, r4
 8007db8:	462b      	mov	r3, r5
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f008 fa20 	bl	8010200 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 8007dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	b2da      	uxtb	r2, r3
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dca:	701a      	strb	r2, [r3, #0]
}
 8007dcc:	bf00      	nop
 8007dce:	3720      	adds	r7, #32
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bdb0      	pop	{r4, r5, r7, pc}

08007dd4 <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy>:
inline void CyphalInterface::send(
 8007dd4:	b5b0      	push	{r4, r5, r7, lr}
 8007dd6:	b08c      	sub	sp, #48	; 0x30
 8007dd8:	af04      	add	r7, sp, #16
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	607a      	str	r2, [r7, #4]
 8007de0:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 8007de2:	2307      	movs	r3, #7
 8007de4:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 8007de6:	f107 031c 	add.w	r3, r7, #28
 8007dea:	461a      	mov	r2, r3
 8007dec:	6879      	ldr	r1, [r7, #4]
 8007dee:	68b8      	ldr	r0, [r7, #8]
 8007df0:	f7fa fdc2 	bl	8002978 <uavcan_node_Heartbeat_1_0_serialize_>
 8007df4:	4603      	mov	r3, r0
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	09db      	lsrs	r3, r3, #7
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d005      	beq.n	8007e0c <_ZNK15CyphalInterface4sendI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindhy+0x38>
        utilities.error_handler();
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	3310      	adds	r3, #16
 8007e06:	4618      	mov	r0, r3
 8007e08:	f7ff ff4c 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8007e0c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8007e10:	753b      	strb	r3, [r7, #20]
 8007e12:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8007e16:	757b      	strb	r3, [r7, #21]
 8007e18:	887b      	ldrh	r3, [r7, #2]
 8007e1a:	82fb      	strh	r3, [r7, #22]
 8007e1c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8007e20:	763b      	strb	r3, [r7, #24]
 8007e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e24:	781b      	ldrb	r3, [r3, #0]
 8007e26:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + timeout_delta,
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7ff ff4f 	bl	8007cd0 <_ZNKSt8functionIFyvEEclEv>
    push(
 8007e32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e36:	1884      	adds	r4, r0, r2
 8007e38:	eb41 0503 	adc.w	r5, r1, r3
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	9202      	str	r2, [sp, #8]
 8007e42:	9301      	str	r3, [sp, #4]
 8007e44:	f107 0314 	add.w	r3, r7, #20
 8007e48:	9300      	str	r3, [sp, #0]
 8007e4a:	4622      	mov	r2, r4
 8007e4c:	462b      	mov	r3, r5
 8007e4e:	68f8      	ldr	r0, [r7, #12]
 8007e50:	f008 f9d6 	bl	8010200 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 8007e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	3301      	adds	r3, #1
 8007e5a:	b2da      	uxtb	r2, r3
 8007e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e5e:	701a      	strb	r2, [r3, #0]
}
 8007e60:	bf00      	nop
 8007e62:	3720      	adds	r7, #32
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bdb0      	pop	{r4, r5, r7, pc}

08007e68 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>:
public:
    
    template <class T, class... Args> static G4CAN* create_bss(
 8007e68:	b590      	push	{r4, r7, lr}
 8007e6a:	b089      	sub	sp, #36	; 0x24
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	603b      	str	r3, [r7, #0]
 8007e74:	4613      	mov	r3, r2
 8007e76:	71fb      	strb	r3, [r7, #7]
        CanardNodeID node_id,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& utilities
    ) {
        std::byte* allocator_loc = *inout_buffer;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	61fb      	str	r3, [r7, #28]
        auto allocator_ptr = new (allocator_loc) T(queue_len * sizeof(CanardTxQueueItem) * 2.5, args..., utilities);
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	4619      	mov	r1, r3
 8007e82:	2008      	movs	r0, #8
 8007e84:	f7fa f83c 	bl	8001f00 <_ZnwjPv>
 8007e88:	4604      	mov	r4, r0
 8007e8a:	683a      	ldr	r2, [r7, #0]
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	005b      	lsls	r3, r3, #1
 8007e90:	4413      	add	r3, r2
 8007e92:	011b      	lsls	r3, r3, #4
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7f8 fb5d 	bl	8000554 <__aeabi_ui2d>
 8007e9a:	f04f 0200 	mov.w	r2, #0
 8007e9e:	4b18      	ldr	r3, [pc, #96]	; (8007f00 <_ZN5G4CAN10create_bssI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig+0x98>)
 8007ea0:	f7f8 fbd2 	bl	8000648 <__aeabi_dmul>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	4610      	mov	r0, r2
 8007eaa:	4619      	mov	r1, r3
 8007eac:	f7f8 fea4 	bl	8000bf8 <__aeabi_d2uiz>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007eb4:	4619      	mov	r1, r3
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	f7fa f98a 	bl	80021d0 <_ZN15SystemAllocatorC1EjR13UtilityConfig>
 8007ebc:	61bc      	str	r4, [r7, #24]
    
        std::byte* provider_loc = allocator_loc + sizeof(T);
 8007ebe:	69fb      	ldr	r3, [r7, #28]
 8007ec0:	3308      	adds	r3, #8
 8007ec2:	617b      	str	r3, [r7, #20]
        auto ptr = new (provider_loc) G4CAN(handler, queue_len, utilities);
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	2044      	movs	r0, #68	; 0x44
 8007eca:	f7fa f819 	bl	8001f00 <_ZnwjPv>
 8007ece:	4604      	mov	r4, r0
 8007ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed2:	683a      	ldr	r2, [r7, #0]
 8007ed4:	68b9      	ldr	r1, [r7, #8]
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	f7fa f95e 	bl	8002198 <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>
 8007edc:	613c      	str	r4, [r7, #16]
    
        ptr->setup<T>(allocator_ptr, node_id);
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	79fa      	ldrb	r2, [r7, #7]
 8007ee2:	69b9      	ldr	r1, [r7, #24]
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f000 f9cb 	bl	8008280 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>

        *inout_buffer = provider_loc + sizeof(G4CAN);
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	f103 0244 	add.w	r2, r3, #68	; 0x44
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	601a      	str	r2, [r3, #0]
        return ptr;
 8007ef4:	693b      	ldr	r3, [r7, #16]
    }
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3724      	adds	r7, #36	; 0x24
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd90      	pop	{r4, r7, pc}
 8007efe:	bf00      	nop
 8007f00:	40040000 	.word	0x40040000

08007f04 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>:
	__shared_ptr(_Yp* __p)
 8007f04:	b590      	push	{r4, r7, lr}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
	: _M_ptr(__p), _M_refcount(__p, typename is_array<_Tp>::type())
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	683a      	ldr	r2, [r7, #0]
 8007f12:	601a      	str	r2, [r3, #0]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	3304      	adds	r3, #4
 8007f18:	4622      	mov	r2, r4
 8007f1a:	6839      	ldr	r1, [r7, #0]
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	f000 f9f3 	bl	8008308 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>
	  _M_enable_shared_from_this_with(__p);
 8007f22:	6839      	ldr	r1, [r7, #0]
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f000 f9fe 	bl	8008326 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>
	}
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd90      	pop	{r4, r7, pc}

08007f34 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	4618      	mov	r0, r3
 8007f40:	370c      	adds	r7, #12
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr

08007f4a <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>:
	}
#pragma GCC diagnostic pop
#endif

      __shared_ptr&
      operator=(__shared_ptr&& __r) noexcept
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b084      	sub	sp, #16
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
 8007f52:	6039      	str	r1, [r7, #0]
      {
	__shared_ptr(std::move(__r)).swap(*this);
 8007f54:	6838      	ldr	r0, [r7, #0]
 8007f56:	f000 f9f1 	bl	800833c <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	f107 0308 	add.w	r3, r7, #8
 8007f60:	4611      	mov	r1, r2
 8007f62:	4618      	mov	r0, r3
 8007f64:	f000 f9f5 	bl	8008352 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>
 8007f68:	f107 0308 	add.w	r3, r7, #8
 8007f6c:	6879      	ldr	r1, [r7, #4]
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f000 fa0d 	bl	800838e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>
 8007f74:	f107 0308 	add.w	r3, r7, #8
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f7fd fff9 	bl	8005f70 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
	return *this;
 8007f7e:	687b      	ldr	r3, [r7, #4]
      }
 8007f80:	4618      	mov	r0, r3
 8007f82:	3710      	adds	r7, #16
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const { return std::get<0>(_M_t); }
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b082      	sub	sp, #8
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4618      	mov	r0, r3
 8007f94:	f000 fa12 	bl	80083bc <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3708      	adds	r7, #8
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:

    public:
      template<bool _Dummy = true,
	       _ImplicitDefaultCtor<_Dummy, _T1, _T2> = true>
	constexpr
	tuple()
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b082      	sub	sp, #8
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
	noexcept(__nothrow_default_constructible())
	: _Inherited() { }
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f000 fa11 	bl	80083d6 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3708      	adds	r7, #8
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    __get_helper(const tuple<_Types...>&) = delete;

  /// Return a reference to the ith element of a tuple.
  template<size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b082      	sub	sp, #8
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f000 fa14 	bl	80083f6 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3708      	adds	r7, #8
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}

08007fd8 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b082      	sub	sp, #8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f000 fa13 	bl	800840e <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	4618      	mov	r0, r3
 8007fec:	3708      	adds	r7, #8
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}

08007ff2 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8007ff2:	b590      	push	{r4, r7, lr}
 8007ff4:	b085      	sub	sp, #20
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	60f8      	str	r0, [r7, #12]
 8007ffa:	60b9      	str	r1, [r7, #8]
 8007ffc:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8007ffe:	68b8      	ldr	r0, [r7, #8]
 8008000:	f7ff fd19 	bl	8007a36 <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8008004:	4604      	mov	r4, r0
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f7f9 ffc5 	bl	8001f96 <_ZNSt9_Any_data9_M_accessEv>
 800800c:	4603      	mov	r3, r0
 800800e:	4619      	mov	r1, r3
 8008010:	2004      	movs	r0, #4
 8008012:	f7f9 ff75 	bl	8001f00 <_ZnwjPv>
 8008016:	4603      	mov	r3, r0
 8008018:	601c      	str	r4, [r3, #0]
	  }
 800801a:	bf00      	nop
 800801c:	3714      	adds	r7, #20
 800801e:	46bd      	mov	sp, r7
 8008020:	bd90      	pop	{r4, r7, pc}

08008022 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 8008022:	b580      	push	{r7, lr}
 8008024:	b084      	sub	sp, #16
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 f9fb 	bl	8008426 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>
 8008030:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f000 fa03 	bl	800843e <_ZSt11__addressofIKPFyvEEPT_RS3_>
 8008038:	4603      	mov	r3, r0
	}
 800803a:	4618      	mov	r0, r3
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:

#if __cplusplus >= 201703L
  // INVOKE<R>: Invoke a callable object and convert the result to R.
  template<typename _Res, typename _Callable, typename... _Args>
    constexpr enable_if_t<is_invocable_r_v<_Res, _Callable, _Args...>, _Res>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 8008042:	b590      	push	{r4, r7, lr}
 8008044:	b083      	sub	sp, #12
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
      using __tag = typename __result::__invoke_type;
      if constexpr (is_void_v<_Res>)
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
					std::forward<_Args>(__args)...);
      else
	return std::__invoke_impl<__type>(__tag{},
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 fa02 	bl	8008454 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8008050:	4603      	mov	r3, r0
 8008052:	4619      	mov	r1, r3
 8008054:	4620      	mov	r0, r4
 8008056:	f000 fa08 	bl	800846a <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>
 800805a:	4602      	mov	r2, r0
 800805c:	460b      	mov	r3, r1
					  std::forward<_Callable>(__fn),
					  std::forward<_Args>(__args)...);
    }
 800805e:	4610      	mov	r0, r2
 8008060:	4619      	mov	r1, r3
 8008062:	370c      	adds	r7, #12
 8008064:	46bd      	mov	sp, r7
 8008066:	bd90      	pop	{r4, r7, pc}

08008068 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>:
      _M_access()
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f7f9 ff90 	bl	8001f96 <_ZNSt9_Any_data9_M_accessEv>
 8008076:	4603      	mov	r3, r0
 8008078:	4618      	mov	r0, r3
 800807a:	3708      	adds	r7, #8
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 8008080:	b590      	push	{r4, r7, lr}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	4613      	mov	r3, r2
 800808c:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 800808e:	79fb      	ldrb	r3, [r7, #7]
 8008090:	2b03      	cmp	r3, #3
 8008092:	d82a      	bhi.n	80080ea <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 8008094:	a201      	add	r2, pc, #4	; (adr r2, 800809c <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 8008096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800809a:	bf00      	nop
 800809c:	080080ad 	.word	0x080080ad
 80080a0:	080080bb 	.word	0x080080bb
 80080a4:	080080cf 	.word	0x080080cf
 80080a8:	080080e1 	.word	0x080080e1
	      __dest._M_access<const type_info*>() = nullptr;
 80080ac:	68f8      	ldr	r0, [r7, #12]
 80080ae:	f000 f9ee 	bl	800848e <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2200      	movs	r2, #0
 80080b6:	601a      	str	r2, [r3, #0]
	      break;
 80080b8:	e017      	b.n	80080ea <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 80080ba:	68b8      	ldr	r0, [r7, #8]
 80080bc:	f7ff ffb1 	bl	8008022 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 80080c0:	4604      	mov	r4, r0
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	f7ff ffd0 	bl	8008068 <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 80080c8:	4603      	mov	r3, r0
 80080ca:	601c      	str	r4, [r3, #0]
	      break;
 80080cc:	e00d      	b.n	80080ea <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 80080ce:	68b8      	ldr	r0, [r7, #8]
 80080d0:	f7ff ffa7 	bl	8008022 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 80080d4:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 80080d6:	4619      	mov	r1, r3
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f000 f9e4 	bl	80084a6 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 80080de:	e004      	b.n	80080ea <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 80080e0:	4621      	mov	r1, r4
 80080e2:	68f8      	ldr	r0, [r7, #12]
 80080e4:	f000 f9f1 	bl	80084ca <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 80080e8:	bf00      	nop
	  return false;
 80080ea:	2300      	movs	r3, #0
	}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3714      	adds	r7, #20
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd90      	pop	{r4, r7, pc}

080080f4 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 80080f4:	b590      	push	{r4, r7, lr}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8008100:	68b8      	ldr	r0, [r7, #8]
 8008102:	f7ff fcf6 	bl	8007af2 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8008106:	4604      	mov	r4, r0
 8008108:	68f8      	ldr	r0, [r7, #12]
 800810a:	f7f9 ff44 	bl	8001f96 <_ZNSt9_Any_data9_M_accessEv>
 800810e:	4603      	mov	r3, r0
 8008110:	4619      	mov	r1, r3
 8008112:	2004      	movs	r0, #4
 8008114:	f7f9 fef4 	bl	8001f00 <_ZnwjPv>
 8008118:	4603      	mov	r3, r0
 800811a:	601c      	str	r4, [r3, #0]
	  }
 800811c:	bf00      	nop
 800811e:	3714      	adds	r7, #20
 8008120:	46bd      	mov	sp, r7
 8008122:	bd90      	pop	{r4, r7, pc}

08008124 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source)
 8008124:	b580      	push	{r7, lr}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 f9d8 	bl	80084e2 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>
 8008132:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 8008134:	68f8      	ldr	r0, [r7, #12]
 8008136:	f000 f9e0 	bl	80084fa <_ZSt11__addressofIKPFvvEEPT_RS3_>
 800813a:	4603      	mov	r3, r0
	}
 800813c:	4618      	mov	r0, r3
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 8008144:	b590      	push	{r4, r7, lr}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 f9df 	bl	8008510 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8008152:	4603      	mov	r3, r0
 8008154:	4619      	mov	r1, r3
 8008156:	4620      	mov	r0, r4
 8008158:	f000 f9e5 	bl	8008526 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>
    }
 800815c:	bf00      	nop
 800815e:	370c      	adds	r7, #12
 8008160:	46bd      	mov	sp, r7
 8008162:	bd90      	pop	{r4, r7, pc}

08008164 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>:
      _M_access()
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f7f9 ff12 	bl	8001f96 <_ZNSt9_Any_data9_M_accessEv>
 8008172:	4603      	mov	r3, r0
 8008174:	4618      	mov	r0, r3
 8008176:	3708      	adds	r7, #8
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}

0800817c <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 800817c:	b590      	push	{r4, r7, lr}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	4613      	mov	r3, r2
 8008188:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 800818a:	79fb      	ldrb	r3, [r7, #7]
 800818c:	2b03      	cmp	r3, #3
 800818e:	d82a      	bhi.n	80081e6 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 8008190:	a201      	add	r2, pc, #4	; (adr r2, 8008198 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 8008192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008196:	bf00      	nop
 8008198:	080081a9 	.word	0x080081a9
 800819c:	080081b7 	.word	0x080081b7
 80081a0:	080081cb 	.word	0x080081cb
 80081a4:	080081dd 	.word	0x080081dd
	      __dest._M_access<const type_info*>() = nullptr;
 80081a8:	68f8      	ldr	r0, [r7, #12]
 80081aa:	f000 f970 	bl	800848e <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2200      	movs	r2, #0
 80081b2:	601a      	str	r2, [r3, #0]
	      break;
 80081b4:	e017      	b.n	80081e6 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 80081b6:	68b8      	ldr	r0, [r7, #8]
 80081b8:	f7ff ffb4 	bl	8008124 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 80081bc:	4604      	mov	r4, r0
 80081be:	68f8      	ldr	r0, [r7, #12]
 80081c0:	f7ff ffd0 	bl	8008164 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 80081c4:	4603      	mov	r3, r0
 80081c6:	601c      	str	r4, [r3, #0]
	      break;
 80081c8:	e00d      	b.n	80081e6 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 80081ca:	68b8      	ldr	r0, [r7, #8]
 80081cc:	f7ff ffaa 	bl	8008124 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 80081d0:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 80081d2:	4619      	mov	r1, r3
 80081d4:	68f8      	ldr	r0, [r7, #12]
 80081d6:	f000 f9b5 	bl	8008544 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 80081da:	e004      	b.n	80081e6 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 80081dc:	4621      	mov	r1, r4
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f000 f9c2 	bl	8008568 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 80081e4:	bf00      	nop
	  return false;
 80081e6:	2300      	movs	r3, #0
	}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3714      	adds	r7, #20
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd90      	pop	{r4, r7, pc}

080081f0 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af02      	add	r7, sp, #8
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	460b      	mov	r3, r1
 80081fa:	807b      	strh	r3, [r7, #2]
 80081fc:	4613      	mov	r3, r2
 80081fe:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	687a      	ldr	r2, [r7, #4]
 8008204:	629a      	str	r2, [r3, #40]	; 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800820c:	4618      	mov	r0, r3
 800820e:	f7ff fa11 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	3308      	adds	r3, #8
 8008216:	787a      	ldrb	r2, [r7, #1]
 8008218:	8879      	ldrh	r1, [r7, #2]
 800821a:	9300      	str	r3, [sp, #0]
 800821c:	4613      	mov	r3, r2
 800821e:	220c      	movs	r2, #12
 8008220:	f008 f828 	bl	8010274 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8008224:	bf00      	nop
 8008226:	3708      	adds	r7, #8
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af02      	add	r7, sp, #8
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	460b      	mov	r3, r1
 8008236:	807b      	strh	r3, [r7, #2]
 8008238:	4613      	mov	r3, r2
 800823a:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	629a      	str	r2, [r3, #40]	; 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8008248:	4618      	mov	r0, r3
 800824a:	f7ff f9f3 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	3308      	adds	r3, #8
 8008252:	787a      	ldrb	r2, [r7, #1]
 8008254:	8879      	ldrh	r1, [r7, #2]
 8008256:	9300      	str	r3, [sp, #0]
 8008258:	4613      	mov	r3, r2
 800825a:	220c      	movs	r2, #12
 800825c:	f008 f80a 	bl	8010274 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8008260:	bf00      	nop
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>:
	reset(_Yp* __p, _Deleter __d, _Alloc __a)
        { __shared_ptr(__p, std::move(__d), std::move(__a)).swap(*this); }

      /// Return the stored pointer.
      element_type*
      get() const noexcept
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
      { return _M_ptr; }
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4618      	mov	r0, r3
 8008276:	370c      	adds	r7, #12
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr

08008280 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>:

    template <class T>
    void setup(T* ptr, CanardNodeID node_id) {
 8008280:	b5b0      	push	{r4, r5, r7, lr}
 8008282:	b08e      	sub	sp, #56	; 0x38
 8008284:	af00      	add	r7, sp, #0
 8008286:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008288:	62b9      	str	r1, [r7, #40]	; 0x28
 800828a:	4613      	mov	r3, r2
 800828c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        using namespace std::placeholders;

        if (_alloc_ptr) {
 8008290:	481a      	ldr	r0, [pc, #104]	; (80082fc <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 8008292:	f7ff f869 	bl	8007368 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d005      	beq.n	80082a8 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x28>
#ifdef __linux__
            std::cerr << "Tried to call setup in provider twice!" << std::endl;
#endif
            utilities.error_handler();
 800829c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800829e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082a0:	3310      	adds	r3, #16
 80082a2:	4618      	mov	r0, r3
 80082a4:	f7ff fcfe 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
        }
        _alloc_ptr = std::unique_ptr<T>(ptr);
 80082a8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80082ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80082ae:	4618      	mov	r0, r3
 80082b0:	f000 f976 	bl	80085a0 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 80082b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80082b8:	4619      	mov	r1, r3
 80082ba:	4810      	ldr	r0, [pc, #64]	; (80082fc <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 80082bc:	f000 f9a1 	bl	8008602 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>
 80082c0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80082c4:	4618      	mov	r0, r3
 80082c6:	f000 f97a 	bl	80085be <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>

        canard = canardInit(alloc_f, free_f);
 80082ca:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 80082cc:	463b      	mov	r3, r7
 80082ce:	4a0c      	ldr	r2, [pc, #48]	; (8008300 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x80>)
 80082d0:	490c      	ldr	r1, [pc, #48]	; (8008304 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x84>)
 80082d2:	4618      	mov	r0, r3
 80082d4:	f00a fabe 	bl	8012854 <canardInit>
 80082d8:	3420      	adds	r4, #32
 80082da:	463d      	mov	r5, r7
 80082dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80082de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80082e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80082e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        canard.node_id = node_id;
 80082e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082ea:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80082ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
 80082f2:	bf00      	nop
 80082f4:	3738      	adds	r7, #56	; 0x38
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bdb0      	pop	{r4, r5, r7, pc}
 80082fa:	bf00      	nop
 80082fc:	2000098c 	.word	0x2000098c
 8008300:	080020dd 	.word	0x080020dd
 8008304:	08002099 	.word	0x08002099

08008308 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>:
	__shared_count(_Ptr __p, /* is_array = */ false_type)
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	713a      	strb	r2, [r7, #4]
	: __shared_count(__p)
 8008314:	68b9      	ldr	r1, [r7, #8]
 8008316:	68f8      	ldr	r0, [r7, #12]
 8008318:	f000 f9a4 	bl	8008664 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>
	{ }
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	4618      	mov	r0, r3
 8008320:	3710      	adds	r7, #16
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>:
	    __base->_M_weak_assign(const_cast<_Yp2*>(__p), _M_refcount);
	}

      template<typename _Yp, typename _Yp2 = typename remove_cv<_Yp>::type>
	typename enable_if<!__has_esft_base<_Yp2>::value>::type
	_M_enable_shared_from_this_with(_Yp*) noexcept
 8008326:	b480      	push	{r7}
 8008328:	b083      	sub	sp, #12
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
 800832e:	6039      	str	r1, [r7, #0]
	{ }
 8008330:	bf00      	nop
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4618      	mov	r0, r3
 8008348:	370c      	adds	r7, #12
 800834a:	46bd      	mov	sp, r7
 800834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008350:	4770      	bx	lr

08008352 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>:
      __shared_ptr(__shared_ptr&& __r) noexcept
 8008352:	b580      	push	{r7, lr}
 8008354:	b082      	sub	sp, #8
 8008356:	af00      	add	r7, sp, #0
 8008358:	6078      	str	r0, [r7, #4]
 800835a:	6039      	str	r1, [r7, #0]
      : _M_ptr(__r._M_ptr), _M_refcount()
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	601a      	str	r2, [r3, #0]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	3304      	adds	r3, #4
 8008368:	4618      	mov	r0, r3
 800836a:	f7fd fe0f 	bl	8005f8c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
	_M_refcount._M_swap(__r._M_refcount);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	1d1a      	adds	r2, r3, #4
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	3304      	adds	r3, #4
 8008376:	4619      	mov	r1, r3
 8008378:	4610      	mov	r0, r2
 800837a:	f000 f98b 	bl	8008694 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
	__r._M_ptr = nullptr;
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	2200      	movs	r2, #0
 8008382:	601a      	str	r2, [r3, #0]
      }
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	4618      	mov	r0, r3
 8008388:	3708      	adds	r7, #8
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}

0800838e <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>:
      swap(__shared_ptr<_Tp, _Lp>& __other) noexcept
 800838e:	b580      	push	{r7, lr}
 8008390:	b082      	sub	sp, #8
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
 8008396:	6039      	str	r1, [r7, #0]
	std::swap(_M_ptr, __other._M_ptr);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	683a      	ldr	r2, [r7, #0]
 800839c:	4611      	mov	r1, r2
 800839e:	4618      	mov	r0, r3
 80083a0:	f000 f998 	bl	80086d4 <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>
	_M_refcount._M_swap(__other._M_refcount);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	1d1a      	adds	r2, r3, #4
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	3304      	adds	r3, #4
 80083ac:	4619      	mov	r1, r3
 80083ae:	4610      	mov	r0, r2
 80083b0:	f000 f970 	bl	8008694 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
      }
 80083b4:	bf00      	nop
 80083b6:	3708      	adds	r7, #8
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}

080083bc <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 80083bc:	b580      	push	{r7, lr}
 80083be:	b082      	sub	sp, #8
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	4618      	mov	r0, r3
 80083c8:	f000 f9a3 	bl	8008712 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80083cc:	4603      	mov	r3, r0
 80083ce:	4618      	mov	r0, r3
 80083d0:	3708      	adds	r7, #8
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b082      	sub	sp, #8
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 f9a3 	bl	800872a <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4618      	mov	r0, r3
 80083e8:	f000 f9ab 	bl	8008742 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4618      	mov	r0, r3
 80083f0:	3708      	adds	r7, #8
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80083f6:	b580      	push	{r7, lr}
 80083f8:	b082      	sub	sp, #8
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 f9ad 	bl	800875e <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>
 8008404:	4603      	mov	r3, r0
 8008406:	4618      	mov	r0, r3
 8008408:	3708      	adds	r7, #8
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}

0800840e <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 800840e:	b580      	push	{r7, lr}
 8008410:	b082      	sub	sp, #8
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 f9ae 	bl	8008778 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 800841c:	4603      	mov	r3, r0
 800841e:	4618      	mov	r0, r3
 8008420:	3708      	adds	r7, #8
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}

08008426 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>:
      _M_access() const
 8008426:	b580      	push	{r7, lr}
 8008428:	b082      	sub	sp, #8
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f7f9 fdbc 	bl	8001fac <_ZNKSt9_Any_data9_M_accessEv>
 8008434:	4603      	mov	r3, r0
 8008436:	4618      	mov	r0, r3
 8008438:	3708      	adds	r7, #8
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <_ZSt11__addressofIKPFyvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800843e:	b480      	push	{r7}
 8008440:	b083      	sub	sp, #12
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4618      	mov	r0, r3
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4618      	mov	r0, r3
 8008460:	370c      	adds	r7, #12
 8008462:	46bd      	mov	sp, r7
 8008464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008468:	4770      	bx	lr

0800846a <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 800846a:	b580      	push	{r7, lr}
 800846c:	b082      	sub	sp, #8
 800846e:	af00      	add	r7, sp, #0
 8008470:	7138      	strb	r0, [r7, #4]
 8008472:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8008474:	6838      	ldr	r0, [r7, #0]
 8008476:	f7ff ffed 	bl	8008454 <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 800847a:	4603      	mov	r3, r0
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4798      	blx	r3
 8008480:	4602      	mov	r2, r0
 8008482:	460b      	mov	r3, r1
 8008484:	4610      	mov	r0, r2
 8008486:	4619      	mov	r1, r3
 8008488:	3708      	adds	r7, #8
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access()
 800848e:	b580      	push	{r7, lr}
 8008490:	b082      	sub	sp, #8
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f7f9 fd7d 	bl	8001f96 <_ZNSt9_Any_data9_M_accessEv>
 800849c:	4603      	mov	r3, r0
 800849e:	4618      	mov	r0, r3
 80084a0:	3708      	adds	r7, #8
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}

080084a6 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 80084a6:	b590      	push	{r4, r7, lr}
 80084a8:	b083      	sub	sp, #12
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
 80084ae:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 80084b0:	6838      	ldr	r0, [r7, #0]
 80084b2:	f000 f96d 	bl	8008790 <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 80084b6:	4603      	mov	r3, r0
 80084b8:	4622      	mov	r2, r4
 80084ba:	4619      	mov	r1, r3
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f000 f972 	bl	80087a6 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 80084c2:	bf00      	nop
 80084c4:	370c      	adds	r7, #12
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd90      	pop	{r4, r7, pc}

080084ca <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b082      	sub	sp, #8
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
 80084d2:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f000 f97f 	bl	80087d8 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>
	}
 80084da:	bf00      	nop
 80084dc:	3708      	adds	r7, #8
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}

080084e2 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>:
      _M_access() const
 80084e2:	b580      	push	{r7, lr}
 80084e4:	b082      	sub	sp, #8
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7f9 fd5e 	bl	8001fac <_ZNKSt9_Any_data9_M_accessEv>
 80084f0:	4603      	mov	r3, r0
 80084f2:	4618      	mov	r0, r3
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <_ZSt11__addressofIKPFvvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80084fa:	b480      	push	{r7}
 80084fc:	b083      	sub	sp, #12
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4618      	mov	r0, r3
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	4618      	mov	r0, r3
 800851c:	370c      	adds	r7, #12
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr

08008526 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 8008526:	b580      	push	{r7, lr}
 8008528:	b082      	sub	sp, #8
 800852a:	af00      	add	r7, sp, #0
 800852c:	7138      	strb	r0, [r7, #4]
 800852e:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8008530:	6838      	ldr	r0, [r7, #0]
 8008532:	f7ff ffed 	bl	8008510 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8008536:	4603      	mov	r3, r0
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4798      	blx	r3
 800853c:	bf00      	nop
 800853e:	3708      	adds	r7, #8
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8008544:	b590      	push	{r4, r7, lr}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 800854e:	6838      	ldr	r0, [r7, #0]
 8008550:	f000 f94e 	bl	80087f0 <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008554:	4603      	mov	r3, r0
 8008556:	4622      	mov	r2, r4
 8008558:	4619      	mov	r1, r3
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 f953 	bl	8008806 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8008560:	bf00      	nop
 8008562:	370c      	adds	r7, #12
 8008564:	46bd      	mov	sp, r7
 8008566:	bd90      	pop	{r4, r7, pc}

08008568 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 f960 	bl	8008838 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>
	}
 8008578:	bf00      	nop
 800857a:	3708      	adds	r7, #8
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}

08008580 <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8008580:	b580      	push	{r7, lr}
 8008582:	b082      	sub	sp, #8
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	683a      	ldr	r2, [r7, #0]
 800858e:	4611      	mov	r1, r2
 8008590:	4618      	mov	r0, r3
 8008592:	f000 f95d 	bl	8008850 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4618      	mov	r0, r3
 800859a:	3708      	adds	r7, #8
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6839      	ldr	r1, [r7, #0]
 80085ae:	4618      	mov	r0, r3
 80085b0:	f7ff ffe6 	bl	8008580 <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4618      	mov	r0, r3
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 80085be:	b590      	push	{r4, r7, lr}
 80085c0:	b085      	sub	sp, #20
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4618      	mov	r0, r3
 80085ca:	f000 f955 	bl	8008878 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 80085ce:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00c      	beq.n	80085f2 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f000 f95a 	bl	8008892 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 80085de:	4604      	mov	r4, r0
 80085e0:	68f8      	ldr	r0, [r7, #12]
 80085e2:	f000 f963 	bl	80088ac <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 80085e6:	4603      	mov	r3, r0
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4619      	mov	r1, r3
 80085ec:	4620      	mov	r0, r4
 80085ee:	f000 f968 	bl	80088c2 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>
	__ptr = pointer();
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	601a      	str	r2, [r3, #0]
      }
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4618      	mov	r0, r3
 80085fc:	3714      	adds	r7, #20
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd90      	pop	{r4, r7, pc}

08008602 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>:
	operator=(unique_ptr<_Up, _Ep>&& __u) noexcept
 8008602:	b580      	push	{r7, lr}
 8008604:	b084      	sub	sp, #16
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
 800860a:	6039      	str	r1, [r7, #0]
	  reset(__u.release());
 800860c:	6838      	ldr	r0, [r7, #0]
 800860e:	f000 f97d 	bl	800890c <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8008612:	4603      	mov	r3, r0
 8008614:	4619      	mov	r1, r3
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 f964 	bl	80088e4 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
	  get_deleter() = std::forward<_Ep>(__u.get_deleter());
 800861c:	6838      	ldr	r0, [r7, #0]
 800861e:	f000 f938 	bl	8008892 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8008622:	4603      	mov	r3, r0
 8008624:	4618      	mov	r0, r3
 8008626:	f000 f98b 	bl	8008940 <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>
 800862a:	4602      	mov	r2, r0
 800862c:	f107 030c 	add.w	r3, r7, #12
 8008630:	4611      	mov	r1, r2
 8008632:	4618      	mov	r0, r3
 8008634:	f000 f98f 	bl	8008956 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 f974 	bl	8008926 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
	  return *this;
 800863e:	687b      	ldr	r3, [r7, #4]
	}
 8008640:	4618      	mov	r0, r3
 8008642:	3710      	adds	r7, #16
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <_ZN15CyphalInterfaceD1Ev>:
class CyphalInterface {
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	3308      	adds	r3, #8
 8008654:	4618      	mov	r0, r3
 8008656:	f7fe fec3 	bl	80073e0 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4618      	mov	r0, r3
 800865e:	3708      	adds	r7, #8
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>:
	__shared_count(_Ptr __p) : _M_pi(0)
 8008664:	b590      	push	{r4, r7, lr}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	6039      	str	r1, [r7, #0]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	601a      	str	r2, [r3, #0]
	      _M_pi = new _Sp_counted_ptr<_Ptr, _Lp>(__p);
 8008674:	2010      	movs	r0, #16
 8008676:	f00a fbf2 	bl	8012e5e <_Znwj>
 800867a:	4603      	mov	r3, r0
 800867c:	461c      	mov	r4, r3
 800867e:	6839      	ldr	r1, [r7, #0]
 8008680:	4620      	mov	r0, r4
 8008682:	f000 f975 	bl	8008970 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	601c      	str	r4, [r3, #0]
	}
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4618      	mov	r0, r3
 800868e:	370c      	adds	r7, #12
 8008690:	46bd      	mov	sp, r7
 8008692:	bd90      	pop	{r4, r7, pc}

08008694 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>:
      _M_swap(__shared_count& __r) noexcept
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
	_Sp_counted_base<_Lp>* __tmp = __r._M_pi;
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	60fb      	str	r3, [r7, #12]
	__r._M_pi = _M_pi;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681a      	ldr	r2, [r3, #0]
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	601a      	str	r2, [r3, #0]
	_M_pi = __tmp;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	601a      	str	r2, [r3, #0]
      }
 80086b2:	bf00      	nop
 80086b4:	3714      	adds	r7, #20
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr

080086be <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 80086be:	b480      	push	{r7}
 80086c0:	b083      	sub	sp, #12
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4618      	mov	r0, r3
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f7ff ffed 	bl	80086be <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 80086e4:	4603      	mov	r3, r0
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 80086ea:	6838      	ldr	r0, [r7, #0]
 80086ec:	f7ff ffe7 	bl	80086be <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 80086f0:	4603      	mov	r3, r0
 80086f2:	681a      	ldr	r2, [r3, #0]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 80086f8:	f107 030c 	add.w	r3, r7, #12
 80086fc:	4618      	mov	r0, r3
 80086fe:	f7ff ffde 	bl	80086be <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8008702:	4603      	mov	r3, r0
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	601a      	str	r2, [r3, #0]
    }
 800870a:	bf00      	nop
 800870c:	3710      	adds	r7, #16
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}

08008712 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008712:	b580      	push	{r7, lr}
 8008714:	b082      	sub	sp, #8
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f93e 	bl	800899c <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>
 8008720:	4603      	mov	r3, r0
 8008722:	4618      	mov	r0, r3
 8008724:	3708      	adds	r7, #8
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}

0800872a <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>:
      _Tuple_impl()
 800872a:	b580      	push	{r7, lr}
 800872c:	b082      	sub	sp, #8
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 f93f 	bl	80089b6 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	4618      	mov	r0, r3
 800873c:	3708      	adds	r7, #8
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}

08008742 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>:
      constexpr _Head_base()
 8008742:	b480      	push	{r7}
 8008744:	b083      	sub	sp, #12
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	601a      	str	r2, [r3, #0]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4618      	mov	r0, r3
 8008754:	370c      	adds	r7, #12
 8008756:	46bd      	mov	sp, r7
 8008758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875c:	4770      	bx	lr

0800875e <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800875e:	b580      	push	{r7, lr}
 8008760:	b082      	sub	sp, #8
 8008762:	af00      	add	r7, sp, #0
 8008764:	6078      	str	r0, [r7, #4]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4618      	mov	r0, r3
 800876a:	f000 f92f 	bl	80089cc <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>
 800876e:	4603      	mov	r3, r0
 8008770:	4618      	mov	r0, r3
 8008772:	3708      	adds	r7, #8
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008778:	b580      	push	{r7, lr}
 800877a:	b082      	sub	sp, #8
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 f92e 	bl	80089e2 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>
 8008786:	4603      	mov	r3, r0
 8008788:	4618      	mov	r0, r3
 800878a:	3708      	adds	r7, #8
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008790:	b480      	push	{r7}
 8008792:	b083      	sub	sp, #12
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4618      	mov	r0, r3
 800879c:	370c      	adds	r7, #12
 800879e:	46bd      	mov	sp, r7
 80087a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a4:	4770      	bx	lr

080087a6 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 80087a6:	b590      	push	{r4, r7, lr}
 80087a8:	b085      	sub	sp, #20
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	60f8      	str	r0, [r7, #12]
 80087ae:	60b9      	str	r1, [r7, #8]
 80087b0:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 80087b2:	68b8      	ldr	r0, [r7, #8]
 80087b4:	f7ff ffec 	bl	8008790 <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 80087b8:	4603      	mov	r3, r0
 80087ba:	681c      	ldr	r4, [r3, #0]
 80087bc:	68f8      	ldr	r0, [r7, #12]
 80087be:	f7f9 fbea 	bl	8001f96 <_ZNSt9_Any_data9_M_accessEv>
 80087c2:	4603      	mov	r3, r0
 80087c4:	4619      	mov	r1, r3
 80087c6:	2004      	movs	r0, #4
 80087c8:	f7f9 fb9a 	bl	8001f00 <_ZnwjPv>
 80087cc:	4603      	mov	r3, r0
 80087ce:	601c      	str	r4, [r3, #0]
	  }
 80087d0:	bf00      	nop
 80087d2:	3714      	adds	r7, #20
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd90      	pop	{r4, r7, pc}

080087d8 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>:
      _M_access()
 80087d8:	b580      	push	{r7, lr}
 80087da:	b082      	sub	sp, #8
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f7f9 fbd8 	bl	8001f96 <_ZNSt9_Any_data9_M_accessEv>
 80087e6:	4603      	mov	r3, r0
 80087e8:	4618      	mov	r0, r3
 80087ea:	3708      	adds	r7, #8
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}

080087f0 <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80087f0:	b480      	push	{r7}
 80087f2:	b083      	sub	sp, #12
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	4618      	mov	r0, r3
 80087fc:	370c      	adds	r7, #12
 80087fe:	46bd      	mov	sp, r7
 8008800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008804:	4770      	bx	lr

08008806 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8008806:	b590      	push	{r4, r7, lr}
 8008808:	b085      	sub	sp, #20
 800880a:	af00      	add	r7, sp, #0
 800880c:	60f8      	str	r0, [r7, #12]
 800880e:	60b9      	str	r1, [r7, #8]
 8008810:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8008812:	68b8      	ldr	r0, [r7, #8]
 8008814:	f7ff ffec 	bl	80087f0 <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8008818:	4603      	mov	r3, r0
 800881a:	681c      	ldr	r4, [r3, #0]
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f7f9 fbba 	bl	8001f96 <_ZNSt9_Any_data9_M_accessEv>
 8008822:	4603      	mov	r3, r0
 8008824:	4619      	mov	r1, r3
 8008826:	2004      	movs	r0, #4
 8008828:	f7f9 fb6a 	bl	8001f00 <_ZnwjPv>
 800882c:	4603      	mov	r3, r0
 800882e:	601c      	str	r4, [r3, #0]
	  }
 8008830:	bf00      	nop
 8008832:	3714      	adds	r7, #20
 8008834:	46bd      	mov	sp, r7
 8008836:	bd90      	pop	{r4, r7, pc}

08008838 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>:
      _M_access()
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f7f9 fba8 	bl	8001f96 <_ZNSt9_Any_data9_M_accessEv>
 8008846:	4603      	mov	r3, r0
 8008848:	4618      	mov	r0, r3
 800884a:	3708      	adds	r7, #8
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8008850:	b590      	push	{r4, r7, lr}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	4618      	mov	r0, r3
 800885e:	f000 f8cc 	bl	80089fa <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8008862:	683c      	ldr	r4, [r7, #0]
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 f807 	bl	8008878 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 800886a:	4603      	mov	r3, r0
 800886c:	601c      	str	r4, [r3, #0]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	4618      	mov	r0, r3
 8008872:	370c      	adds	r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	bd90      	pop	{r4, r7, pc}

08008878 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	4618      	mov	r0, r3
 8008884:	f000 f8c6 	bl	8008a14 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008888:	4603      	mov	r3, r0
 800888a:	4618      	mov	r0, r3
 800888c:	3708      	adds	r7, #8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8008892:	b580      	push	{r7, lr}
 8008894:	b082      	sub	sp, #8
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	4618      	mov	r0, r3
 800889e:	f000 f8c6 	bl	8008a2e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 80088a2:	4603      	mov	r3, r0
 80088a4:	4618      	mov	r0, r3
 80088a6:	3708      	adds	r7, #8
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}

080088ac <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 80088ac:	b480      	push	{r7}
 80088ae:	b083      	sub	sp, #12
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4618      	mov	r0, r3
 80088b8:	370c      	adds	r7, #12
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr

080088c2 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 80088c2:	b580      	push	{r7, lr}
 80088c4:	b082      	sub	sp, #8
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	6078      	str	r0, [r7, #4]
 80088ca:	6039      	str	r1, [r7, #0]
	delete __ptr;
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d004      	beq.n	80088dc <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_+0x1a>
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	320c      	adds	r2, #12
 80088d6:	6812      	ldr	r2, [r2, #0]
 80088d8:	4618      	mov	r0, r3
 80088da:	4790      	blx	r2
      }
 80088dc:	bf00      	nop
 80088de:	3708      	adds	r7, #8
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
       * @param __p  The new pointer to store.
       *
       * The deleter will be invoked if a pointer is already owned.
       */
      void
      reset(pointer __p = pointer()) noexcept
 80088e4:	b590      	push	{r4, r7, lr}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
      {
	static_assert(__is_invocable<deleter_type&, pointer>::value,
		      "unique_ptr's deleter must be invocable with a pointer");
	_M_t.reset(std::move(__p));
 80088ee:	687c      	ldr	r4, [r7, #4]
 80088f0:	463b      	mov	r3, r7
 80088f2:	4618      	mov	r0, r3
 80088f4:	f000 f8a8 	bl	8008a48 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 80088f8:	4603      	mov	r3, r0
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4619      	mov	r1, r3
 80088fe:	4620      	mov	r0, r4
 8008900:	f000 f8ad 	bl	8008a5e <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
      }
 8008904:	bf00      	nop
 8008906:	370c      	adds	r7, #12
 8008908:	46bd      	mov	sp, r7
 800890a:	bd90      	pop	{r4, r7, pc}

0800890c <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      release() noexcept
 800890c:	b580      	push	{r7, lr}
 800890e:	b082      	sub	sp, #8
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4618      	mov	r0, r3
 8008918:	f000 f8c1 	bl	8008a9e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 800891c:	4603      	mov	r3, r0
 800891e:	4618      	mov	r0, r3
 8008920:	3708      	adds	r7, #8
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}

08008926 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8008926:	b580      	push	{r7, lr}
 8008928:	b082      	sub	sp, #8
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4618      	mov	r0, r3
 8008932:	f000 f8c9 	bl	8008ac8 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008936:	4603      	mov	r3, r0
 8008938:	4618      	mov	r0, r3
 800893a:	3708      	adds	r7, #8
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	4618      	mov	r0, r3
 800894c:	370c      	adds	r7, #12
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>:
        default_delete(const default_delete<_Up>&) noexcept { }
 8008956:	b480      	push	{r7}
 8008958:	b083      	sub	sp, #12
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
 800895e:	6039      	str	r1, [r7, #0]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	4618      	mov	r0, r3
 8008964:	370c      	adds	r7, #12
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr
	...

08008970 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>:
      _Sp_counted_ptr(_Ptr __p) noexcept
 8008970:	b580      	push	{r7, lr}
 8008972:	b082      	sub	sp, #8
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
      : _M_ptr(__p) { }
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4618      	mov	r0, r3
 800897e:	f000 f8b1 	bl	8008ae4 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
 8008982:	4a05      	ldr	r2, [pc, #20]	; (8008998 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_+0x28>)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	601a      	str	r2, [r3, #0]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	683a      	ldr	r2, [r7, #0]
 800898c:	60da      	str	r2, [r3, #12]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4618      	mov	r0, r3
 8008992:	3708      	adds	r7, #8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}
 8008998:	0801812c 	.word	0x0801812c

0800899c <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800899c:	b580      	push	{r7, lr}
 800899e:	b082      	sub	sp, #8
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4618      	mov	r0, r3
 80089a8:	f000 f8b2 	bl	8008b10 <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>
 80089ac:	4603      	mov	r3, r0
 80089ae:	4618      	mov	r0, r3
 80089b0:	3708      	adds	r7, #8
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>:
      constexpr _Head_base()
 80089b6:	b480      	push	{r7}
 80089b8:	b083      	sub	sp, #12
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	4618      	mov	r0, r3
 80089c2:	370c      	adds	r7, #12
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr

080089cc <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80089cc:	b480      	push	{r7}
 80089ce:	b083      	sub	sp, #12
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	4618      	mov	r0, r3
 80089d8:	370c      	adds	r7, #12
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr

080089e2 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80089e2:	b580      	push	{r7, lr}
 80089e4:	b082      	sub	sp, #8
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 f89b 	bl	8008b26 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>
 80089f0:	4603      	mov	r3, r0
 80089f2:	4618      	mov	r0, r3
 80089f4:	3708      	adds	r7, #8
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}

080089fa <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b082      	sub	sp, #8
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4618      	mov	r0, r3
 8008a06:	f000 f899 	bl	8008b3c <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3708      	adds	r7, #8
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f000 f89c 	bl	8008b5c <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8008a24:	4603      	mov	r3, r0
 8008a26:	4618      	mov	r0, r3
 8008a28:	3708      	adds	r7, #8
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 8008a2e:	b580      	push	{r7, lr}
 8008a30:	b082      	sub	sp, #8
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4618      	mov	r0, r3
 8008a3a:	f000 f89b 	bl	8008b74 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	4618      	mov	r0, r3
 8008a42:	3708      	adds	r7, #8
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4618      	mov	r0, r3
 8008a54:	370c      	adds	r7, #12
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr

08008a5e <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
      void reset(pointer __p) noexcept
 8008a5e:	b590      	push	{r4, r7, lr}
 8008a60:	b085      	sub	sp, #20
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
 8008a66:	6039      	str	r1, [r7, #0]
	const pointer __old_p = _M_ptr();
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 f88f 	bl	8008b8c <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	60fb      	str	r3, [r7, #12]
	_M_ptr() = __p;
 8008a74:	683c      	ldr	r4, [r7, #0]
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f888 	bl	8008b8c <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	601c      	str	r4, [r3, #0]
	if (__old_p)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d007      	beq.n	8008a96 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_+0x38>
	  _M_deleter()(__old_p);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 f81e 	bl	8008ac8 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	68f9      	ldr	r1, [r7, #12]
 8008a90:	4618      	mov	r0, r3
 8008a92:	f000 f888 	bl	8008ba6 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
      }
 8008a96:	bf00      	nop
 8008a98:	3714      	adds	r7, #20
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd90      	pop	{r4, r7, pc}

08008a9e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      pointer release() noexcept
 8008a9e:	b580      	push	{r7, lr}
 8008aa0:	b084      	sub	sp, #16
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f7ff fee6 	bl	8008878 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008aac:	4603      	mov	r3, r0
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7ff fee0 	bl	8008878 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	2200      	movs	r2, #0
 8008abc:	601a      	str	r2, [r3, #0]
	return __p;
 8008abe:	68fb      	ldr	r3, [r7, #12]
      }
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3710      	adds	r7, #16
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() { return std::get<1>(_M_t); }
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f000 f878 	bl	8008bc8 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	4618      	mov	r0, r3
 8008adc:	3708      	adds	r7, #8
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}
	...

08008ae4 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      _Sp_counted_base() noexcept
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
      : _M_use_count(1), _M_weak_count(1) { }
 8008aec:	4a07      	ldr	r2, [pc, #28]	; (8008b0c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev+0x28>)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	601a      	str	r2, [r3, #0]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2201      	movs	r2, #1
 8008af6:	605a      	str	r2, [r3, #4]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	609a      	str	r2, [r3, #8]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	4618      	mov	r0, r3
 8008b02:	370c      	adds	r7, #12
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr
 8008b0c:	080181ec 	.word	0x080181ec

08008b10 <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8008b10:	b480      	push	{r7}
 8008b12:	b083      	sub	sp, #12
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	370c      	adds	r7, #12
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr

08008b26 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008b26:	b480      	push	{r7}
 8008b28:	b083      	sub	sp, #12
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	4618      	mov	r0, r3
 8008b32:	370c      	adds	r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr

08008b3c <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b082      	sub	sp, #8
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 f84b 	bl	8008be0 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	f000 f853 	bl	8008bf8 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	4618      	mov	r0, r3
 8008b56:	3708      	adds	r7, #8
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd80      	pop	{r7, pc}

08008b5c <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b082      	sub	sp, #8
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 f855 	bl	8008c14 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3708      	adds	r7, #8
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b082      	sub	sp, #8
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 f856 	bl	8008c2e <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8008b82:	4603      	mov	r3, r0
 8008b84:	4618      	mov	r0, r3
 8008b86:	3708      	adds	r7, #8
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() { return std::get<0>(_M_t); }
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b082      	sub	sp, #8
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	4618      	mov	r0, r3
 8008b98:	f000 f855 	bl	8008c46 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3708      	adds	r7, #8
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}

08008ba6 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8008ba6:	b580      	push	{r7, lr}
 8008ba8:	b082      	sub	sp, #8
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	6078      	str	r0, [r7, #4]
 8008bae:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d004      	beq.n	8008bc0 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_+0x1a>
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	320c      	adds	r2, #12
 8008bba:	6812      	ldr	r2, [r2, #0]
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	4790      	blx	r2
      }
 8008bc0:	bf00      	nop
 8008bc2:	3708      	adds	r7, #8
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 f845 	bl	8008c60 <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3708      	adds	r7, #8
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>:
      _Tuple_impl()
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f845 	bl	8008c78 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3708      	adds	r7, #8
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>:
      constexpr _Head_base()
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	601a      	str	r2, [r3, #0]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4618      	mov	r0, r3
 8008c0a:	370c      	adds	r7, #12
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c12:	4770      	bx	lr

08008c14 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f000 f835 	bl	8008c8e <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>
 8008c24:	4603      	mov	r3, r0
 8008c26:	4618      	mov	r0, r3
 8008c28:	3708      	adds	r7, #8
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}

08008c2e <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008c2e:	b580      	push	{r7, lr}
 8008c30:	b082      	sub	sp, #8
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f834 	bl	8008ca4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3708      	adds	r7, #8
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b082      	sub	sp, #8
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	4618      	mov	r0, r3
 8008c52:	f000 f833 	bl	8008cbc <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8008c56:	4603      	mov	r3, r0
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3708      	adds	r7, #8
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b082      	sub	sp, #8
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 f833 	bl	8008cd4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	4618      	mov	r0, r3
 8008c72:	3708      	adds	r7, #8
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>:
      constexpr _Head_base()
 8008c78:	b480      	push	{r7}
 8008c7a:	b083      	sub	sp, #12
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	4618      	mov	r0, r3
 8008c84:	370c      	adds	r7, #12
 8008c86:	46bd      	mov	sp, r7
 8008c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8c:	4770      	bx	lr

08008c8e <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008c8e:	b480      	push	{r7}
 8008c90:	b083      	sub	sp, #12
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	6078      	str	r0, [r7, #4]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	4618      	mov	r0, r3
 8008c9a:	370c      	adds	r7, #12
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b082      	sub	sp, #8
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f81d 	bl	8008cec <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3708      	adds	r7, #8
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}

08008cbc <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b082      	sub	sp, #8
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 f81c 	bl	8008d02 <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3708      	adds	r7, #8
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b082      	sub	sp, #8
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 f81d 	bl	8008d1c <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3708      	adds	r7, #8
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}

08008cec <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008cec:	b480      	push	{r7}
 8008cee:	b083      	sub	sp, #12
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	370c      	adds	r7, #12
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d00:	4770      	bx	lr

08008d02 <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b082      	sub	sp, #8
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	f000 f810 	bl	8008d32 <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>
 8008d12:	4603      	mov	r3, r0
 8008d14:	4618      	mov	r0, r3
 8008d16:	3708      	adds	r7, #8
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008d1c:	b480      	push	{r7}
 8008d1e:	b083      	sub	sp, #12
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	4618      	mov	r0, r3
 8008d28:	370c      	adds	r7, #12
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d30:	4770      	bx	lr

08008d32 <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8008d32:	b480      	push	{r7}
 8008d34:	b083      	sub	sp, #12
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	370c      	adds	r7, #12
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
    class _Sp_counted_ptr final : public _Sp_counted_base<_Lp>
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	4a05      	ldr	r2, [pc, #20]	; (8008d68 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev+0x20>)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	601a      	str	r2, [r3, #0]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f7fe fdc5 	bl	80078e8 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4618      	mov	r0, r3
 8008d62:	3708      	adds	r7, #8
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}
 8008d68:	0801812c 	.word	0x0801812c

08008d6c <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>:
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b082      	sub	sp, #8
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f7ff ffe7 	bl	8008d48 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8008d7a:	2110      	movs	r1, #16
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f00a f86c 	bl	8012e5a <_ZdlPvj>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4618      	mov	r0, r3
 8008d86:	3708      	adds	r7, #8
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <_ZN13UtilityConfigD1Ev>:
struct UtilityConfig {
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	3310      	adds	r3, #16
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f7f9 f943 	bl	8002024 <_ZNSt8functionIFvvEED1Ev>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4618      	mov	r0, r3
 8008da2:	f7f9 f932 	bl	800200a <_ZNSt8functionIFyvEED1Ev>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4618      	mov	r0, r3
 8008daa:	3708      	adds	r7, #8
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <_Z41__static_initialization_and_destruction_0ii>:




}
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b08a      	sub	sp, #40	; 0x28
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d122      	bne.n	8008e06 <_Z41__static_initialization_and_destruction_0ii+0x56>
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d11d      	bne.n	8008e06 <_Z41__static_initialization_and_destruction_0ii+0x56>
UtilityConfig utilities(micros_64, error_handler);
 8008dca:	f107 0308 	add.w	r3, r7, #8
 8008dce:	4917      	ldr	r1, [pc, #92]	; (8008e2c <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f7fe fb39 	bl	8007448 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>
 8008dd6:	f107 0318 	add.w	r3, r7, #24
 8008dda:	4915      	ldr	r1, [pc, #84]	; (8008e30 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7fe fb63 	bl	80074a8 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>
 8008de2:	f107 0218 	add.w	r2, r7, #24
 8008de6:	f107 0308 	add.w	r3, r7, #8
 8008dea:	4619      	mov	r1, r3
 8008dec:	4811      	ldr	r0, [pc, #68]	; (8008e34 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8008dee:	f7f9 f926 	bl	800203e <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>
 8008df2:	f107 0318 	add.w	r3, r7, #24
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7f9 f914 	bl	8002024 <_ZNSt8functionIFvvEED1Ev>
 8008dfc:	f107 0308 	add.w	r3, r7, #8
 8008e00:	4618      	mov	r0, r3
 8008e02:	f7f9 f902 	bl	800200a <_ZNSt8functionIFyvEED1Ev>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d10a      	bne.n	8008e22 <_Z41__static_initialization_and_destruction_0ii+0x72>
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d105      	bne.n	8008e22 <_Z41__static_initialization_and_destruction_0ii+0x72>
 8008e16:	4807      	ldr	r0, [pc, #28]	; (8008e34 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8008e18:	f7ff ffb8 	bl	8008d8c <_ZN13UtilityConfigD1Ev>
std::shared_ptr<CyphalInterface> interface;
 8008e1c:	4806      	ldr	r0, [pc, #24]	; (8008e38 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8008e1e:	f7fd f900 	bl	8006022 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 8008e22:	bf00      	nop
 8008e24:	3728      	adds	r7, #40	; 0x28
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}
 8008e2a:	bf00      	nop
 8008e2c:	08005fb5 	.word	0x08005fb5
 8008e30:	08005fa9 	.word	0x08005fa9
 8008e34:	200004c0 	.word	0x200004c0
 8008e38:	200004b8 	.word	0x200004b8

08008e3c <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv>:
      _M_dispose() noexcept
 8008e3c:	b590      	push	{r4, r7, lr}
 8008e3e:	b083      	sub	sp, #12
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
      { delete _M_ptr; }
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	68dc      	ldr	r4, [r3, #12]
 8008e48:	2c00      	cmp	r4, #0
 8008e4a:	d006      	beq.n	8008e5a <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv+0x1e>
 8008e4c:	4620      	mov	r0, r4
 8008e4e:	f7ff fbfb 	bl	8008648 <_ZN15CyphalInterfaceD1Ev>
 8008e52:	210c      	movs	r1, #12
 8008e54:	4620      	mov	r0, r4
 8008e56:	f00a f800 	bl	8012e5a <_ZdlPvj>
 8008e5a:	bf00      	nop
 8008e5c:	370c      	adds	r7, #12
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd90      	pop	{r4, r7, pc}

08008e62 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b082      	sub	sp, #8
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
      { delete this; }
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d002      	beq.n	8008e76 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x14>
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f7ff ff7b 	bl	8008d6c <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>
 8008e76:	bf00      	nop
 8008e78:	3708      	adds	r7, #8
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE14_M_get_deleterERKSt9type_info>:
      _M_get_deleter(const std::type_info&) noexcept
 8008e7e:	b480      	push	{r7}
 8008e80:	b083      	sub	sp, #12
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
 8008e86:	6039      	str	r1, [r7, #0]
      { return nullptr; }
 8008e88:	2300      	movs	r3, #0
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	370c      	adds	r7, #12
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e94:	4770      	bx	lr

08008e96 <_ZN20AbstractSubscriptionI21RegisterAccessRequestE6acceptEP16CanardRxTransfer>:
                break;
        }

        return out;
    }
    void accept(CanardRxTransfer* transfer) {
 8008e96:	b580      	push	{r7, lr}
 8008e98:	f5ad 7d48 	sub.w	sp, sp, #800	; 0x320
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8008ea2:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8008ea6:	6018      	str	r0, [r3, #0]
 8008ea8:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8008eac:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 8008eb0:	6019      	str	r1, [r3, #0]
        Type object;
        interface->deserialize_transfer<T>(&object, transfer);
 8008eb2:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8008eb6:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	f7fe fbb7 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8008ec6:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8008eca:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 8008ece:	f107 0108 	add.w	r1, r7, #8
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	f000 f874 	bl	8008fc0 <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8008ed8:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8008edc:	f5a3 7347 	sub.w	r3, r3, #796	; 0x31c
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	3304      	adds	r3, #4
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f507 7248 	add.w	r2, r7, #800	; 0x320
 8008eec:	f5a2 7248 	sub.w	r2, r2, #800	; 0x320
 8008ef0:	f107 0108 	add.w	r1, r7, #8
 8008ef4:	f507 7048 	add.w	r0, r7, #800	; 0x320
 8008ef8:	f5a0 7047 	sub.w	r0, r0, #796	; 0x31c
 8008efc:	6812      	ldr	r2, [r2, #0]
 8008efe:	6800      	ldr	r0, [r0, #0]
 8008f00:	4798      	blx	r3
    }
 8008f02:	bf00      	nop
 8008f04:	f507 7748 	add.w	r7, r7, #800	; 0x320
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <_ZN20AbstractSubscriptionI15NodeInfoRequestE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7fe fb89 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8008f22:	f107 030c 	add.w	r3, r7, #12
 8008f26:	683a      	ldr	r2, [r7, #0]
 8008f28:	4619      	mov	r1, r3
 8008f2a:	f000 f86a 	bl	8009002 <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	3304      	adds	r3, #4
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f107 010c 	add.w	r1, r7, #12
 8008f3a:	683a      	ldr	r2, [r7, #0]
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	4798      	blx	r3
    }
 8008f40:	bf00      	nop
 8008f42:	3710      	adds	r7, #16
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <_ZN20AbstractSubscriptionI6JS_msgE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b086      	sub	sp, #24
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f7fe fb6b 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8008f5e:	f107 030c 	add.w	r3, r7, #12
 8008f62:	683a      	ldr	r2, [r7, #0]
 8008f64:	4619      	mov	r1, r3
 8008f66:	f000 f86c 	bl	8009042 <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	3304      	adds	r3, #4
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f107 010c 	add.w	r1, r7, #12
 8008f76:	683a      	ldr	r2, [r7, #0]
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	4798      	blx	r3
    }
 8008f7c:	bf00      	nop
 8008f7e:	3718      	adds	r7, #24
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}

08008f84 <_ZN20AbstractSubscriptionI5HBeatE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b084      	sub	sp, #16
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
        interface->deserialize_transfer<T>(&object, transfer);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8008f94:	4618      	mov	r0, r3
 8008f96:	f7fe fb4d 	bl	8007634 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8008f9a:	f107 0308 	add.w	r3, r7, #8
 8008f9e:	683a      	ldr	r2, [r7, #0]
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	f000 f86e 	bl	8009082 <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	3304      	adds	r3, #4
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f107 0108 	add.w	r1, r7, #8
 8008fb2:	683a      	ldr	r2, [r7, #0]
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	4798      	blx	r3
    }
 8008fb8:	bf00      	nop
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer>:
        timeout_delta
    );
}

template <typename TypeAlias>
inline void CyphalInterface::deserialize_transfer(
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b086      	sub	sp, #24
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	60f8      	str	r0, [r7, #12]
 8008fc8:	60b9      	str	r1, [r7, #8]
 8008fca:	607a      	str	r2, [r7, #4]
    typename TypeAlias::Type *obj,
    CanardRxTransfer* transfer
) const {
    size_t inout_buf_size = TypeAlias::extent;
 8008fcc:	f240 2303 	movw	r3, #515	; 0x203
 8008fd0:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	695b      	ldr	r3, [r3, #20]
 8008fd6:	f107 0214 	add.w	r2, r7, #20
 8008fda:	4619      	mov	r1, r3
 8008fdc:	68b8      	ldr	r0, [r7, #8]
 8008fde:	f7fc fc31 	bl	8005844 <uavcan_register_Access_Request_1_0_deserialize_>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	09db      	lsrs	r3, r3, #7
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d005      	beq.n	8008ffa <_ZNK15CyphalInterface20deserialize_transferI21RegisterAccessRequestEEvPNT_4TypeEP16CanardRxTransfer+0x3a>
        utilities.error_handler();
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	3310      	adds	r3, #16
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	f7fe fe55 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
    }
}
 8008ffa:	bf00      	nop
 8008ffc:	3718      	adds	r7, #24
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 8009002:	b580      	push	{r7, lr}
 8009004:	b086      	sub	sp, #24
 8009006:	af00      	add	r7, sp, #0
 8009008:	60f8      	str	r0, [r7, #12]
 800900a:	60b9      	str	r1, [r7, #8]
 800900c:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 800900e:	2300      	movs	r3, #0
 8009010:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	695b      	ldr	r3, [r3, #20]
 8009016:	f107 0214 	add.w	r2, r7, #20
 800901a:	4619      	mov	r1, r3
 800901c:	68b8      	ldr	r0, [r7, #8]
 800901e:	f7fc fdfd 	bl	8005c1c <uavcan_node_GetInfo_Request_1_0_deserialize_>
 8009022:	4603      	mov	r3, r0
 8009024:	b2db      	uxtb	r3, r3
 8009026:	09db      	lsrs	r3, r3, #7
 8009028:	b2db      	uxtb	r3, r3
 800902a:	2b00      	cmp	r3, #0
 800902c:	d005      	beq.n	800903a <_ZNK15CyphalInterface20deserialize_transferI15NodeInfoRequestEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	3310      	adds	r3, #16
 8009034:	4618      	mov	r0, r3
 8009036:	f7fe fe35 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
}
 800903a:	bf00      	nop
 800903c:	3718      	adds	r7, #24
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 8009042:	b580      	push	{r7, lr}
 8009044:	b086      	sub	sp, #24
 8009046:	af00      	add	r7, sp, #0
 8009048:	60f8      	str	r0, [r7, #12]
 800904a:	60b9      	str	r1, [r7, #8]
 800904c:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 800904e:	230c      	movs	r3, #12
 8009050:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	695b      	ldr	r3, [r3, #20]
 8009056:	f107 0214 	add.w	r2, r7, #20
 800905a:	4619      	mov	r1, r3
 800905c:	68b8      	ldr	r0, [r7, #8]
 800905e:	f7fa f8e7 	bl	8003230 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>
 8009062:	4603      	mov	r3, r0
 8009064:	b2db      	uxtb	r3, r3
 8009066:	09db      	lsrs	r3, r3, #7
 8009068:	b2db      	uxtb	r3, r3
 800906a:	2b00      	cmp	r3, #0
 800906c:	d005      	beq.n	800907a <_ZNK15CyphalInterface20deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	3310      	adds	r3, #16
 8009074:	4618      	mov	r0, r3
 8009076:	f7fe fe15 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
}
 800907a:	bf00      	nop
 800907c:	3718      	adds	r7, #24
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}

08009082 <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::deserialize_transfer(
 8009082:	b580      	push	{r7, lr}
 8009084:	b086      	sub	sp, #24
 8009086:	af00      	add	r7, sp, #0
 8009088:	60f8      	str	r0, [r7, #12]
 800908a:	60b9      	str	r1, [r7, #8]
 800908c:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 800908e:	230c      	movs	r3, #12
 8009090:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj, (uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	695b      	ldr	r3, [r3, #20]
 8009096:	f107 0214 	add.w	r2, r7, #20
 800909a:	4619      	mov	r1, r3
 800909c:	68b8      	ldr	r0, [r7, #8]
 800909e:	f7f9 fd51 	bl	8002b44 <uavcan_node_Heartbeat_1_0_deserialize_>
 80090a2:	4603      	mov	r3, r0
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	09db      	lsrs	r3, r3, #7
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d005      	beq.n	80090ba <_ZNK15CyphalInterface20deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	3310      	adds	r3, #16
 80090b4:	4618      	mov	r0, r3
 80090b6:	f7fe fdf5 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
}
 80090ba:	bf00      	nop
 80090bc:	3718      	adds	r7, #24
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <_GLOBAL__sub_I_buffer>:
 80090c2:	b580      	push	{r7, lr}
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80090ca:	2001      	movs	r0, #1
 80090cc:	f7ff fe70 	bl	8008db0 <_Z41__static_initialization_and_destruction_0ii>
 80090d0:	bd80      	pop	{r7, pc}

080090d2 <_GLOBAL__sub_D_buffer>:
 80090d2:	b580      	push	{r7, lr}
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80090da:	2000      	movs	r0, #0
 80090dc:	f7ff fe68 	bl	8008db0 <_Z41__static_initialization_and_destruction_0ii>
 80090e0:	bd80      	pop	{r7, pc}
	...

080090e4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80090e8:	4b1b      	ldr	r3, [pc, #108]	; (8009158 <MX_SPI1_Init+0x74>)
 80090ea:	4a1c      	ldr	r2, [pc, #112]	; (800915c <MX_SPI1_Init+0x78>)
 80090ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80090ee:	4b1a      	ldr	r3, [pc, #104]	; (8009158 <MX_SPI1_Init+0x74>)
 80090f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80090f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80090f6:	4b18      	ldr	r3, [pc, #96]	; (8009158 <MX_SPI1_Init+0x74>)
 80090f8:	2200      	movs	r2, #0
 80090fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80090fc:	4b16      	ldr	r3, [pc, #88]	; (8009158 <MX_SPI1_Init+0x74>)
 80090fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009102:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8009104:	4b14      	ldr	r3, [pc, #80]	; (8009158 <MX_SPI1_Init+0x74>)
 8009106:	2202      	movs	r2, #2
 8009108:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800910a:	4b13      	ldr	r3, [pc, #76]	; (8009158 <MX_SPI1_Init+0x74>)
 800910c:	2201      	movs	r2, #1
 800910e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009110:	4b11      	ldr	r3, [pc, #68]	; (8009158 <MX_SPI1_Init+0x74>)
 8009112:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009116:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8009118:	4b0f      	ldr	r3, [pc, #60]	; (8009158 <MX_SPI1_Init+0x74>)
 800911a:	2220      	movs	r2, #32
 800911c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800911e:	4b0e      	ldr	r3, [pc, #56]	; (8009158 <MX_SPI1_Init+0x74>)
 8009120:	2200      	movs	r2, #0
 8009122:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009124:	4b0c      	ldr	r3, [pc, #48]	; (8009158 <MX_SPI1_Init+0x74>)
 8009126:	2200      	movs	r2, #0
 8009128:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800912a:	4b0b      	ldr	r3, [pc, #44]	; (8009158 <MX_SPI1_Init+0x74>)
 800912c:	2200      	movs	r2, #0
 800912e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8009130:	4b09      	ldr	r3, [pc, #36]	; (8009158 <MX_SPI1_Init+0x74>)
 8009132:	2207      	movs	r2, #7
 8009134:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009136:	4b08      	ldr	r3, [pc, #32]	; (8009158 <MX_SPI1_Init+0x74>)
 8009138:	2200      	movs	r2, #0
 800913a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800913c:	4b06      	ldr	r3, [pc, #24]	; (8009158 <MX_SPI1_Init+0x74>)
 800913e:	2200      	movs	r2, #0
 8009140:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009142:	4805      	ldr	r0, [pc, #20]	; (8009158 <MX_SPI1_Init+0x74>)
 8009144:	f004 fd38 	bl	800dbb8 <HAL_SPI_Init>
 8009148:	4603      	mov	r3, r0
 800914a:	2b00      	cmp	r3, #0
 800914c:	d001      	beq.n	8009152 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800914e:	f7f8 fed2 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009152:	bf00      	nop
 8009154:	bd80      	pop	{r7, pc}
 8009156:	bf00      	nop
 8009158:	2000079c 	.word	0x2000079c
 800915c:	40013000 	.word	0x40013000

08009160 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8009164:	4b1b      	ldr	r3, [pc, #108]	; (80091d4 <MX_SPI3_Init+0x74>)
 8009166:	4a1c      	ldr	r2, [pc, #112]	; (80091d8 <MX_SPI3_Init+0x78>)
 8009168:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800916a:	4b1a      	ldr	r3, [pc, #104]	; (80091d4 <MX_SPI3_Init+0x74>)
 800916c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009170:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8009172:	4b18      	ldr	r3, [pc, #96]	; (80091d4 <MX_SPI3_Init+0x74>)
 8009174:	2200      	movs	r2, #0
 8009176:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8009178:	4b16      	ldr	r3, [pc, #88]	; (80091d4 <MX_SPI3_Init+0x74>)
 800917a:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800917e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009180:	4b14      	ldr	r3, [pc, #80]	; (80091d4 <MX_SPI3_Init+0x74>)
 8009182:	2200      	movs	r2, #0
 8009184:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009186:	4b13      	ldr	r3, [pc, #76]	; (80091d4 <MX_SPI3_Init+0x74>)
 8009188:	2201      	movs	r2, #1
 800918a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800918c:	4b11      	ldr	r3, [pc, #68]	; (80091d4 <MX_SPI3_Init+0x74>)
 800918e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009192:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8009194:	4b0f      	ldr	r3, [pc, #60]	; (80091d4 <MX_SPI3_Init+0x74>)
 8009196:	2218      	movs	r2, #24
 8009198:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800919a:	4b0e      	ldr	r3, [pc, #56]	; (80091d4 <MX_SPI3_Init+0x74>)
 800919c:	2200      	movs	r2, #0
 800919e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80091a0:	4b0c      	ldr	r3, [pc, #48]	; (80091d4 <MX_SPI3_Init+0x74>)
 80091a2:	2200      	movs	r2, #0
 80091a4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091a6:	4b0b      	ldr	r3, [pc, #44]	; (80091d4 <MX_SPI3_Init+0x74>)
 80091a8:	2200      	movs	r2, #0
 80091aa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80091ac:	4b09      	ldr	r3, [pc, #36]	; (80091d4 <MX_SPI3_Init+0x74>)
 80091ae:	2207      	movs	r2, #7
 80091b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80091b2:	4b08      	ldr	r3, [pc, #32]	; (80091d4 <MX_SPI3_Init+0x74>)
 80091b4:	2200      	movs	r2, #0
 80091b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80091b8:	4b06      	ldr	r3, [pc, #24]	; (80091d4 <MX_SPI3_Init+0x74>)
 80091ba:	2200      	movs	r2, #0
 80091bc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80091be:	4805      	ldr	r0, [pc, #20]	; (80091d4 <MX_SPI3_Init+0x74>)
 80091c0:	f004 fcfa 	bl	800dbb8 <HAL_SPI_Init>
 80091c4:	4603      	mov	r3, r0
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d001      	beq.n	80091ce <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80091ca:	f7f8 fe94 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80091ce:	bf00      	nop
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop
 80091d4:	20000800 	.word	0x20000800
 80091d8:	40003c00 	.word	0x40003c00

080091dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b08c      	sub	sp, #48	; 0x30
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091e4:	f107 031c 	add.w	r3, r7, #28
 80091e8:	2200      	movs	r2, #0
 80091ea:	601a      	str	r2, [r3, #0]
 80091ec:	605a      	str	r2, [r3, #4]
 80091ee:	609a      	str	r2, [r3, #8]
 80091f0:	60da      	str	r2, [r3, #12]
 80091f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a33      	ldr	r2, [pc, #204]	; (80092c8 <HAL_SPI_MspInit+0xec>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d131      	bne.n	8009262 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80091fe:	4b33      	ldr	r3, [pc, #204]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 8009200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009202:	4a32      	ldr	r2, [pc, #200]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 8009204:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009208:	6613      	str	r3, [r2, #96]	; 0x60
 800920a:	4b30      	ldr	r3, [pc, #192]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 800920c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800920e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009212:	61bb      	str	r3, [r7, #24]
 8009214:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009216:	4b2d      	ldr	r3, [pc, #180]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 8009218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800921a:	4a2c      	ldr	r2, [pc, #176]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 800921c:	f043 0301 	orr.w	r3, r3, #1
 8009220:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009222:	4b2a      	ldr	r3, [pc, #168]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 8009224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009226:	f003 0301 	and.w	r3, r3, #1
 800922a:	617b      	str	r3, [r7, #20]
 800922c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800922e:	23e0      	movs	r3, #224	; 0xe0
 8009230:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009232:	2302      	movs	r3, #2
 8009234:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009236:	2300      	movs	r3, #0
 8009238:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800923a:	2300      	movs	r3, #0
 800923c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800923e:	2305      	movs	r3, #5
 8009240:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009242:	f107 031c 	add.w	r3, r7, #28
 8009246:	4619      	mov	r1, r3
 8009248:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800924c:	f002 f82e 	bl	800b2ac <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8009250:	2200      	movs	r2, #0
 8009252:	2100      	movs	r1, #0
 8009254:	2023      	movs	r0, #35	; 0x23
 8009256:	f001 f8e6 	bl	800a426 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800925a:	2023      	movs	r0, #35	; 0x23
 800925c:	f001 f8fd 	bl	800a45a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8009260:	e02d      	b.n	80092be <HAL_SPI_MspInit+0xe2>
  else if(spiHandle->Instance==SPI3)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a1a      	ldr	r2, [pc, #104]	; (80092d0 <HAL_SPI_MspInit+0xf4>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d128      	bne.n	80092be <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800926c:	4b17      	ldr	r3, [pc, #92]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 800926e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009270:	4a16      	ldr	r2, [pc, #88]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 8009272:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009276:	6593      	str	r3, [r2, #88]	; 0x58
 8009278:	4b14      	ldr	r3, [pc, #80]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 800927a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800927c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009280:	613b      	str	r3, [r7, #16]
 8009282:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009284:	4b11      	ldr	r3, [pc, #68]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 8009286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009288:	4a10      	ldr	r2, [pc, #64]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 800928a:	f043 0304 	orr.w	r3, r3, #4
 800928e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009290:	4b0e      	ldr	r3, [pc, #56]	; (80092cc <HAL_SPI_MspInit+0xf0>)
 8009292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009294:	f003 0304 	and.w	r3, r3, #4
 8009298:	60fb      	str	r3, [r7, #12]
 800929a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800929c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80092a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092a2:	2302      	movs	r3, #2
 80092a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092a6:	2300      	movs	r3, #0
 80092a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092aa:	2300      	movs	r3, #0
 80092ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80092ae:	2306      	movs	r3, #6
 80092b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80092b2:	f107 031c 	add.w	r3, r7, #28
 80092b6:	4619      	mov	r1, r3
 80092b8:	4806      	ldr	r0, [pc, #24]	; (80092d4 <HAL_SPI_MspInit+0xf8>)
 80092ba:	f001 fff7 	bl	800b2ac <HAL_GPIO_Init>
}
 80092be:	bf00      	nop
 80092c0:	3730      	adds	r7, #48	; 0x30
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
 80092c6:	bf00      	nop
 80092c8:	40013000 	.word	0x40013000
 80092cc:	40021000 	.word	0x40021000
 80092d0:	40003c00 	.word	0x40003c00
 80092d4:	48000800 	.word	0x48000800

080092d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80092de:	4b0f      	ldr	r3, [pc, #60]	; (800931c <HAL_MspInit+0x44>)
 80092e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092e2:	4a0e      	ldr	r2, [pc, #56]	; (800931c <HAL_MspInit+0x44>)
 80092e4:	f043 0301 	orr.w	r3, r3, #1
 80092e8:	6613      	str	r3, [r2, #96]	; 0x60
 80092ea:	4b0c      	ldr	r3, [pc, #48]	; (800931c <HAL_MspInit+0x44>)
 80092ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092ee:	f003 0301 	and.w	r3, r3, #1
 80092f2:	607b      	str	r3, [r7, #4]
 80092f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80092f6:	4b09      	ldr	r3, [pc, #36]	; (800931c <HAL_MspInit+0x44>)
 80092f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092fa:	4a08      	ldr	r2, [pc, #32]	; (800931c <HAL_MspInit+0x44>)
 80092fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009300:	6593      	str	r3, [r2, #88]	; 0x58
 8009302:	4b06      	ldr	r3, [pc, #24]	; (800931c <HAL_MspInit+0x44>)
 8009304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800930a:	603b      	str	r3, [r7, #0]
 800930c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800930e:	f003 fcc7 	bl	800cca0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009312:	bf00      	nop
 8009314:	3708      	adds	r7, #8
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop
 800931c:	40021000 	.word	0x40021000

08009320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009320:	b480      	push	{r7}
 8009322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8009324:	e7fe      	b.n	8009324 <NMI_Handler+0x4>

08009326 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009326:	b480      	push	{r7}
 8009328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800932a:	e7fe      	b.n	800932a <HardFault_Handler+0x4>

0800932c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800932c:	b480      	push	{r7}
 800932e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009330:	e7fe      	b.n	8009330 <MemManage_Handler+0x4>

08009332 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009332:	b480      	push	{r7}
 8009334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009336:	e7fe      	b.n	8009336 <BusFault_Handler+0x4>

08009338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009338:	b480      	push	{r7}
 800933a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800933c:	e7fe      	b.n	800933c <UsageFault_Handler+0x4>

0800933e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800933e:	b480      	push	{r7}
 8009340:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009342:	bf00      	nop
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800934c:	b480      	push	{r7}
 800934e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009350:	bf00      	nop
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr

0800935a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800935a:	b480      	push	{r7}
 800935c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800935e:	bf00      	nop
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr

08009368 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800936c:	f000 ff40 	bl	800a1f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009370:	bf00      	nop
 8009372:	bd80      	pop	{r7, pc}

08009374 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 8009378:	4802      	ldr	r0, [pc, #8]	; (8009384 <DMA1_Channel1_IRQHandler+0x10>)
 800937a:	f001 f9f1 	bl	800a760 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800937e:	bf00      	nop
 8009380:	bd80      	pop	{r7, pc}
 8009382:	bf00      	nop
 8009384:	20000360 	.word	0x20000360

08009388 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 800938c:	4802      	ldr	r0, [pc, #8]	; (8009398 <DMA1_Channel2_IRQHandler+0x10>)
 800938e:	f001 f9e7 	bl	800a760 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8009392:	bf00      	nop
 8009394:	bd80      	pop	{r7, pc}
 8009396:	bf00      	nop
 8009398:	200003c0 	.word	0x200003c0

0800939c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80093a0:	4802      	ldr	r0, [pc, #8]	; (80093ac <SPI1_IRQHandler+0x10>)
 80093a2:	f005 f84b 	bl	800e43c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80093a6:	bf00      	nop
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	2000079c 	.word	0x2000079c

080093b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80093b4:	4802      	ldr	r0, [pc, #8]	; (80093c0 <USART2_IRQHandler+0x10>)
 80093b6:	f005 fcf9 	bl	800edac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80093ba:	bf00      	nop
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	200008b4 	.word	0x200008b4

080093c4 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 80093c8:	4802      	ldr	r0, [pc, #8]	; (80093d4 <I2C4_EV_IRQHandler+0x10>)
 80093ca:	f002 fad9 	bl	800b980 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 80093ce:	bf00      	nop
 80093d0:	bd80      	pop	{r7, pc}
 80093d2:	bf00      	nop
 80093d4:	2000030c 	.word	0x2000030c

080093d8 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 80093dc:	4802      	ldr	r0, [pc, #8]	; (80093e8 <I2C4_ER_IRQHandler+0x10>)
 80093de:	f002 fae9 	bl	800b9b4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 80093e2:	bf00      	nop
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	2000030c 	.word	0x2000030c

080093ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80093ec:	b480      	push	{r7}
 80093ee:	af00      	add	r7, sp, #0
  return 1;
 80093f0:	2301      	movs	r3, #1
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <_kill>:

int _kill(int pid, int sig)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8009406:	f00a fecd 	bl	80141a4 <__errno>
 800940a:	4603      	mov	r3, r0
 800940c:	2216      	movs	r2, #22
 800940e:	601a      	str	r2, [r3, #0]
  return -1;
 8009410:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009414:	4618      	mov	r0, r3
 8009416:	3708      	adds	r7, #8
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <_exit>:

void _exit (int status)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8009424:	f04f 31ff 	mov.w	r1, #4294967295
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f7ff ffe7 	bl	80093fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800942e:	e7fe      	b.n	800942e <_exit+0x12>

08009430 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b086      	sub	sp, #24
 8009434:	af00      	add	r7, sp, #0
 8009436:	60f8      	str	r0, [r7, #12]
 8009438:	60b9      	str	r1, [r7, #8]
 800943a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800943c:	2300      	movs	r3, #0
 800943e:	617b      	str	r3, [r7, #20]
 8009440:	e00a      	b.n	8009458 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8009442:	f3af 8000 	nop.w
 8009446:	4601      	mov	r1, r0
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	1c5a      	adds	r2, r3, #1
 800944c:	60ba      	str	r2, [r7, #8]
 800944e:	b2ca      	uxtb	r2, r1
 8009450:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	3301      	adds	r3, #1
 8009456:	617b      	str	r3, [r7, #20]
 8009458:	697a      	ldr	r2, [r7, #20]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	429a      	cmp	r2, r3
 800945e:	dbf0      	blt.n	8009442 <_read+0x12>
  }

  return len;
 8009460:	687b      	ldr	r3, [r7, #4]
}
 8009462:	4618      	mov	r0, r3
 8009464:	3718      	adds	r7, #24
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}

0800946a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b086      	sub	sp, #24
 800946e:	af00      	add	r7, sp, #0
 8009470:	60f8      	str	r0, [r7, #12]
 8009472:	60b9      	str	r1, [r7, #8]
 8009474:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009476:	2300      	movs	r3, #0
 8009478:	617b      	str	r3, [r7, #20]
 800947a:	e009      	b.n	8009490 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	1c5a      	adds	r2, r3, #1
 8009480:	60ba      	str	r2, [r7, #8]
 8009482:	781b      	ldrb	r3, [r3, #0]
 8009484:	4618      	mov	r0, r3
 8009486:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	3301      	adds	r3, #1
 800948e:	617b      	str	r3, [r7, #20]
 8009490:	697a      	ldr	r2, [r7, #20]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	429a      	cmp	r2, r3
 8009496:	dbf1      	blt.n	800947c <_write+0x12>
  }
  return len;
 8009498:	687b      	ldr	r3, [r7, #4]
}
 800949a:	4618      	mov	r0, r3
 800949c:	3718      	adds	r7, #24
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}

080094a2 <_close>:

int _close(int file)
{
 80094a2:	b480      	push	{r7}
 80094a4:	b083      	sub	sp, #12
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80094aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	370c      	adds	r7, #12
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr

080094ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80094ba:	b480      	push	{r7}
 80094bc:	b083      	sub	sp, #12
 80094be:	af00      	add	r7, sp, #0
 80094c0:	6078      	str	r0, [r7, #4]
 80094c2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80094ca:	605a      	str	r2, [r3, #4]
  return 0;
 80094cc:	2300      	movs	r3, #0
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	370c      	adds	r7, #12
 80094d2:	46bd      	mov	sp, r7
 80094d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d8:	4770      	bx	lr

080094da <_isatty>:

int _isatty(int file)
{
 80094da:	b480      	push	{r7}
 80094dc:	b083      	sub	sp, #12
 80094de:	af00      	add	r7, sp, #0
 80094e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80094e2:	2301      	movs	r3, #1
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	370c      	adds	r7, #12
 80094e8:	46bd      	mov	sp, r7
 80094ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ee:	4770      	bx	lr

080094f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b085      	sub	sp, #20
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3714      	adds	r7, #20
 8009502:	46bd      	mov	sp, r7
 8009504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009508:	4770      	bx	lr
	...

0800950c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b086      	sub	sp, #24
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009514:	4a14      	ldr	r2, [pc, #80]	; (8009568 <_sbrk+0x5c>)
 8009516:	4b15      	ldr	r3, [pc, #84]	; (800956c <_sbrk+0x60>)
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800951c:	697b      	ldr	r3, [r7, #20]
 800951e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009520:	4b13      	ldr	r3, [pc, #76]	; (8009570 <_sbrk+0x64>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d102      	bne.n	800952e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009528:	4b11      	ldr	r3, [pc, #68]	; (8009570 <_sbrk+0x64>)
 800952a:	4a12      	ldr	r2, [pc, #72]	; (8009574 <_sbrk+0x68>)
 800952c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800952e:	4b10      	ldr	r3, [pc, #64]	; (8009570 <_sbrk+0x64>)
 8009530:	681a      	ldr	r2, [r3, #0]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	4413      	add	r3, r2
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	429a      	cmp	r2, r3
 800953a:	d207      	bcs.n	800954c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800953c:	f00a fe32 	bl	80141a4 <__errno>
 8009540:	4603      	mov	r3, r0
 8009542:	220c      	movs	r2, #12
 8009544:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009546:	f04f 33ff 	mov.w	r3, #4294967295
 800954a:	e009      	b.n	8009560 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800954c:	4b08      	ldr	r3, [pc, #32]	; (8009570 <_sbrk+0x64>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009552:	4b07      	ldr	r3, [pc, #28]	; (8009570 <_sbrk+0x64>)
 8009554:	681a      	ldr	r2, [r3, #0]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	4413      	add	r3, r2
 800955a:	4a05      	ldr	r2, [pc, #20]	; (8009570 <_sbrk+0x64>)
 800955c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800955e:	68fb      	ldr	r3, [r7, #12]
}
 8009560:	4618      	mov	r0, r3
 8009562:	3718      	adds	r7, #24
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}
 8009568:	20020000 	.word	0x20020000
 800956c:	00000400 	.word	0x00000400
 8009570:	20000864 	.word	0x20000864
 8009574:	20000ae0 	.word	0x20000ae0

08009578 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8009578:	b480      	push	{r7}
 800957a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800957c:	4b06      	ldr	r3, [pc, #24]	; (8009598 <SystemInit+0x20>)
 800957e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009582:	4a05      	ldr	r2, [pc, #20]	; (8009598 <SystemInit+0x20>)
 8009584:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009588:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800958c:	bf00      	nop
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr
 8009596:	bf00      	nop
 8009598:	e000ed00 	.word	0xe000ed00

0800959c <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b08c      	sub	sp, #48	; 0x30
 80095a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80095a2:	f107 030c 	add.w	r3, r7, #12
 80095a6:	2224      	movs	r2, #36	; 0x24
 80095a8:	2100      	movs	r1, #0
 80095aa:	4618      	mov	r0, r3
 80095ac:	f00a fd41 	bl	8014032 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80095b0:	463b      	mov	r3, r7
 80095b2:	2200      	movs	r2, #0
 80095b4:	601a      	str	r2, [r3, #0]
 80095b6:	605a      	str	r2, [r3, #4]
 80095b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80095ba:	4b23      	ldr	r3, [pc, #140]	; (8009648 <MX_TIM8_Init+0xac>)
 80095bc:	4a23      	ldr	r2, [pc, #140]	; (800964c <MX_TIM8_Init+0xb0>)
 80095be:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80095c0:	4b21      	ldr	r3, [pc, #132]	; (8009648 <MX_TIM8_Init+0xac>)
 80095c2:	2200      	movs	r2, #0
 80095c4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80095c6:	4b20      	ldr	r3, [pc, #128]	; (8009648 <MX_TIM8_Init+0xac>)
 80095c8:	2200      	movs	r2, #0
 80095ca:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80095cc:	4b1e      	ldr	r3, [pc, #120]	; (8009648 <MX_TIM8_Init+0xac>)
 80095ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80095d2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80095d4:	4b1c      	ldr	r3, [pc, #112]	; (8009648 <MX_TIM8_Init+0xac>)
 80095d6:	2200      	movs	r2, #0
 80095d8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80095da:	4b1b      	ldr	r3, [pc, #108]	; (8009648 <MX_TIM8_Init+0xac>)
 80095dc:	2200      	movs	r2, #0
 80095de:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80095e0:	4b19      	ldr	r3, [pc, #100]	; (8009648 <MX_TIM8_Init+0xac>)
 80095e2:	2200      	movs	r2, #0
 80095e4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80095e6:	2301      	movs	r3, #1
 80095e8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80095ea:	2300      	movs	r3, #0
 80095ec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80095ee:	2301      	movs	r3, #1
 80095f0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80095f2:	2300      	movs	r3, #0
 80095f4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80095f6:	2300      	movs	r3, #0
 80095f8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80095fa:	2300      	movs	r3, #0
 80095fc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80095fe:	2301      	movs	r3, #1
 8009600:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009602:	2300      	movs	r3, #0
 8009604:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009606:	2300      	movs	r3, #0
 8009608:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800960a:	f107 030c 	add.w	r3, r7, #12
 800960e:	4619      	mov	r1, r3
 8009610:	480d      	ldr	r0, [pc, #52]	; (8009648 <MX_TIM8_Init+0xac>)
 8009612:	f005 f98b 	bl	800e92c <HAL_TIM_Encoder_Init>
 8009616:	4603      	mov	r3, r0
 8009618:	2b00      	cmp	r3, #0
 800961a:	d001      	beq.n	8009620 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 800961c:	f7f8 fc6b 	bl	8001ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009620:	2300      	movs	r3, #0
 8009622:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009624:	2300      	movs	r3, #0
 8009626:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009628:	2300      	movs	r3, #0
 800962a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800962c:	463b      	mov	r3, r7
 800962e:	4619      	mov	r1, r3
 8009630:	4805      	ldr	r0, [pc, #20]	; (8009648 <MX_TIM8_Init+0xac>)
 8009632:	f005 fad5 	bl	800ebe0 <HAL_TIMEx_MasterConfigSynchronization>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d001      	beq.n	8009640 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800963c:	f7f8 fc5b 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009640:	bf00      	nop
 8009642:	3730      	adds	r7, #48	; 0x30
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}
 8009648:	20000868 	.word	0x20000868
 800964c:	40013400 	.word	0x40013400

08009650 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b08a      	sub	sp, #40	; 0x28
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009658:	f107 0314 	add.w	r3, r7, #20
 800965c:	2200      	movs	r2, #0
 800965e:	601a      	str	r2, [r3, #0]
 8009660:	605a      	str	r2, [r3, #4]
 8009662:	609a      	str	r2, [r3, #8]
 8009664:	60da      	str	r2, [r3, #12]
 8009666:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM8)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	4a25      	ldr	r2, [pc, #148]	; (8009704 <HAL_TIM_Encoder_MspInit+0xb4>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d143      	bne.n	80096fa <HAL_TIM_Encoder_MspInit+0xaa>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009672:	4b25      	ldr	r3, [pc, #148]	; (8009708 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009676:	4a24      	ldr	r2, [pc, #144]	; (8009708 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009678:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800967c:	6613      	str	r3, [r2, #96]	; 0x60
 800967e:	4b22      	ldr	r3, [pc, #136]	; (8009708 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009682:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009686:	613b      	str	r3, [r7, #16]
 8009688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800968a:	4b1f      	ldr	r3, [pc, #124]	; (8009708 <HAL_TIM_Encoder_MspInit+0xb8>)
 800968c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800968e:	4a1e      	ldr	r2, [pc, #120]	; (8009708 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009690:	f043 0304 	orr.w	r3, r3, #4
 8009694:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009696:	4b1c      	ldr	r3, [pc, #112]	; (8009708 <HAL_TIM_Encoder_MspInit+0xb8>)
 8009698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800969a:	f003 0304 	and.w	r3, r3, #4
 800969e:	60fb      	str	r3, [r7, #12]
 80096a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80096a2:	4b19      	ldr	r3, [pc, #100]	; (8009708 <HAL_TIM_Encoder_MspInit+0xb8>)
 80096a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096a6:	4a18      	ldr	r2, [pc, #96]	; (8009708 <HAL_TIM_Encoder_MspInit+0xb8>)
 80096a8:	f043 0302 	orr.w	r3, r3, #2
 80096ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80096ae:	4b16      	ldr	r3, [pc, #88]	; (8009708 <HAL_TIM_Encoder_MspInit+0xb8>)
 80096b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096b2:	f003 0302 	and.w	r3, r3, #2
 80096b6:	60bb      	str	r3, [r7, #8]
 80096b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    PB6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80096ba:	2380      	movs	r3, #128	; 0x80
 80096bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80096be:	2302      	movs	r3, #2
 80096c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096c2:	2300      	movs	r3, #0
 80096c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096c6:	2300      	movs	r3, #0
 80096c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80096ca:	2304      	movs	r3, #4
 80096cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80096ce:	f107 0314 	add.w	r3, r7, #20
 80096d2:	4619      	mov	r1, r3
 80096d4:	480d      	ldr	r0, [pc, #52]	; (800970c <HAL_TIM_Encoder_MspInit+0xbc>)
 80096d6:	f001 fde9 	bl	800b2ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80096da:	2340      	movs	r3, #64	; 0x40
 80096dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80096de:	2302      	movs	r3, #2
 80096e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096e2:	2300      	movs	r3, #0
 80096e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096e6:	2300      	movs	r3, #0
 80096e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 80096ea:	2305      	movs	r3, #5
 80096ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80096ee:	f107 0314 	add.w	r3, r7, #20
 80096f2:	4619      	mov	r1, r3
 80096f4:	4806      	ldr	r0, [pc, #24]	; (8009710 <HAL_TIM_Encoder_MspInit+0xc0>)
 80096f6:	f001 fdd9 	bl	800b2ac <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80096fa:	bf00      	nop
 80096fc:	3728      	adds	r7, #40	; 0x28
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	40013400 	.word	0x40013400
 8009708:	40021000 	.word	0x40021000
 800970c:	48000800 	.word	0x48000800
 8009710:	48000400 	.word	0x48000400

08009714 <tmc5160_position>:
#endif

extern motor_config mc;

void tmc5160_position(int32_t position)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
	uint8_t WData[5] = {0};
 800971c:	2300      	movs	r3, #0
 800971e:	60bb      	str	r3, [r7, #8]
 8009720:	2300      	movs	r3, #0
 8009722:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; //SPI send: 0xA000000000; // RAMPMODE = 1 (position move)
 8009724:	23a0      	movs	r3, #160	; 0xa0
 8009726:	723b      	strb	r3, [r7, #8]
 8009728:	2300      	movs	r3, #0
 800972a:	727b      	strb	r3, [r7, #9]
 800972c:	2300      	movs	r3, #0
 800972e:	72bb      	strb	r3, [r7, #10]
 8009730:	2300      	movs	r3, #0
 8009732:	72fb      	strb	r3, [r7, #11]
 8009734:	2300      	movs	r3, #0
 8009736:	733b      	strb	r3, [r7, #12]
	  tmc5160_write(WData);
 8009738:	f107 0308 	add.w	r3, r7, #8
 800973c:	4618      	mov	r0, r3
 800973e:	f000 f90f 	bl	8009960 <tmc5160_write>

	WData[0] = 0xAD; //moving register
 8009742:	23ad      	movs	r3, #173	; 0xad
 8009744:	723b      	strb	r3, [r7, #8]
	WData[1] = (position & 0xFF000000) >> 24; //position in steps
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	0e1b      	lsrs	r3, r3, #24
 800974a:	b2db      	uxtb	r3, r3
 800974c:	727b      	strb	r3, [r7, #9]
	WData[2] = (position & 0x00FF0000) >> 16;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	141b      	asrs	r3, r3, #16
 8009752:	b2db      	uxtb	r3, r3
 8009754:	72bb      	strb	r3, [r7, #10]
	WData[3] = (position & 0x0000FF00) >> 8;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	121b      	asrs	r3, r3, #8
 800975a:	b2db      	uxtb	r3, r3
 800975c:	72fb      	strb	r3, [r7, #11]
	WData[4] = (position & 0x000000FF);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	b2db      	uxtb	r3, r3
 8009762:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009764:	f107 0308 	add.w	r3, r7, #8
 8009768:	4618      	mov	r0, r3
 800976a:	f000 f8f9 	bl	8009960 <tmc5160_write>
}
 800976e:	bf00      	nop
 8009770:	3710      	adds	r7, #16
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
	...

08009778 <tmc5160_move>:

void tmc5160_move(int32_t vel)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b086      	sub	sp, #24
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
	vel *= 1.3981013; //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f7f6 fef7 	bl	8000574 <__aeabi_i2d>
 8009786:	a336      	add	r3, pc, #216	; (adr r3, 8009860 <tmc5160_move+0xe8>)
 8009788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978c:	f7f6 ff5c 	bl	8000648 <__aeabi_dmul>
 8009790:	4602      	mov	r2, r0
 8009792:	460b      	mov	r3, r1
 8009794:	4610      	mov	r0, r2
 8009796:	4619      	mov	r1, r3
 8009798:	f7f7 fa06 	bl	8000ba8 <__aeabi_d2iz>
 800979c:	4603      	mov	r3, r0
 800979e:	607b      	str	r3, [r7, #4]
	int32_t v1;
	uint8_t WData[5] = {0};
 80097a0:	2300      	movs	r3, #0
 80097a2:	60fb      	str	r3, [r7, #12]
 80097a4:	2300      	movs	r3, #0
 80097a6:	743b      	strb	r3, [r7, #16]

	v1 = vel >> 1; // >> 1 (to divide by 2)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	105b      	asrs	r3, r3, #1
 80097ac:	617b      	str	r3, [r7, #20]

	if (vel < 0) //select positive or negative mode depending on vel sign
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	da0f      	bge.n	80097d4 <tmc5160_move+0x5c>
	{
		  WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x02; //SPI send: 0xA000000001; // RAMPMODE = 1 (positive velocity move)
 80097b4:	23a0      	movs	r3, #160	; 0xa0
 80097b6:	733b      	strb	r3, [r7, #12]
 80097b8:	2300      	movs	r3, #0
 80097ba:	737b      	strb	r3, [r7, #13]
 80097bc:	2300      	movs	r3, #0
 80097be:	73bb      	strb	r3, [r7, #14]
 80097c0:	2300      	movs	r3, #0
 80097c2:	73fb      	strb	r3, [r7, #15]
 80097c4:	2302      	movs	r3, #2
 80097c6:	743b      	strb	r3, [r7, #16]
		  tmc5160_write(WData);
 80097c8:	f107 030c 	add.w	r3, r7, #12
 80097cc:	4618      	mov	r0, r3
 80097ce:	f000 f8c7 	bl	8009960 <tmc5160_write>
 80097d2:	e00e      	b.n	80097f2 <tmc5160_move+0x7a>
	}
	else
	{
		  WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x01; //SPI send: 0xA000000001; // RAMPMODE = 2 (negative velocity move)
 80097d4:	23a0      	movs	r3, #160	; 0xa0
 80097d6:	733b      	strb	r3, [r7, #12]
 80097d8:	2300      	movs	r3, #0
 80097da:	737b      	strb	r3, [r7, #13]
 80097dc:	2300      	movs	r3, #0
 80097de:	73bb      	strb	r3, [r7, #14]
 80097e0:	2300      	movs	r3, #0
 80097e2:	73fb      	strb	r3, [r7, #15]
 80097e4:	2301      	movs	r3, #1
 80097e6:	743b      	strb	r3, [r7, #16]
		  tmc5160_write(WData);
 80097e8:	f107 030c 	add.w	r3, r7, #12
 80097ec:	4618      	mov	r0, r3
 80097ee:	f000 f8b7 	bl	8009960 <tmc5160_write>
	}

	//Acceleration threshold velocity V1
	WData[0] = 0xA5; //V1 speed register
 80097f2:	23a5      	movs	r3, #165	; 0xa5
 80097f4:	733b      	strb	r3, [r7, #12]
	WData[1] = (v1 & 0xFF000000) >> 24;
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	0e1b      	lsrs	r3, r3, #24
 80097fa:	b2db      	uxtb	r3, r3
 80097fc:	737b      	strb	r3, [r7, #13]
	WData[2] = (v1 & 0x00FF0000) >> 16;
 80097fe:	697b      	ldr	r3, [r7, #20]
 8009800:	141b      	asrs	r3, r3, #16
 8009802:	b2db      	uxtb	r3, r3
 8009804:	73bb      	strb	r3, [r7, #14]
	WData[3] = (v1 & 0x0000FF00) >> 8;
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	121b      	asrs	r3, r3, #8
 800980a:	b2db      	uxtb	r3, r3
 800980c:	73fb      	strb	r3, [r7, #15]
	WData[4] = (v1 & 0x000000FF);
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	b2db      	uxtb	r3, r3
 8009812:	743b      	strb	r3, [r7, #16]
	tmc5160_write(WData);
 8009814:	f107 030c 	add.w	r3, r7, #12
 8009818:	4618      	mov	r0, r3
 800981a:	f000 f8a1 	bl	8009960 <tmc5160_write>

	vel = abs(vel);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	bfb8      	it	lt
 8009824:	425b      	neglt	r3, r3
 8009826:	607b      	str	r3, [r7, #4]
	//sending VMAX
	WData[0] = 0xA7; //VMAX speed register
 8009828:	23a7      	movs	r3, #167	; 0xa7
 800982a:	733b      	strb	r3, [r7, #12]
	WData[1] = (vel & 0xFF000000) >> 24;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	0e1b      	lsrs	r3, r3, #24
 8009830:	b2db      	uxtb	r3, r3
 8009832:	737b      	strb	r3, [r7, #13]
	WData[2] = (vel & 0x00FF0000) >> 16;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	141b      	asrs	r3, r3, #16
 8009838:	b2db      	uxtb	r3, r3
 800983a:	73bb      	strb	r3, [r7, #14]
	WData[3] = (vel & 0x0000FF00) >> 8;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	121b      	asrs	r3, r3, #8
 8009840:	b2db      	uxtb	r3, r3
 8009842:	73fb      	strb	r3, [r7, #15]
	WData[4] = (vel & 0x000000FF);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	b2db      	uxtb	r3, r3
 8009848:	743b      	strb	r3, [r7, #16]
	tmc5160_write(WData);
 800984a:	f107 030c 	add.w	r3, r7, #12
 800984e:	4618      	mov	r0, r3
 8009850:	f000 f886 	bl	8009960 <tmc5160_write>
}
 8009854:	bf00      	nop
 8009856:	3718      	adds	r7, #24
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}
 800985c:	f3af 8000 	nop.w
 8009860:	77ffebde 	.word	0x77ffebde
 8009864:	3ff65e9f 	.word	0x3ff65e9f

08009868 <tmc5160_velocity>:
	WData[0] = 0xAB; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // VSTOP = 10 Stop velocity (Near to zero)
	tmc5160_write(WData);
}

void tmc5160_velocity(uint32_t vel)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b086      	sub	sp, #24
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
	vel *= 1.3981013; //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f7f6 fe6f 	bl	8000554 <__aeabi_ui2d>
 8009876:	a322      	add	r3, pc, #136	; (adr r3, 8009900 <tmc5160_velocity+0x98>)
 8009878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800987c:	f7f6 fee4 	bl	8000648 <__aeabi_dmul>
 8009880:	4602      	mov	r2, r0
 8009882:	460b      	mov	r3, r1
 8009884:	4610      	mov	r0, r2
 8009886:	4619      	mov	r1, r3
 8009888:	f7f7 f9b6 	bl	8000bf8 <__aeabi_d2uiz>
 800988c:	4603      	mov	r3, r0
 800988e:	607b      	str	r3, [r7, #4]
	uint32_t v1;
	uint8_t WData[5] = {0};
 8009890:	2300      	movs	r3, #0
 8009892:	60fb      	str	r3, [r7, #12]
 8009894:	2300      	movs	r3, #0
 8009896:	743b      	strb	r3, [r7, #16]

	v1 = vel >> 1; // >> 1 (to divide by 2)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	085b      	lsrs	r3, r3, #1
 800989c:	617b      	str	r3, [r7, #20]

	//Acceleration threshold velocity V1
	WData[0] = 0xA5; //V1 speed register
 800989e:	23a5      	movs	r3, #165	; 0xa5
 80098a0:	733b      	strb	r3, [r7, #12]
	WData[1] = (v1 & 0xFF000000) >> 24;
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	0e1b      	lsrs	r3, r3, #24
 80098a6:	b2db      	uxtb	r3, r3
 80098a8:	737b      	strb	r3, [r7, #13]
	WData[2] = (v1 & 0x00FF0000) >> 16;
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	0c1b      	lsrs	r3, r3, #16
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	73bb      	strb	r3, [r7, #14]
	WData[3] = (v1 & 0x0000FF00) >> 8;
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	0a1b      	lsrs	r3, r3, #8
 80098b6:	b2db      	uxtb	r3, r3
 80098b8:	73fb      	strb	r3, [r7, #15]
	WData[4] = (v1 & 0x000000FF);
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	743b      	strb	r3, [r7, #16]
	tmc5160_write(WData);
 80098c0:	f107 030c 	add.w	r3, r7, #12
 80098c4:	4618      	mov	r0, r3
 80098c6:	f000 f84b 	bl	8009960 <tmc5160_write>

	//VMAX
	WData[0] = 0xA7; //VMAX speed register
 80098ca:	23a7      	movs	r3, #167	; 0xa7
 80098cc:	733b      	strb	r3, [r7, #12]
	WData[1] = (vel & 0xFF000000) >> 24;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	0e1b      	lsrs	r3, r3, #24
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	737b      	strb	r3, [r7, #13]
	WData[2] = (vel & 0x00FF0000) >> 16;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	0c1b      	lsrs	r3, r3, #16
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	73bb      	strb	r3, [r7, #14]
	WData[3] = (vel & 0x0000FF00) >> 8;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	0a1b      	lsrs	r3, r3, #8
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	73fb      	strb	r3, [r7, #15]
	WData[4] = (vel & 0x000000FF);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	743b      	strb	r3, [r7, #16]
	tmc5160_write(WData);
 80098ec:	f107 030c 	add.w	r3, r7, #12
 80098f0:	4618      	mov	r0, r3
 80098f2:	f000 f835 	bl	8009960 <tmc5160_write>

}
 80098f6:	bf00      	nop
 80098f8:	3718      	adds	r7, #24
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
 80098fe:	bf00      	nop
 8009900:	77ffebde 	.word	0x77ffebde
 8009904:	3ff65e9f 	.word	0x3ff65e9f

08009908 <tmc5160_effort>:

void tmc5160_effort(double effort, motor_config* mc)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b086      	sub	sp, #24
 800990c:	af00      	add	r7, sp, #0
 800990e:	ed87 0b02 	vstr	d0, [r7, #8]
 8009912:	6078      	str	r0, [r7, #4]
uint8_t IRUN = 0;
 8009914:	2300      	movs	r3, #0
 8009916:	75fb      	strb	r3, [r7, #23]
uint8_t IHOLD = 0;
 8009918:	2300      	movs	r3, #0
 800991a:	75bb      	strb	r3, [r7, #22]
uint8_t WData[5] = {0};
 800991c:	2300      	movs	r3, #0
 800991e:	613b      	str	r3, [r7, #16]
 8009920:	2300      	movs	r3, #0
 8009922:	753b      	strb	r3, [r7, #20]

IRUN =  tmc5160_torque_to_curent(effort, mc);
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	ed97 0b02 	vldr	d0, [r7, #8]
 800992a:	f000 fa5e 	bl	8009dea <tmc5160_torque_to_curent>
 800992e:	4603      	mov	r3, r0
 8009930:	75fb      	strb	r3, [r7, #23]
IHOLD = IRUN >> 1;
 8009932:	7dfb      	ldrb	r3, [r7, #23]
 8009934:	085b      	lsrs	r3, r3, #1
 8009936:	75bb      	strb	r3, [r7, #22]

WData[0] = 0x90;
 8009938:	2390      	movs	r3, #144	; 0x90
 800993a:	743b      	strb	r3, [r7, #16]
WData[1] = 0x00;
 800993c:	2300      	movs	r3, #0
 800993e:	747b      	strb	r3, [r7, #17]
WData[2] = 0x00; // IHOLDDELAY=0 TODO?
 8009940:	2300      	movs	r3, #0
 8009942:	74bb      	strb	r3, [r7, #18]
WData[3] = IRUN; // IRUN
 8009944:	7dfb      	ldrb	r3, [r7, #23]
 8009946:	74fb      	strb	r3, [r7, #19]
WData[4] = IHOLD; // IHOLD
 8009948:	7dbb      	ldrb	r3, [r7, #22]
 800994a:	753b      	strb	r3, [r7, #20]

tmc5160_write(WData);
 800994c:	f107 0310 	add.w	r3, r7, #16
 8009950:	4618      	mov	r0, r3
 8009952:	f000 f805 	bl	8009960 <tmc5160_write>
}
 8009956:	bf00      	nop
 8009958:	3718      	adds	r7, #24
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
	...

08009960 <tmc5160_write>:
	tmc5160_write(WData);
}


void tmc5160_write(uint8_t* data)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b082      	sub	sp, #8
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_STEPPER_MOTOR_DRIVER_NSS_GPIO, _STEPPER_MOTOR_DRIVER_NSS_PIN, GPIO_PIN_RESET); //CS LOW
 8009968:	2200      	movs	r2, #0
 800996a:	2110      	movs	r1, #16
 800996c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009970:	f001 fe1e 	bl	800b5b0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&_STEPPER_MOTOR_DRIVER_SPI, data, 5, HAL_MAX_DELAY);
 8009974:	f04f 33ff 	mov.w	r3, #4294967295
 8009978:	2205      	movs	r2, #5
 800997a:	6879      	ldr	r1, [r7, #4]
 800997c:	4806      	ldr	r0, [pc, #24]	; (8009998 <tmc5160_write+0x38>)
 800997e:	f004 f9c6 	bl	800dd0e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_STEPPER_MOTOR_DRIVER_NSS_GPIO, _STEPPER_MOTOR_DRIVER_NSS_PIN, GPIO_PIN_SET); //CS HIGH
 8009982:	2201      	movs	r2, #1
 8009984:	2110      	movs	r1, #16
 8009986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800998a:	f001 fe11 	bl	800b5b0 <HAL_GPIO_WritePin>
}
 800998e:	bf00      	nop
 8009990:	3708      	adds	r7, #8
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	2000079c 	.word	0x2000079c

0800999c <tmc5160_read>:


void tmc5160_read(uint8_t* WData, uint8_t* RData)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af02      	add	r7, sp, #8
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 80099a6:	2200      	movs	r2, #0
 80099a8:	2110      	movs	r1, #16
 80099aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80099ae:	f001 fdff 	bl	800b5b0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&_STEPPER_MOTOR_DRIVER_SPI, WData, RData, 5, HAL_MAX_DELAY);
 80099b2:	f04f 33ff 	mov.w	r3, #4294967295
 80099b6:	9300      	str	r3, [sp, #0]
 80099b8:	2305      	movs	r3, #5
 80099ba:	683a      	ldr	r2, [r7, #0]
 80099bc:	6879      	ldr	r1, [r7, #4]
 80099be:	4812      	ldr	r0, [pc, #72]	; (8009a08 <tmc5160_read+0x6c>)
 80099c0:	f004 fb1a 	bl	800dff8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 80099c4:	2201      	movs	r2, #1
 80099c6:	2110      	movs	r1, #16
 80099c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80099cc:	f001 fdf0 	bl	800b5b0 <HAL_GPIO_WritePin>
	nop();
 80099d0:	bf00      	nop
	nop();
 80099d2:	bf00      	nop
	nop();
 80099d4:	bf00      	nop
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); //CS LOW
 80099d6:	2200      	movs	r2, #0
 80099d8:	2110      	movs	r1, #16
 80099da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80099de:	f001 fde7 	bl	800b5b0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&_STEPPER_MOTOR_DRIVER_SPI, WData, RData, 5, HAL_MAX_DELAY);
 80099e2:	f04f 33ff 	mov.w	r3, #4294967295
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	2305      	movs	r3, #5
 80099ea:	683a      	ldr	r2, [r7, #0]
 80099ec:	6879      	ldr	r1, [r7, #4]
 80099ee:	4806      	ldr	r0, [pc, #24]	; (8009a08 <tmc5160_read+0x6c>)
 80099f0:	f004 fb02 	bl	800dff8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 80099f4:	2201      	movs	r2, #1
 80099f6:	2110      	movs	r1, #16
 80099f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80099fc:	f001 fdd8 	bl	800b5b0 <HAL_GPIO_WritePin>
}
 8009a00:	bf00      	nop
 8009a02:	3708      	adds	r7, #8
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}
 8009a08:	2000079c 	.word	0x2000079c

08009a0c <tmc5160_position_read>:


int32_t tmc5160_position_read()
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b086      	sub	sp, #24
 8009a10:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009a12:	2300      	movs	r3, #0
 8009a14:	60fb      	str	r3, [r7, #12]
 8009a16:	2300      	movs	r3, #0
 8009a18:	743b      	strb	r3, [r7, #16]
	uint8_t RData[5] = {0};
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	607b      	str	r3, [r7, #4]
 8009a1e:	2300      	movs	r3, #0
 8009a20:	723b      	strb	r3, [r7, #8]
	WData[0] = 0x21; //XACTUAL register address
 8009a22:	2321      	movs	r3, #33	; 0x21
 8009a24:	733b      	strb	r3, [r7, #12]
	tmc5160_read(WData, RData);
 8009a26:	1d3a      	adds	r2, r7, #4
 8009a28:	f107 030c 	add.w	r3, r7, #12
 8009a2c:	4611      	mov	r1, r2
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f7ff ffb4 	bl	800999c <tmc5160_read>

	int32_t response = 0;
 8009a34:	2300      	movs	r3, #0
 8009a36:	617b      	str	r3, [r7, #20]

    response |= (RData[1]);
 8009a38:	797b      	ldrb	r3, [r7, #5]
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	4313      	orrs	r3, r2
 8009a40:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	021b      	lsls	r3, r3, #8
 8009a46:	617b      	str	r3, [r7, #20]
    response |= (RData[2]);
 8009a48:	79bb      	ldrb	r3, [r7, #6]
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	4313      	orrs	r3, r2
 8009a50:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	021b      	lsls	r3, r3, #8
 8009a56:	617b      	str	r3, [r7, #20]
    response |= (RData[3]);
 8009a58:	79fb      	ldrb	r3, [r7, #7]
 8009a5a:	461a      	mov	r2, r3
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	021b      	lsls	r3, r3, #8
 8009a66:	617b      	str	r3, [r7, #20]
    response |= (RData[4]);
 8009a68:	7a3b      	ldrb	r3, [r7, #8]
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	617b      	str	r3, [r7, #20]

	return response;
 8009a72:	697b      	ldr	r3, [r7, #20]
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3718      	adds	r7, #24
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}
 8009a7c:	0000      	movs	r0, r0
	...

08009a80 <tmc5160_velocity_read>:

int32_t tmc5160_velocity_read()
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b086      	sub	sp, #24
 8009a84:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009a86:	2300      	movs	r3, #0
 8009a88:	60bb      	str	r3, [r7, #8]
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	733b      	strb	r3, [r7, #12]
	uint8_t RData[5] = {0};
 8009a8e:	2300      	movs	r3, #0
 8009a90:	603b      	str	r3, [r7, #0]
 8009a92:	2300      	movs	r3, #0
 8009a94:	713b      	strb	r3, [r7, #4]
	WData[0] = 0x22; //VACTUAL register address
 8009a96:	2322      	movs	r3, #34	; 0x22
 8009a98:	723b      	strb	r3, [r7, #8]
	tmc5160_read(WData, RData);
 8009a9a:	463a      	mov	r2, r7
 8009a9c:	f107 0308 	add.w	r3, r7, #8
 8009aa0:	4611      	mov	r1, r2
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7ff ff7a 	bl	800999c <tmc5160_read>

	int32_t response = 0;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	617b      	str	r3, [r7, #20]

    response |= (RData[1] & 0xFF);
 8009aac:	787b      	ldrb	r3, [r7, #1]
 8009aae:	461a      	mov	r2, r3
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	021b      	lsls	r3, r3, #8
 8009aba:	617b      	str	r3, [r7, #20]
    response |= (RData[2] & 0xFF);
 8009abc:	78bb      	ldrb	r3, [r7, #2]
 8009abe:	461a      	mov	r2, r3
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	4313      	orrs	r3, r2
 8009ac4:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	021b      	lsls	r3, r3, #8
 8009aca:	617b      	str	r3, [r7, #20]
    response |= (RData[3] & 0xFF);
 8009acc:	78fb      	ldrb	r3, [r7, #3]
 8009ace:	461a      	mov	r2, r3
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	617b      	str	r3, [r7, #20]
    response <<= 8;
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	021b      	lsls	r3, r3, #8
 8009ada:	617b      	str	r3, [r7, #20]
    response |= (RData[4] & 0xFF);
 8009adc:	793b      	ldrb	r3, [r7, #4]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	617b      	str	r3, [r7, #20]

    int32_t rv = 0;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	613b      	str	r3, [r7, #16]
    rv = sign_extend_bits_to_32(response, 24);
 8009aea:	2118      	movs	r1, #24
 8009aec:	6978      	ldr	r0, [r7, #20]
 8009aee:	f000 fa73 	bl	8009fd8 <sign_extend_bits_to_32>
 8009af2:	6138      	str	r0, [r7, #16]

	return (rv / 1.3981013); //1.3981.. is the time ratio according to "Microstep velocity time reference t for velocities: TSTEP = fCLK / fSTEP" see ref on p. 81 of datasheet
 8009af4:	6938      	ldr	r0, [r7, #16]
 8009af6:	f7f6 fd3d 	bl	8000574 <__aeabi_i2d>
 8009afa:	a309      	add	r3, pc, #36	; (adr r3, 8009b20 <tmc5160_velocity_read+0xa0>)
 8009afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b00:	f7f6 fecc 	bl	800089c <__aeabi_ddiv>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4610      	mov	r0, r2
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	f7f7 f84c 	bl	8000ba8 <__aeabi_d2iz>
 8009b10:	4603      	mov	r3, r0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3718      	adds	r7, #24
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	f3af 8000 	nop.w
 8009b20:	77ffebde 	.word	0x77ffebde
 8009b24:	3ff65e9f 	.word	0x3ff65e9f

08009b28 <tmc5160_init>:

void tmc5160_init(motor_config * mc)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); //DRV SLEEP 0 for power on, 1 for power off
 8009b30:	2200      	movs	r2, #0
 8009b32:	2120      	movs	r1, #32
 8009b34:	487a      	ldr	r0, [pc, #488]	; (8009d20 <tmc5160_init+0x1f8>)
 8009b36:	f001 fd3b 	bl	800b5b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); //SPI_MODE ON
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009b40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b44:	f001 fd34 	bl	800b5b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET); //SD_MODE OFF INTERNAL RAMP GENERATOR ON
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009b4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b52:	f001 fd2d 	bl	800b5b0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); //CS HIGH
 8009b56:	2201      	movs	r2, #1
 8009b58:	2110      	movs	r1, #16
 8009b5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b5e:	f001 fd27 	bl	800b5b0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); //DIR
 8009b62:	2200      	movs	r2, #0
 8009b64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009b68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b6c:	f001 fd20 	bl	800b5b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //STEP
 8009b70:	2200      	movs	r2, #0
 8009b72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009b76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009b7a:	f001 fd19 	bl	800b5b0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8009b7e:	2064      	movs	r0, #100	; 0x64
 8009b80:	f000 fb54 	bl	800a22c <HAL_Delay>

	uint8_t WData[5] = {0};
 8009b84:	2300      	movs	r3, #0
 8009b86:	60bb      	str	r3, [r7, #8]
 8009b88:	2300      	movs	r3, #0
 8009b8a:	733b      	strb	r3, [r7, #12]

	WData[0] = 0xEC; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC3; // CHOPCONF: TOFF=3, HSTRT=4, HEND=1, TBL=2, CHM=0 (SpreadCycle)
 8009b8c:	23ec      	movs	r3, #236	; 0xec
 8009b8e:	723b      	strb	r3, [r7, #8]
 8009b90:	2300      	movs	r3, #0
 8009b92:	727b      	strb	r3, [r7, #9]
 8009b94:	2300      	movs	r3, #0
 8009b96:	72bb      	strb	r3, [r7, #10]
 8009b98:	2300      	movs	r3, #0
 8009b9a:	72fb      	strb	r3, [r7, #11]
 8009b9c:	23c3      	movs	r3, #195	; 0xc3
 8009b9e:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009ba0:	f107 0308 	add.w	r3, r7, #8
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	f7ff fedb 	bl	8009960 <tmc5160_write>

	WData[0] = 0x90; WData[1] = 0x00; WData[2] = 0x00; WData[3] = mc->init_irun; WData[4] = mc->init_irun; //  IHOLDDELAY=0,  IRUN=10/31,  IHOLD=02/31
 8009baa:	2390      	movs	r3, #144	; 0x90
 8009bac:	723b      	strb	r3, [r7, #8]
 8009bae:	2300      	movs	r3, #0
 8009bb0:	727b      	strb	r3, [r7, #9]
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	72bb      	strb	r3, [r7, #10]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8009bbc:	b2db      	uxtb	r3, r3
 8009bbe:	72fb      	strb	r3, [r7, #11]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009bca:	f107 0308 	add.w	r3, r7, #8
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f7ff fec6 	bl	8009960 <tmc5160_write>

	WData[0] = 0x91; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // TPOWERDOWN=10: Delay before power down in stand still
 8009bd4:	2391      	movs	r3, #145	; 0x91
 8009bd6:	723b      	strb	r3, [r7, #8]
 8009bd8:	2300      	movs	r3, #0
 8009bda:	727b      	strb	r3, [r7, #9]
 8009bdc:	2300      	movs	r3, #0
 8009bde:	72bb      	strb	r3, [r7, #10]
 8009be0:	2300      	movs	r3, #0
 8009be2:	72fb      	strb	r3, [r7, #11]
 8009be4:	230a      	movs	r3, #10
 8009be6:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009be8:	f107 0308 	add.w	r3, r7, #8
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7ff feb7 	bl	8009960 <tmc5160_write>

	//WData[0] = 0xF0; WData[1] = 0x04; WData[2] = 0x0d; WData[3] = 0x00; WData[4] = 0x30; // PWM_CONF PWM_FREQ 35kHz TODO
	//tmc5160_write(WData);

	WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 8009bf2:	2380      	movs	r3, #128	; 0x80
 8009bf4:	723b      	strb	r3, [r7, #8]
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	727b      	strb	r3, [r7, #9]
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	72bb      	strb	r3, [r7, #10]
 8009bfe:	2300      	movs	r3, #0
 8009c00:	72fb      	strb	r3, [r7, #11]
 8009c02:	2304      	movs	r3, #4
 8009c04:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009c06:	f107 0308 	add.w	r3, r7, #8
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f7ff fea8 	bl	8009960 <tmc5160_write>

	tmc5160_velocity(1000000); //initial vel config
 8009c10:	4844      	ldr	r0, [pc, #272]	; (8009d24 <tmc5160_init+0x1fc>)
 8009c12:	f7ff fe29 	bl	8009868 <tmc5160_velocity>

	WData[0] = 0x93; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0xC8; // TPWM_THRS=200 yields a switching velocity about 35000 = ca. 30RPM
 8009c16:	2393      	movs	r3, #147	; 0x93
 8009c18:	723b      	strb	r3, [r7, #8]
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	727b      	strb	r3, [r7, #9]
 8009c1e:	2300      	movs	r3, #0
 8009c20:	72bb      	strb	r3, [r7, #10]
 8009c22:	2300      	movs	r3, #0
 8009c24:	72fb      	strb	r3, [r7, #11]
 8009c26:	23c8      	movs	r3, #200	; 0xc8
 8009c28:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009c2a:	f107 0308 	add.w	r3, r7, #8
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f7ff fe96 	bl	8009960 <tmc5160_write>

	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; //SPI send: 0xA000000000; // RAMPMODE = 0 (Target position move)
 8009c34:	23a0      	movs	r3, #160	; 0xa0
 8009c36:	723b      	strb	r3, [r7, #8]
 8009c38:	2300      	movs	r3, #0
 8009c3a:	727b      	strb	r3, [r7, #9]
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	72bb      	strb	r3, [r7, #10]
 8009c40:	2300      	movs	r3, #0
 8009c42:	72fb      	strb	r3, [r7, #11]
 8009c44:	2300      	movs	r3, #0
 8009c46:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009c48:	f107 0308 	add.w	r3, r7, #8
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f7ff fe87 	bl	8009960 <tmc5160_write>

	WData[0] = 0xA3; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // Start acceleration = 10 (Near start)
 8009c52:	23a3      	movs	r3, #163	; 0xa3
 8009c54:	723b      	strb	r3, [r7, #8]
 8009c56:	2300      	movs	r3, #0
 8009c58:	727b      	strb	r3, [r7, #9]
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	72bb      	strb	r3, [r7, #10]
 8009c5e:	2300      	movs	r3, #0
 8009c60:	72fb      	strb	r3, [r7, #11]
 8009c62:	230a      	movs	r3, #10
 8009c64:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009c66:	f107 0308 	add.w	r3, r7, #8
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f7ff fe78 	bl	8009960 <tmc5160_write>

	WData[0] = 0xA4; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x6e; WData[4] = 0x20; // A1 = 10 000 First acceleration
 8009c70:	23a4      	movs	r3, #164	; 0xa4
 8009c72:	723b      	strb	r3, [r7, #8]
 8009c74:	2300      	movs	r3, #0
 8009c76:	727b      	strb	r3, [r7, #9]
 8009c78:	2300      	movs	r3, #0
 8009c7a:	72bb      	strb	r3, [r7, #10]
 8009c7c:	236e      	movs	r3, #110	; 0x6e
 8009c7e:	72fb      	strb	r3, [r7, #11]
 8009c80:	2320      	movs	r3, #32
 8009c82:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009c84:	f107 0308 	add.w	r3, r7, #8
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f7ff fe69 	bl	8009960 <tmc5160_write>

	WData[0] = 0xA6; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x23; WData[4] = 0x88; // AMAX = 5 000 Acceleration above V1
 8009c8e:	23a6      	movs	r3, #166	; 0xa6
 8009c90:	723b      	strb	r3, [r7, #8]
 8009c92:	2300      	movs	r3, #0
 8009c94:	727b      	strb	r3, [r7, #9]
 8009c96:	2300      	movs	r3, #0
 8009c98:	72bb      	strb	r3, [r7, #10]
 8009c9a:	2323      	movs	r3, #35	; 0x23
 8009c9c:	72fb      	strb	r3, [r7, #11]
 8009c9e:	2388      	movs	r3, #136	; 0x88
 8009ca0:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009ca2:	f107 0308 	add.w	r3, r7, #8
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	f7ff fe5a 	bl	8009960 <tmc5160_write>

	WData[0] = 0xA8; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x23; WData[4] = 0x88; // DMAX = 5 000 Deceleration above V1
 8009cac:	23a8      	movs	r3, #168	; 0xa8
 8009cae:	723b      	strb	r3, [r7, #8]
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	727b      	strb	r3, [r7, #9]
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	72bb      	strb	r3, [r7, #10]
 8009cb8:	2323      	movs	r3, #35	; 0x23
 8009cba:	72fb      	strb	r3, [r7, #11]
 8009cbc:	2388      	movs	r3, #136	; 0x88
 8009cbe:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009cc0:	f107 0308 	add.w	r3, r7, #8
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f7ff fe4b 	bl	8009960 <tmc5160_write>

	WData[0] = 0xAA; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x6e; WData[4] = 0x20; // D1 = 10 000 Deceleration below V1
 8009cca:	23aa      	movs	r3, #170	; 0xaa
 8009ccc:	723b      	strb	r3, [r7, #8]
 8009cce:	2300      	movs	r3, #0
 8009cd0:	727b      	strb	r3, [r7, #9]
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	72bb      	strb	r3, [r7, #10]
 8009cd6:	236e      	movs	r3, #110	; 0x6e
 8009cd8:	72fb      	strb	r3, [r7, #11]
 8009cda:	2320      	movs	r3, #32
 8009cdc:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009cde:	f107 0308 	add.w	r3, r7, #8
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f7ff fe3c 	bl	8009960 <tmc5160_write>

	WData[0] = 0xAB; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x0A; // VSTOP = 10 Stop velocity (Near to zero)
 8009ce8:	23ab      	movs	r3, #171	; 0xab
 8009cea:	723b      	strb	r3, [r7, #8]
 8009cec:	2300      	movs	r3, #0
 8009cee:	727b      	strb	r3, [r7, #9]
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	72bb      	strb	r3, [r7, #10]
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	72fb      	strb	r3, [r7, #11]
 8009cf8:	230a      	movs	r3, #10
 8009cfa:	733b      	strb	r3, [r7, #12]
	tmc5160_write(WData);
 8009cfc:	f107 0308 	add.w	r3, r7, #8
 8009d00:	4618      	mov	r0, r3
 8009d02:	f7ff fe2d 	bl	8009960 <tmc5160_write>

	tmc5160_set_motor_direction(mc->direction);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	f000 f80b 	bl	8009d28 <tmc5160_set_motor_direction>

	HAL_Delay(100);
 8009d12:	2064      	movs	r0, #100	; 0x64
 8009d14:	f000 fa8a 	bl	800a22c <HAL_Delay>
}
 8009d18:	bf00      	nop
 8009d1a:	3710      	adds	r7, #16
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}
 8009d20:	48000800 	.word	0x48000800
 8009d24:	000f4240 	.word	0x000f4240

08009d28 <tmc5160_set_motor_direction>:


void tmc5160_set_motor_direction(int8_t dir)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b086      	sub	sp, #24
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	4603      	mov	r3, r0
 8009d30:	71fb      	strb	r3, [r7, #7]
	if(dir < 0)
 8009d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	da13      	bge.n	8009d62 <tmc5160_set_motor_direction+0x3a>
	{
	  uint8_t WData[5] = {0};
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	613b      	str	r3, [r7, #16]
 8009d3e:	2300      	movs	r3, #0
 8009d40:	753b      	strb	r3, [r7, #20]
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x14; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 8009d42:	2380      	movs	r3, #128	; 0x80
 8009d44:	743b      	strb	r3, [r7, #16]
 8009d46:	2300      	movs	r3, #0
 8009d48:	747b      	strb	r3, [r7, #17]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	74bb      	strb	r3, [r7, #18]
 8009d4e:	2300      	movs	r3, #0
 8009d50:	74fb      	strb	r3, [r7, #19]
 8009d52:	2314      	movs	r3, #20
 8009d54:	753b      	strb	r3, [r7, #20]
	  tmc5160_write(WData);
 8009d56:	f107 0310 	add.w	r3, r7, #16
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f7ff fe00 	bl	8009960 <tmc5160_write>
	{
	  uint8_t WData[5] = {0};
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
	  tmc5160_write(WData);
	}
}
 8009d60:	e012      	b.n	8009d88 <tmc5160_set_motor_direction+0x60>
	  uint8_t WData[5] = {0};
 8009d62:	2300      	movs	r3, #0
 8009d64:	60bb      	str	r3, [r7, #8]
 8009d66:	2300      	movs	r3, #0
 8009d68:	733b      	strb	r3, [r7, #12]
	  WData[0] = 0x80; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x04; // EN_PWM_MODE=1 enables StealthChop (with default PWMCONF)
 8009d6a:	2380      	movs	r3, #128	; 0x80
 8009d6c:	723b      	strb	r3, [r7, #8]
 8009d6e:	2300      	movs	r3, #0
 8009d70:	727b      	strb	r3, [r7, #9]
 8009d72:	2300      	movs	r3, #0
 8009d74:	72bb      	strb	r3, [r7, #10]
 8009d76:	2300      	movs	r3, #0
 8009d78:	72fb      	strb	r3, [r7, #11]
 8009d7a:	2304      	movs	r3, #4
 8009d7c:	733b      	strb	r3, [r7, #12]
	  tmc5160_write(WData);
 8009d7e:	f107 0308 	add.w	r3, r7, #8
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7ff fdec 	bl	8009960 <tmc5160_write>
}
 8009d88:	bf00      	nop
 8009d8a:	3718      	adds	r7, #24
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}

08009d90 <tmc5160_set_zero>:

void tmc5160_set_zero()
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b084      	sub	sp, #16
 8009d94:	af00      	add	r7, sp, #0
	uint8_t WData[5] = {0};
 8009d96:	2300      	movs	r3, #0
 8009d98:	607b      	str	r3, [r7, #4]
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	723b      	strb	r3, [r7, #8]
	uint32_t pos = 0;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	60fb      	str	r3, [r7, #12]
	//tmc5160_stop();
	pos = tmc5160_position_read();
 8009da2:	f7ff fe33 	bl	8009a0c <tmc5160_position_read>
 8009da6:	4603      	mov	r3, r0
 8009da8:	60fb      	str	r3, [r7, #12]
	WData[0] = 0xA0; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x03; // RAMPMODE = 3 (HOLD mode)
 8009daa:	23a0      	movs	r3, #160	; 0xa0
 8009dac:	713b      	strb	r3, [r7, #4]
 8009dae:	2300      	movs	r3, #0
 8009db0:	717b      	strb	r3, [r7, #5]
 8009db2:	2300      	movs	r3, #0
 8009db4:	71bb      	strb	r3, [r7, #6]
 8009db6:	2300      	movs	r3, #0
 8009db8:	71fb      	strb	r3, [r7, #7]
 8009dba:	2303      	movs	r3, #3
 8009dbc:	723b      	strb	r3, [r7, #8]
	tmc5160_write(WData);
 8009dbe:	1d3b      	adds	r3, r7, #4
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	f7ff fdcd 	bl	8009960 <tmc5160_write>

	WData[0] = 0xA1; WData[1] = 0x00; WData[2] = 0x00; WData[3] = 0x00; WData[4] = 0x00; // Set zero
 8009dc6:	23a1      	movs	r3, #161	; 0xa1
 8009dc8:	713b      	strb	r3, [r7, #4]
 8009dca:	2300      	movs	r3, #0
 8009dcc:	717b      	strb	r3, [r7, #5]
 8009dce:	2300      	movs	r3, #0
 8009dd0:	71bb      	strb	r3, [r7, #6]
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	71fb      	strb	r3, [r7, #7]
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	723b      	strb	r3, [r7, #8]
	tmc5160_write(WData);
 8009dda:	1d3b      	adds	r3, r7, #4
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f7ff fdbf 	bl	8009960 <tmc5160_write>
}
 8009de2:	bf00      	nop
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}

08009dea <tmc5160_torque_to_curent>:
	tmc5160_position(pos);
}


uint8_t tmc5160_torque_to_curent(double effort, motor_config * mc)
{
 8009dea:	b5b0      	push	{r4, r5, r7, lr}
 8009dec:	b086      	sub	sp, #24
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	ed87 0b02 	vstr	d0, [r7, #8]
 8009df4:	6078      	str	r0, [r7, #4]
	uint8_t IRUN = 0;
 8009df6:	2300      	movs	r3, #0
 8009df8:	75fb      	strb	r3, [r7, #23]
	effort = (effort > mc->max_effort)? mc->max_effort : effort; //TODO use clamp no ref function from utility
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f7f6 fbca 	bl	8000598 <__aeabi_f2d>
 8009e04:	4602      	mov	r2, r0
 8009e06:	460b      	mov	r3, r1
 8009e08:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009e0c:	f7f6 feac 	bl	8000b68 <__aeabi_dcmpgt>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d007      	beq.n	8009e26 <tmc5160_torque_to_curent+0x3c>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	685b      	ldr	r3, [r3, #4]
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f7f6 fbbc 	bl	8000598 <__aeabi_f2d>
 8009e20:	4602      	mov	r2, r0
 8009e22:	460b      	mov	r3, r1
 8009e24:	e001      	b.n	8009e2a <tmc5160_torque_to_curent+0x40>
 8009e26:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009e2a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	IRUN = (effort / mc->max_effort) * mc->max_irun_scaler;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	4618      	mov	r0, r3
 8009e34:	f7f6 fbb0 	bl	8000598 <__aeabi_f2d>
 8009e38:	4602      	mov	r2, r0
 8009e3a:	460b      	mov	r3, r1
 8009e3c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009e40:	f7f6 fd2c 	bl	800089c <__aeabi_ddiv>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	4614      	mov	r4, r2
 8009e4a:	461d      	mov	r5, r3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8009e52:	4618      	mov	r0, r3
 8009e54:	f7f6 fb8e 	bl	8000574 <__aeabi_i2d>
 8009e58:	4602      	mov	r2, r0
 8009e5a:	460b      	mov	r3, r1
 8009e5c:	4620      	mov	r0, r4
 8009e5e:	4629      	mov	r1, r5
 8009e60:	f7f6 fbf2 	bl	8000648 <__aeabi_dmul>
 8009e64:	4602      	mov	r2, r0
 8009e66:	460b      	mov	r3, r1
 8009e68:	4610      	mov	r0, r2
 8009e6a:	4619      	mov	r1, r3
 8009e6c:	f7f6 fec4 	bl	8000bf8 <__aeabi_d2uiz>
 8009e70:	4603      	mov	r3, r0
 8009e72:	75fb      	strb	r3, [r7, #23]
	return IRUN;
 8009e74:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3718      	adds	r7, #24
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08009e80 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8009e84:	4b22      	ldr	r3, [pc, #136]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009e86:	4a23      	ldr	r2, [pc, #140]	; (8009f14 <MX_USART2_UART_Init+0x94>)
 8009e88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8009e8a:	4b21      	ldr	r3, [pc, #132]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009e8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009e90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009e92:	4b1f      	ldr	r3, [pc, #124]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009e94:	2200      	movs	r2, #0
 8009e96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009e98:	4b1d      	ldr	r3, [pc, #116]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8009e9e:	4b1c      	ldr	r3, [pc, #112]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009ea4:	4b1a      	ldr	r3, [pc, #104]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009ea6:	220c      	movs	r2, #12
 8009ea8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009eaa:	4b19      	ldr	r3, [pc, #100]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009eac:	2200      	movs	r2, #0
 8009eae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009eb0:	4b17      	ldr	r3, [pc, #92]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009eb6:	4b16      	ldr	r3, [pc, #88]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8009ebc:	4b14      	ldr	r3, [pc, #80]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009ec2:	4b13      	ldr	r3, [pc, #76]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009ec8:	4811      	ldr	r0, [pc, #68]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009eca:	f004 ff1f 	bl	800ed0c <HAL_UART_Init>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d001      	beq.n	8009ed8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8009ed4:	f7f8 f80f 	bl	8001ef6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009ed8:	2100      	movs	r1, #0
 8009eda:	480d      	ldr	r0, [pc, #52]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009edc:	f006 f85d 	bl	800ff9a <HAL_UARTEx_SetTxFifoThreshold>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d001      	beq.n	8009eea <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8009ee6:	f7f8 f806 	bl	8001ef6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009eea:	2100      	movs	r1, #0
 8009eec:	4808      	ldr	r0, [pc, #32]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009eee:	f006 f892 	bl	8010016 <HAL_UARTEx_SetRxFifoThreshold>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d001      	beq.n	8009efc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8009ef8:	f7f7 fffd 	bl	8001ef6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8009efc:	4804      	ldr	r0, [pc, #16]	; (8009f10 <MX_USART2_UART_Init+0x90>)
 8009efe:	f006 f813 	bl	800ff28 <HAL_UARTEx_DisableFifoMode>
 8009f02:	4603      	mov	r3, r0
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d001      	beq.n	8009f0c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8009f08:	f7f7 fff5 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8009f0c:	bf00      	nop
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	200008b4 	.word	0x200008b4
 8009f14:	40004400 	.word	0x40004400

08009f18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b09e      	sub	sp, #120	; 0x78
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f20:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8009f24:	2200      	movs	r2, #0
 8009f26:	601a      	str	r2, [r3, #0]
 8009f28:	605a      	str	r2, [r3, #4]
 8009f2a:	609a      	str	r2, [r3, #8]
 8009f2c:	60da      	str	r2, [r3, #12]
 8009f2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009f30:	f107 0310 	add.w	r3, r7, #16
 8009f34:	2254      	movs	r2, #84	; 0x54
 8009f36:	2100      	movs	r1, #0
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f00a f87a 	bl	8014032 <memset>
  if(uartHandle->Instance==USART2)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4a23      	ldr	r2, [pc, #140]	; (8009fd0 <HAL_UART_MspInit+0xb8>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d13e      	bne.n	8009fc6 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8009f48:	2302      	movs	r3, #2
 8009f4a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009f50:	f107 0310 	add.w	r3, r7, #16
 8009f54:	4618      	mov	r0, r3
 8009f56:	f003 fbe1 	bl	800d71c <HAL_RCCEx_PeriphCLKConfig>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d001      	beq.n	8009f64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8009f60:	f7f7 ffc9 	bl	8001ef6 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8009f64:	4b1b      	ldr	r3, [pc, #108]	; (8009fd4 <HAL_UART_MspInit+0xbc>)
 8009f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f68:	4a1a      	ldr	r2, [pc, #104]	; (8009fd4 <HAL_UART_MspInit+0xbc>)
 8009f6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f6e:	6593      	str	r3, [r2, #88]	; 0x58
 8009f70:	4b18      	ldr	r3, [pc, #96]	; (8009fd4 <HAL_UART_MspInit+0xbc>)
 8009f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f78:	60fb      	str	r3, [r7, #12]
 8009f7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009f7c:	4b15      	ldr	r3, [pc, #84]	; (8009fd4 <HAL_UART_MspInit+0xbc>)
 8009f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f80:	4a14      	ldr	r2, [pc, #80]	; (8009fd4 <HAL_UART_MspInit+0xbc>)
 8009f82:	f043 0301 	orr.w	r3, r3, #1
 8009f86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009f88:	4b12      	ldr	r3, [pc, #72]	; (8009fd4 <HAL_UART_MspInit+0xbc>)
 8009f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f8c:	f003 0301 	and.w	r3, r3, #1
 8009f90:	60bb      	str	r3, [r7, #8]
 8009f92:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8009f94:	230c      	movs	r3, #12
 8009f96:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f98:	2302      	movs	r3, #2
 8009f9a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009fa4:	2307      	movs	r3, #7
 8009fa6:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009fa8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8009fac:	4619      	mov	r1, r3
 8009fae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009fb2:	f001 f97b 	bl	800b2ac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	2100      	movs	r1, #0
 8009fba:	2026      	movs	r0, #38	; 0x26
 8009fbc:	f000 fa33 	bl	800a426 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8009fc0:	2026      	movs	r0, #38	; 0x26
 8009fc2:	f000 fa4a 	bl	800a45a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8009fc6:	bf00      	nop
 8009fc8:	3778      	adds	r7, #120	; 0x78
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}
 8009fce:	bf00      	nop
 8009fd0:	40004400 	.word	0x40004400
 8009fd4:	40021000 	.word	0x40021000

08009fd8 <sign_extend_bits_to_32>:

#include "utility.h"


//TODO make sure that is works for less than 24 bit values
int32_t sign_extend_bits_to_32(int32_t x, uint8_t bits) {
 8009fd8:	b480      	push	{r7}
 8009fda:	b087      	sub	sp, #28
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	70fb      	strb	r3, [r7, #3]

	uint32_t sign_mask = 0;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	617b      	str	r3, [r7, #20]
	//getting value of sign bit
	sign_mask = 1u << (bits - 1);
 8009fe8:	78fb      	ldrb	r3, [r7, #3]
 8009fea:	3b01      	subs	r3, #1
 8009fec:	2201      	movs	r2, #1
 8009fee:	fa02 f303 	lsl.w	r3, r2, r3
 8009ff2:	617b      	str	r3, [r7, #20]
	uint32_t sign_bit = 0;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	613b      	str	r3, [r7, #16]
	sign_bit = x & sign_mask;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	697a      	ldr	r2, [r7, #20]
 8009ffc:	4013      	ands	r3, r2
 8009ffe:	613b      	str	r3, [r7, #16]
	if(sign_bit) //if value < 0 therefore sign_bit == 1, fill first 8 bits with 1
 800a000:	693b      	ldr	r3, [r7, #16]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d010      	beq.n	800a028 <sign_extend_bits_to_32+0x50>
	{
		int32_t res = 0;
 800a006:	2300      	movs	r3, #0
 800a008:	60fb      	str	r3, [r7, #12]
		int32_t mask = 0b11111111;
 800a00a:	23ff      	movs	r3, #255	; 0xff
 800a00c:	60bb      	str	r3, [r7, #8]
		res |= x;
 800a00e:	68fa      	ldr	r2, [r7, #12]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	4313      	orrs	r3, r2
 800a014:	60fb      	str	r3, [r7, #12]
		res |= (mask << (bits));
 800a016:	78fb      	ldrb	r3, [r7, #3]
 800a018:	68ba      	ldr	r2, [r7, #8]
 800a01a:	fa02 f303 	lsl.w	r3, r2, r3
 800a01e:	68fa      	ldr	r2, [r7, #12]
 800a020:	4313      	orrs	r3, r2
 800a022:	60fb      	str	r3, [r7, #12]
		return res;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	e000      	b.n	800a02a <sign_extend_bits_to_32+0x52>
	}
    return x; //else return value itself
 800a028:	687b      	ldr	r3, [r7, #4]
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	371c      	adds	r7, #28
 800a02e:	46bd      	mov	sp, r7
 800a030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a034:	4770      	bx	lr
	...

0800a038 <steps_to_rads>:
	*value = (((*min_value < *value)? *value : *min_value) > *max_value)? *max_value: *value;
}


float steps_to_rads(int32_t steps, int32_t full_steps)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
	float rads = 0;
 800a042:	f04f 0300 	mov.w	r3, #0
 800a046:	60fb      	str	r3, [r7, #12]
	rads = ((float)steps /(float)full_steps) * (M_PI * 2);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	ee07 3a90 	vmov	s15, r3
 800a04e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	ee07 3a90 	vmov	s15, r3
 800a058:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a05c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a060:	ee16 0a90 	vmov	r0, s13
 800a064:	f7f6 fa98 	bl	8000598 <__aeabi_f2d>
 800a068:	a30b      	add	r3, pc, #44	; (adr r3, 800a098 <steps_to_rads+0x60>)
 800a06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a06e:	f7f6 faeb 	bl	8000648 <__aeabi_dmul>
 800a072:	4602      	mov	r2, r0
 800a074:	460b      	mov	r3, r1
 800a076:	4610      	mov	r0, r2
 800a078:	4619      	mov	r1, r3
 800a07a:	f7f6 fddd 	bl	8000c38 <__aeabi_d2f>
 800a07e:	4603      	mov	r3, r0
 800a080:	60fb      	str	r3, [r7, #12]
	return rads;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	ee07 3a90 	vmov	s15, r3
}
 800a088:	eeb0 0a67 	vmov.f32	s0, s15
 800a08c:	3710      	adds	r7, #16
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}
 800a092:	bf00      	nop
 800a094:	f3af 8000 	nop.w
 800a098:	54442d18 	.word	0x54442d18
 800a09c:	401921fb 	.word	0x401921fb

0800a0a0 <rad_to_steps>:

int32_t rad_to_steps(float rads, int32_t full_steps)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b084      	sub	sp, #16
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	ed87 0a01 	vstr	s0, [r7, #4]
 800a0aa:	6038      	str	r0, [r7, #0]
	int32_t steps = 0;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	60fb      	str	r3, [r7, #12]
	steps = (int32_t)((full_steps * rads)/(M_PI * 2));
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	ee07 3a90 	vmov	s15, r3
 800a0b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a0ba:	edd7 7a01 	vldr	s15, [r7, #4]
 800a0be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0c2:	ee17 0a90 	vmov	r0, s15
 800a0c6:	f7f6 fa67 	bl	8000598 <__aeabi_f2d>
 800a0ca:	a309      	add	r3, pc, #36	; (adr r3, 800a0f0 <rad_to_steps+0x50>)
 800a0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d0:	f7f6 fbe4 	bl	800089c <__aeabi_ddiv>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	460b      	mov	r3, r1
 800a0d8:	4610      	mov	r0, r2
 800a0da:	4619      	mov	r1, r3
 800a0dc:	f7f6 fd64 	bl	8000ba8 <__aeabi_d2iz>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	60fb      	str	r3, [r7, #12]
	return steps;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	3710      	adds	r7, #16
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd80      	pop	{r7, pc}
 800a0ee:	bf00      	nop
 800a0f0:	54442d18 	.word	0x54442d18
 800a0f4:	401921fb 	.word	0x401921fb

0800a0f8 <Reset_Handler>:
 800a0f8:	480d      	ldr	r0, [pc, #52]	; (800a130 <LoopForever+0x2>)
 800a0fa:	4685      	mov	sp, r0
 800a0fc:	f7ff fa3c 	bl	8009578 <SystemInit>
 800a100:	480c      	ldr	r0, [pc, #48]	; (800a134 <LoopForever+0x6>)
 800a102:	490d      	ldr	r1, [pc, #52]	; (800a138 <LoopForever+0xa>)
 800a104:	4a0d      	ldr	r2, [pc, #52]	; (800a13c <LoopForever+0xe>)
 800a106:	2300      	movs	r3, #0
 800a108:	e002      	b.n	800a110 <LoopCopyDataInit>

0800a10a <CopyDataInit>:
 800a10a:	58d4      	ldr	r4, [r2, r3]
 800a10c:	50c4      	str	r4, [r0, r3]
 800a10e:	3304      	adds	r3, #4

0800a110 <LoopCopyDataInit>:
 800a110:	18c4      	adds	r4, r0, r3
 800a112:	428c      	cmp	r4, r1
 800a114:	d3f9      	bcc.n	800a10a <CopyDataInit>
 800a116:	4a0a      	ldr	r2, [pc, #40]	; (800a140 <LoopForever+0x12>)
 800a118:	4c0a      	ldr	r4, [pc, #40]	; (800a144 <LoopForever+0x16>)
 800a11a:	2300      	movs	r3, #0
 800a11c:	e001      	b.n	800a122 <LoopFillZerobss>

0800a11e <FillZerobss>:
 800a11e:	6013      	str	r3, [r2, #0]
 800a120:	3204      	adds	r2, #4

0800a122 <LoopFillZerobss>:
 800a122:	42a2      	cmp	r2, r4
 800a124:	d3fb      	bcc.n	800a11e <FillZerobss>
 800a126:	f00a f843 	bl	80141b0 <__libc_init_array>
 800a12a:	f7f7 fe2f 	bl	8001d8c <main>

0800a12e <LoopForever>:
 800a12e:	e7fe      	b.n	800a12e <LoopForever>
 800a130:	20020000 	.word	0x20020000
 800a134:	20000000 	.word	0x20000000
 800a138:	20000240 	.word	0x20000240
 800a13c:	08018cb4 	.word	0x08018cb4
 800a140:	20000240 	.word	0x20000240
 800a144:	20000ae0 	.word	0x20000ae0

0800a148 <ADC1_2_IRQHandler>:
 800a148:	e7fe      	b.n	800a148 <ADC1_2_IRQHandler>

0800a14a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a14a:	b580      	push	{r7, lr}
 800a14c:	b082      	sub	sp, #8
 800a14e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a150:	2300      	movs	r3, #0
 800a152:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a154:	2003      	movs	r0, #3
 800a156:	f000 f95b 	bl	800a410 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a15a:	200f      	movs	r0, #15
 800a15c:	f000 f80e 	bl	800a17c <HAL_InitTick>
 800a160:	4603      	mov	r3, r0
 800a162:	2b00      	cmp	r3, #0
 800a164:	d002      	beq.n	800a16c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a166:	2301      	movs	r3, #1
 800a168:	71fb      	strb	r3, [r7, #7]
 800a16a:	e001      	b.n	800a170 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a16c:	f7ff f8b4 	bl	80092d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a170:	79fb      	ldrb	r3, [r7, #7]

}
 800a172:	4618      	mov	r0, r3
 800a174:	3708      	adds	r7, #8
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
	...

0800a17c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b084      	sub	sp, #16
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a184:	2300      	movs	r3, #0
 800a186:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800a188:	4b16      	ldr	r3, [pc, #88]	; (800a1e4 <HAL_InitTick+0x68>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d022      	beq.n	800a1d6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800a190:	4b15      	ldr	r3, [pc, #84]	; (800a1e8 <HAL_InitTick+0x6c>)
 800a192:	681a      	ldr	r2, [r3, #0]
 800a194:	4b13      	ldr	r3, [pc, #76]	; (800a1e4 <HAL_InitTick+0x68>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800a19c:	fbb1 f3f3 	udiv	r3, r1, r3
 800a1a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f000 f966 	bl	800a476 <HAL_SYSTICK_Config>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d10f      	bne.n	800a1d0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2b0f      	cmp	r3, #15
 800a1b4:	d809      	bhi.n	800a1ca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	6879      	ldr	r1, [r7, #4]
 800a1ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a1be:	f000 f932 	bl	800a426 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a1c2:	4a0a      	ldr	r2, [pc, #40]	; (800a1ec <HAL_InitTick+0x70>)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6013      	str	r3, [r2, #0]
 800a1c8:	e007      	b.n	800a1da <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	73fb      	strb	r3, [r7, #15]
 800a1ce:	e004      	b.n	800a1da <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	73fb      	strb	r3, [r7, #15]
 800a1d4:	e001      	b.n	800a1da <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a1da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3710      	adds	r7, #16
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	20000074 	.word	0x20000074
 800a1e8:	2000006c 	.word	0x2000006c
 800a1ec:	20000070 	.word	0x20000070

0800a1f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a1f4:	4b05      	ldr	r3, [pc, #20]	; (800a20c <HAL_IncTick+0x1c>)
 800a1f6:	681a      	ldr	r2, [r3, #0]
 800a1f8:	4b05      	ldr	r3, [pc, #20]	; (800a210 <HAL_IncTick+0x20>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4413      	add	r3, r2
 800a1fe:	4a03      	ldr	r2, [pc, #12]	; (800a20c <HAL_IncTick+0x1c>)
 800a200:	6013      	str	r3, [r2, #0]
}
 800a202:	bf00      	nop
 800a204:	46bd      	mov	sp, r7
 800a206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20a:	4770      	bx	lr
 800a20c:	20000948 	.word	0x20000948
 800a210:	20000074 	.word	0x20000074

0800a214 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a214:	b480      	push	{r7}
 800a216:	af00      	add	r7, sp, #0
  return uwTick;
 800a218:	4b03      	ldr	r3, [pc, #12]	; (800a228 <HAL_GetTick+0x14>)
 800a21a:	681b      	ldr	r3, [r3, #0]
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	20000948 	.word	0x20000948

0800a22c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a234:	f7ff ffee 	bl	800a214 <HAL_GetTick>
 800a238:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a244:	d004      	beq.n	800a250 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800a246:	4b09      	ldr	r3, [pc, #36]	; (800a26c <HAL_Delay+0x40>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	68fa      	ldr	r2, [r7, #12]
 800a24c:	4413      	add	r3, r2
 800a24e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a250:	bf00      	nop
 800a252:	f7ff ffdf 	bl	800a214 <HAL_GetTick>
 800a256:	4602      	mov	r2, r0
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	1ad3      	subs	r3, r2, r3
 800a25c:	68fa      	ldr	r2, [r7, #12]
 800a25e:	429a      	cmp	r2, r3
 800a260:	d8f7      	bhi.n	800a252 <HAL_Delay+0x26>
  {
  }
}
 800a262:	bf00      	nop
 800a264:	bf00      	nop
 800a266:	3710      	adds	r7, #16
 800a268:	46bd      	mov	sp, r7
 800a26a:	bd80      	pop	{r7, pc}
 800a26c:	20000074 	.word	0x20000074

0800a270 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a270:	b480      	push	{r7}
 800a272:	b085      	sub	sp, #20
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f003 0307 	and.w	r3, r3, #7
 800a27e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a280:	4b0c      	ldr	r3, [pc, #48]	; (800a2b4 <__NVIC_SetPriorityGrouping+0x44>)
 800a282:	68db      	ldr	r3, [r3, #12]
 800a284:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a286:	68ba      	ldr	r2, [r7, #8]
 800a288:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a28c:	4013      	ands	r3, r2
 800a28e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a298:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a29c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a2a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a2a2:	4a04      	ldr	r2, [pc, #16]	; (800a2b4 <__NVIC_SetPriorityGrouping+0x44>)
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	60d3      	str	r3, [r2, #12]
}
 800a2a8:	bf00      	nop
 800a2aa:	3714      	adds	r7, #20
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr
 800a2b4:	e000ed00 	.word	0xe000ed00

0800a2b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a2bc:	4b04      	ldr	r3, [pc, #16]	; (800a2d0 <__NVIC_GetPriorityGrouping+0x18>)
 800a2be:	68db      	ldr	r3, [r3, #12]
 800a2c0:	0a1b      	lsrs	r3, r3, #8
 800a2c2:	f003 0307 	and.w	r3, r3, #7
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ce:	4770      	bx	lr
 800a2d0:	e000ed00 	.word	0xe000ed00

0800a2d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b083      	sub	sp, #12
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	4603      	mov	r3, r0
 800a2dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a2de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	db0b      	blt.n	800a2fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a2e6:	79fb      	ldrb	r3, [r7, #7]
 800a2e8:	f003 021f 	and.w	r2, r3, #31
 800a2ec:	4907      	ldr	r1, [pc, #28]	; (800a30c <__NVIC_EnableIRQ+0x38>)
 800a2ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2f2:	095b      	lsrs	r3, r3, #5
 800a2f4:	2001      	movs	r0, #1
 800a2f6:	fa00 f202 	lsl.w	r2, r0, r2
 800a2fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a2fe:	bf00      	nop
 800a300:	370c      	adds	r7, #12
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop
 800a30c:	e000e100 	.word	0xe000e100

0800a310 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a310:	b480      	push	{r7}
 800a312:	b083      	sub	sp, #12
 800a314:	af00      	add	r7, sp, #0
 800a316:	4603      	mov	r3, r0
 800a318:	6039      	str	r1, [r7, #0]
 800a31a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a31c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a320:	2b00      	cmp	r3, #0
 800a322:	db0a      	blt.n	800a33a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	b2da      	uxtb	r2, r3
 800a328:	490c      	ldr	r1, [pc, #48]	; (800a35c <__NVIC_SetPriority+0x4c>)
 800a32a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a32e:	0112      	lsls	r2, r2, #4
 800a330:	b2d2      	uxtb	r2, r2
 800a332:	440b      	add	r3, r1
 800a334:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a338:	e00a      	b.n	800a350 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	b2da      	uxtb	r2, r3
 800a33e:	4908      	ldr	r1, [pc, #32]	; (800a360 <__NVIC_SetPriority+0x50>)
 800a340:	79fb      	ldrb	r3, [r7, #7]
 800a342:	f003 030f 	and.w	r3, r3, #15
 800a346:	3b04      	subs	r3, #4
 800a348:	0112      	lsls	r2, r2, #4
 800a34a:	b2d2      	uxtb	r2, r2
 800a34c:	440b      	add	r3, r1
 800a34e:	761a      	strb	r2, [r3, #24]
}
 800a350:	bf00      	nop
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr
 800a35c:	e000e100 	.word	0xe000e100
 800a360:	e000ed00 	.word	0xe000ed00

0800a364 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a364:	b480      	push	{r7}
 800a366:	b089      	sub	sp, #36	; 0x24
 800a368:	af00      	add	r7, sp, #0
 800a36a:	60f8      	str	r0, [r7, #12]
 800a36c:	60b9      	str	r1, [r7, #8]
 800a36e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	f003 0307 	and.w	r3, r3, #7
 800a376:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a378:	69fb      	ldr	r3, [r7, #28]
 800a37a:	f1c3 0307 	rsb	r3, r3, #7
 800a37e:	2b04      	cmp	r3, #4
 800a380:	bf28      	it	cs
 800a382:	2304      	movcs	r3, #4
 800a384:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a386:	69fb      	ldr	r3, [r7, #28]
 800a388:	3304      	adds	r3, #4
 800a38a:	2b06      	cmp	r3, #6
 800a38c:	d902      	bls.n	800a394 <NVIC_EncodePriority+0x30>
 800a38e:	69fb      	ldr	r3, [r7, #28]
 800a390:	3b03      	subs	r3, #3
 800a392:	e000      	b.n	800a396 <NVIC_EncodePriority+0x32>
 800a394:	2300      	movs	r3, #0
 800a396:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a398:	f04f 32ff 	mov.w	r2, #4294967295
 800a39c:	69bb      	ldr	r3, [r7, #24]
 800a39e:	fa02 f303 	lsl.w	r3, r2, r3
 800a3a2:	43da      	mvns	r2, r3
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	401a      	ands	r2, r3
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a3ac:	f04f 31ff 	mov.w	r1, #4294967295
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	fa01 f303 	lsl.w	r3, r1, r3
 800a3b6:	43d9      	mvns	r1, r3
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a3bc:	4313      	orrs	r3, r2
         );
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3724      	adds	r7, #36	; 0x24
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr
	...

0800a3cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b082      	sub	sp, #8
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	3b01      	subs	r3, #1
 800a3d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a3dc:	d301      	bcc.n	800a3e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a3de:	2301      	movs	r3, #1
 800a3e0:	e00f      	b.n	800a402 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a3e2:	4a0a      	ldr	r2, [pc, #40]	; (800a40c <SysTick_Config+0x40>)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	3b01      	subs	r3, #1
 800a3e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a3ea:	210f      	movs	r1, #15
 800a3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f0:	f7ff ff8e 	bl	800a310 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a3f4:	4b05      	ldr	r3, [pc, #20]	; (800a40c <SysTick_Config+0x40>)
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a3fa:	4b04      	ldr	r3, [pc, #16]	; (800a40c <SysTick_Config+0x40>)
 800a3fc:	2207      	movs	r2, #7
 800a3fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	3708      	adds	r7, #8
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	e000e010 	.word	0xe000e010

0800a410 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b082      	sub	sp, #8
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f7ff ff29 	bl	800a270 <__NVIC_SetPriorityGrouping>
}
 800a41e:	bf00      	nop
 800a420:	3708      	adds	r7, #8
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}

0800a426 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a426:	b580      	push	{r7, lr}
 800a428:	b086      	sub	sp, #24
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	4603      	mov	r3, r0
 800a42e:	60b9      	str	r1, [r7, #8]
 800a430:	607a      	str	r2, [r7, #4]
 800a432:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a434:	f7ff ff40 	bl	800a2b8 <__NVIC_GetPriorityGrouping>
 800a438:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	68b9      	ldr	r1, [r7, #8]
 800a43e:	6978      	ldr	r0, [r7, #20]
 800a440:	f7ff ff90 	bl	800a364 <NVIC_EncodePriority>
 800a444:	4602      	mov	r2, r0
 800a446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a44a:	4611      	mov	r1, r2
 800a44c:	4618      	mov	r0, r3
 800a44e:	f7ff ff5f 	bl	800a310 <__NVIC_SetPriority>
}
 800a452:	bf00      	nop
 800a454:	3718      	adds	r7, #24
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b082      	sub	sp, #8
 800a45e:	af00      	add	r7, sp, #0
 800a460:	4603      	mov	r3, r0
 800a462:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a468:	4618      	mov	r0, r3
 800a46a:	f7ff ff33 	bl	800a2d4 <__NVIC_EnableIRQ>
}
 800a46e:	bf00      	nop
 800a470:	3708      	adds	r7, #8
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}

0800a476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a476:	b580      	push	{r7, lr}
 800a478:	b082      	sub	sp, #8
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f7ff ffa4 	bl	800a3cc <SysTick_Config>
 800a484:	4603      	mov	r3, r0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3708      	adds	r7, #8
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
	...

0800a490 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b084      	sub	sp, #16
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d101      	bne.n	800a4a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	e08d      	b.n	800a5be <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	461a      	mov	r2, r3
 800a4a8:	4b47      	ldr	r3, [pc, #284]	; (800a5c8 <HAL_DMA_Init+0x138>)
 800a4aa:	429a      	cmp	r2, r3
 800a4ac:	d80f      	bhi.n	800a4ce <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	4b45      	ldr	r3, [pc, #276]	; (800a5cc <HAL_DMA_Init+0x13c>)
 800a4b6:	4413      	add	r3, r2
 800a4b8:	4a45      	ldr	r2, [pc, #276]	; (800a5d0 <HAL_DMA_Init+0x140>)
 800a4ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a4be:	091b      	lsrs	r3, r3, #4
 800a4c0:	009a      	lsls	r2, r3, #2
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	4a42      	ldr	r2, [pc, #264]	; (800a5d4 <HAL_DMA_Init+0x144>)
 800a4ca:	641a      	str	r2, [r3, #64]	; 0x40
 800a4cc:	e00e      	b.n	800a4ec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	461a      	mov	r2, r3
 800a4d4:	4b40      	ldr	r3, [pc, #256]	; (800a5d8 <HAL_DMA_Init+0x148>)
 800a4d6:	4413      	add	r3, r2
 800a4d8:	4a3d      	ldr	r2, [pc, #244]	; (800a5d0 <HAL_DMA_Init+0x140>)
 800a4da:	fba2 2303 	umull	r2, r3, r2, r3
 800a4de:	091b      	lsrs	r3, r3, #4
 800a4e0:	009a      	lsls	r2, r3, #2
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	4a3c      	ldr	r2, [pc, #240]	; (800a5dc <HAL_DMA_Init+0x14c>)
 800a4ea:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2202      	movs	r2, #2
 800a4f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a506:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a510:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	691b      	ldr	r3, [r3, #16]
 800a516:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a51c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	699b      	ldr	r3, [r3, #24]
 800a522:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a528:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6a1b      	ldr	r3, [r3, #32]
 800a52e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a530:	68fa      	ldr	r2, [r7, #12]
 800a532:	4313      	orrs	r3, r2
 800a534:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	68fa      	ldr	r2, [r7, #12]
 800a53c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f000 f9cc 	bl	800a8dc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	689b      	ldr	r3, [r3, #8]
 800a548:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a54c:	d102      	bne.n	800a554 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2200      	movs	r2, #0
 800a552:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	685a      	ldr	r2, [r3, #4]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a55c:	b2d2      	uxtb	r2, r2
 800a55e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a564:	687a      	ldr	r2, [r7, #4]
 800a566:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a568:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d010      	beq.n	800a594 <HAL_DMA_Init+0x104>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	2b04      	cmp	r3, #4
 800a578:	d80c      	bhi.n	800a594 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 f9ec 	bl	800a958 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a584:	2200      	movs	r2, #0
 800a586:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a590:	605a      	str	r2, [r3, #4]
 800a592:	e008      	b.n	800a5a6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2200      	movs	r2, #0
 800a598:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2200      	movs	r2, #0
 800a59e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a5bc:	2300      	movs	r3, #0
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	3710      	adds	r7, #16
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	40020407 	.word	0x40020407
 800a5cc:	bffdfff8 	.word	0xbffdfff8
 800a5d0:	cccccccd 	.word	0xcccccccd
 800a5d4:	40020000 	.word	0x40020000
 800a5d8:	bffdfbf8 	.word	0xbffdfbf8
 800a5dc:	40020400 	.word	0x40020400

0800a5e0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a5f2:	b2db      	uxtb	r3, r3
 800a5f4:	2b02      	cmp	r3, #2
 800a5f6:	d005      	beq.n	800a604 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2204      	movs	r2, #4
 800a5fc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a5fe:	2301      	movs	r3, #1
 800a600:	73fb      	strb	r3, [r7, #15]
 800a602:	e037      	b.n	800a674 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	681a      	ldr	r2, [r3, #0]
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f022 020e 	bic.w	r2, r2, #14
 800a612:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a61e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a622:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	681a      	ldr	r2, [r3, #0]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f022 0201 	bic.w	r2, r2, #1
 800a632:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a638:	f003 021f 	and.w	r2, r3, #31
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a640:	2101      	movs	r1, #1
 800a642:	fa01 f202 	lsl.w	r2, r1, r2
 800a646:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a650:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00c      	beq.n	800a674 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a664:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a668:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a66e:	687a      	ldr	r2, [r7, #4]
 800a670:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a672:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2201      	movs	r2, #1
 800a678:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800a684:	7bfb      	ldrb	r3, [r7, #15]
}
 800a686:	4618      	mov	r0, r3
 800a688:	3714      	adds	r7, #20
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr

0800a692 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b084      	sub	sp, #16
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a69a:	2300      	movs	r3, #0
 800a69c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a6a4:	b2db      	uxtb	r3, r3
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d00d      	beq.n	800a6c6 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2204      	movs	r2, #4
 800a6ae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	73fb      	strb	r3, [r7, #15]
 800a6c4:	e047      	b.n	800a756 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	681a      	ldr	r2, [r3, #0]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f022 020e 	bic.w	r2, r2, #14
 800a6d4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	681a      	ldr	r2, [r3, #0]
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	f022 0201 	bic.w	r2, r2, #1
 800a6e4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a6f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6fa:	f003 021f 	and.w	r2, r3, #31
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a702:	2101      	movs	r1, #1
 800a704:	fa01 f202 	lsl.w	r2, r1, r2
 800a708:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a70e:	687a      	ldr	r2, [r7, #4]
 800a710:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a712:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d00c      	beq.n	800a736 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a720:	681a      	ldr	r2, [r3, #0]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a726:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a72a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a734:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2201      	movs	r2, #1
 800a73a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2200      	movs	r2, #0
 800a742:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d003      	beq.n	800a756 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	4798      	blx	r3
    }
  }
  return status;
 800a756:	7bfb      	ldrb	r3, [r7, #15]
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3710      	adds	r7, #16
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}

0800a760 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b084      	sub	sp, #16
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a77c:	f003 031f 	and.w	r3, r3, #31
 800a780:	2204      	movs	r2, #4
 800a782:	409a      	lsls	r2, r3
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	4013      	ands	r3, r2
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d026      	beq.n	800a7da <HAL_DMA_IRQHandler+0x7a>
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	f003 0304 	and.w	r3, r3, #4
 800a792:	2b00      	cmp	r3, #0
 800a794:	d021      	beq.n	800a7da <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f003 0320 	and.w	r3, r3, #32
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d107      	bne.n	800a7b4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	681a      	ldr	r2, [r3, #0]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f022 0204 	bic.w	r2, r2, #4
 800a7b2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7b8:	f003 021f 	and.w	r2, r3, #31
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7c0:	2104      	movs	r1, #4
 800a7c2:	fa01 f202 	lsl.w	r2, r1, r2
 800a7c6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d071      	beq.n	800a8b4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a7d8:	e06c      	b.n	800a8b4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7de:	f003 031f 	and.w	r3, r3, #31
 800a7e2:	2202      	movs	r2, #2
 800a7e4:	409a      	lsls	r2, r3
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	4013      	ands	r3, r2
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d02e      	beq.n	800a84c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	f003 0302 	and.w	r3, r3, #2
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d029      	beq.n	800a84c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f003 0320 	and.w	r3, r3, #32
 800a802:	2b00      	cmp	r3, #0
 800a804:	d10b      	bne.n	800a81e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	681a      	ldr	r2, [r3, #0]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f022 020a 	bic.w	r2, r2, #10
 800a814:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2201      	movs	r2, #1
 800a81a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a822:	f003 021f 	and.w	r2, r3, #31
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a82a:	2102      	movs	r1, #2
 800a82c:	fa01 f202 	lsl.w	r2, r1, r2
 800a830:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d038      	beq.n	800a8b4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a84a:	e033      	b.n	800a8b4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a850:	f003 031f 	and.w	r3, r3, #31
 800a854:	2208      	movs	r2, #8
 800a856:	409a      	lsls	r2, r3
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	4013      	ands	r3, r2
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d02a      	beq.n	800a8b6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	f003 0308 	and.w	r3, r3, #8
 800a866:	2b00      	cmp	r3, #0
 800a868:	d025      	beq.n	800a8b6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	681a      	ldr	r2, [r3, #0]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f022 020e 	bic.w	r2, r2, #14
 800a878:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a87e:	f003 021f 	and.w	r2, r3, #31
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a886:	2101      	movs	r1, #1
 800a888:	fa01 f202 	lsl.w	r2, r1, r2
 800a88c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2201      	movs	r2, #1
 800a892:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2201      	movs	r2, #1
 800a898:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d004      	beq.n	800a8b6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a8b4:	bf00      	nop
 800a8b6:	bf00      	nop
}
 800a8b8:	3710      	adds	r7, #16
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}

0800a8be <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800a8be:	b480      	push	{r7}
 800a8c0:	b083      	sub	sp, #12
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a8cc:	b2db      	uxtb	r3, r3
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	370c      	adds	r7, #12
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d8:	4770      	bx	lr
	...

0800a8dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b087      	sub	sp, #28
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	461a      	mov	r2, r3
 800a8ea:	4b16      	ldr	r3, [pc, #88]	; (800a944 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a8ec:	429a      	cmp	r2, r3
 800a8ee:	d802      	bhi.n	800a8f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a8f0:	4b15      	ldr	r3, [pc, #84]	; (800a948 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a8f2:	617b      	str	r3, [r7, #20]
 800a8f4:	e001      	b.n	800a8fa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800a8f6:	4b15      	ldr	r3, [pc, #84]	; (800a94c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a8f8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	b2db      	uxtb	r3, r3
 800a904:	3b08      	subs	r3, #8
 800a906:	4a12      	ldr	r2, [pc, #72]	; (800a950 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a908:	fba2 2303 	umull	r2, r3, r2, r3
 800a90c:	091b      	lsrs	r3, r3, #4
 800a90e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a914:	089b      	lsrs	r3, r3, #2
 800a916:	009a      	lsls	r2, r3, #2
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	4413      	add	r3, r2
 800a91c:	461a      	mov	r2, r3
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	4a0b      	ldr	r2, [pc, #44]	; (800a954 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a926:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	f003 031f 	and.w	r3, r3, #31
 800a92e:	2201      	movs	r2, #1
 800a930:	409a      	lsls	r2, r3
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	651a      	str	r2, [r3, #80]	; 0x50
}
 800a936:	bf00      	nop
 800a938:	371c      	adds	r7, #28
 800a93a:	46bd      	mov	sp, r7
 800a93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop
 800a944:	40020407 	.word	0x40020407
 800a948:	40020800 	.word	0x40020800
 800a94c:	40020820 	.word	0x40020820
 800a950:	cccccccd 	.word	0xcccccccd
 800a954:	40020880 	.word	0x40020880

0800a958 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a958:	b480      	push	{r7}
 800a95a:	b085      	sub	sp, #20
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	685b      	ldr	r3, [r3, #4]
 800a964:	b2db      	uxtb	r3, r3
 800a966:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a968:	68fa      	ldr	r2, [r7, #12]
 800a96a:	4b0b      	ldr	r3, [pc, #44]	; (800a998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a96c:	4413      	add	r3, r2
 800a96e:	009b      	lsls	r3, r3, #2
 800a970:	461a      	mov	r2, r3
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	4a08      	ldr	r2, [pc, #32]	; (800a99c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a97a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	3b01      	subs	r3, #1
 800a980:	f003 031f 	and.w	r3, r3, #31
 800a984:	2201      	movs	r2, #1
 800a986:	409a      	lsls	r2, r3
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800a98c:	bf00      	nop
 800a98e:	3714      	adds	r7, #20
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr
 800a998:	1000823f 	.word	0x1000823f
 800a99c:	40020940 	.word	0x40020940

0800a9a0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b084      	sub	sp, #16
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d101      	bne.n	800a9b2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	e147      	b.n	800ac42 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a9b8:	b2db      	uxtb	r3, r3
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d106      	bne.n	800a9cc <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f7f6 ff46 	bl	8001858 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	699a      	ldr	r2, [r3, #24]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f022 0210 	bic.w	r2, r2, #16
 800a9da:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a9dc:	f7ff fc1a 	bl	800a214 <HAL_GetTick>
 800a9e0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800a9e2:	e012      	b.n	800aa0a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800a9e4:	f7ff fc16 	bl	800a214 <HAL_GetTick>
 800a9e8:	4602      	mov	r2, r0
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	1ad3      	subs	r3, r2, r3
 800a9ee:	2b0a      	cmp	r3, #10
 800a9f0:	d90b      	bls.n	800aa0a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9f6:	f043 0201 	orr.w	r2, r3, #1
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2203      	movs	r2, #3
 800aa02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800aa06:	2301      	movs	r3, #1
 800aa08:	e11b      	b.n	800ac42 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	699b      	ldr	r3, [r3, #24]
 800aa10:	f003 0308 	and.w	r3, r3, #8
 800aa14:	2b08      	cmp	r3, #8
 800aa16:	d0e5      	beq.n	800a9e4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	699a      	ldr	r2, [r3, #24]
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f042 0201 	orr.w	r2, r2, #1
 800aa26:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800aa28:	f7ff fbf4 	bl	800a214 <HAL_GetTick>
 800aa2c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800aa2e:	e012      	b.n	800aa56 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800aa30:	f7ff fbf0 	bl	800a214 <HAL_GetTick>
 800aa34:	4602      	mov	r2, r0
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	1ad3      	subs	r3, r2, r3
 800aa3a:	2b0a      	cmp	r3, #10
 800aa3c:	d90b      	bls.n	800aa56 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa42:	f043 0201 	orr.w	r2, r3, #1
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2203      	movs	r2, #3
 800aa4e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800aa52:	2301      	movs	r3, #1
 800aa54:	e0f5      	b.n	800ac42 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	699b      	ldr	r3, [r3, #24]
 800aa5c:	f003 0301 	and.w	r3, r3, #1
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d0e5      	beq.n	800aa30 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	699a      	ldr	r2, [r3, #24]
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f042 0202 	orr.w	r2, r2, #2
 800aa72:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	4a74      	ldr	r2, [pc, #464]	; (800ac4c <HAL_FDCAN_Init+0x2ac>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d103      	bne.n	800aa86 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800aa7e:	4a74      	ldr	r2, [pc, #464]	; (800ac50 <HAL_FDCAN_Init+0x2b0>)
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	7c1b      	ldrb	r3, [r3, #16]
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d108      	bne.n	800aaa0 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	699a      	ldr	r2, [r3, #24]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa9c:	619a      	str	r2, [r3, #24]
 800aa9e:	e007      	b.n	800aab0 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	699a      	ldr	r2, [r3, #24]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aaae:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	7c5b      	ldrb	r3, [r3, #17]
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d108      	bne.n	800aaca <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	699a      	ldr	r2, [r3, #24]
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aac6:	619a      	str	r2, [r3, #24]
 800aac8:	e007      	b.n	800aada <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	699a      	ldr	r2, [r3, #24]
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800aad8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	7c9b      	ldrb	r3, [r3, #18]
 800aade:	2b01      	cmp	r3, #1
 800aae0:	d108      	bne.n	800aaf4 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	699a      	ldr	r2, [r3, #24]
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800aaf0:	619a      	str	r2, [r3, #24]
 800aaf2:	e007      	b.n	800ab04 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	699a      	ldr	r2, [r3, #24]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ab02:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	699b      	ldr	r3, [r3, #24]
 800ab0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	689a      	ldr	r2, [r3, #8]
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	430a      	orrs	r2, r1
 800ab18:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	699a      	ldr	r2, [r3, #24]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800ab28:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	691a      	ldr	r2, [r3, #16]
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f022 0210 	bic.w	r2, r2, #16
 800ab38:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d108      	bne.n	800ab54 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	699a      	ldr	r2, [r3, #24]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f042 0204 	orr.w	r2, r2, #4
 800ab50:	619a      	str	r2, [r3, #24]
 800ab52:	e02c      	b.n	800abae <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	68db      	ldr	r3, [r3, #12]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d028      	beq.n	800abae <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	68db      	ldr	r3, [r3, #12]
 800ab60:	2b02      	cmp	r3, #2
 800ab62:	d01c      	beq.n	800ab9e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	699a      	ldr	r2, [r3, #24]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ab72:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	691a      	ldr	r2, [r3, #16]
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f042 0210 	orr.w	r2, r2, #16
 800ab82:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	68db      	ldr	r3, [r3, #12]
 800ab88:	2b03      	cmp	r3, #3
 800ab8a:	d110      	bne.n	800abae <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	699a      	ldr	r2, [r3, #24]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f042 0220 	orr.w	r2, r2, #32
 800ab9a:	619a      	str	r2, [r3, #24]
 800ab9c:	e007      	b.n	800abae <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	699a      	ldr	r2, [r3, #24]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f042 0220 	orr.w	r2, r2, #32
 800abac:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	699b      	ldr	r3, [r3, #24]
 800abb2:	3b01      	subs	r3, #1
 800abb4:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	69db      	ldr	r3, [r3, #28]
 800abba:	3b01      	subs	r3, #1
 800abbc:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800abbe:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6a1b      	ldr	r3, [r3, #32]
 800abc4:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800abc6:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	695b      	ldr	r3, [r3, #20]
 800abce:	3b01      	subs	r3, #1
 800abd0:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800abd6:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800abd8:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	689b      	ldr	r3, [r3, #8]
 800abde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800abe2:	d115      	bne.n	800ac10 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abe8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abee:	3b01      	subs	r3, #1
 800abf0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800abf2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abf8:	3b01      	subs	r3, #1
 800abfa:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800abfc:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac04:	3b01      	subs	r3, #1
 800ac06:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ac0c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ac0e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	430a      	orrs	r2, r1
 800ac22:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f000 fa58 	bl	800b0dc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2200      	movs	r2, #0
 800ac30:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2200      	movs	r2, #0
 800ac36:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2201      	movs	r2, #1
 800ac3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 800ac40:	2300      	movs	r3, #0
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3710      	adds	r7, #16
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}
 800ac4a:	bf00      	nop
 800ac4c:	40006400 	.word	0x40006400
 800ac50:	40006500 	.word	0x40006500

0800ac54 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b087      	sub	sp, #28
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ac64:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800ac66:	7dfb      	ldrb	r3, [r7, #23]
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d002      	beq.n	800ac72 <HAL_FDCAN_ConfigFilter+0x1e>
 800ac6c:	7dfb      	ldrb	r3, [r7, #23]
 800ac6e:	2b02      	cmp	r3, #2
 800ac70:	d13d      	bne.n	800acee <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d119      	bne.n	800acae <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	689b      	ldr	r3, [r3, #8]
 800ac7e:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	68db      	ldr	r3, [r3, #12]
 800ac84:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800ac86:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	691b      	ldr	r3, [r3, #16]
 800ac8c:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800ac8e:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800ac94:	4313      	orrs	r3, r2
 800ac96:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	009b      	lsls	r3, r3, #2
 800aca2:	4413      	add	r3, r2
 800aca4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	693a      	ldr	r2, [r7, #16]
 800acaa:	601a      	str	r2, [r3, #0]
 800acac:	e01d      	b.n	800acea <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	68db      	ldr	r3, [r3, #12]
 800acb2:	075a      	lsls	r2, r3, #29
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	4313      	orrs	r3, r2
 800acba:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	689b      	ldr	r3, [r3, #8]
 800acc0:	079a      	lsls	r2, r3, #30
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	695b      	ldr	r3, [r3, #20]
 800acc6:	4313      	orrs	r3, r2
 800acc8:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	685b      	ldr	r3, [r3, #4]
 800acd2:	00db      	lsls	r3, r3, #3
 800acd4:	4413      	add	r3, r2
 800acd6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	693a      	ldr	r2, [r7, #16]
 800acdc:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	3304      	adds	r3, #4
 800ace2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	68fa      	ldr	r2, [r7, #12]
 800ace8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800acea:	2300      	movs	r3, #0
 800acec:	e006      	b.n	800acfc <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800acf2:	f043 0202 	orr.w	r2, r3, #2
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800acfa:	2301      	movs	r3, #1
  }
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	371c      	adds	r7, #28
 800ad00:	46bd      	mov	sp, r7
 800ad02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad06:	4770      	bx	lr

0800ad08 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b085      	sub	sp, #20
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	60f8      	str	r0, [r7, #12]
 800ad10:	60b9      	str	r1, [r7, #8]
 800ad12:	607a      	str	r2, [r7, #4]
 800ad14:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ad1c:	b2db      	uxtb	r3, r3
 800ad1e:	2b01      	cmp	r3, #1
 800ad20:	d116      	bne.n	800ad50 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad2a:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	011a      	lsls	r2, r3, #4
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	009b      	lsls	r3, r3, #2
 800ad36:	431a      	orrs	r2, r3
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	005b      	lsls	r3, r3, #1
 800ad3c:	431a      	orrs	r2, r3
 800ad3e:	69bb      	ldr	r3, [r7, #24]
 800ad40:	431a      	orrs	r2, r3
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	430a      	orrs	r2, r1
 800ad48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	e006      	b.n	800ad5e <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad54:	f043 0204 	orr.w	r2, r3, #4
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800ad5c:	2301      	movs	r3, #1
  }
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3714      	adds	r7, #20
 800ad62:	46bd      	mov	sp, r7
 800ad64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad68:	4770      	bx	lr

0800ad6a <HAL_FDCAN_ConfigTxDelayCompensation>:
  *         This parameter must be a number between 0x00 and 0x7F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset,
                                                      uint32_t TdcFilter)
{
 800ad6a:	b480      	push	{r7}
 800ad6c:	b085      	sub	sp, #20
 800ad6e:	af00      	add	r7, sp, #0
 800ad70:	60f8      	str	r0, [r7, #12]
 800ad72:	60b9      	str	r1, [r7, #8]
 800ad74:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	2b01      	cmp	r3, #1
 800ad80:	d108      	bne.n	800ad94 <HAL_FDCAN_ConfigTxDelayCompensation+0x2a>
  {
    /* Configure TDC offset and filter window */
    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	0219      	lsls	r1, r3, #8
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	687a      	ldr	r2, [r7, #4]
 800ad8c:	430a      	orrs	r2, r1
 800ad8e:	649a      	str	r2, [r3, #72]	; 0x48

    /* Return function status */
    return HAL_OK;
 800ad90:	2300      	movs	r3, #0
 800ad92:	e006      	b.n	800ada2 <HAL_FDCAN_ConfigTxDelayCompensation+0x38>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad98:	f043 0204 	orr.w	r2, r3, #4
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800ada0:	2301      	movs	r3, #1
  }
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3714      	adds	r7, #20
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr

0800adae <HAL_FDCAN_EnableTxDelayCompensation>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
{
 800adae:	b480      	push	{r7}
 800adb0:	b083      	sub	sp, #12
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800adbc:	b2db      	uxtb	r3, r3
 800adbe:	2b01      	cmp	r3, #1
 800adc0:	d109      	bne.n	800add6 <HAL_FDCAN_EnableTxDelayCompensation+0x28>
  {
    /* Enable transmitter delay compensation */
    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	68da      	ldr	r2, [r3, #12]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800add0:	60da      	str	r2, [r3, #12]

    /* Return function status */
    return HAL_OK;
 800add2:	2300      	movs	r3, #0
 800add4:	e006      	b.n	800ade4 <HAL_FDCAN_EnableTxDelayCompensation+0x36>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800adda:	f043 0204 	orr.w	r2, r3, #4
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800ade2:	2301      	movs	r3, #1
  }
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	370c      	adds	r7, #12
 800ade8:	46bd      	mov	sp, r7
 800adea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adee:	4770      	bx	lr

0800adf0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800adf0:	b480      	push	{r7}
 800adf2:	b083      	sub	sp, #12
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800adfe:	b2db      	uxtb	r3, r3
 800ae00:	2b01      	cmp	r3, #1
 800ae02:	d110      	bne.n	800ae26 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2202      	movs	r2, #2
 800ae08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	699a      	ldr	r2, [r3, #24]
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f022 0201 	bic.w	r2, r2, #1
 800ae1a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2200      	movs	r2, #0
 800ae20:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 800ae22:	2300      	movs	r3, #0
 800ae24:	e006      	b.n	800ae34 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae2a:	f043 0204 	orr.w	r2, r3, #4
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800ae32:	2301      	movs	r3, #1
  }
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	370c      	adds	r7, #12
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr

0800ae40 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b086      	sub	sp, #24
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	60f8      	str	r0, [r7, #12]
 800ae48:	60b9      	str	r1, [r7, #8]
 800ae4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	2b02      	cmp	r3, #2
 800ae56:	d12c      	bne.n	800aeb2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800ae60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d007      	beq.n	800ae78 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae6c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800ae74:	2301      	movs	r3, #1
 800ae76:	e023      	b.n	800aec0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800ae80:	0c1b      	lsrs	r3, r3, #16
 800ae82:	f003 0303 	and.w	r3, r3, #3
 800ae86:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	687a      	ldr	r2, [r7, #4]
 800ae8c:	68b9      	ldr	r1, [r7, #8]
 800ae8e:	68f8      	ldr	r0, [r7, #12]
 800ae90:	f000 f990 	bl	800b1b4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	2101      	movs	r1, #1
 800ae9a:	697a      	ldr	r2, [r7, #20]
 800ae9c:	fa01 f202 	lsl.w	r2, r1, r2
 800aea0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800aea4:	2201      	movs	r2, #1
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	409a      	lsls	r2, r3
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	e006      	b.n	800aec0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aeb6:	f043 0208 	orr.w	r2, r3, #8
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800aebe:	2301      	movs	r3, #1
  }
}
 800aec0:	4618      	mov	r0, r3
 800aec2:	3718      	adds	r7, #24
 800aec4:	46bd      	mov	sp, r7
 800aec6:	bd80      	pop	{r7, pc}

0800aec8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b08b      	sub	sp, #44	; 0x2c
 800aecc:	af00      	add	r7, sp, #0
 800aece:	60f8      	str	r0, [r7, #12]
 800aed0:	60b9      	str	r1, [r7, #8]
 800aed2:	607a      	str	r2, [r7, #4]
 800aed4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800aedc:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800aede:	7efb      	ldrb	r3, [r7, #27]
 800aee0:	2b02      	cmp	r3, #2
 800aee2:	f040 80bc 	bne.w	800b05e <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	2b40      	cmp	r3, #64	; 0x40
 800aeea:	d121      	bne.n	800af30 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aef4:	f003 030f 	and.w	r3, r3, #15
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d107      	bne.n	800af0c <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af00:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800af08:	2301      	movs	r3, #1
 800af0a:	e0af      	b.n	800b06c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af14:	0a1b      	lsrs	r3, r3, #8
 800af16:	f003 0303 	and.w	r3, r3, #3
 800af1a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800af20:	69fa      	ldr	r2, [r7, #28]
 800af22:	4613      	mov	r3, r2
 800af24:	00db      	lsls	r3, r3, #3
 800af26:	4413      	add	r3, r2
 800af28:	00db      	lsls	r3, r3, #3
 800af2a:	440b      	add	r3, r1
 800af2c:	627b      	str	r3, [r7, #36]	; 0x24
 800af2e:	e020      	b.n	800af72 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800af38:	f003 030f 	and.w	r3, r3, #15
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d107      	bne.n	800af50 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800af4c:	2301      	movs	r3, #1
 800af4e:	e08d      	b.n	800b06c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800af58:	0a1b      	lsrs	r3, r3, #8
 800af5a:	f003 0303 	and.w	r3, r3, #3
 800af5e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800af64:	69fa      	ldr	r2, [r7, #28]
 800af66:	4613      	mov	r3, r2
 800af68:	00db      	lsls	r3, r3, #3
 800af6a:	4413      	add	r3, r2
 800af6c:	00db      	lsls	r3, r3, #3
 800af6e:	440b      	add	r3, r1
 800af70:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800af72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	685b      	ldr	r3, [r3, #4]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d107      	bne.n	800af96 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800af86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	0c9b      	lsrs	r3, r3, #18
 800af8c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	601a      	str	r2, [r3, #0]
 800af94:	e005      	b.n	800afa2 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800af96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800afa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800afae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800afba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afbc:	3304      	adds	r3, #4
 800afbe:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800afc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	b29a      	uxth	r2, r3
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800afca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800afd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800afe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800afee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	0e1b      	lsrs	r3, r3, #24
 800aff4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800affc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	0fda      	lsrs	r2, r3, #31
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b008:	3304      	adds	r3, #4
 800b00a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b00c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b00e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b010:	2300      	movs	r3, #0
 800b012:	623b      	str	r3, [r7, #32]
 800b014:	e00a      	b.n	800b02c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b016:	697a      	ldr	r2, [r7, #20]
 800b018:	6a3b      	ldr	r3, [r7, #32]
 800b01a:	441a      	add	r2, r3
 800b01c:	6839      	ldr	r1, [r7, #0]
 800b01e:	6a3b      	ldr	r3, [r7, #32]
 800b020:	440b      	add	r3, r1
 800b022:	7812      	ldrb	r2, [r2, #0]
 800b024:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b026:	6a3b      	ldr	r3, [r7, #32]
 800b028:	3301      	adds	r3, #1
 800b02a:	623b      	str	r3, [r7, #32]
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	68db      	ldr	r3, [r3, #12]
 800b030:	0c1b      	lsrs	r3, r3, #16
 800b032:	4a11      	ldr	r2, [pc, #68]	; (800b078 <HAL_FDCAN_GetRxMessage+0x1b0>)
 800b034:	5cd3      	ldrb	r3, [r2, r3]
 800b036:	461a      	mov	r2, r3
 800b038:	6a3b      	ldr	r3, [r7, #32]
 800b03a:	4293      	cmp	r3, r2
 800b03c:	d3eb      	bcc.n	800b016 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	2b40      	cmp	r3, #64	; 0x40
 800b042:	d105      	bne.n	800b050 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	69fa      	ldr	r2, [r7, #28]
 800b04a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800b04e:	e004      	b.n	800b05a <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	69fa      	ldr	r2, [r7, #28]
 800b056:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800b05a:	2300      	movs	r3, #0
 800b05c:	e006      	b.n	800b06c <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b062:	f043 0208 	orr.w	r2, r3, #8
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800b06a:	2301      	movs	r3, #1
  }
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	372c      	adds	r7, #44	; 0x2c
 800b070:	46bd      	mov	sp, r7
 800b072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b076:	4770      	bx	lr
 800b078:	08018218 	.word	0x08018218

0800b07c <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 800b07c:	b480      	push	{r7}
 800b07e:	b085      	sub	sp, #20
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
 800b084:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	2b40      	cmp	r3, #64	; 0x40
 800b08a:	d107      	bne.n	800b09c <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b094:	f003 030f 	and.w	r3, r3, #15
 800b098:	60fb      	str	r3, [r7, #12]
 800b09a:	e006      	b.n	800b0aa <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b0a4:	f003 030f 	and.w	r3, r3, #15
 800b0a8:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3714      	adds	r7, #20
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr

0800b0b8 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b085      	sub	sp, #20
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800b0c8:	f003 0307 	and.w	r3, r3, #7
 800b0cc:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3714      	adds	r7, #20
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0da:	4770      	bx	lr

0800b0dc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800b0dc:	b480      	push	{r7}
 800b0de:	b085      	sub	sp, #20
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800b0e4:	4b30      	ldr	r3, [pc, #192]	; (800b1a8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800b0e6:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4a2f      	ldr	r2, [pc, #188]	; (800b1ac <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d103      	bne.n	800b0fa <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b0f8:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4a2c      	ldr	r2, [pc, #176]	; (800b1b0 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d103      	bne.n	800b10c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800b104:	68bb      	ldr	r3, [r7, #8]
 800b106:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 800b10a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	68ba      	ldr	r2, [r7, #8]
 800b110:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b11a:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b122:	041a      	lsls	r2, r3, #16
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	430a      	orrs	r2, r1
 800b12a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	f103 0270 	add.w	r2, r3, #112	; 0x70
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b140:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b148:	061a      	lsls	r2, r3, #24
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	430a      	orrs	r2, r1
 800b150:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800b172:	68bb      	ldr	r3, [r7, #8]
 800b174:	f503 721e 	add.w	r2, r3, #632	; 0x278
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	60fb      	str	r3, [r7, #12]
 800b180:	e005      	b.n	800b18e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2200      	movs	r2, #0
 800b186:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	3304      	adds	r3, #4
 800b18c:	60fb      	str	r3, [r7, #12]
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800b194:	68fa      	ldr	r2, [r7, #12]
 800b196:	429a      	cmp	r2, r3
 800b198:	d3f3      	bcc.n	800b182 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800b19a:	bf00      	nop
 800b19c:	bf00      	nop
 800b19e:	3714      	adds	r7, #20
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr
 800b1a8:	4000a400 	.word	0x4000a400
 800b1ac:	40006800 	.word	0x40006800
 800b1b0:	40006c00 	.word	0x40006c00

0800b1b4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b089      	sub	sp, #36	; 0x24
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	60f8      	str	r0, [r7, #12]
 800b1bc:	60b9      	str	r1, [r7, #8]
 800b1be:	607a      	str	r2, [r7, #4]
 800b1c0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d10a      	bne.n	800b1e0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800b1d2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	61fb      	str	r3, [r7, #28]
 800b1de:	e00a      	b.n	800b1f6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800b1e8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800b1ee:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b1f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b1f4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	6a1b      	ldr	r3, [r3, #32]
 800b1fa:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b200:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800b206:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800b20c:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b212:	4313      	orrs	r3, r2
 800b214:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b21a:	683a      	ldr	r2, [r7, #0]
 800b21c:	4613      	mov	r3, r2
 800b21e:	00db      	lsls	r3, r3, #3
 800b220:	4413      	add	r3, r2
 800b222:	00db      	lsls	r3, r3, #3
 800b224:	440b      	add	r3, r1
 800b226:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800b228:	69bb      	ldr	r3, [r7, #24]
 800b22a:	69fa      	ldr	r2, [r7, #28]
 800b22c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b22e:	69bb      	ldr	r3, [r7, #24]
 800b230:	3304      	adds	r3, #4
 800b232:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	693a      	ldr	r2, [r7, #16]
 800b238:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b23a:	69bb      	ldr	r3, [r7, #24]
 800b23c:	3304      	adds	r3, #4
 800b23e:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b240:	2300      	movs	r3, #0
 800b242:	617b      	str	r3, [r7, #20]
 800b244:	e020      	b.n	800b288 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b246:	697b      	ldr	r3, [r7, #20]
 800b248:	3303      	adds	r3, #3
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	4413      	add	r3, r2
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	3302      	adds	r3, #2
 800b256:	6879      	ldr	r1, [r7, #4]
 800b258:	440b      	add	r3, r1
 800b25a:	781b      	ldrb	r3, [r3, #0]
 800b25c:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b25e:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b260:	697b      	ldr	r3, [r7, #20]
 800b262:	3301      	adds	r3, #1
 800b264:	6879      	ldr	r1, [r7, #4]
 800b266:	440b      	add	r3, r1
 800b268:	781b      	ldrb	r3, [r3, #0]
 800b26a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b26c:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800b26e:	6879      	ldr	r1, [r7, #4]
 800b270:	697a      	ldr	r2, [r7, #20]
 800b272:	440a      	add	r2, r1
 800b274:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b276:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b278:	69bb      	ldr	r3, [r7, #24]
 800b27a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800b27c:	69bb      	ldr	r3, [r7, #24]
 800b27e:	3304      	adds	r3, #4
 800b280:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	3304      	adds	r3, #4
 800b286:	617b      	str	r3, [r7, #20]
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	68db      	ldr	r3, [r3, #12]
 800b28c:	0c1b      	lsrs	r3, r3, #16
 800b28e:	4a06      	ldr	r2, [pc, #24]	; (800b2a8 <FDCAN_CopyMessageToRAM+0xf4>)
 800b290:	5cd3      	ldrb	r3, [r2, r3]
 800b292:	461a      	mov	r2, r3
 800b294:	697b      	ldr	r3, [r7, #20]
 800b296:	4293      	cmp	r3, r2
 800b298:	d3d5      	bcc.n	800b246 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800b29a:	bf00      	nop
 800b29c:	bf00      	nop
 800b29e:	3724      	adds	r7, #36	; 0x24
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a6:	4770      	bx	lr
 800b2a8:	08018218 	.word	0x08018218

0800b2ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b087      	sub	sp, #28
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
 800b2b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b2ba:	e15a      	b.n	800b572 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	681a      	ldr	r2, [r3, #0]
 800b2c0:	2101      	movs	r1, #1
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	fa01 f303 	lsl.w	r3, r1, r3
 800b2c8:	4013      	ands	r3, r2
 800b2ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	f000 814c 	beq.w	800b56c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	685b      	ldr	r3, [r3, #4]
 800b2d8:	f003 0303 	and.w	r3, r3, #3
 800b2dc:	2b01      	cmp	r3, #1
 800b2de:	d005      	beq.n	800b2ec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800b2e8:	2b02      	cmp	r3, #2
 800b2ea:	d130      	bne.n	800b34e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	689b      	ldr	r3, [r3, #8]
 800b2f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	005b      	lsls	r3, r3, #1
 800b2f6:	2203      	movs	r2, #3
 800b2f8:	fa02 f303 	lsl.w	r3, r2, r3
 800b2fc:	43db      	mvns	r3, r3
 800b2fe:	693a      	ldr	r2, [r7, #16]
 800b300:	4013      	ands	r3, r2
 800b302:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	68da      	ldr	r2, [r3, #12]
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	005b      	lsls	r3, r3, #1
 800b30c:	fa02 f303 	lsl.w	r3, r2, r3
 800b310:	693a      	ldr	r2, [r7, #16]
 800b312:	4313      	orrs	r3, r2
 800b314:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	693a      	ldr	r2, [r7, #16]
 800b31a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	685b      	ldr	r3, [r3, #4]
 800b320:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b322:	2201      	movs	r2, #1
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	fa02 f303 	lsl.w	r3, r2, r3
 800b32a:	43db      	mvns	r3, r3
 800b32c:	693a      	ldr	r2, [r7, #16]
 800b32e:	4013      	ands	r3, r2
 800b330:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	685b      	ldr	r3, [r3, #4]
 800b336:	091b      	lsrs	r3, r3, #4
 800b338:	f003 0201 	and.w	r2, r3, #1
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	fa02 f303 	lsl.w	r3, r2, r3
 800b342:	693a      	ldr	r2, [r7, #16]
 800b344:	4313      	orrs	r3, r2
 800b346:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	693a      	ldr	r2, [r7, #16]
 800b34c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	685b      	ldr	r3, [r3, #4]
 800b352:	f003 0303 	and.w	r3, r3, #3
 800b356:	2b03      	cmp	r3, #3
 800b358:	d017      	beq.n	800b38a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	68db      	ldr	r3, [r3, #12]
 800b35e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b360:	697b      	ldr	r3, [r7, #20]
 800b362:	005b      	lsls	r3, r3, #1
 800b364:	2203      	movs	r2, #3
 800b366:	fa02 f303 	lsl.w	r3, r2, r3
 800b36a:	43db      	mvns	r3, r3
 800b36c:	693a      	ldr	r2, [r7, #16]
 800b36e:	4013      	ands	r3, r2
 800b370:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	689a      	ldr	r2, [r3, #8]
 800b376:	697b      	ldr	r3, [r7, #20]
 800b378:	005b      	lsls	r3, r3, #1
 800b37a:	fa02 f303 	lsl.w	r3, r2, r3
 800b37e:	693a      	ldr	r2, [r7, #16]
 800b380:	4313      	orrs	r3, r2
 800b382:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	693a      	ldr	r2, [r7, #16]
 800b388:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	685b      	ldr	r3, [r3, #4]
 800b38e:	f003 0303 	and.w	r3, r3, #3
 800b392:	2b02      	cmp	r3, #2
 800b394:	d123      	bne.n	800b3de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b396:	697b      	ldr	r3, [r7, #20]
 800b398:	08da      	lsrs	r2, r3, #3
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	3208      	adds	r2, #8
 800b39e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	f003 0307 	and.w	r3, r3, #7
 800b3aa:	009b      	lsls	r3, r3, #2
 800b3ac:	220f      	movs	r2, #15
 800b3ae:	fa02 f303 	lsl.w	r3, r2, r3
 800b3b2:	43db      	mvns	r3, r3
 800b3b4:	693a      	ldr	r2, [r7, #16]
 800b3b6:	4013      	ands	r3, r2
 800b3b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	691a      	ldr	r2, [r3, #16]
 800b3be:	697b      	ldr	r3, [r7, #20]
 800b3c0:	f003 0307 	and.w	r3, r3, #7
 800b3c4:	009b      	lsls	r3, r3, #2
 800b3c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ca:	693a      	ldr	r2, [r7, #16]
 800b3cc:	4313      	orrs	r3, r2
 800b3ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800b3d0:	697b      	ldr	r3, [r7, #20]
 800b3d2:	08da      	lsrs	r2, r3, #3
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	3208      	adds	r2, #8
 800b3d8:	6939      	ldr	r1, [r7, #16]
 800b3da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	005b      	lsls	r3, r3, #1
 800b3e8:	2203      	movs	r2, #3
 800b3ea:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ee:	43db      	mvns	r3, r3
 800b3f0:	693a      	ldr	r2, [r7, #16]
 800b3f2:	4013      	ands	r3, r2
 800b3f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	f003 0203 	and.w	r2, r3, #3
 800b3fe:	697b      	ldr	r3, [r7, #20]
 800b400:	005b      	lsls	r3, r3, #1
 800b402:	fa02 f303 	lsl.w	r3, r2, r3
 800b406:	693a      	ldr	r2, [r7, #16]
 800b408:	4313      	orrs	r3, r2
 800b40a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	693a      	ldr	r2, [r7, #16]
 800b410:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	f000 80a6 	beq.w	800b56c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b420:	4b5b      	ldr	r3, [pc, #364]	; (800b590 <HAL_GPIO_Init+0x2e4>)
 800b422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b424:	4a5a      	ldr	r2, [pc, #360]	; (800b590 <HAL_GPIO_Init+0x2e4>)
 800b426:	f043 0301 	orr.w	r3, r3, #1
 800b42a:	6613      	str	r3, [r2, #96]	; 0x60
 800b42c:	4b58      	ldr	r3, [pc, #352]	; (800b590 <HAL_GPIO_Init+0x2e4>)
 800b42e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b430:	f003 0301 	and.w	r3, r3, #1
 800b434:	60bb      	str	r3, [r7, #8]
 800b436:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b438:	4a56      	ldr	r2, [pc, #344]	; (800b594 <HAL_GPIO_Init+0x2e8>)
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	089b      	lsrs	r3, r3, #2
 800b43e:	3302      	adds	r3, #2
 800b440:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b444:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b446:	697b      	ldr	r3, [r7, #20]
 800b448:	f003 0303 	and.w	r3, r3, #3
 800b44c:	009b      	lsls	r3, r3, #2
 800b44e:	220f      	movs	r2, #15
 800b450:	fa02 f303 	lsl.w	r3, r2, r3
 800b454:	43db      	mvns	r3, r3
 800b456:	693a      	ldr	r2, [r7, #16]
 800b458:	4013      	ands	r3, r2
 800b45a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b462:	d01f      	beq.n	800b4a4 <HAL_GPIO_Init+0x1f8>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	4a4c      	ldr	r2, [pc, #304]	; (800b598 <HAL_GPIO_Init+0x2ec>)
 800b468:	4293      	cmp	r3, r2
 800b46a:	d019      	beq.n	800b4a0 <HAL_GPIO_Init+0x1f4>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	4a4b      	ldr	r2, [pc, #300]	; (800b59c <HAL_GPIO_Init+0x2f0>)
 800b470:	4293      	cmp	r3, r2
 800b472:	d013      	beq.n	800b49c <HAL_GPIO_Init+0x1f0>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	4a4a      	ldr	r2, [pc, #296]	; (800b5a0 <HAL_GPIO_Init+0x2f4>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d00d      	beq.n	800b498 <HAL_GPIO_Init+0x1ec>
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	4a49      	ldr	r2, [pc, #292]	; (800b5a4 <HAL_GPIO_Init+0x2f8>)
 800b480:	4293      	cmp	r3, r2
 800b482:	d007      	beq.n	800b494 <HAL_GPIO_Init+0x1e8>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	4a48      	ldr	r2, [pc, #288]	; (800b5a8 <HAL_GPIO_Init+0x2fc>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d101      	bne.n	800b490 <HAL_GPIO_Init+0x1e4>
 800b48c:	2305      	movs	r3, #5
 800b48e:	e00a      	b.n	800b4a6 <HAL_GPIO_Init+0x1fa>
 800b490:	2306      	movs	r3, #6
 800b492:	e008      	b.n	800b4a6 <HAL_GPIO_Init+0x1fa>
 800b494:	2304      	movs	r3, #4
 800b496:	e006      	b.n	800b4a6 <HAL_GPIO_Init+0x1fa>
 800b498:	2303      	movs	r3, #3
 800b49a:	e004      	b.n	800b4a6 <HAL_GPIO_Init+0x1fa>
 800b49c:	2302      	movs	r3, #2
 800b49e:	e002      	b.n	800b4a6 <HAL_GPIO_Init+0x1fa>
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	e000      	b.n	800b4a6 <HAL_GPIO_Init+0x1fa>
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	697a      	ldr	r2, [r7, #20]
 800b4a8:	f002 0203 	and.w	r2, r2, #3
 800b4ac:	0092      	lsls	r2, r2, #2
 800b4ae:	4093      	lsls	r3, r2
 800b4b0:	693a      	ldr	r2, [r7, #16]
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b4b6:	4937      	ldr	r1, [pc, #220]	; (800b594 <HAL_GPIO_Init+0x2e8>)
 800b4b8:	697b      	ldr	r3, [r7, #20]
 800b4ba:	089b      	lsrs	r3, r3, #2
 800b4bc:	3302      	adds	r3, #2
 800b4be:	693a      	ldr	r2, [r7, #16]
 800b4c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b4c4:	4b39      	ldr	r3, [pc, #228]	; (800b5ac <HAL_GPIO_Init+0x300>)
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	43db      	mvns	r3, r3
 800b4ce:	693a      	ldr	r2, [r7, #16]
 800b4d0:	4013      	ands	r3, r2
 800b4d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d003      	beq.n	800b4e8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b4e0:	693a      	ldr	r2, [r7, #16]
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b4e8:	4a30      	ldr	r2, [pc, #192]	; (800b5ac <HAL_GPIO_Init+0x300>)
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b4ee:	4b2f      	ldr	r3, [pc, #188]	; (800b5ac <HAL_GPIO_Init+0x300>)
 800b4f0:	68db      	ldr	r3, [r3, #12]
 800b4f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	43db      	mvns	r3, r3
 800b4f8:	693a      	ldr	r2, [r7, #16]
 800b4fa:	4013      	ands	r3, r2
 800b4fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	685b      	ldr	r3, [r3, #4]
 800b502:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b506:	2b00      	cmp	r3, #0
 800b508:	d003      	beq.n	800b512 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b50a:	693a      	ldr	r2, [r7, #16]
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	4313      	orrs	r3, r2
 800b510:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b512:	4a26      	ldr	r2, [pc, #152]	; (800b5ac <HAL_GPIO_Init+0x300>)
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800b518:	4b24      	ldr	r3, [pc, #144]	; (800b5ac <HAL_GPIO_Init+0x300>)
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	43db      	mvns	r3, r3
 800b522:	693a      	ldr	r2, [r7, #16]
 800b524:	4013      	ands	r3, r2
 800b526:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	685b      	ldr	r3, [r3, #4]
 800b52c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b530:	2b00      	cmp	r3, #0
 800b532:	d003      	beq.n	800b53c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b534:	693a      	ldr	r2, [r7, #16]
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	4313      	orrs	r3, r2
 800b53a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b53c:	4a1b      	ldr	r2, [pc, #108]	; (800b5ac <HAL_GPIO_Init+0x300>)
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b542:	4b1a      	ldr	r3, [pc, #104]	; (800b5ac <HAL_GPIO_Init+0x300>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	43db      	mvns	r3, r3
 800b54c:	693a      	ldr	r2, [r7, #16]
 800b54e:	4013      	ands	r3, r2
 800b550:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	685b      	ldr	r3, [r3, #4]
 800b556:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d003      	beq.n	800b566 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b55e:	693a      	ldr	r2, [r7, #16]
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	4313      	orrs	r3, r2
 800b564:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b566:	4a11      	ldr	r2, [pc, #68]	; (800b5ac <HAL_GPIO_Init+0x300>)
 800b568:	693b      	ldr	r3, [r7, #16]
 800b56a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b56c:	697b      	ldr	r3, [r7, #20]
 800b56e:	3301      	adds	r3, #1
 800b570:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	681a      	ldr	r2, [r3, #0]
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	fa22 f303 	lsr.w	r3, r2, r3
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	f47f ae9d 	bne.w	800b2bc <HAL_GPIO_Init+0x10>
  }
}
 800b582:	bf00      	nop
 800b584:	bf00      	nop
 800b586:	371c      	adds	r7, #28
 800b588:	46bd      	mov	sp, r7
 800b58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58e:	4770      	bx	lr
 800b590:	40021000 	.word	0x40021000
 800b594:	40010000 	.word	0x40010000
 800b598:	48000400 	.word	0x48000400
 800b59c:	48000800 	.word	0x48000800
 800b5a0:	48000c00 	.word	0x48000c00
 800b5a4:	48001000 	.word	0x48001000
 800b5a8:	48001400 	.word	0x48001400
 800b5ac:	40010400 	.word	0x40010400

0800b5b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b083      	sub	sp, #12
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	807b      	strh	r3, [r7, #2]
 800b5bc:	4613      	mov	r3, r2
 800b5be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b5c0:	787b      	ldrb	r3, [r7, #1]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d003      	beq.n	800b5ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b5c6:	887a      	ldrh	r2, [r7, #2]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b5cc:	e002      	b.n	800b5d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b5ce:	887a      	ldrh	r2, [r7, #2]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b5d4:	bf00      	nop
 800b5d6:	370c      	adds	r7, #12
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5de:	4770      	bx	lr

0800b5e0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b085      	sub	sp, #20
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
 800b5e8:	460b      	mov	r3, r1
 800b5ea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	695b      	ldr	r3, [r3, #20]
 800b5f0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b5f2:	887a      	ldrh	r2, [r7, #2]
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	4013      	ands	r3, r2
 800b5f8:	041a      	lsls	r2, r3, #16
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	43d9      	mvns	r1, r3
 800b5fe:	887b      	ldrh	r3, [r7, #2]
 800b600:	400b      	ands	r3, r1
 800b602:	431a      	orrs	r2, r3
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	619a      	str	r2, [r3, #24]
}
 800b608:	bf00      	nop
 800b60a:	3714      	adds	r7, #20
 800b60c:	46bd      	mov	sp, r7
 800b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b612:	4770      	bx	lr

0800b614 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b082      	sub	sp, #8
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d101      	bne.n	800b626 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b622:	2301      	movs	r3, #1
 800b624:	e08d      	b.n	800b742 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b62c:	b2db      	uxtb	r3, r3
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d106      	bne.n	800b640 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2200      	movs	r2, #0
 800b636:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f7f6 fa4e 	bl	8001adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2224      	movs	r2, #36	; 0x24
 800b644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	681a      	ldr	r2, [r3, #0]
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f022 0201 	bic.w	r2, r2, #1
 800b656:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	685a      	ldr	r2, [r3, #4]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b664:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	689a      	ldr	r2, [r3, #8]
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b674:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	68db      	ldr	r3, [r3, #12]
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d107      	bne.n	800b68e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	689a      	ldr	r2, [r3, #8]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b68a:	609a      	str	r2, [r3, #8]
 800b68c:	e006      	b.n	800b69c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	689a      	ldr	r2, [r3, #8]
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b69a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	68db      	ldr	r3, [r3, #12]
 800b6a0:	2b02      	cmp	r3, #2
 800b6a2:	d108      	bne.n	800b6b6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	685a      	ldr	r2, [r3, #4]
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b6b2:	605a      	str	r2, [r3, #4]
 800b6b4:	e007      	b.n	800b6c6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	685a      	ldr	r2, [r3, #4]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b6c4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	685b      	ldr	r3, [r3, #4]
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	6812      	ldr	r2, [r2, #0]
 800b6d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b6d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b6d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	68da      	ldr	r2, [r3, #12]
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b6e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	691a      	ldr	r2, [r3, #16]
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	695b      	ldr	r3, [r3, #20]
 800b6f2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	699b      	ldr	r3, [r3, #24]
 800b6fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	430a      	orrs	r2, r1
 800b702:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	69d9      	ldr	r1, [r3, #28]
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	6a1a      	ldr	r2, [r3, #32]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	430a      	orrs	r2, r1
 800b712:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	681a      	ldr	r2, [r3, #0]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f042 0201 	orr.w	r2, r2, #1
 800b722:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2200      	movs	r2, #0
 800b728:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2220      	movs	r2, #32
 800b72e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2200      	movs	r2, #0
 800b736:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2200      	movs	r2, #0
 800b73c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b740:	2300      	movs	r3, #0
}
 800b742:	4618      	mov	r0, r3
 800b744:	3708      	adds	r7, #8
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}
	...

0800b74c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b088      	sub	sp, #32
 800b750:	af02      	add	r7, sp, #8
 800b752:	60f8      	str	r0, [r7, #12]
 800b754:	4608      	mov	r0, r1
 800b756:	4611      	mov	r1, r2
 800b758:	461a      	mov	r2, r3
 800b75a:	4603      	mov	r3, r0
 800b75c:	817b      	strh	r3, [r7, #10]
 800b75e:	460b      	mov	r3, r1
 800b760:	813b      	strh	r3, [r7, #8]
 800b762:	4613      	mov	r3, r2
 800b764:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b76c:	b2db      	uxtb	r3, r3
 800b76e:	2b20      	cmp	r3, #32
 800b770:	f040 80fd 	bne.w	800b96e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800b774:	6a3b      	ldr	r3, [r7, #32]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d002      	beq.n	800b780 <HAL_I2C_Mem_Read+0x34>
 800b77a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d105      	bne.n	800b78c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b786:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800b788:	2301      	movs	r3, #1
 800b78a:	e0f1      	b.n	800b970 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b792:	2b01      	cmp	r3, #1
 800b794:	d101      	bne.n	800b79a <HAL_I2C_Mem_Read+0x4e>
 800b796:	2302      	movs	r3, #2
 800b798:	e0ea      	b.n	800b970 <HAL_I2C_Mem_Read+0x224>
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	2201      	movs	r2, #1
 800b79e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b7a2:	f7fe fd37 	bl	800a214 <HAL_GetTick>
 800b7a6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	9300      	str	r3, [sp, #0]
 800b7ac:	2319      	movs	r3, #25
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b7b4:	68f8      	ldr	r0, [r7, #12]
 800b7b6:	f000 fee4 	bl	800c582 <I2C_WaitOnFlagUntilTimeout>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d001      	beq.n	800b7c4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	e0d5      	b.n	800b970 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2222      	movs	r2, #34	; 0x22
 800b7c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2240      	movs	r2, #64	; 0x40
 800b7d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	6a3a      	ldr	r2, [r7, #32]
 800b7de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b7e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b7ec:	88f8      	ldrh	r0, [r7, #6]
 800b7ee:	893a      	ldrh	r2, [r7, #8]
 800b7f0:	8979      	ldrh	r1, [r7, #10]
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	9301      	str	r3, [sp, #4]
 800b7f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7f8:	9300      	str	r3, [sp, #0]
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	68f8      	ldr	r0, [r7, #12]
 800b7fe:	f000 fa7b 	bl	800bcf8 <I2C_RequestMemoryRead>
 800b802:	4603      	mov	r3, r0
 800b804:	2b00      	cmp	r3, #0
 800b806:	d005      	beq.n	800b814 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2200      	movs	r2, #0
 800b80c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800b810:	2301      	movs	r3, #1
 800b812:	e0ad      	b.n	800b970 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b818:	b29b      	uxth	r3, r3
 800b81a:	2bff      	cmp	r3, #255	; 0xff
 800b81c:	d90e      	bls.n	800b83c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	22ff      	movs	r2, #255	; 0xff
 800b822:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b828:	b2da      	uxtb	r2, r3
 800b82a:	8979      	ldrh	r1, [r7, #10]
 800b82c:	4b52      	ldr	r3, [pc, #328]	; (800b978 <HAL_I2C_Mem_Read+0x22c>)
 800b82e:	9300      	str	r3, [sp, #0]
 800b830:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b834:	68f8      	ldr	r0, [r7, #12]
 800b836:	f001 f867 	bl	800c908 <I2C_TransferConfig>
 800b83a:	e00f      	b.n	800b85c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b840:	b29a      	uxth	r2, r3
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b84a:	b2da      	uxtb	r2, r3
 800b84c:	8979      	ldrh	r1, [r7, #10]
 800b84e:	4b4a      	ldr	r3, [pc, #296]	; (800b978 <HAL_I2C_Mem_Read+0x22c>)
 800b850:	9300      	str	r3, [sp, #0]
 800b852:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b856:	68f8      	ldr	r0, [r7, #12]
 800b858:	f001 f856 	bl	800c908 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	9300      	str	r3, [sp, #0]
 800b860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b862:	2200      	movs	r2, #0
 800b864:	2104      	movs	r1, #4
 800b866:	68f8      	ldr	r0, [r7, #12]
 800b868:	f000 fe8b 	bl	800c582 <I2C_WaitOnFlagUntilTimeout>
 800b86c:	4603      	mov	r3, r0
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d001      	beq.n	800b876 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800b872:	2301      	movs	r3, #1
 800b874:	e07c      	b.n	800b970 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b880:	b2d2      	uxtb	r2, r2
 800b882:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b888:	1c5a      	adds	r2, r3, #1
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b892:	3b01      	subs	r3, #1
 800b894:	b29a      	uxth	r2, r3
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b89e:	b29b      	uxth	r3, r3
 800b8a0:	3b01      	subs	r3, #1
 800b8a2:	b29a      	uxth	r2, r3
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8ac:	b29b      	uxth	r3, r3
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d034      	beq.n	800b91c <HAL_I2C_Mem_Read+0x1d0>
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d130      	bne.n	800b91c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b8ba:	697b      	ldr	r3, [r7, #20]
 800b8bc:	9300      	str	r3, [sp, #0]
 800b8be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	2180      	movs	r1, #128	; 0x80
 800b8c4:	68f8      	ldr	r0, [r7, #12]
 800b8c6:	f000 fe5c 	bl	800c582 <I2C_WaitOnFlagUntilTimeout>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d001      	beq.n	800b8d4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	e04d      	b.n	800b970 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8d8:	b29b      	uxth	r3, r3
 800b8da:	2bff      	cmp	r3, #255	; 0xff
 800b8dc:	d90e      	bls.n	800b8fc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	22ff      	movs	r2, #255	; 0xff
 800b8e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8e8:	b2da      	uxtb	r2, r3
 800b8ea:	8979      	ldrh	r1, [r7, #10]
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	9300      	str	r3, [sp, #0]
 800b8f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b8f4:	68f8      	ldr	r0, [r7, #12]
 800b8f6:	f001 f807 	bl	800c908 <I2C_TransferConfig>
 800b8fa:	e00f      	b.n	800b91c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b900:	b29a      	uxth	r2, r3
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b90a:	b2da      	uxtb	r2, r3
 800b90c:	8979      	ldrh	r1, [r7, #10]
 800b90e:	2300      	movs	r3, #0
 800b910:	9300      	str	r3, [sp, #0]
 800b912:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b916:	68f8      	ldr	r0, [r7, #12]
 800b918:	f000 fff6 	bl	800c908 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b920:	b29b      	uxth	r3, r3
 800b922:	2b00      	cmp	r3, #0
 800b924:	d19a      	bne.n	800b85c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b926:	697a      	ldr	r2, [r7, #20]
 800b928:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b92a:	68f8      	ldr	r0, [r7, #12]
 800b92c:	f000 fec9 	bl	800c6c2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b930:	4603      	mov	r3, r0
 800b932:	2b00      	cmp	r3, #0
 800b934:	d001      	beq.n	800b93a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800b936:	2301      	movs	r3, #1
 800b938:	e01a      	b.n	800b970 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	2220      	movs	r2, #32
 800b940:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	6859      	ldr	r1, [r3, #4]
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	681a      	ldr	r2, [r3, #0]
 800b94c:	4b0b      	ldr	r3, [pc, #44]	; (800b97c <HAL_I2C_Mem_Read+0x230>)
 800b94e:	400b      	ands	r3, r1
 800b950:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	2220      	movs	r2, #32
 800b956:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	2200      	movs	r2, #0
 800b95e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2200      	movs	r2, #0
 800b966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b96a:	2300      	movs	r3, #0
 800b96c:	e000      	b.n	800b970 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800b96e:	2302      	movs	r3, #2
  }
}
 800b970:	4618      	mov	r0, r3
 800b972:	3718      	adds	r7, #24
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}
 800b978:	80002400 	.word	0x80002400
 800b97c:	fe00e800 	.word	0xfe00e800

0800b980 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b084      	sub	sp, #16
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	699b      	ldr	r3, [r3, #24]
 800b98e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d005      	beq.n	800b9ac <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9a4:	68ba      	ldr	r2, [r7, #8]
 800b9a6:	68f9      	ldr	r1, [r7, #12]
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	4798      	blx	r3
  }
}
 800b9ac:	bf00      	nop
 800b9ae:	3710      	adds	r7, #16
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd80      	pop	{r7, pc}

0800b9b4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b086      	sub	sp, #24
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	699b      	ldr	r3, [r3, #24]
 800b9c2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d00f      	beq.n	800b9f6 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b9d6:	693b      	ldr	r3, [r7, #16]
 800b9d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d00a      	beq.n	800b9f6 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9e4:	f043 0201 	orr.w	r2, r3, #1
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b9f4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d00f      	beq.n	800ba20 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d00a      	beq.n	800ba20 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba0e:	f043 0208 	orr.w	r2, r3, #8
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ba1e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800ba20:	697b      	ldr	r3, [r7, #20]
 800ba22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d00f      	beq.n	800ba4a <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800ba2a:	693b      	ldr	r3, [r7, #16]
 800ba2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d00a      	beq.n	800ba4a <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba38:	f043 0202 	orr.w	r2, r3, #2
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba48:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba4e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	f003 030b 	and.w	r3, r3, #11
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d003      	beq.n	800ba62 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800ba5a:	68f9      	ldr	r1, [r7, #12]
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	f000 fc37 	bl	800c2d0 <I2C_ITError>
  }
}
 800ba62:	bf00      	nop
 800ba64:	3718      	adds	r7, #24
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd80      	pop	{r7, pc}

0800ba6a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ba6a:	b480      	push	{r7}
 800ba6c:	b083      	sub	sp, #12
 800ba6e:	af00      	add	r7, sp, #0
 800ba70:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800ba72:	bf00      	nop
 800ba74:	370c      	adds	r7, #12
 800ba76:	46bd      	mov	sp, r7
 800ba78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7c:	4770      	bx	lr

0800ba7e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800ba7e:	b480      	push	{r7}
 800ba80:	b083      	sub	sp, #12
 800ba82:	af00      	add	r7, sp, #0
 800ba84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800ba86:	bf00      	nop
 800ba88:	370c      	adds	r7, #12
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba90:	4770      	bx	lr

0800ba92 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800ba92:	b480      	push	{r7}
 800ba94:	b083      	sub	sp, #12
 800ba96:	af00      	add	r7, sp, #0
 800ba98:	6078      	str	r0, [r7, #4]
 800ba9a:	460b      	mov	r3, r1
 800ba9c:	70fb      	strb	r3, [r7, #3]
 800ba9e:	4613      	mov	r3, r2
 800baa0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800baa2:	bf00      	nop
 800baa4:	370c      	adds	r7, #12
 800baa6:	46bd      	mov	sp, r7
 800baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baac:	4770      	bx	lr

0800baae <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800baae:	b480      	push	{r7}
 800bab0:	b083      	sub	sp, #12
 800bab2:	af00      	add	r7, sp, #0
 800bab4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800bab6:	bf00      	nop
 800bab8:	370c      	adds	r7, #12
 800baba:	46bd      	mov	sp, r7
 800babc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac0:	4770      	bx	lr

0800bac2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800bac2:	b480      	push	{r7}
 800bac4:	b083      	sub	sp, #12
 800bac6:	af00      	add	r7, sp, #0
 800bac8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800baca:	bf00      	nop
 800bacc:	370c      	adds	r7, #12
 800bace:	46bd      	mov	sp, r7
 800bad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad4:	4770      	bx	lr

0800bad6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bad6:	b480      	push	{r7}
 800bad8:	b083      	sub	sp, #12
 800bada:	af00      	add	r7, sp, #0
 800badc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800bade:	bf00      	nop
 800bae0:	370c      	adds	r7, #12
 800bae2:	46bd      	mov	sp, r7
 800bae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae8:	4770      	bx	lr

0800baea <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800baea:	b480      	push	{r7}
 800baec:	b083      	sub	sp, #12
 800baee:	af00      	add	r7, sp, #0
 800baf0:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800baf8:	b2db      	uxtb	r3, r3
}
 800bafa:	4618      	mov	r0, r3
 800bafc:	370c      	adds	r7, #12
 800bafe:	46bd      	mov	sp, r7
 800bb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb04:	4770      	bx	lr

0800bb06 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800bb06:	b580      	push	{r7, lr}
 800bb08:	b086      	sub	sp, #24
 800bb0a:	af00      	add	r7, sp, #0
 800bb0c:	60f8      	str	r0, [r7, #12]
 800bb0e:	60b9      	str	r1, [r7, #8]
 800bb10:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb16:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800bb18:	68bb      	ldr	r3, [r7, #8]
 800bb1a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bb22:	2b01      	cmp	r3, #1
 800bb24:	d101      	bne.n	800bb2a <I2C_Slave_ISR_IT+0x24>
 800bb26:	2302      	movs	r3, #2
 800bb28:	e0e2      	b.n	800bcf0 <I2C_Slave_ISR_IT+0x1ea>
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	2201      	movs	r2, #1
 800bb2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	f003 0320 	and.w	r3, r3, #32
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d009      	beq.n	800bb50 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d004      	beq.n	800bb50 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800bb46:	6939      	ldr	r1, [r7, #16]
 800bb48:	68f8      	ldr	r0, [r7, #12]
 800bb4a:	f000 fa09 	bl	800bf60 <I2C_ITSlaveCplt>
 800bb4e:	e0ca      	b.n	800bce6 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800bb50:	693b      	ldr	r3, [r7, #16]
 800bb52:	f003 0310 	and.w	r3, r3, #16
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d04b      	beq.n	800bbf2 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d046      	beq.n	800bbf2 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb68:	b29b      	uxth	r3, r3
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d128      	bne.n	800bbc0 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	2b28      	cmp	r3, #40	; 0x28
 800bb78:	d108      	bne.n	800bb8c <I2C_Slave_ISR_IT+0x86>
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bb80:	d104      	bne.n	800bb8c <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800bb82:	6939      	ldr	r1, [r7, #16]
 800bb84:	68f8      	ldr	r0, [r7, #12]
 800bb86:	f000 fb4f 	bl	800c228 <I2C_ITListenCplt>
 800bb8a:	e031      	b.n	800bbf0 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bb92:	b2db      	uxtb	r3, r3
 800bb94:	2b29      	cmp	r3, #41	; 0x29
 800bb96:	d10e      	bne.n	800bbb6 <I2C_Slave_ISR_IT+0xb0>
 800bb98:	697b      	ldr	r3, [r7, #20]
 800bb9a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bb9e:	d00a      	beq.n	800bbb6 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	2210      	movs	r2, #16
 800bba6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800bba8:	68f8      	ldr	r0, [r7, #12]
 800bbaa:	f000 fca8 	bl	800c4fe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800bbae:	68f8      	ldr	r0, [r7, #12]
 800bbb0:	f000 f97a 	bl	800bea8 <I2C_ITSlaveSeqCplt>
 800bbb4:	e01c      	b.n	800bbf0 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	2210      	movs	r2, #16
 800bbbc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800bbbe:	e08f      	b.n	800bce0 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	2210      	movs	r2, #16
 800bbc6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbcc:	f043 0204 	orr.w	r2, r3, #4
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800bbd4:	697b      	ldr	r3, [r7, #20]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d003      	beq.n	800bbe2 <I2C_Slave_ISR_IT+0xdc>
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bbe0:	d17e      	bne.n	800bce0 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbe6:	4619      	mov	r1, r3
 800bbe8:	68f8      	ldr	r0, [r7, #12]
 800bbea:	f000 fb71 	bl	800c2d0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800bbee:	e077      	b.n	800bce0 <I2C_Slave_ISR_IT+0x1da>
 800bbf0:	e076      	b.n	800bce0 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800bbf2:	693b      	ldr	r3, [r7, #16]
 800bbf4:	f003 0304 	and.w	r3, r3, #4
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d02f      	beq.n	800bc5c <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d02a      	beq.n	800bc5c <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc0a:	b29b      	uxth	r3, r3
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d018      	beq.n	800bc42 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc1a:	b2d2      	uxtb	r2, r2
 800bc1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc22:	1c5a      	adds	r2, r3, #1
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc2c:	3b01      	subs	r3, #1
 800bc2e:	b29a      	uxth	r2, r3
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc38:	b29b      	uxth	r3, r3
 800bc3a:	3b01      	subs	r3, #1
 800bc3c:	b29a      	uxth	r2, r3
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc46:	b29b      	uxth	r3, r3
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d14b      	bne.n	800bce4 <I2C_Slave_ISR_IT+0x1de>
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bc52:	d047      	beq.n	800bce4 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800bc54:	68f8      	ldr	r0, [r7, #12]
 800bc56:	f000 f927 	bl	800bea8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800bc5a:	e043      	b.n	800bce4 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800bc5c:	693b      	ldr	r3, [r7, #16]
 800bc5e:	f003 0308 	and.w	r3, r3, #8
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d009      	beq.n	800bc7a <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d004      	beq.n	800bc7a <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800bc70:	6939      	ldr	r1, [r7, #16]
 800bc72:	68f8      	ldr	r0, [r7, #12]
 800bc74:	f000 f894 	bl	800bda0 <I2C_ITAddrCplt>
 800bc78:	e035      	b.n	800bce6 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800bc7a:	693b      	ldr	r3, [r7, #16]
 800bc7c:	f003 0302 	and.w	r3, r3, #2
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d030      	beq.n	800bce6 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d02b      	beq.n	800bce6 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc92:	b29b      	uxth	r3, r3
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d018      	beq.n	800bcca <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc9c:	781a      	ldrb	r2, [r3, #0]
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca8:	1c5a      	adds	r2, r3, #1
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bcb2:	b29b      	uxth	r3, r3
 800bcb4:	3b01      	subs	r3, #1
 800bcb6:	b29a      	uxth	r2, r3
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bcc0:	3b01      	subs	r3, #1
 800bcc2:	b29a      	uxth	r2, r3
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	851a      	strh	r2, [r3, #40]	; 0x28
 800bcc8:	e00d      	b.n	800bce6 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bcd0:	d002      	beq.n	800bcd8 <I2C_Slave_ISR_IT+0x1d2>
 800bcd2:	697b      	ldr	r3, [r7, #20]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d106      	bne.n	800bce6 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800bcd8:	68f8      	ldr	r0, [r7, #12]
 800bcda:	f000 f8e5 	bl	800bea8 <I2C_ITSlaveSeqCplt>
 800bcde:	e002      	b.n	800bce6 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800bce0:	bf00      	nop
 800bce2:	e000      	b.n	800bce6 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 800bce4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800bcee:	2300      	movs	r3, #0
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3718      	adds	r7, #24
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}

0800bcf8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b086      	sub	sp, #24
 800bcfc:	af02      	add	r7, sp, #8
 800bcfe:	60f8      	str	r0, [r7, #12]
 800bd00:	4608      	mov	r0, r1
 800bd02:	4611      	mov	r1, r2
 800bd04:	461a      	mov	r2, r3
 800bd06:	4603      	mov	r3, r0
 800bd08:	817b      	strh	r3, [r7, #10]
 800bd0a:	460b      	mov	r3, r1
 800bd0c:	813b      	strh	r3, [r7, #8]
 800bd0e:	4613      	mov	r3, r2
 800bd10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800bd12:	88fb      	ldrh	r3, [r7, #6]
 800bd14:	b2da      	uxtb	r2, r3
 800bd16:	8979      	ldrh	r1, [r7, #10]
 800bd18:	4b20      	ldr	r3, [pc, #128]	; (800bd9c <I2C_RequestMemoryRead+0xa4>)
 800bd1a:	9300      	str	r3, [sp, #0]
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	68f8      	ldr	r0, [r7, #12]
 800bd20:	f000 fdf2 	bl	800c908 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd24:	69fa      	ldr	r2, [r7, #28]
 800bd26:	69b9      	ldr	r1, [r7, #24]
 800bd28:	68f8      	ldr	r0, [r7, #12]
 800bd2a:	f000 fc83 	bl	800c634 <I2C_WaitOnTXISFlagUntilTimeout>
 800bd2e:	4603      	mov	r3, r0
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d001      	beq.n	800bd38 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800bd34:	2301      	movs	r3, #1
 800bd36:	e02c      	b.n	800bd92 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bd38:	88fb      	ldrh	r3, [r7, #6]
 800bd3a:	2b01      	cmp	r3, #1
 800bd3c:	d105      	bne.n	800bd4a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bd3e:	893b      	ldrh	r3, [r7, #8]
 800bd40:	b2da      	uxtb	r2, r3
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	629a      	str	r2, [r3, #40]	; 0x28
 800bd48:	e015      	b.n	800bd76 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800bd4a:	893b      	ldrh	r3, [r7, #8]
 800bd4c:	0a1b      	lsrs	r3, r3, #8
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	b2da      	uxtb	r2, r3
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd58:	69fa      	ldr	r2, [r7, #28]
 800bd5a:	69b9      	ldr	r1, [r7, #24]
 800bd5c:	68f8      	ldr	r0, [r7, #12]
 800bd5e:	f000 fc69 	bl	800c634 <I2C_WaitOnTXISFlagUntilTimeout>
 800bd62:	4603      	mov	r3, r0
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d001      	beq.n	800bd6c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800bd68:	2301      	movs	r3, #1
 800bd6a:	e012      	b.n	800bd92 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bd6c:	893b      	ldrh	r3, [r7, #8]
 800bd6e:	b2da      	uxtb	r2, r3
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800bd76:	69fb      	ldr	r3, [r7, #28]
 800bd78:	9300      	str	r3, [sp, #0]
 800bd7a:	69bb      	ldr	r3, [r7, #24]
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	2140      	movs	r1, #64	; 0x40
 800bd80:	68f8      	ldr	r0, [r7, #12]
 800bd82:	f000 fbfe 	bl	800c582 <I2C_WaitOnFlagUntilTimeout>
 800bd86:	4603      	mov	r3, r0
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d001      	beq.n	800bd90 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800bd8c:	2301      	movs	r3, #1
 800bd8e:	e000      	b.n	800bd92 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800bd90:	2300      	movs	r3, #0
}
 800bd92:	4618      	mov	r0, r3
 800bd94:	3710      	adds	r7, #16
 800bd96:	46bd      	mov	sp, r7
 800bd98:	bd80      	pop	{r7, pc}
 800bd9a:	bf00      	nop
 800bd9c:	80002000 	.word	0x80002000

0800bda0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b084      	sub	sp, #16
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
 800bda8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bdb0:	b2db      	uxtb	r3, r3
 800bdb2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800bdb6:	2b28      	cmp	r3, #40	; 0x28
 800bdb8:	d16a      	bne.n	800be90 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	699b      	ldr	r3, [r3, #24]
 800bdc0:	0c1b      	lsrs	r3, r3, #16
 800bdc2:	b2db      	uxtb	r3, r3
 800bdc4:	f003 0301 	and.w	r3, r3, #1
 800bdc8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	699b      	ldr	r3, [r3, #24]
 800bdd0:	0c1b      	lsrs	r3, r3, #16
 800bdd2:	b29b      	uxth	r3, r3
 800bdd4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800bdd8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	689b      	ldr	r3, [r3, #8]
 800bde0:	b29b      	uxth	r3, r3
 800bde2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bde6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	68db      	ldr	r3, [r3, #12]
 800bdee:	b29b      	uxth	r3, r3
 800bdf0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800bdf4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	68db      	ldr	r3, [r3, #12]
 800bdfa:	2b02      	cmp	r3, #2
 800bdfc:	d138      	bne.n	800be70 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800bdfe:	897b      	ldrh	r3, [r7, #10]
 800be00:	09db      	lsrs	r3, r3, #7
 800be02:	b29a      	uxth	r2, r3
 800be04:	89bb      	ldrh	r3, [r7, #12]
 800be06:	4053      	eors	r3, r2
 800be08:	b29b      	uxth	r3, r3
 800be0a:	f003 0306 	and.w	r3, r3, #6
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d11c      	bne.n	800be4c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800be12:	897b      	ldrh	r3, [r7, #10]
 800be14:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be1a:	1c5a      	adds	r2, r3, #1
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be24:	2b02      	cmp	r3, #2
 800be26:	d13b      	bne.n	800bea0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2200      	movs	r2, #0
 800be2c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	2208      	movs	r2, #8
 800be34:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2200      	movs	r2, #0
 800be3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800be3e:	89ba      	ldrh	r2, [r7, #12]
 800be40:	7bfb      	ldrb	r3, [r7, #15]
 800be42:	4619      	mov	r1, r3
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f7ff fe24 	bl	800ba92 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800be4a:	e029      	b.n	800bea0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800be4c:	893b      	ldrh	r3, [r7, #8]
 800be4e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800be50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800be54:	6878      	ldr	r0, [r7, #4]
 800be56:	f000 fd89 	bl	800c96c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	2200      	movs	r2, #0
 800be5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800be62:	89ba      	ldrh	r2, [r7, #12]
 800be64:	7bfb      	ldrb	r3, [r7, #15]
 800be66:	4619      	mov	r1, r3
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f7ff fe12 	bl	800ba92 <HAL_I2C_AddrCallback>
}
 800be6e:	e017      	b.n	800bea0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800be70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800be74:	6878      	ldr	r0, [r7, #4]
 800be76:	f000 fd79 	bl	800c96c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2200      	movs	r2, #0
 800be7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800be82:	89ba      	ldrh	r2, [r7, #12]
 800be84:	7bfb      	ldrb	r3, [r7, #15]
 800be86:	4619      	mov	r1, r3
 800be88:	6878      	ldr	r0, [r7, #4]
 800be8a:	f7ff fe02 	bl	800ba92 <HAL_I2C_AddrCallback>
}
 800be8e:	e007      	b.n	800bea0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	2208      	movs	r2, #8
 800be96:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2200      	movs	r2, #0
 800be9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800bea0:	bf00      	nop
 800bea2:	3710      	adds	r7, #16
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}

0800bea8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b084      	sub	sp, #16
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2200      	movs	r2, #0
 800bebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d008      	beq.n	800bedc <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	681a      	ldr	r2, [r3, #0]
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bed8:	601a      	str	r2, [r3, #0]
 800beda:	e00c      	b.n	800bef6 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d007      	beq.n	800bef6 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	681a      	ldr	r2, [r3, #0]
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bef4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800befc:	b2db      	uxtb	r3, r3
 800befe:	2b29      	cmp	r3, #41	; 0x29
 800bf00:	d112      	bne.n	800bf28 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2228      	movs	r2, #40	; 0x28
 800bf06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2221      	movs	r2, #33	; 0x21
 800bf0e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800bf10:	2101      	movs	r1, #1
 800bf12:	6878      	ldr	r0, [r7, #4]
 800bf14:	f000 fd2a 	bl	800c96c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800bf20:	6878      	ldr	r0, [r7, #4]
 800bf22:	f7ff fda2 	bl	800ba6a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800bf26:	e017      	b.n	800bf58 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf2e:	b2db      	uxtb	r3, r3
 800bf30:	2b2a      	cmp	r3, #42	; 0x2a
 800bf32:	d111      	bne.n	800bf58 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2228      	movs	r2, #40	; 0x28
 800bf38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2222      	movs	r2, #34	; 0x22
 800bf40:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800bf42:	2102      	movs	r1, #2
 800bf44:	6878      	ldr	r0, [r7, #4]
 800bf46:	f000 fd11 	bl	800c96c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800bf52:	6878      	ldr	r0, [r7, #4]
 800bf54:	f7ff fd93 	bl	800ba7e <HAL_I2C_SlaveRxCpltCallback>
}
 800bf58:	bf00      	nop
 800bf5a:	3710      	adds	r7, #16
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	bd80      	pop	{r7, pc}

0800bf60 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b086      	sub	sp, #24
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	6078      	str	r0, [r7, #4]
 800bf68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf7a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf82:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	2220      	movs	r2, #32
 800bf8a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800bf8c:	7afb      	ldrb	r3, [r7, #11]
 800bf8e:	2b21      	cmp	r3, #33	; 0x21
 800bf90:	d002      	beq.n	800bf98 <I2C_ITSlaveCplt+0x38>
 800bf92:	7afb      	ldrb	r3, [r7, #11]
 800bf94:	2b29      	cmp	r3, #41	; 0x29
 800bf96:	d108      	bne.n	800bfaa <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800bf98:	f248 0101 	movw	r1, #32769	; 0x8001
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f000 fce5 	bl	800c96c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	2221      	movs	r2, #33	; 0x21
 800bfa6:	631a      	str	r2, [r3, #48]	; 0x30
 800bfa8:	e019      	b.n	800bfde <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800bfaa:	7afb      	ldrb	r3, [r7, #11]
 800bfac:	2b22      	cmp	r3, #34	; 0x22
 800bfae:	d002      	beq.n	800bfb6 <I2C_ITSlaveCplt+0x56>
 800bfb0:	7afb      	ldrb	r3, [r7, #11]
 800bfb2:	2b2a      	cmp	r3, #42	; 0x2a
 800bfb4:	d108      	bne.n	800bfc8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800bfb6:	f248 0102 	movw	r1, #32770	; 0x8002
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f000 fcd6 	bl	800c96c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2222      	movs	r2, #34	; 0x22
 800bfc4:	631a      	str	r2, [r3, #48]	; 0x30
 800bfc6:	e00a      	b.n	800bfde <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800bfc8:	7afb      	ldrb	r3, [r7, #11]
 800bfca:	2b28      	cmp	r3, #40	; 0x28
 800bfcc:	d107      	bne.n	800bfde <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800bfce:	f248 0103 	movw	r1, #32771	; 0x8003
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f000 fcca 	bl	800c96c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	685a      	ldr	r2, [r3, #4]
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bfec:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	6859      	ldr	r1, [r3, #4]
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681a      	ldr	r2, [r3, #0]
 800bff8:	4b89      	ldr	r3, [pc, #548]	; (800c220 <I2C_ITSlaveCplt+0x2c0>)
 800bffa:	400b      	ands	r3, r1
 800bffc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	f000 fa7d 	bl	800c4fe <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800c004:	693b      	ldr	r3, [r7, #16]
 800c006:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d013      	beq.n	800c036 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	681a      	ldr	r2, [r3, #0]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c01c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c022:	2b00      	cmp	r3, #0
 800c024:	d01f      	beq.n	800c066 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	685b      	ldr	r3, [r3, #4]
 800c02e:	b29a      	uxth	r2, r3
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c034:	e017      	b.n	800c066 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800c036:	693b      	ldr	r3, [r7, #16]
 800c038:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d012      	beq.n	800c066 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	681a      	ldr	r2, [r3, #0]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c04e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c054:	2b00      	cmp	r3, #0
 800c056:	d006      	beq.n	800c066 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	685b      	ldr	r3, [r3, #4]
 800c060:	b29a      	uxth	r2, r3
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	f003 0304 	and.w	r3, r3, #4
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d020      	beq.n	800c0b2 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800c070:	697b      	ldr	r3, [r7, #20]
 800c072:	f023 0304 	bic.w	r3, r3, #4
 800c076:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c082:	b2d2      	uxtb	r2, r2
 800c084:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c08a:	1c5a      	adds	r2, r3, #1
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c094:	2b00      	cmp	r3, #0
 800c096:	d00c      	beq.n	800c0b2 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c09c:	3b01      	subs	r3, #1
 800c09e:	b29a      	uxth	r2, r3
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c0a8:	b29b      	uxth	r3, r3
 800c0aa:	3b01      	subs	r3, #1
 800c0ac:	b29a      	uxth	r2, r3
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c0b6:	b29b      	uxth	r3, r3
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d005      	beq.n	800c0c8 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0c0:	f043 0204 	orr.w	r2, r3, #4
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c0c8:	697b      	ldr	r3, [r7, #20]
 800c0ca:	f003 0310 	and.w	r3, r3, #16
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d049      	beq.n	800c166 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d044      	beq.n	800c166 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d128      	bne.n	800c138 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c0ec:	b2db      	uxtb	r3, r3
 800c0ee:	2b28      	cmp	r3, #40	; 0x28
 800c0f0:	d108      	bne.n	800c104 <I2C_ITSlaveCplt+0x1a4>
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c0f8:	d104      	bne.n	800c104 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800c0fa:	6979      	ldr	r1, [r7, #20]
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f000 f893 	bl	800c228 <I2C_ITListenCplt>
 800c102:	e030      	b.n	800c166 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c10a:	b2db      	uxtb	r3, r3
 800c10c:	2b29      	cmp	r3, #41	; 0x29
 800c10e:	d10e      	bne.n	800c12e <I2C_ITSlaveCplt+0x1ce>
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c116:	d00a      	beq.n	800c12e <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	2210      	movs	r2, #16
 800c11e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c120:	6878      	ldr	r0, [r7, #4]
 800c122:	f000 f9ec 	bl	800c4fe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f7ff febe 	bl	800bea8 <I2C_ITSlaveSeqCplt>
 800c12c:	e01b      	b.n	800c166 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	2210      	movs	r2, #16
 800c134:	61da      	str	r2, [r3, #28]
 800c136:	e016      	b.n	800c166 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	2210      	movs	r2, #16
 800c13e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c144:	f043 0204 	orr.w	r2, r3, #4
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d003      	beq.n	800c15a <I2C_ITSlaveCplt+0x1fa>
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c158:	d105      	bne.n	800c166 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c15e:	4619      	mov	r1, r3
 800c160:	6878      	ldr	r0, [r7, #4]
 800c162:	f000 f8b5 	bl	800c2d0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2200      	movs	r2, #0
 800c16a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2200      	movs	r2, #0
 800c172:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d010      	beq.n	800c19e <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c180:	4619      	mov	r1, r3
 800c182:	6878      	ldr	r0, [r7, #4]
 800c184:	f000 f8a4 	bl	800c2d0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c18e:	b2db      	uxtb	r3, r3
 800c190:	2b28      	cmp	r3, #40	; 0x28
 800c192:	d141      	bne.n	800c218 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800c194:	6979      	ldr	r1, [r7, #20]
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f000 f846 	bl	800c228 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c19c:	e03c      	b.n	800c218 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1a2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c1a6:	d014      	beq.n	800c1d2 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f7ff fe7d 	bl	800bea8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	4a1c      	ldr	r2, [pc, #112]	; (800c224 <I2C_ITSlaveCplt+0x2c4>)
 800c1b2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2220      	movs	r2, #32
 800c1b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	2200      	movs	r2, #0
 800c1c0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	f7ff fc6f 	bl	800baae <HAL_I2C_ListenCpltCallback>
}
 800c1d0:	e022      	b.n	800c218 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c1d8:	b2db      	uxtb	r3, r3
 800c1da:	2b22      	cmp	r3, #34	; 0x22
 800c1dc:	d10e      	bne.n	800c1fc <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2220      	movs	r2, #32
 800c1e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c1f4:	6878      	ldr	r0, [r7, #4]
 800c1f6:	f7ff fc42 	bl	800ba7e <HAL_I2C_SlaveRxCpltCallback>
}
 800c1fa:	e00d      	b.n	800c218 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2220      	movs	r2, #32
 800c200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2200      	movs	r2, #0
 800c208:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2200      	movs	r2, #0
 800c20e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f7ff fc29 	bl	800ba6a <HAL_I2C_SlaveTxCpltCallback>
}
 800c218:	bf00      	nop
 800c21a:	3718      	adds	r7, #24
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}
 800c220:	fe00e800 	.word	0xfe00e800
 800c224:	ffff0000 	.word	0xffff0000

0800c228 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b082      	sub	sp, #8
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	4a25      	ldr	r2, [pc, #148]	; (800c2cc <I2C_ITListenCplt+0xa4>)
 800c236:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2200      	movs	r2, #0
 800c23c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2220      	movs	r2, #32
 800c242:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2200      	movs	r2, #0
 800c24a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2200      	movs	r2, #0
 800c252:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800c254:	683b      	ldr	r3, [r7, #0]
 800c256:	f003 0304 	and.w	r3, r3, #4
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d022      	beq.n	800c2a4 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c268:	b2d2      	uxtb	r2, r2
 800c26a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c270:	1c5a      	adds	r2, r3, #1
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d012      	beq.n	800c2a4 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c282:	3b01      	subs	r3, #1
 800c284:	b29a      	uxth	r2, r3
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c28e:	b29b      	uxth	r3, r3
 800c290:	3b01      	subs	r3, #1
 800c292:	b29a      	uxth	r2, r3
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c29c:	f043 0204 	orr.w	r2, r3, #4
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c2a4:	f248 0103 	movw	r1, #32771	; 0x8003
 800c2a8:	6878      	ldr	r0, [r7, #4]
 800c2aa:	f000 fb5f 	bl	800c96c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	2210      	movs	r2, #16
 800c2b4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800c2be:	6878      	ldr	r0, [r7, #4]
 800c2c0:	f7ff fbf5 	bl	800baae <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800c2c4:	bf00      	nop
 800c2c6:	3708      	adds	r7, #8
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	bd80      	pop	{r7, pc}
 800c2cc:	ffff0000 	.word	0xffff0000

0800c2d0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b084      	sub	sp, #16
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
 800c2d8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c2e0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	4a6d      	ldr	r2, [pc, #436]	; (800c4a4 <I2C_ITError+0x1d4>)
 800c2ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c2fa:	683b      	ldr	r3, [r7, #0]
 800c2fc:	431a      	orrs	r2, r3
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800c302:	7bfb      	ldrb	r3, [r7, #15]
 800c304:	2b28      	cmp	r3, #40	; 0x28
 800c306:	d005      	beq.n	800c314 <I2C_ITError+0x44>
 800c308:	7bfb      	ldrb	r3, [r7, #15]
 800c30a:	2b29      	cmp	r3, #41	; 0x29
 800c30c:	d002      	beq.n	800c314 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800c30e:	7bfb      	ldrb	r3, [r7, #15]
 800c310:	2b2a      	cmp	r3, #42	; 0x2a
 800c312:	d10b      	bne.n	800c32c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c314:	2103      	movs	r1, #3
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 fb28 	bl	800c96c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2228      	movs	r2, #40	; 0x28
 800c320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	4a60      	ldr	r2, [pc, #384]	; (800c4a8 <I2C_ITError+0x1d8>)
 800c328:	635a      	str	r2, [r3, #52]	; 0x34
 800c32a:	e030      	b.n	800c38e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c32c:	f248 0103 	movw	r1, #32771	; 0x8003
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f000 fb1b 	bl	800c96c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f000 f8e1 	bl	800c4fe <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c342:	b2db      	uxtb	r3, r3
 800c344:	2b60      	cmp	r3, #96	; 0x60
 800c346:	d01f      	beq.n	800c388 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2220      	movs	r2, #32
 800c34c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	699b      	ldr	r3, [r3, #24]
 800c356:	f003 0320 	and.w	r3, r3, #32
 800c35a:	2b20      	cmp	r3, #32
 800c35c:	d114      	bne.n	800c388 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	699b      	ldr	r3, [r3, #24]
 800c364:	f003 0310 	and.w	r3, r3, #16
 800c368:	2b10      	cmp	r3, #16
 800c36a:	d109      	bne.n	800c380 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	2210      	movs	r2, #16
 800c372:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c378:	f043 0204 	orr.w	r2, r3, #4
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	2220      	movs	r2, #32
 800c386:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2200      	movs	r2, #0
 800c38c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c392:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d039      	beq.n	800c410 <I2C_ITError+0x140>
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	2b11      	cmp	r3, #17
 800c3a0:	d002      	beq.n	800c3a8 <I2C_ITError+0xd8>
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	2b21      	cmp	r3, #33	; 0x21
 800c3a6:	d133      	bne.n	800c410 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c3b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c3b6:	d107      	bne.n	800c3c8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	681a      	ldr	r2, [r3, #0]
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c3c6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	f7fe fa76 	bl	800a8be <HAL_DMA_GetState>
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	d017      	beq.n	800c408 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3dc:	4a33      	ldr	r2, [pc, #204]	; (800c4ac <I2C_ITError+0x1dc>)
 800c3de:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	f7fe f950 	bl	800a692 <HAL_DMA_Abort_IT>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d04d      	beq.n	800c494 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c3fe:	687a      	ldr	r2, [r7, #4]
 800c400:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c402:	4610      	mov	r0, r2
 800c404:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c406:	e045      	b.n	800c494 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800c408:	6878      	ldr	r0, [r7, #4]
 800c40a:	f000 f851 	bl	800c4b0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c40e:	e041      	b.n	800c494 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c414:	2b00      	cmp	r3, #0
 800c416:	d039      	beq.n	800c48c <I2C_ITError+0x1bc>
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	2b12      	cmp	r3, #18
 800c41c:	d002      	beq.n	800c424 <I2C_ITError+0x154>
 800c41e:	68bb      	ldr	r3, [r7, #8]
 800c420:	2b22      	cmp	r3, #34	; 0x22
 800c422:	d133      	bne.n	800c48c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c42e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c432:	d107      	bne.n	800c444 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	681a      	ldr	r2, [r3, #0]
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c442:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c448:	4618      	mov	r0, r3
 800c44a:	f7fe fa38 	bl	800a8be <HAL_DMA_GetState>
 800c44e:	4603      	mov	r3, r0
 800c450:	2b01      	cmp	r3, #1
 800c452:	d017      	beq.n	800c484 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c458:	4a14      	ldr	r2, [pc, #80]	; (800c4ac <I2C_ITError+0x1dc>)
 800c45a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2200      	movs	r2, #0
 800c460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c468:	4618      	mov	r0, r3
 800c46a:	f7fe f912 	bl	800a692 <HAL_DMA_Abort_IT>
 800c46e:	4603      	mov	r3, r0
 800c470:	2b00      	cmp	r3, #0
 800c472:	d011      	beq.n	800c498 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c47a:	687a      	ldr	r2, [r7, #4]
 800c47c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800c47e:	4610      	mov	r0, r2
 800c480:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c482:	e009      	b.n	800c498 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f000 f813 	bl	800c4b0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c48a:	e005      	b.n	800c498 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f000 f80f 	bl	800c4b0 <I2C_TreatErrorCallback>
  }
}
 800c492:	e002      	b.n	800c49a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c494:	bf00      	nop
 800c496:	e000      	b.n	800c49a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c498:	bf00      	nop
}
 800c49a:	bf00      	nop
 800c49c:	3710      	adds	r7, #16
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}
 800c4a2:	bf00      	nop
 800c4a4:	ffff0000 	.word	0xffff0000
 800c4a8:	0800bb07 	.word	0x0800bb07
 800c4ac:	0800c547 	.word	0x0800c547

0800c4b0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b082      	sub	sp, #8
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c4be:	b2db      	uxtb	r3, r3
 800c4c0:	2b60      	cmp	r3, #96	; 0x60
 800c4c2:	d10e      	bne.n	800c4e2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2220      	movs	r2, #32
 800c4c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800c4da:	6878      	ldr	r0, [r7, #4]
 800c4dc:	f7ff fafb 	bl	800bad6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c4e0:	e009      	b.n	800c4f6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f7ff fae6 	bl	800bac2 <HAL_I2C_ErrorCallback>
}
 800c4f6:	bf00      	nop
 800c4f8:	3708      	adds	r7, #8
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	bd80      	pop	{r7, pc}

0800c4fe <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c4fe:	b480      	push	{r7}
 800c500:	b083      	sub	sp, #12
 800c502:	af00      	add	r7, sp, #0
 800c504:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	699b      	ldr	r3, [r3, #24]
 800c50c:	f003 0302 	and.w	r3, r3, #2
 800c510:	2b02      	cmp	r3, #2
 800c512:	d103      	bne.n	800c51c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	2200      	movs	r2, #0
 800c51a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	699b      	ldr	r3, [r3, #24]
 800c522:	f003 0301 	and.w	r3, r3, #1
 800c526:	2b01      	cmp	r3, #1
 800c528:	d007      	beq.n	800c53a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	699a      	ldr	r2, [r3, #24]
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	f042 0201 	orr.w	r2, r2, #1
 800c538:	619a      	str	r2, [r3, #24]
  }
}
 800c53a:	bf00      	nop
 800c53c:	370c      	adds	r7, #12
 800c53e:	46bd      	mov	sp, r7
 800c540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c544:	4770      	bx	lr

0800c546 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800c546:	b580      	push	{r7, lr}
 800c548:	b084      	sub	sp, #16
 800c54a:	af00      	add	r7, sp, #0
 800c54c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c552:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d003      	beq.n	800c564 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c560:	2200      	movs	r2, #0
 800c562:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d003      	beq.n	800c574 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c570:	2200      	movs	r2, #0
 800c572:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800c574:	68f8      	ldr	r0, [r7, #12]
 800c576:	f7ff ff9b 	bl	800c4b0 <I2C_TreatErrorCallback>
}
 800c57a:	bf00      	nop
 800c57c:	3710      	adds	r7, #16
 800c57e:	46bd      	mov	sp, r7
 800c580:	bd80      	pop	{r7, pc}

0800c582 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c582:	b580      	push	{r7, lr}
 800c584:	b084      	sub	sp, #16
 800c586:	af00      	add	r7, sp, #0
 800c588:	60f8      	str	r0, [r7, #12]
 800c58a:	60b9      	str	r1, [r7, #8]
 800c58c:	603b      	str	r3, [r7, #0]
 800c58e:	4613      	mov	r3, r2
 800c590:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c592:	e03b      	b.n	800c60c <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c594:	69ba      	ldr	r2, [r7, #24]
 800c596:	6839      	ldr	r1, [r7, #0]
 800c598:	68f8      	ldr	r0, [r7, #12]
 800c59a:	f000 f8d5 	bl	800c748 <I2C_IsErrorOccurred>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d001      	beq.n	800c5a8 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	e041      	b.n	800c62c <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c5a8:	683b      	ldr	r3, [r7, #0]
 800c5aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5ae:	d02d      	beq.n	800c60c <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c5b0:	f7fd fe30 	bl	800a214 <HAL_GetTick>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	69bb      	ldr	r3, [r7, #24]
 800c5b8:	1ad3      	subs	r3, r2, r3
 800c5ba:	683a      	ldr	r2, [r7, #0]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d302      	bcc.n	800c5c6 <I2C_WaitOnFlagUntilTimeout+0x44>
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d122      	bne.n	800c60c <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	699a      	ldr	r2, [r3, #24]
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	4013      	ands	r3, r2
 800c5d0:	68ba      	ldr	r2, [r7, #8]
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	bf0c      	ite	eq
 800c5d6:	2301      	moveq	r3, #1
 800c5d8:	2300      	movne	r3, #0
 800c5da:	b2db      	uxtb	r3, r3
 800c5dc:	461a      	mov	r2, r3
 800c5de:	79fb      	ldrb	r3, [r7, #7]
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	d113      	bne.n	800c60c <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c5e8:	f043 0220 	orr.w	r2, r3, #32
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	2220      	movs	r2, #32
 800c5f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	2200      	movs	r2, #0
 800c604:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800c608:	2301      	movs	r3, #1
 800c60a:	e00f      	b.n	800c62c <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	699a      	ldr	r2, [r3, #24]
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	4013      	ands	r3, r2
 800c616:	68ba      	ldr	r2, [r7, #8]
 800c618:	429a      	cmp	r2, r3
 800c61a:	bf0c      	ite	eq
 800c61c:	2301      	moveq	r3, #1
 800c61e:	2300      	movne	r3, #0
 800c620:	b2db      	uxtb	r3, r3
 800c622:	461a      	mov	r2, r3
 800c624:	79fb      	ldrb	r3, [r7, #7]
 800c626:	429a      	cmp	r2, r3
 800c628:	d0b4      	beq.n	800c594 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c62a:	2300      	movs	r3, #0
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3710      	adds	r7, #16
 800c630:	46bd      	mov	sp, r7
 800c632:	bd80      	pop	{r7, pc}

0800c634 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b084      	sub	sp, #16
 800c638:	af00      	add	r7, sp, #0
 800c63a:	60f8      	str	r0, [r7, #12]
 800c63c:	60b9      	str	r1, [r7, #8]
 800c63e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c640:	e033      	b.n	800c6aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c642:	687a      	ldr	r2, [r7, #4]
 800c644:	68b9      	ldr	r1, [r7, #8]
 800c646:	68f8      	ldr	r0, [r7, #12]
 800c648:	f000 f87e 	bl	800c748 <I2C_IsErrorOccurred>
 800c64c:	4603      	mov	r3, r0
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d001      	beq.n	800c656 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c652:	2301      	movs	r3, #1
 800c654:	e031      	b.n	800c6ba <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c65c:	d025      	beq.n	800c6aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c65e:	f7fd fdd9 	bl	800a214 <HAL_GetTick>
 800c662:	4602      	mov	r2, r0
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	1ad3      	subs	r3, r2, r3
 800c668:	68ba      	ldr	r2, [r7, #8]
 800c66a:	429a      	cmp	r2, r3
 800c66c:	d302      	bcc.n	800c674 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d11a      	bne.n	800c6aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	699b      	ldr	r3, [r3, #24]
 800c67a:	f003 0302 	and.w	r3, r3, #2
 800c67e:	2b02      	cmp	r3, #2
 800c680:	d013      	beq.n	800c6aa <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c686:	f043 0220 	orr.w	r2, r3, #32
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	2220      	movs	r2, #32
 800c692:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	2200      	movs	r2, #0
 800c69a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	e007      	b.n	800c6ba <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	699b      	ldr	r3, [r3, #24]
 800c6b0:	f003 0302 	and.w	r3, r3, #2
 800c6b4:	2b02      	cmp	r3, #2
 800c6b6:	d1c4      	bne.n	800c642 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c6b8:	2300      	movs	r3, #0
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3710      	adds	r7, #16
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}

0800c6c2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c6c2:	b580      	push	{r7, lr}
 800c6c4:	b084      	sub	sp, #16
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	60f8      	str	r0, [r7, #12]
 800c6ca:	60b9      	str	r1, [r7, #8]
 800c6cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c6ce:	e02f      	b.n	800c730 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	68b9      	ldr	r1, [r7, #8]
 800c6d4:	68f8      	ldr	r0, [r7, #12]
 800c6d6:	f000 f837 	bl	800c748 <I2C_IsErrorOccurred>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d001      	beq.n	800c6e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	e02d      	b.n	800c740 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c6e4:	f7fd fd96 	bl	800a214 <HAL_GetTick>
 800c6e8:	4602      	mov	r2, r0
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	1ad3      	subs	r3, r2, r3
 800c6ee:	68ba      	ldr	r2, [r7, #8]
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d302      	bcc.n	800c6fa <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d11a      	bne.n	800c730 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	699b      	ldr	r3, [r3, #24]
 800c700:	f003 0320 	and.w	r3, r3, #32
 800c704:	2b20      	cmp	r3, #32
 800c706:	d013      	beq.n	800c730 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c70c:	f043 0220 	orr.w	r2, r3, #32
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	2220      	movs	r2, #32
 800c718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	2200      	movs	r2, #0
 800c720:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	2200      	movs	r2, #0
 800c728:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c72c:	2301      	movs	r3, #1
 800c72e:	e007      	b.n	800c740 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	699b      	ldr	r3, [r3, #24]
 800c736:	f003 0320 	and.w	r3, r3, #32
 800c73a:	2b20      	cmp	r3, #32
 800c73c:	d1c8      	bne.n	800c6d0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c73e:	2300      	movs	r3, #0
}
 800c740:	4618      	mov	r0, r3
 800c742:	3710      	adds	r7, #16
 800c744:	46bd      	mov	sp, r7
 800c746:	bd80      	pop	{r7, pc}

0800c748 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b08a      	sub	sp, #40	; 0x28
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	60f8      	str	r0, [r7, #12]
 800c750:	60b9      	str	r1, [r7, #8]
 800c752:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c754:	2300      	movs	r3, #0
 800c756:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	699b      	ldr	r3, [r3, #24]
 800c760:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c762:	2300      	movs	r3, #0
 800c764:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c76a:	69bb      	ldr	r3, [r7, #24]
 800c76c:	f003 0310 	and.w	r3, r3, #16
 800c770:	2b00      	cmp	r3, #0
 800c772:	d068      	beq.n	800c846 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	2210      	movs	r2, #16
 800c77a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c77c:	e049      	b.n	800c812 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c784:	d045      	beq.n	800c812 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c786:	f7fd fd45 	bl	800a214 <HAL_GetTick>
 800c78a:	4602      	mov	r2, r0
 800c78c:	69fb      	ldr	r3, [r7, #28]
 800c78e:	1ad3      	subs	r3, r2, r3
 800c790:	68ba      	ldr	r2, [r7, #8]
 800c792:	429a      	cmp	r2, r3
 800c794:	d302      	bcc.n	800c79c <I2C_IsErrorOccurred+0x54>
 800c796:	68bb      	ldr	r3, [r7, #8]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d13a      	bne.n	800c812 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c7a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c7ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	699b      	ldr	r3, [r3, #24]
 800c7b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c7ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c7be:	d121      	bne.n	800c804 <I2C_IsErrorOccurred+0xbc>
 800c7c0:	697b      	ldr	r3, [r7, #20]
 800c7c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c7c6:	d01d      	beq.n	800c804 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c7c8:	7cfb      	ldrb	r3, [r7, #19]
 800c7ca:	2b20      	cmp	r3, #32
 800c7cc:	d01a      	beq.n	800c804 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	685a      	ldr	r2, [r3, #4]
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c7dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c7de:	f7fd fd19 	bl	800a214 <HAL_GetTick>
 800c7e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c7e4:	e00e      	b.n	800c804 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c7e6:	f7fd fd15 	bl	800a214 <HAL_GetTick>
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	69fb      	ldr	r3, [r7, #28]
 800c7ee:	1ad3      	subs	r3, r2, r3
 800c7f0:	2b19      	cmp	r3, #25
 800c7f2:	d907      	bls.n	800c804 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c7f4:	6a3b      	ldr	r3, [r7, #32]
 800c7f6:	f043 0320 	orr.w	r3, r3, #32
 800c7fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800c802:	e006      	b.n	800c812 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	699b      	ldr	r3, [r3, #24]
 800c80a:	f003 0320 	and.w	r3, r3, #32
 800c80e:	2b20      	cmp	r3, #32
 800c810:	d1e9      	bne.n	800c7e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	699b      	ldr	r3, [r3, #24]
 800c818:	f003 0320 	and.w	r3, r3, #32
 800c81c:	2b20      	cmp	r3, #32
 800c81e:	d003      	beq.n	800c828 <I2C_IsErrorOccurred+0xe0>
 800c820:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c824:	2b00      	cmp	r3, #0
 800c826:	d0aa      	beq.n	800c77e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c828:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d103      	bne.n	800c838 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	2220      	movs	r2, #32
 800c836:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c838:	6a3b      	ldr	r3, [r7, #32]
 800c83a:	f043 0304 	orr.w	r3, r3, #4
 800c83e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c840:	2301      	movs	r3, #1
 800c842:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	699b      	ldr	r3, [r3, #24]
 800c84c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c84e:	69bb      	ldr	r3, [r7, #24]
 800c850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c854:	2b00      	cmp	r3, #0
 800c856:	d00b      	beq.n	800c870 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c858:	6a3b      	ldr	r3, [r7, #32]
 800c85a:	f043 0301 	orr.w	r3, r3, #1
 800c85e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c868:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c86a:	2301      	movs	r3, #1
 800c86c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c870:	69bb      	ldr	r3, [r7, #24]
 800c872:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c876:	2b00      	cmp	r3, #0
 800c878:	d00b      	beq.n	800c892 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c87a:	6a3b      	ldr	r3, [r7, #32]
 800c87c:	f043 0308 	orr.w	r3, r3, #8
 800c880:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c88a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c88c:	2301      	movs	r3, #1
 800c88e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c892:	69bb      	ldr	r3, [r7, #24]
 800c894:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d00b      	beq.n	800c8b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c89c:	6a3b      	ldr	r3, [r7, #32]
 800c89e:	f043 0302 	orr.w	r3, r3, #2
 800c8a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c8ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800c8b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d01c      	beq.n	800c8f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c8bc:	68f8      	ldr	r0, [r7, #12]
 800c8be:	f7ff fe1e 	bl	800c4fe <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	6859      	ldr	r1, [r3, #4]
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681a      	ldr	r2, [r3, #0]
 800c8cc:	4b0d      	ldr	r3, [pc, #52]	; (800c904 <I2C_IsErrorOccurred+0x1bc>)
 800c8ce:	400b      	ands	r3, r1
 800c8d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c8d6:	6a3b      	ldr	r3, [r7, #32]
 800c8d8:	431a      	orrs	r2, r3
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	2220      	movs	r2, #32
 800c8e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800c8f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	3728      	adds	r7, #40	; 0x28
 800c8fe:	46bd      	mov	sp, r7
 800c900:	bd80      	pop	{r7, pc}
 800c902:	bf00      	nop
 800c904:	fe00e800 	.word	0xfe00e800

0800c908 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c908:	b480      	push	{r7}
 800c90a:	b087      	sub	sp, #28
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	60f8      	str	r0, [r7, #12]
 800c910:	607b      	str	r3, [r7, #4]
 800c912:	460b      	mov	r3, r1
 800c914:	817b      	strh	r3, [r7, #10]
 800c916:	4613      	mov	r3, r2
 800c918:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c91a:	897b      	ldrh	r3, [r7, #10]
 800c91c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c920:	7a7b      	ldrb	r3, [r7, #9]
 800c922:	041b      	lsls	r3, r3, #16
 800c924:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c928:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c92e:	6a3b      	ldr	r3, [r7, #32]
 800c930:	4313      	orrs	r3, r2
 800c932:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c936:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	685a      	ldr	r2, [r3, #4]
 800c93e:	6a3b      	ldr	r3, [r7, #32]
 800c940:	0d5b      	lsrs	r3, r3, #21
 800c942:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800c946:	4b08      	ldr	r3, [pc, #32]	; (800c968 <I2C_TransferConfig+0x60>)
 800c948:	430b      	orrs	r3, r1
 800c94a:	43db      	mvns	r3, r3
 800c94c:	ea02 0103 	and.w	r1, r2, r3
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	697a      	ldr	r2, [r7, #20]
 800c956:	430a      	orrs	r2, r1
 800c958:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c95a:	bf00      	nop
 800c95c:	371c      	adds	r7, #28
 800c95e:	46bd      	mov	sp, r7
 800c960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c964:	4770      	bx	lr
 800c966:	bf00      	nop
 800c968:	03ff63ff 	.word	0x03ff63ff

0800c96c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b085      	sub	sp, #20
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
 800c974:	460b      	mov	r3, r1
 800c976:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c978:	2300      	movs	r3, #0
 800c97a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c97c:	887b      	ldrh	r3, [r7, #2]
 800c97e:	f003 0301 	and.w	r3, r3, #1
 800c982:	2b00      	cmp	r3, #0
 800c984:	d00f      	beq.n	800c9a6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800c98c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c994:	b2db      	uxtb	r3, r3
 800c996:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800c99a:	2b28      	cmp	r3, #40	; 0x28
 800c99c:	d003      	beq.n	800c9a6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800c9a4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c9a6:	887b      	ldrh	r3, [r7, #2]
 800c9a8:	f003 0302 	and.w	r3, r3, #2
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d00f      	beq.n	800c9d0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800c9b6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c9be:	b2db      	uxtb	r3, r3
 800c9c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800c9c4:	2b28      	cmp	r3, #40	; 0x28
 800c9c6:	d003      	beq.n	800c9d0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800c9ce:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c9d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	da03      	bge.n	800c9e0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800c9de:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c9e0:	887b      	ldrh	r3, [r7, #2]
 800c9e2:	2b10      	cmp	r3, #16
 800c9e4:	d103      	bne.n	800c9ee <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800c9ec:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c9ee:	887b      	ldrh	r3, [r7, #2]
 800c9f0:	2b20      	cmp	r3, #32
 800c9f2:	d103      	bne.n	800c9fc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f043 0320 	orr.w	r3, r3, #32
 800c9fa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c9fc:	887b      	ldrh	r3, [r7, #2]
 800c9fe:	2b40      	cmp	r3, #64	; 0x40
 800ca00:	d103      	bne.n	800ca0a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca08:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	6819      	ldr	r1, [r3, #0]
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	43da      	mvns	r2, r3
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	400a      	ands	r2, r1
 800ca1a:	601a      	str	r2, [r3, #0]
}
 800ca1c:	bf00      	nop
 800ca1e:	3714      	adds	r7, #20
 800ca20:	46bd      	mov	sp, r7
 800ca22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca26:	4770      	bx	lr

0800ca28 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800ca28:	b480      	push	{r7}
 800ca2a:	b083      	sub	sp, #12
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
 800ca30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ca38:	b2db      	uxtb	r3, r3
 800ca3a:	2b20      	cmp	r3, #32
 800ca3c:	d138      	bne.n	800cab0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ca44:	2b01      	cmp	r3, #1
 800ca46:	d101      	bne.n	800ca4c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800ca48:	2302      	movs	r3, #2
 800ca4a:	e032      	b.n	800cab2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	2224      	movs	r2, #36	; 0x24
 800ca58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	681a      	ldr	r2, [r3, #0]
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	f022 0201 	bic.w	r2, r2, #1
 800ca6a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	681a      	ldr	r2, [r3, #0]
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ca7a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	6819      	ldr	r1, [r3, #0]
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	683a      	ldr	r2, [r7, #0]
 800ca88:	430a      	orrs	r2, r1
 800ca8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	681a      	ldr	r2, [r3, #0]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f042 0201 	orr.w	r2, r2, #1
 800ca9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2220      	movs	r2, #32
 800caa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2200      	movs	r2, #0
 800caa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800caac:	2300      	movs	r3, #0
 800caae:	e000      	b.n	800cab2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cab0:	2302      	movs	r3, #2
  }
}
 800cab2:	4618      	mov	r0, r3
 800cab4:	370c      	adds	r7, #12
 800cab6:	46bd      	mov	sp, r7
 800cab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabc:	4770      	bx	lr

0800cabe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800cabe:	b480      	push	{r7}
 800cac0:	b085      	sub	sp, #20
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	6078      	str	r0, [r7, #4]
 800cac6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cace:	b2db      	uxtb	r3, r3
 800cad0:	2b20      	cmp	r3, #32
 800cad2:	d139      	bne.n	800cb48 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800cada:	2b01      	cmp	r3, #1
 800cadc:	d101      	bne.n	800cae2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800cade:	2302      	movs	r3, #2
 800cae0:	e033      	b.n	800cb4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	2201      	movs	r2, #1
 800cae6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	2224      	movs	r2, #36	; 0x24
 800caee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	681a      	ldr	r2, [r3, #0]
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	f022 0201 	bic.w	r2, r2, #1
 800cb00:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800cb10:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800cb12:	683b      	ldr	r3, [r7, #0]
 800cb14:	021b      	lsls	r3, r3, #8
 800cb16:	68fa      	ldr	r2, [r7, #12]
 800cb18:	4313      	orrs	r3, r2
 800cb1a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	68fa      	ldr	r2, [r7, #12]
 800cb22:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	681a      	ldr	r2, [r3, #0]
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	f042 0201 	orr.w	r2, r2, #1
 800cb32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2220      	movs	r2, #32
 800cb38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800cb44:	2300      	movs	r3, #0
 800cb46:	e000      	b.n	800cb4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800cb48:	2302      	movs	r3, #2
  }
}
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	3714      	adds	r7, #20
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb54:	4770      	bx	lr
	...

0800cb58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800cb58:	b480      	push	{r7}
 800cb5a:	b085      	sub	sp, #20
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d141      	bne.n	800cbea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cb66:	4b4b      	ldr	r3, [pc, #300]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cb6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cb72:	d131      	bne.n	800cbd8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cb74:	4b47      	ldr	r3, [pc, #284]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cb7a:	4a46      	ldr	r2, [pc, #280]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cb80:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cb84:	4b43      	ldr	r3, [pc, #268]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cb8c:	4a41      	ldr	r2, [pc, #260]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cb8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cb92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cb94:	4b40      	ldr	r3, [pc, #256]	; (800cc98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	2232      	movs	r2, #50	; 0x32
 800cb9a:	fb02 f303 	mul.w	r3, r2, r3
 800cb9e:	4a3f      	ldr	r2, [pc, #252]	; (800cc9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cba0:	fba2 2303 	umull	r2, r3, r2, r3
 800cba4:	0c9b      	lsrs	r3, r3, #18
 800cba6:	3301      	adds	r3, #1
 800cba8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cbaa:	e002      	b.n	800cbb2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	3b01      	subs	r3, #1
 800cbb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cbb2:	4b38      	ldr	r3, [pc, #224]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbb4:	695b      	ldr	r3, [r3, #20]
 800cbb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cbba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbbe:	d102      	bne.n	800cbc6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d1f2      	bne.n	800cbac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cbc6:	4b33      	ldr	r3, [pc, #204]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbc8:	695b      	ldr	r3, [r3, #20]
 800cbca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cbce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbd2:	d158      	bne.n	800cc86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cbd4:	2303      	movs	r3, #3
 800cbd6:	e057      	b.n	800cc88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cbd8:	4b2e      	ldr	r3, [pc, #184]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cbde:	4a2d      	ldr	r2, [pc, #180]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbe0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cbe4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800cbe8:	e04d      	b.n	800cc86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cbf0:	d141      	bne.n	800cc76 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cbf2:	4b28      	ldr	r3, [pc, #160]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cbfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cbfe:	d131      	bne.n	800cc64 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cc00:	4b24      	ldr	r3, [pc, #144]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cc06:	4a23      	ldr	r2, [pc, #140]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cc0c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cc10:	4b20      	ldr	r3, [pc, #128]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cc18:	4a1e      	ldr	r2, [pc, #120]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cc1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cc20:	4b1d      	ldr	r3, [pc, #116]	; (800cc98 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	2232      	movs	r2, #50	; 0x32
 800cc26:	fb02 f303 	mul.w	r3, r2, r3
 800cc2a:	4a1c      	ldr	r2, [pc, #112]	; (800cc9c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cc2c:	fba2 2303 	umull	r2, r3, r2, r3
 800cc30:	0c9b      	lsrs	r3, r3, #18
 800cc32:	3301      	adds	r3, #1
 800cc34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cc36:	e002      	b.n	800cc3e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	3b01      	subs	r3, #1
 800cc3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cc3e:	4b15      	ldr	r3, [pc, #84]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc40:	695b      	ldr	r3, [r3, #20]
 800cc42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cc46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cc4a:	d102      	bne.n	800cc52 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d1f2      	bne.n	800cc38 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cc52:	4b10      	ldr	r3, [pc, #64]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc54:	695b      	ldr	r3, [r3, #20]
 800cc56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cc5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cc5e:	d112      	bne.n	800cc86 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cc60:	2303      	movs	r3, #3
 800cc62:	e011      	b.n	800cc88 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cc64:	4b0b      	ldr	r3, [pc, #44]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cc6a:	4a0a      	ldr	r2, [pc, #40]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cc70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800cc74:	e007      	b.n	800cc86 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800cc76:	4b07      	ldr	r3, [pc, #28]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cc7e:	4a05      	ldr	r2, [pc, #20]	; (800cc94 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cc80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800cc84:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800cc86:	2300      	movs	r3, #0
}
 800cc88:	4618      	mov	r0, r3
 800cc8a:	3714      	adds	r7, #20
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc92:	4770      	bx	lr
 800cc94:	40007000 	.word	0x40007000
 800cc98:	2000006c 	.word	0x2000006c
 800cc9c:	431bde83 	.word	0x431bde83

0800cca0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800cca0:	b480      	push	{r7}
 800cca2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800cca4:	4b05      	ldr	r3, [pc, #20]	; (800ccbc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800cca6:	689b      	ldr	r3, [r3, #8]
 800cca8:	4a04      	ldr	r2, [pc, #16]	; (800ccbc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ccaa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ccae:	6093      	str	r3, [r2, #8]
}
 800ccb0:	bf00      	nop
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb8:	4770      	bx	lr
 800ccba:	bf00      	nop
 800ccbc:	40007000 	.word	0x40007000

0800ccc0 <HAL_RCC_OscConfig>:
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b088      	sub	sp, #32
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d101      	bne.n	800ccd2 <HAL_RCC_OscConfig+0x12>
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e2fe      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	f003 0301 	and.w	r3, r3, #1
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d075      	beq.n	800cdca <HAL_RCC_OscConfig+0x10a>
 800ccde:	4b97      	ldr	r3, [pc, #604]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cce0:	689b      	ldr	r3, [r3, #8]
 800cce2:	f003 030c 	and.w	r3, r3, #12
 800cce6:	61bb      	str	r3, [r7, #24]
 800cce8:	4b94      	ldr	r3, [pc, #592]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ccea:	68db      	ldr	r3, [r3, #12]
 800ccec:	f003 0303 	and.w	r3, r3, #3
 800ccf0:	617b      	str	r3, [r7, #20]
 800ccf2:	69bb      	ldr	r3, [r7, #24]
 800ccf4:	2b0c      	cmp	r3, #12
 800ccf6:	d102      	bne.n	800ccfe <HAL_RCC_OscConfig+0x3e>
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	2b03      	cmp	r3, #3
 800ccfc:	d002      	beq.n	800cd04 <HAL_RCC_OscConfig+0x44>
 800ccfe:	69bb      	ldr	r3, [r7, #24]
 800cd00:	2b08      	cmp	r3, #8
 800cd02:	d10b      	bne.n	800cd1c <HAL_RCC_OscConfig+0x5c>
 800cd04:	4b8d      	ldr	r3, [pc, #564]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d05b      	beq.n	800cdc8 <HAL_RCC_OscConfig+0x108>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	685b      	ldr	r3, [r3, #4]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d157      	bne.n	800cdc8 <HAL_RCC_OscConfig+0x108>
 800cd18:	2301      	movs	r3, #1
 800cd1a:	e2d9      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	685b      	ldr	r3, [r3, #4]
 800cd20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cd24:	d106      	bne.n	800cd34 <HAL_RCC_OscConfig+0x74>
 800cd26:	4b85      	ldr	r3, [pc, #532]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	4a84      	ldr	r2, [pc, #528]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd30:	6013      	str	r3, [r2, #0]
 800cd32:	e01d      	b.n	800cd70 <HAL_RCC_OscConfig+0xb0>
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	685b      	ldr	r3, [r3, #4]
 800cd38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cd3c:	d10c      	bne.n	800cd58 <HAL_RCC_OscConfig+0x98>
 800cd3e:	4b7f      	ldr	r3, [pc, #508]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	4a7e      	ldr	r2, [pc, #504]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cd48:	6013      	str	r3, [r2, #0]
 800cd4a:	4b7c      	ldr	r3, [pc, #496]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	4a7b      	ldr	r2, [pc, #492]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd54:	6013      	str	r3, [r2, #0]
 800cd56:	e00b      	b.n	800cd70 <HAL_RCC_OscConfig+0xb0>
 800cd58:	4b78      	ldr	r3, [pc, #480]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	4a77      	ldr	r2, [pc, #476]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cd62:	6013      	str	r3, [r2, #0]
 800cd64:	4b75      	ldr	r3, [pc, #468]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	4a74      	ldr	r2, [pc, #464]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cd6e:	6013      	str	r3, [r2, #0]
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	685b      	ldr	r3, [r3, #4]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d013      	beq.n	800cda0 <HAL_RCC_OscConfig+0xe0>
 800cd78:	f7fd fa4c 	bl	800a214 <HAL_GetTick>
 800cd7c:	6138      	str	r0, [r7, #16]
 800cd7e:	e008      	b.n	800cd92 <HAL_RCC_OscConfig+0xd2>
 800cd80:	f7fd fa48 	bl	800a214 <HAL_GetTick>
 800cd84:	4602      	mov	r2, r0
 800cd86:	693b      	ldr	r3, [r7, #16]
 800cd88:	1ad3      	subs	r3, r2, r3
 800cd8a:	2b64      	cmp	r3, #100	; 0x64
 800cd8c:	d901      	bls.n	800cd92 <HAL_RCC_OscConfig+0xd2>
 800cd8e:	2303      	movs	r3, #3
 800cd90:	e29e      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800cd92:	4b6a      	ldr	r3, [pc, #424]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d0f0      	beq.n	800cd80 <HAL_RCC_OscConfig+0xc0>
 800cd9e:	e014      	b.n	800cdca <HAL_RCC_OscConfig+0x10a>
 800cda0:	f7fd fa38 	bl	800a214 <HAL_GetTick>
 800cda4:	6138      	str	r0, [r7, #16]
 800cda6:	e008      	b.n	800cdba <HAL_RCC_OscConfig+0xfa>
 800cda8:	f7fd fa34 	bl	800a214 <HAL_GetTick>
 800cdac:	4602      	mov	r2, r0
 800cdae:	693b      	ldr	r3, [r7, #16]
 800cdb0:	1ad3      	subs	r3, r2, r3
 800cdb2:	2b64      	cmp	r3, #100	; 0x64
 800cdb4:	d901      	bls.n	800cdba <HAL_RCC_OscConfig+0xfa>
 800cdb6:	2303      	movs	r3, #3
 800cdb8:	e28a      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800cdba:	4b60      	ldr	r3, [pc, #384]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d1f0      	bne.n	800cda8 <HAL_RCC_OscConfig+0xe8>
 800cdc6:	e000      	b.n	800cdca <HAL_RCC_OscConfig+0x10a>
 800cdc8:	bf00      	nop
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	f003 0302 	and.w	r3, r3, #2
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d075      	beq.n	800cec2 <HAL_RCC_OscConfig+0x202>
 800cdd6:	4b59      	ldr	r3, [pc, #356]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cdd8:	689b      	ldr	r3, [r3, #8]
 800cdda:	f003 030c 	and.w	r3, r3, #12
 800cdde:	61bb      	str	r3, [r7, #24]
 800cde0:	4b56      	ldr	r3, [pc, #344]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cde2:	68db      	ldr	r3, [r3, #12]
 800cde4:	f003 0303 	and.w	r3, r3, #3
 800cde8:	617b      	str	r3, [r7, #20]
 800cdea:	69bb      	ldr	r3, [r7, #24]
 800cdec:	2b0c      	cmp	r3, #12
 800cdee:	d102      	bne.n	800cdf6 <HAL_RCC_OscConfig+0x136>
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	2b02      	cmp	r3, #2
 800cdf4:	d002      	beq.n	800cdfc <HAL_RCC_OscConfig+0x13c>
 800cdf6:	69bb      	ldr	r3, [r7, #24]
 800cdf8:	2b04      	cmp	r3, #4
 800cdfa:	d11f      	bne.n	800ce3c <HAL_RCC_OscConfig+0x17c>
 800cdfc:	4b4f      	ldr	r3, [pc, #316]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d005      	beq.n	800ce14 <HAL_RCC_OscConfig+0x154>
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	68db      	ldr	r3, [r3, #12]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d101      	bne.n	800ce14 <HAL_RCC_OscConfig+0x154>
 800ce10:	2301      	movs	r3, #1
 800ce12:	e25d      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800ce14:	4b49      	ldr	r3, [pc, #292]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ce16:	685b      	ldr	r3, [r3, #4]
 800ce18:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	691b      	ldr	r3, [r3, #16]
 800ce20:	061b      	lsls	r3, r3, #24
 800ce22:	4946      	ldr	r1, [pc, #280]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ce24:	4313      	orrs	r3, r2
 800ce26:	604b      	str	r3, [r1, #4]
 800ce28:	4b45      	ldr	r3, [pc, #276]	; (800cf40 <HAL_RCC_OscConfig+0x280>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f7fd f9a5 	bl	800a17c <HAL_InitTick>
 800ce32:	4603      	mov	r3, r0
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d043      	beq.n	800cec0 <HAL_RCC_OscConfig+0x200>
 800ce38:	2301      	movs	r3, #1
 800ce3a:	e249      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	68db      	ldr	r3, [r3, #12]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d023      	beq.n	800ce8c <HAL_RCC_OscConfig+0x1cc>
 800ce44:	4b3d      	ldr	r3, [pc, #244]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	4a3c      	ldr	r2, [pc, #240]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ce4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ce4e:	6013      	str	r3, [r2, #0]
 800ce50:	f7fd f9e0 	bl	800a214 <HAL_GetTick>
 800ce54:	6138      	str	r0, [r7, #16]
 800ce56:	e008      	b.n	800ce6a <HAL_RCC_OscConfig+0x1aa>
 800ce58:	f7fd f9dc 	bl	800a214 <HAL_GetTick>
 800ce5c:	4602      	mov	r2, r0
 800ce5e:	693b      	ldr	r3, [r7, #16]
 800ce60:	1ad3      	subs	r3, r2, r3
 800ce62:	2b02      	cmp	r3, #2
 800ce64:	d901      	bls.n	800ce6a <HAL_RCC_OscConfig+0x1aa>
 800ce66:	2303      	movs	r3, #3
 800ce68:	e232      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800ce6a:	4b34      	ldr	r3, [pc, #208]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d0f0      	beq.n	800ce58 <HAL_RCC_OscConfig+0x198>
 800ce76:	4b31      	ldr	r3, [pc, #196]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ce78:	685b      	ldr	r3, [r3, #4]
 800ce7a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	691b      	ldr	r3, [r3, #16]
 800ce82:	061b      	lsls	r3, r3, #24
 800ce84:	492d      	ldr	r1, [pc, #180]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ce86:	4313      	orrs	r3, r2
 800ce88:	604b      	str	r3, [r1, #4]
 800ce8a:	e01a      	b.n	800cec2 <HAL_RCC_OscConfig+0x202>
 800ce8c:	4b2b      	ldr	r3, [pc, #172]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	4a2a      	ldr	r2, [pc, #168]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ce92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ce96:	6013      	str	r3, [r2, #0]
 800ce98:	f7fd f9bc 	bl	800a214 <HAL_GetTick>
 800ce9c:	6138      	str	r0, [r7, #16]
 800ce9e:	e008      	b.n	800ceb2 <HAL_RCC_OscConfig+0x1f2>
 800cea0:	f7fd f9b8 	bl	800a214 <HAL_GetTick>
 800cea4:	4602      	mov	r2, r0
 800cea6:	693b      	ldr	r3, [r7, #16]
 800cea8:	1ad3      	subs	r3, r2, r3
 800ceaa:	2b02      	cmp	r3, #2
 800ceac:	d901      	bls.n	800ceb2 <HAL_RCC_OscConfig+0x1f2>
 800ceae:	2303      	movs	r3, #3
 800ceb0:	e20e      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800ceb2:	4b22      	ldr	r3, [pc, #136]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d1f0      	bne.n	800cea0 <HAL_RCC_OscConfig+0x1e0>
 800cebe:	e000      	b.n	800cec2 <HAL_RCC_OscConfig+0x202>
 800cec0:	bf00      	nop
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	f003 0308 	and.w	r3, r3, #8
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d041      	beq.n	800cf52 <HAL_RCC_OscConfig+0x292>
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	695b      	ldr	r3, [r3, #20]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d01c      	beq.n	800cf10 <HAL_RCC_OscConfig+0x250>
 800ced6:	4b19      	ldr	r3, [pc, #100]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800ced8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cedc:	4a17      	ldr	r2, [pc, #92]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cede:	f043 0301 	orr.w	r3, r3, #1
 800cee2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800cee6:	f7fd f995 	bl	800a214 <HAL_GetTick>
 800ceea:	6138      	str	r0, [r7, #16]
 800ceec:	e008      	b.n	800cf00 <HAL_RCC_OscConfig+0x240>
 800ceee:	f7fd f991 	bl	800a214 <HAL_GetTick>
 800cef2:	4602      	mov	r2, r0
 800cef4:	693b      	ldr	r3, [r7, #16]
 800cef6:	1ad3      	subs	r3, r2, r3
 800cef8:	2b02      	cmp	r3, #2
 800cefa:	d901      	bls.n	800cf00 <HAL_RCC_OscConfig+0x240>
 800cefc:	2303      	movs	r3, #3
 800cefe:	e1e7      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800cf00:	4b0e      	ldr	r3, [pc, #56]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cf02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cf06:	f003 0302 	and.w	r3, r3, #2
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d0ef      	beq.n	800ceee <HAL_RCC_OscConfig+0x22e>
 800cf0e:	e020      	b.n	800cf52 <HAL_RCC_OscConfig+0x292>
 800cf10:	4b0a      	ldr	r3, [pc, #40]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cf12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cf16:	4a09      	ldr	r2, [pc, #36]	; (800cf3c <HAL_RCC_OscConfig+0x27c>)
 800cf18:	f023 0301 	bic.w	r3, r3, #1
 800cf1c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800cf20:	f7fd f978 	bl	800a214 <HAL_GetTick>
 800cf24:	6138      	str	r0, [r7, #16]
 800cf26:	e00d      	b.n	800cf44 <HAL_RCC_OscConfig+0x284>
 800cf28:	f7fd f974 	bl	800a214 <HAL_GetTick>
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	1ad3      	subs	r3, r2, r3
 800cf32:	2b02      	cmp	r3, #2
 800cf34:	d906      	bls.n	800cf44 <HAL_RCC_OscConfig+0x284>
 800cf36:	2303      	movs	r3, #3
 800cf38:	e1ca      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800cf3a:	bf00      	nop
 800cf3c:	40021000 	.word	0x40021000
 800cf40:	20000070 	.word	0x20000070
 800cf44:	4b8c      	ldr	r3, [pc, #560]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800cf46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cf4a:	f003 0302 	and.w	r3, r3, #2
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d1ea      	bne.n	800cf28 <HAL_RCC_OscConfig+0x268>
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f003 0304 	and.w	r3, r3, #4
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	f000 80a6 	beq.w	800d0ac <HAL_RCC_OscConfig+0x3ec>
 800cf60:	2300      	movs	r3, #0
 800cf62:	77fb      	strb	r3, [r7, #31]
 800cf64:	4b84      	ldr	r3, [pc, #528]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800cf66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d101      	bne.n	800cf74 <HAL_RCC_OscConfig+0x2b4>
 800cf70:	2301      	movs	r3, #1
 800cf72:	e000      	b.n	800cf76 <HAL_RCC_OscConfig+0x2b6>
 800cf74:	2300      	movs	r3, #0
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d00d      	beq.n	800cf96 <HAL_RCC_OscConfig+0x2d6>
 800cf7a:	4b7f      	ldr	r3, [pc, #508]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800cf7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf7e:	4a7e      	ldr	r2, [pc, #504]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800cf80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf84:	6593      	str	r3, [r2, #88]	; 0x58
 800cf86:	4b7c      	ldr	r3, [pc, #496]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800cf88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cf8e:	60fb      	str	r3, [r7, #12]
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	2301      	movs	r3, #1
 800cf94:	77fb      	strb	r3, [r7, #31]
 800cf96:	4b79      	ldr	r3, [pc, #484]	; (800d17c <HAL_RCC_OscConfig+0x4bc>)
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d118      	bne.n	800cfd4 <HAL_RCC_OscConfig+0x314>
 800cfa2:	4b76      	ldr	r3, [pc, #472]	; (800d17c <HAL_RCC_OscConfig+0x4bc>)
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	4a75      	ldr	r2, [pc, #468]	; (800d17c <HAL_RCC_OscConfig+0x4bc>)
 800cfa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cfac:	6013      	str	r3, [r2, #0]
 800cfae:	f7fd f931 	bl	800a214 <HAL_GetTick>
 800cfb2:	6138      	str	r0, [r7, #16]
 800cfb4:	e008      	b.n	800cfc8 <HAL_RCC_OscConfig+0x308>
 800cfb6:	f7fd f92d 	bl	800a214 <HAL_GetTick>
 800cfba:	4602      	mov	r2, r0
 800cfbc:	693b      	ldr	r3, [r7, #16]
 800cfbe:	1ad3      	subs	r3, r2, r3
 800cfc0:	2b02      	cmp	r3, #2
 800cfc2:	d901      	bls.n	800cfc8 <HAL_RCC_OscConfig+0x308>
 800cfc4:	2303      	movs	r3, #3
 800cfc6:	e183      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800cfc8:	4b6c      	ldr	r3, [pc, #432]	; (800d17c <HAL_RCC_OscConfig+0x4bc>)
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d0f0      	beq.n	800cfb6 <HAL_RCC_OscConfig+0x2f6>
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	689b      	ldr	r3, [r3, #8]
 800cfd8:	2b01      	cmp	r3, #1
 800cfda:	d108      	bne.n	800cfee <HAL_RCC_OscConfig+0x32e>
 800cfdc:	4b66      	ldr	r3, [pc, #408]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800cfde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cfe2:	4a65      	ldr	r2, [pc, #404]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800cfe4:	f043 0301 	orr.w	r3, r3, #1
 800cfe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cfec:	e024      	b.n	800d038 <HAL_RCC_OscConfig+0x378>
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	689b      	ldr	r3, [r3, #8]
 800cff2:	2b05      	cmp	r3, #5
 800cff4:	d110      	bne.n	800d018 <HAL_RCC_OscConfig+0x358>
 800cff6:	4b60      	ldr	r3, [pc, #384]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800cff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cffc:	4a5e      	ldr	r2, [pc, #376]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800cffe:	f043 0304 	orr.w	r3, r3, #4
 800d002:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d006:	4b5c      	ldr	r3, [pc, #368]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d00c:	4a5a      	ldr	r2, [pc, #360]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d00e:	f043 0301 	orr.w	r3, r3, #1
 800d012:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d016:	e00f      	b.n	800d038 <HAL_RCC_OscConfig+0x378>
 800d018:	4b57      	ldr	r3, [pc, #348]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d01a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d01e:	4a56      	ldr	r2, [pc, #344]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d020:	f023 0301 	bic.w	r3, r3, #1
 800d024:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d028:	4b53      	ldr	r3, [pc, #332]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d02a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d02e:	4a52      	ldr	r2, [pc, #328]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d030:	f023 0304 	bic.w	r3, r3, #4
 800d034:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	689b      	ldr	r3, [r3, #8]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d016      	beq.n	800d06e <HAL_RCC_OscConfig+0x3ae>
 800d040:	f7fd f8e8 	bl	800a214 <HAL_GetTick>
 800d044:	6138      	str	r0, [r7, #16]
 800d046:	e00a      	b.n	800d05e <HAL_RCC_OscConfig+0x39e>
 800d048:	f7fd f8e4 	bl	800a214 <HAL_GetTick>
 800d04c:	4602      	mov	r2, r0
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	1ad3      	subs	r3, r2, r3
 800d052:	f241 3288 	movw	r2, #5000	; 0x1388
 800d056:	4293      	cmp	r3, r2
 800d058:	d901      	bls.n	800d05e <HAL_RCC_OscConfig+0x39e>
 800d05a:	2303      	movs	r3, #3
 800d05c:	e138      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800d05e:	4b46      	ldr	r3, [pc, #280]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d064:	f003 0302 	and.w	r3, r3, #2
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d0ed      	beq.n	800d048 <HAL_RCC_OscConfig+0x388>
 800d06c:	e015      	b.n	800d09a <HAL_RCC_OscConfig+0x3da>
 800d06e:	f7fd f8d1 	bl	800a214 <HAL_GetTick>
 800d072:	6138      	str	r0, [r7, #16]
 800d074:	e00a      	b.n	800d08c <HAL_RCC_OscConfig+0x3cc>
 800d076:	f7fd f8cd 	bl	800a214 <HAL_GetTick>
 800d07a:	4602      	mov	r2, r0
 800d07c:	693b      	ldr	r3, [r7, #16]
 800d07e:	1ad3      	subs	r3, r2, r3
 800d080:	f241 3288 	movw	r2, #5000	; 0x1388
 800d084:	4293      	cmp	r3, r2
 800d086:	d901      	bls.n	800d08c <HAL_RCC_OscConfig+0x3cc>
 800d088:	2303      	movs	r3, #3
 800d08a:	e121      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800d08c:	4b3a      	ldr	r3, [pc, #232]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d08e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d092:	f003 0302 	and.w	r3, r3, #2
 800d096:	2b00      	cmp	r3, #0
 800d098:	d1ed      	bne.n	800d076 <HAL_RCC_OscConfig+0x3b6>
 800d09a:	7ffb      	ldrb	r3, [r7, #31]
 800d09c:	2b01      	cmp	r3, #1
 800d09e:	d105      	bne.n	800d0ac <HAL_RCC_OscConfig+0x3ec>
 800d0a0:	4b35      	ldr	r3, [pc, #212]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d0a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d0a4:	4a34      	ldr	r2, [pc, #208]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d0a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d0aa:	6593      	str	r3, [r2, #88]	; 0x58
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f003 0320 	and.w	r3, r3, #32
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d03c      	beq.n	800d132 <HAL_RCC_OscConfig+0x472>
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	699b      	ldr	r3, [r3, #24]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d01c      	beq.n	800d0fa <HAL_RCC_OscConfig+0x43a>
 800d0c0:	4b2d      	ldr	r3, [pc, #180]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d0c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d0c6:	4a2c      	ldr	r2, [pc, #176]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d0c8:	f043 0301 	orr.w	r3, r3, #1
 800d0cc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
 800d0d0:	f7fd f8a0 	bl	800a214 <HAL_GetTick>
 800d0d4:	6138      	str	r0, [r7, #16]
 800d0d6:	e008      	b.n	800d0ea <HAL_RCC_OscConfig+0x42a>
 800d0d8:	f7fd f89c 	bl	800a214 <HAL_GetTick>
 800d0dc:	4602      	mov	r2, r0
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	1ad3      	subs	r3, r2, r3
 800d0e2:	2b02      	cmp	r3, #2
 800d0e4:	d901      	bls.n	800d0ea <HAL_RCC_OscConfig+0x42a>
 800d0e6:	2303      	movs	r3, #3
 800d0e8:	e0f2      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800d0ea:	4b23      	ldr	r3, [pc, #140]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d0ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d0f0:	f003 0302 	and.w	r3, r3, #2
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d0ef      	beq.n	800d0d8 <HAL_RCC_OscConfig+0x418>
 800d0f8:	e01b      	b.n	800d132 <HAL_RCC_OscConfig+0x472>
 800d0fa:	4b1f      	ldr	r3, [pc, #124]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d0fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d100:	4a1d      	ldr	r2, [pc, #116]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d102:	f023 0301 	bic.w	r3, r3, #1
 800d106:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
 800d10a:	f7fd f883 	bl	800a214 <HAL_GetTick>
 800d10e:	6138      	str	r0, [r7, #16]
 800d110:	e008      	b.n	800d124 <HAL_RCC_OscConfig+0x464>
 800d112:	f7fd f87f 	bl	800a214 <HAL_GetTick>
 800d116:	4602      	mov	r2, r0
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	1ad3      	subs	r3, r2, r3
 800d11c:	2b02      	cmp	r3, #2
 800d11e:	d901      	bls.n	800d124 <HAL_RCC_OscConfig+0x464>
 800d120:	2303      	movs	r3, #3
 800d122:	e0d5      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800d124:	4b14      	ldr	r3, [pc, #80]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d126:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d12a:	f003 0302 	and.w	r3, r3, #2
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d1ef      	bne.n	800d112 <HAL_RCC_OscConfig+0x452>
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	69db      	ldr	r3, [r3, #28]
 800d136:	2b00      	cmp	r3, #0
 800d138:	f000 80c9 	beq.w	800d2ce <HAL_RCC_OscConfig+0x60e>
 800d13c:	4b0e      	ldr	r3, [pc, #56]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d13e:	689b      	ldr	r3, [r3, #8]
 800d140:	f003 030c 	and.w	r3, r3, #12
 800d144:	2b0c      	cmp	r3, #12
 800d146:	f000 8083 	beq.w	800d250 <HAL_RCC_OscConfig+0x590>
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	69db      	ldr	r3, [r3, #28]
 800d14e:	2b02      	cmp	r3, #2
 800d150:	d15e      	bne.n	800d210 <HAL_RCC_OscConfig+0x550>
 800d152:	4b09      	ldr	r3, [pc, #36]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	4a08      	ldr	r2, [pc, #32]	; (800d178 <HAL_RCC_OscConfig+0x4b8>)
 800d158:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d15c:	6013      	str	r3, [r2, #0]
 800d15e:	f7fd f859 	bl	800a214 <HAL_GetTick>
 800d162:	6138      	str	r0, [r7, #16]
 800d164:	e00c      	b.n	800d180 <HAL_RCC_OscConfig+0x4c0>
 800d166:	f7fd f855 	bl	800a214 <HAL_GetTick>
 800d16a:	4602      	mov	r2, r0
 800d16c:	693b      	ldr	r3, [r7, #16]
 800d16e:	1ad3      	subs	r3, r2, r3
 800d170:	2b02      	cmp	r3, #2
 800d172:	d905      	bls.n	800d180 <HAL_RCC_OscConfig+0x4c0>
 800d174:	2303      	movs	r3, #3
 800d176:	e0ab      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800d178:	40021000 	.word	0x40021000
 800d17c:	40007000 	.word	0x40007000
 800d180:	4b55      	ldr	r3, [pc, #340]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d1ec      	bne.n	800d166 <HAL_RCC_OscConfig+0x4a6>
 800d18c:	4b52      	ldr	r3, [pc, #328]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d18e:	68da      	ldr	r2, [r3, #12]
 800d190:	4b52      	ldr	r3, [pc, #328]	; (800d2dc <HAL_RCC_OscConfig+0x61c>)
 800d192:	4013      	ands	r3, r2
 800d194:	687a      	ldr	r2, [r7, #4]
 800d196:	6a11      	ldr	r1, [r2, #32]
 800d198:	687a      	ldr	r2, [r7, #4]
 800d19a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800d19c:	3a01      	subs	r2, #1
 800d19e:	0112      	lsls	r2, r2, #4
 800d1a0:	4311      	orrs	r1, r2
 800d1a2:	687a      	ldr	r2, [r7, #4]
 800d1a4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800d1a6:	0212      	lsls	r2, r2, #8
 800d1a8:	4311      	orrs	r1, r2
 800d1aa:	687a      	ldr	r2, [r7, #4]
 800d1ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d1ae:	0852      	lsrs	r2, r2, #1
 800d1b0:	3a01      	subs	r2, #1
 800d1b2:	0552      	lsls	r2, r2, #21
 800d1b4:	4311      	orrs	r1, r2
 800d1b6:	687a      	ldr	r2, [r7, #4]
 800d1b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d1ba:	0852      	lsrs	r2, r2, #1
 800d1bc:	3a01      	subs	r2, #1
 800d1be:	0652      	lsls	r2, r2, #25
 800d1c0:	4311      	orrs	r1, r2
 800d1c2:	687a      	ldr	r2, [r7, #4]
 800d1c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800d1c6:	06d2      	lsls	r2, r2, #27
 800d1c8:	430a      	orrs	r2, r1
 800d1ca:	4943      	ldr	r1, [pc, #268]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d1cc:	4313      	orrs	r3, r2
 800d1ce:	60cb      	str	r3, [r1, #12]
 800d1d0:	4b41      	ldr	r3, [pc, #260]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	4a40      	ldr	r2, [pc, #256]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d1d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d1da:	6013      	str	r3, [r2, #0]
 800d1dc:	4b3e      	ldr	r3, [pc, #248]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d1de:	68db      	ldr	r3, [r3, #12]
 800d1e0:	4a3d      	ldr	r2, [pc, #244]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d1e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d1e6:	60d3      	str	r3, [r2, #12]
 800d1e8:	f7fd f814 	bl	800a214 <HAL_GetTick>
 800d1ec:	6138      	str	r0, [r7, #16]
 800d1ee:	e008      	b.n	800d202 <HAL_RCC_OscConfig+0x542>
 800d1f0:	f7fd f810 	bl	800a214 <HAL_GetTick>
 800d1f4:	4602      	mov	r2, r0
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	1ad3      	subs	r3, r2, r3
 800d1fa:	2b02      	cmp	r3, #2
 800d1fc:	d901      	bls.n	800d202 <HAL_RCC_OscConfig+0x542>
 800d1fe:	2303      	movs	r3, #3
 800d200:	e066      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800d202:	4b35      	ldr	r3, [pc, #212]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d0f0      	beq.n	800d1f0 <HAL_RCC_OscConfig+0x530>
 800d20e:	e05e      	b.n	800d2ce <HAL_RCC_OscConfig+0x60e>
 800d210:	4b31      	ldr	r3, [pc, #196]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	4a30      	ldr	r2, [pc, #192]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d216:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d21a:	6013      	str	r3, [r2, #0]
 800d21c:	f7fc fffa 	bl	800a214 <HAL_GetTick>
 800d220:	6138      	str	r0, [r7, #16]
 800d222:	e008      	b.n	800d236 <HAL_RCC_OscConfig+0x576>
 800d224:	f7fc fff6 	bl	800a214 <HAL_GetTick>
 800d228:	4602      	mov	r2, r0
 800d22a:	693b      	ldr	r3, [r7, #16]
 800d22c:	1ad3      	subs	r3, r2, r3
 800d22e:	2b02      	cmp	r3, #2
 800d230:	d901      	bls.n	800d236 <HAL_RCC_OscConfig+0x576>
 800d232:	2303      	movs	r3, #3
 800d234:	e04c      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800d236:	4b28      	ldr	r3, [pc, #160]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d1f0      	bne.n	800d224 <HAL_RCC_OscConfig+0x564>
 800d242:	4b25      	ldr	r3, [pc, #148]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d244:	68da      	ldr	r2, [r3, #12]
 800d246:	4924      	ldr	r1, [pc, #144]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d248:	4b25      	ldr	r3, [pc, #148]	; (800d2e0 <HAL_RCC_OscConfig+0x620>)
 800d24a:	4013      	ands	r3, r2
 800d24c:	60cb      	str	r3, [r1, #12]
 800d24e:	e03e      	b.n	800d2ce <HAL_RCC_OscConfig+0x60e>
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	69db      	ldr	r3, [r3, #28]
 800d254:	2b01      	cmp	r3, #1
 800d256:	d101      	bne.n	800d25c <HAL_RCC_OscConfig+0x59c>
 800d258:	2301      	movs	r3, #1
 800d25a:	e039      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800d25c:	4b1e      	ldr	r3, [pc, #120]	; (800d2d8 <HAL_RCC_OscConfig+0x618>)
 800d25e:	68db      	ldr	r3, [r3, #12]
 800d260:	617b      	str	r3, [r7, #20]
 800d262:	697b      	ldr	r3, [r7, #20]
 800d264:	f003 0203 	and.w	r2, r3, #3
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	6a1b      	ldr	r3, [r3, #32]
 800d26c:	429a      	cmp	r2, r3
 800d26e:	d12c      	bne.n	800d2ca <HAL_RCC_OscConfig+0x60a>
 800d270:	697b      	ldr	r3, [r7, #20]
 800d272:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d27a:	3b01      	subs	r3, #1
 800d27c:	011b      	lsls	r3, r3, #4
 800d27e:	429a      	cmp	r2, r3
 800d280:	d123      	bne.n	800d2ca <HAL_RCC_OscConfig+0x60a>
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d28c:	021b      	lsls	r3, r3, #8
 800d28e:	429a      	cmp	r2, r3
 800d290:	d11b      	bne.n	800d2ca <HAL_RCC_OscConfig+0x60a>
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d29c:	06db      	lsls	r3, r3, #27
 800d29e:	429a      	cmp	r2, r3
 800d2a0:	d113      	bne.n	800d2ca <HAL_RCC_OscConfig+0x60a>
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2ac:	085b      	lsrs	r3, r3, #1
 800d2ae:	3b01      	subs	r3, #1
 800d2b0:	055b      	lsls	r3, r3, #21
 800d2b2:	429a      	cmp	r2, r3
 800d2b4:	d109      	bne.n	800d2ca <HAL_RCC_OscConfig+0x60a>
 800d2b6:	697b      	ldr	r3, [r7, #20]
 800d2b8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2c0:	085b      	lsrs	r3, r3, #1
 800d2c2:	3b01      	subs	r3, #1
 800d2c4:	065b      	lsls	r3, r3, #25
 800d2c6:	429a      	cmp	r2, r3
 800d2c8:	d001      	beq.n	800d2ce <HAL_RCC_OscConfig+0x60e>
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	e000      	b.n	800d2d0 <HAL_RCC_OscConfig+0x610>
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	3720      	adds	r7, #32
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}
 800d2d8:	40021000 	.word	0x40021000
 800d2dc:	019f800c 	.word	0x019f800c
 800d2e0:	feeefffc 	.word	0xfeeefffc

0800d2e4 <HAL_RCC_ClockConfig>:
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b086      	sub	sp, #24
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
 800d2ec:	6039      	str	r1, [r7, #0]
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	617b      	str	r3, [r7, #20]
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d101      	bne.n	800d2fc <HAL_RCC_ClockConfig+0x18>
 800d2f8:	2301      	movs	r3, #1
 800d2fa:	e11e      	b.n	800d53a <HAL_RCC_ClockConfig+0x256>
 800d2fc:	4b91      	ldr	r3, [pc, #580]	; (800d544 <HAL_RCC_ClockConfig+0x260>)
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	f003 030f 	and.w	r3, r3, #15
 800d304:	683a      	ldr	r2, [r7, #0]
 800d306:	429a      	cmp	r2, r3
 800d308:	d910      	bls.n	800d32c <HAL_RCC_ClockConfig+0x48>
 800d30a:	4b8e      	ldr	r3, [pc, #568]	; (800d544 <HAL_RCC_ClockConfig+0x260>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	f023 020f 	bic.w	r2, r3, #15
 800d312:	498c      	ldr	r1, [pc, #560]	; (800d544 <HAL_RCC_ClockConfig+0x260>)
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	4313      	orrs	r3, r2
 800d318:	600b      	str	r3, [r1, #0]
 800d31a:	4b8a      	ldr	r3, [pc, #552]	; (800d544 <HAL_RCC_ClockConfig+0x260>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	f003 030f 	and.w	r3, r3, #15
 800d322:	683a      	ldr	r2, [r7, #0]
 800d324:	429a      	cmp	r2, r3
 800d326:	d001      	beq.n	800d32c <HAL_RCC_ClockConfig+0x48>
 800d328:	2301      	movs	r3, #1
 800d32a:	e106      	b.n	800d53a <HAL_RCC_ClockConfig+0x256>
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	f003 0301 	and.w	r3, r3, #1
 800d334:	2b00      	cmp	r3, #0
 800d336:	d073      	beq.n	800d420 <HAL_RCC_ClockConfig+0x13c>
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	685b      	ldr	r3, [r3, #4]
 800d33c:	2b03      	cmp	r3, #3
 800d33e:	d129      	bne.n	800d394 <HAL_RCC_ClockConfig+0xb0>
 800d340:	4b81      	ldr	r3, [pc, #516]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d101      	bne.n	800d350 <HAL_RCC_ClockConfig+0x6c>
 800d34c:	2301      	movs	r3, #1
 800d34e:	e0f4      	b.n	800d53a <HAL_RCC_ClockConfig+0x256>
 800d350:	f000 f99e 	bl	800d690 <RCC_GetSysClockFreqFromPLLSource>
 800d354:	6138      	str	r0, [r7, #16]
 800d356:	693b      	ldr	r3, [r7, #16]
 800d358:	4a7c      	ldr	r2, [pc, #496]	; (800d54c <HAL_RCC_ClockConfig+0x268>)
 800d35a:	4293      	cmp	r3, r2
 800d35c:	d93f      	bls.n	800d3de <HAL_RCC_ClockConfig+0xfa>
 800d35e:	4b7a      	ldr	r3, [pc, #488]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d360:	689b      	ldr	r3, [r3, #8]
 800d362:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d366:	2b00      	cmp	r3, #0
 800d368:	d009      	beq.n	800d37e <HAL_RCC_ClockConfig+0x9a>
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	f003 0302 	and.w	r3, r3, #2
 800d372:	2b00      	cmp	r3, #0
 800d374:	d033      	beq.n	800d3de <HAL_RCC_ClockConfig+0xfa>
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	689b      	ldr	r3, [r3, #8]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d12f      	bne.n	800d3de <HAL_RCC_ClockConfig+0xfa>
 800d37e:	4b72      	ldr	r3, [pc, #456]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d380:	689b      	ldr	r3, [r3, #8]
 800d382:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d386:	4a70      	ldr	r2, [pc, #448]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d38c:	6093      	str	r3, [r2, #8]
 800d38e:	2380      	movs	r3, #128	; 0x80
 800d390:	617b      	str	r3, [r7, #20]
 800d392:	e024      	b.n	800d3de <HAL_RCC_ClockConfig+0xfa>
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	685b      	ldr	r3, [r3, #4]
 800d398:	2b02      	cmp	r3, #2
 800d39a:	d107      	bne.n	800d3ac <HAL_RCC_ClockConfig+0xc8>
 800d39c:	4b6a      	ldr	r3, [pc, #424]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d109      	bne.n	800d3bc <HAL_RCC_ClockConfig+0xd8>
 800d3a8:	2301      	movs	r3, #1
 800d3aa:	e0c6      	b.n	800d53a <HAL_RCC_ClockConfig+0x256>
 800d3ac:	4b66      	ldr	r3, [pc, #408]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d101      	bne.n	800d3bc <HAL_RCC_ClockConfig+0xd8>
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	e0be      	b.n	800d53a <HAL_RCC_ClockConfig+0x256>
 800d3bc:	f000 f8ce 	bl	800d55c <HAL_RCC_GetSysClockFreq>
 800d3c0:	6138      	str	r0, [r7, #16]
 800d3c2:	693b      	ldr	r3, [r7, #16]
 800d3c4:	4a61      	ldr	r2, [pc, #388]	; (800d54c <HAL_RCC_ClockConfig+0x268>)
 800d3c6:	4293      	cmp	r3, r2
 800d3c8:	d909      	bls.n	800d3de <HAL_RCC_ClockConfig+0xfa>
 800d3ca:	4b5f      	ldr	r3, [pc, #380]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d3cc:	689b      	ldr	r3, [r3, #8]
 800d3ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d3d2:	4a5d      	ldr	r2, [pc, #372]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d3d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d3d8:	6093      	str	r3, [r2, #8]
 800d3da:	2380      	movs	r3, #128	; 0x80
 800d3dc:	617b      	str	r3, [r7, #20]
 800d3de:	4b5a      	ldr	r3, [pc, #360]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d3e0:	689b      	ldr	r3, [r3, #8]
 800d3e2:	f023 0203 	bic.w	r2, r3, #3
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	685b      	ldr	r3, [r3, #4]
 800d3ea:	4957      	ldr	r1, [pc, #348]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d3ec:	4313      	orrs	r3, r2
 800d3ee:	608b      	str	r3, [r1, #8]
 800d3f0:	f7fc ff10 	bl	800a214 <HAL_GetTick>
 800d3f4:	60f8      	str	r0, [r7, #12]
 800d3f6:	e00a      	b.n	800d40e <HAL_RCC_ClockConfig+0x12a>
 800d3f8:	f7fc ff0c 	bl	800a214 <HAL_GetTick>
 800d3fc:	4602      	mov	r2, r0
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	1ad3      	subs	r3, r2, r3
 800d402:	f241 3288 	movw	r2, #5000	; 0x1388
 800d406:	4293      	cmp	r3, r2
 800d408:	d901      	bls.n	800d40e <HAL_RCC_ClockConfig+0x12a>
 800d40a:	2303      	movs	r3, #3
 800d40c:	e095      	b.n	800d53a <HAL_RCC_ClockConfig+0x256>
 800d40e:	4b4e      	ldr	r3, [pc, #312]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d410:	689b      	ldr	r3, [r3, #8]
 800d412:	f003 020c 	and.w	r2, r3, #12
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	685b      	ldr	r3, [r3, #4]
 800d41a:	009b      	lsls	r3, r3, #2
 800d41c:	429a      	cmp	r2, r3
 800d41e:	d1eb      	bne.n	800d3f8 <HAL_RCC_ClockConfig+0x114>
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	f003 0302 	and.w	r3, r3, #2
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d023      	beq.n	800d474 <HAL_RCC_ClockConfig+0x190>
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	f003 0304 	and.w	r3, r3, #4
 800d434:	2b00      	cmp	r3, #0
 800d436:	d005      	beq.n	800d444 <HAL_RCC_ClockConfig+0x160>
 800d438:	4b43      	ldr	r3, [pc, #268]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d43a:	689b      	ldr	r3, [r3, #8]
 800d43c:	4a42      	ldr	r2, [pc, #264]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d43e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d442:	6093      	str	r3, [r2, #8]
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f003 0308 	and.w	r3, r3, #8
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d007      	beq.n	800d460 <HAL_RCC_ClockConfig+0x17c>
 800d450:	4b3d      	ldr	r3, [pc, #244]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d452:	689b      	ldr	r3, [r3, #8]
 800d454:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800d458:	4a3b      	ldr	r2, [pc, #236]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d45a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d45e:	6093      	str	r3, [r2, #8]
 800d460:	4b39      	ldr	r3, [pc, #228]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d462:	689b      	ldr	r3, [r3, #8]
 800d464:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	689b      	ldr	r3, [r3, #8]
 800d46c:	4936      	ldr	r1, [pc, #216]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d46e:	4313      	orrs	r3, r2
 800d470:	608b      	str	r3, [r1, #8]
 800d472:	e008      	b.n	800d486 <HAL_RCC_ClockConfig+0x1a2>
 800d474:	697b      	ldr	r3, [r7, #20]
 800d476:	2b80      	cmp	r3, #128	; 0x80
 800d478:	d105      	bne.n	800d486 <HAL_RCC_ClockConfig+0x1a2>
 800d47a:	4b33      	ldr	r3, [pc, #204]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d47c:	689b      	ldr	r3, [r3, #8]
 800d47e:	4a32      	ldr	r2, [pc, #200]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d480:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d484:	6093      	str	r3, [r2, #8]
 800d486:	4b2f      	ldr	r3, [pc, #188]	; (800d544 <HAL_RCC_ClockConfig+0x260>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	f003 030f 	and.w	r3, r3, #15
 800d48e:	683a      	ldr	r2, [r7, #0]
 800d490:	429a      	cmp	r2, r3
 800d492:	d21d      	bcs.n	800d4d0 <HAL_RCC_ClockConfig+0x1ec>
 800d494:	4b2b      	ldr	r3, [pc, #172]	; (800d544 <HAL_RCC_ClockConfig+0x260>)
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	f023 020f 	bic.w	r2, r3, #15
 800d49c:	4929      	ldr	r1, [pc, #164]	; (800d544 <HAL_RCC_ClockConfig+0x260>)
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	4313      	orrs	r3, r2
 800d4a2:	600b      	str	r3, [r1, #0]
 800d4a4:	f7fc feb6 	bl	800a214 <HAL_GetTick>
 800d4a8:	60f8      	str	r0, [r7, #12]
 800d4aa:	e00a      	b.n	800d4c2 <HAL_RCC_ClockConfig+0x1de>
 800d4ac:	f7fc feb2 	bl	800a214 <HAL_GetTick>
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	1ad3      	subs	r3, r2, r3
 800d4b6:	f241 3288 	movw	r2, #5000	; 0x1388
 800d4ba:	4293      	cmp	r3, r2
 800d4bc:	d901      	bls.n	800d4c2 <HAL_RCC_ClockConfig+0x1de>
 800d4be:	2303      	movs	r3, #3
 800d4c0:	e03b      	b.n	800d53a <HAL_RCC_ClockConfig+0x256>
 800d4c2:	4b20      	ldr	r3, [pc, #128]	; (800d544 <HAL_RCC_ClockConfig+0x260>)
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	f003 030f 	and.w	r3, r3, #15
 800d4ca:	683a      	ldr	r2, [r7, #0]
 800d4cc:	429a      	cmp	r2, r3
 800d4ce:	d1ed      	bne.n	800d4ac <HAL_RCC_ClockConfig+0x1c8>
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	f003 0304 	and.w	r3, r3, #4
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d008      	beq.n	800d4ee <HAL_RCC_ClockConfig+0x20a>
 800d4dc:	4b1a      	ldr	r3, [pc, #104]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d4de:	689b      	ldr	r3, [r3, #8]
 800d4e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	68db      	ldr	r3, [r3, #12]
 800d4e8:	4917      	ldr	r1, [pc, #92]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	608b      	str	r3, [r1, #8]
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f003 0308 	and.w	r3, r3, #8
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d009      	beq.n	800d50e <HAL_RCC_ClockConfig+0x22a>
 800d4fa:	4b13      	ldr	r3, [pc, #76]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d4fc:	689b      	ldr	r3, [r3, #8]
 800d4fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	691b      	ldr	r3, [r3, #16]
 800d506:	00db      	lsls	r3, r3, #3
 800d508:	490f      	ldr	r1, [pc, #60]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d50a:	4313      	orrs	r3, r2
 800d50c:	608b      	str	r3, [r1, #8]
 800d50e:	f000 f825 	bl	800d55c <HAL_RCC_GetSysClockFreq>
 800d512:	4602      	mov	r2, r0
 800d514:	4b0c      	ldr	r3, [pc, #48]	; (800d548 <HAL_RCC_ClockConfig+0x264>)
 800d516:	689b      	ldr	r3, [r3, #8]
 800d518:	091b      	lsrs	r3, r3, #4
 800d51a:	f003 030f 	and.w	r3, r3, #15
 800d51e:	490c      	ldr	r1, [pc, #48]	; (800d550 <HAL_RCC_ClockConfig+0x26c>)
 800d520:	5ccb      	ldrb	r3, [r1, r3]
 800d522:	f003 031f 	and.w	r3, r3, #31
 800d526:	fa22 f303 	lsr.w	r3, r2, r3
 800d52a:	4a0a      	ldr	r2, [pc, #40]	; (800d554 <HAL_RCC_ClockConfig+0x270>)
 800d52c:	6013      	str	r3, [r2, #0]
 800d52e:	4b0a      	ldr	r3, [pc, #40]	; (800d558 <HAL_RCC_ClockConfig+0x274>)
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	4618      	mov	r0, r3
 800d534:	f7fc fe22 	bl	800a17c <HAL_InitTick>
 800d538:	4603      	mov	r3, r0
 800d53a:	4618      	mov	r0, r3
 800d53c:	3718      	adds	r7, #24
 800d53e:	46bd      	mov	sp, r7
 800d540:	bd80      	pop	{r7, pc}
 800d542:	bf00      	nop
 800d544:	40022000 	.word	0x40022000
 800d548:	40021000 	.word	0x40021000
 800d54c:	04c4b400 	.word	0x04c4b400
 800d550:	08018200 	.word	0x08018200
 800d554:	2000006c 	.word	0x2000006c
 800d558:	20000070 	.word	0x20000070

0800d55c <HAL_RCC_GetSysClockFreq>:
 800d55c:	b480      	push	{r7}
 800d55e:	b087      	sub	sp, #28
 800d560:	af00      	add	r7, sp, #0
 800d562:	4b2c      	ldr	r3, [pc, #176]	; (800d614 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d564:	689b      	ldr	r3, [r3, #8]
 800d566:	f003 030c 	and.w	r3, r3, #12
 800d56a:	2b04      	cmp	r3, #4
 800d56c:	d102      	bne.n	800d574 <HAL_RCC_GetSysClockFreq+0x18>
 800d56e:	4b2a      	ldr	r3, [pc, #168]	; (800d618 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d570:	613b      	str	r3, [r7, #16]
 800d572:	e047      	b.n	800d604 <HAL_RCC_GetSysClockFreq+0xa8>
 800d574:	4b27      	ldr	r3, [pc, #156]	; (800d614 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d576:	689b      	ldr	r3, [r3, #8]
 800d578:	f003 030c 	and.w	r3, r3, #12
 800d57c:	2b08      	cmp	r3, #8
 800d57e:	d102      	bne.n	800d586 <HAL_RCC_GetSysClockFreq+0x2a>
 800d580:	4b26      	ldr	r3, [pc, #152]	; (800d61c <HAL_RCC_GetSysClockFreq+0xc0>)
 800d582:	613b      	str	r3, [r7, #16]
 800d584:	e03e      	b.n	800d604 <HAL_RCC_GetSysClockFreq+0xa8>
 800d586:	4b23      	ldr	r3, [pc, #140]	; (800d614 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d588:	689b      	ldr	r3, [r3, #8]
 800d58a:	f003 030c 	and.w	r3, r3, #12
 800d58e:	2b0c      	cmp	r3, #12
 800d590:	d136      	bne.n	800d600 <HAL_RCC_GetSysClockFreq+0xa4>
 800d592:	4b20      	ldr	r3, [pc, #128]	; (800d614 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d594:	68db      	ldr	r3, [r3, #12]
 800d596:	f003 0303 	and.w	r3, r3, #3
 800d59a:	60fb      	str	r3, [r7, #12]
 800d59c:	4b1d      	ldr	r3, [pc, #116]	; (800d614 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d59e:	68db      	ldr	r3, [r3, #12]
 800d5a0:	091b      	lsrs	r3, r3, #4
 800d5a2:	f003 030f 	and.w	r3, r3, #15
 800d5a6:	3301      	adds	r3, #1
 800d5a8:	60bb      	str	r3, [r7, #8]
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	2b03      	cmp	r3, #3
 800d5ae:	d10c      	bne.n	800d5ca <HAL_RCC_GetSysClockFreq+0x6e>
 800d5b0:	4a1a      	ldr	r2, [pc, #104]	; (800d61c <HAL_RCC_GetSysClockFreq+0xc0>)
 800d5b2:	68bb      	ldr	r3, [r7, #8]
 800d5b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5b8:	4a16      	ldr	r2, [pc, #88]	; (800d614 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d5ba:	68d2      	ldr	r2, [r2, #12]
 800d5bc:	0a12      	lsrs	r2, r2, #8
 800d5be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d5c2:	fb02 f303 	mul.w	r3, r2, r3
 800d5c6:	617b      	str	r3, [r7, #20]
 800d5c8:	e00c      	b.n	800d5e4 <HAL_RCC_GetSysClockFreq+0x88>
 800d5ca:	4a13      	ldr	r2, [pc, #76]	; (800d618 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d5cc:	68bb      	ldr	r3, [r7, #8]
 800d5ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5d2:	4a10      	ldr	r2, [pc, #64]	; (800d614 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d5d4:	68d2      	ldr	r2, [r2, #12]
 800d5d6:	0a12      	lsrs	r2, r2, #8
 800d5d8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d5dc:	fb02 f303 	mul.w	r3, r2, r3
 800d5e0:	617b      	str	r3, [r7, #20]
 800d5e2:	bf00      	nop
 800d5e4:	4b0b      	ldr	r3, [pc, #44]	; (800d614 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d5e6:	68db      	ldr	r3, [r3, #12]
 800d5e8:	0e5b      	lsrs	r3, r3, #25
 800d5ea:	f003 0303 	and.w	r3, r3, #3
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	005b      	lsls	r3, r3, #1
 800d5f2:	607b      	str	r3, [r7, #4]
 800d5f4:	697a      	ldr	r2, [r7, #20]
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5fc:	613b      	str	r3, [r7, #16]
 800d5fe:	e001      	b.n	800d604 <HAL_RCC_GetSysClockFreq+0xa8>
 800d600:	2300      	movs	r3, #0
 800d602:	613b      	str	r3, [r7, #16]
 800d604:	693b      	ldr	r3, [r7, #16]
 800d606:	4618      	mov	r0, r3
 800d608:	371c      	adds	r7, #28
 800d60a:	46bd      	mov	sp, r7
 800d60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d610:	4770      	bx	lr
 800d612:	bf00      	nop
 800d614:	40021000 	.word	0x40021000
 800d618:	00f42400 	.word	0x00f42400
 800d61c:	007a1200 	.word	0x007a1200

0800d620 <HAL_RCC_GetHCLKFreq>:
 800d620:	b480      	push	{r7}
 800d622:	af00      	add	r7, sp, #0
 800d624:	4b03      	ldr	r3, [pc, #12]	; (800d634 <HAL_RCC_GetHCLKFreq+0x14>)
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	4618      	mov	r0, r3
 800d62a:	46bd      	mov	sp, r7
 800d62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d630:	4770      	bx	lr
 800d632:	bf00      	nop
 800d634:	2000006c 	.word	0x2000006c

0800d638 <HAL_RCC_GetPCLK1Freq>:
 800d638:	b580      	push	{r7, lr}
 800d63a:	af00      	add	r7, sp, #0
 800d63c:	f7ff fff0 	bl	800d620 <HAL_RCC_GetHCLKFreq>
 800d640:	4602      	mov	r2, r0
 800d642:	4b06      	ldr	r3, [pc, #24]	; (800d65c <HAL_RCC_GetPCLK1Freq+0x24>)
 800d644:	689b      	ldr	r3, [r3, #8]
 800d646:	0a1b      	lsrs	r3, r3, #8
 800d648:	f003 0307 	and.w	r3, r3, #7
 800d64c:	4904      	ldr	r1, [pc, #16]	; (800d660 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d64e:	5ccb      	ldrb	r3, [r1, r3]
 800d650:	f003 031f 	and.w	r3, r3, #31
 800d654:	fa22 f303 	lsr.w	r3, r2, r3
 800d658:	4618      	mov	r0, r3
 800d65a:	bd80      	pop	{r7, pc}
 800d65c:	40021000 	.word	0x40021000
 800d660:	08018210 	.word	0x08018210

0800d664 <HAL_RCC_GetPCLK2Freq>:
 800d664:	b580      	push	{r7, lr}
 800d666:	af00      	add	r7, sp, #0
 800d668:	f7ff ffda 	bl	800d620 <HAL_RCC_GetHCLKFreq>
 800d66c:	4602      	mov	r2, r0
 800d66e:	4b06      	ldr	r3, [pc, #24]	; (800d688 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d670:	689b      	ldr	r3, [r3, #8]
 800d672:	0adb      	lsrs	r3, r3, #11
 800d674:	f003 0307 	and.w	r3, r3, #7
 800d678:	4904      	ldr	r1, [pc, #16]	; (800d68c <HAL_RCC_GetPCLK2Freq+0x28>)
 800d67a:	5ccb      	ldrb	r3, [r1, r3]
 800d67c:	f003 031f 	and.w	r3, r3, #31
 800d680:	fa22 f303 	lsr.w	r3, r2, r3
 800d684:	4618      	mov	r0, r3
 800d686:	bd80      	pop	{r7, pc}
 800d688:	40021000 	.word	0x40021000
 800d68c:	08018210 	.word	0x08018210

0800d690 <RCC_GetSysClockFreqFromPLLSource>:
 800d690:	b480      	push	{r7}
 800d692:	b087      	sub	sp, #28
 800d694:	af00      	add	r7, sp, #0
 800d696:	4b1e      	ldr	r3, [pc, #120]	; (800d710 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d698:	68db      	ldr	r3, [r3, #12]
 800d69a:	f003 0303 	and.w	r3, r3, #3
 800d69e:	613b      	str	r3, [r7, #16]
 800d6a0:	4b1b      	ldr	r3, [pc, #108]	; (800d710 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d6a2:	68db      	ldr	r3, [r3, #12]
 800d6a4:	091b      	lsrs	r3, r3, #4
 800d6a6:	f003 030f 	and.w	r3, r3, #15
 800d6aa:	3301      	adds	r3, #1
 800d6ac:	60fb      	str	r3, [r7, #12]
 800d6ae:	693b      	ldr	r3, [r7, #16]
 800d6b0:	2b03      	cmp	r3, #3
 800d6b2:	d10c      	bne.n	800d6ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
 800d6b4:	4a17      	ldr	r2, [pc, #92]	; (800d714 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d6bc:	4a14      	ldr	r2, [pc, #80]	; (800d710 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d6be:	68d2      	ldr	r2, [r2, #12]
 800d6c0:	0a12      	lsrs	r2, r2, #8
 800d6c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d6c6:	fb02 f303 	mul.w	r3, r2, r3
 800d6ca:	617b      	str	r3, [r7, #20]
 800d6cc:	e00c      	b.n	800d6e8 <RCC_GetSysClockFreqFromPLLSource+0x58>
 800d6ce:	4a12      	ldr	r2, [pc, #72]	; (800d718 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d6d6:	4a0e      	ldr	r2, [pc, #56]	; (800d710 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d6d8:	68d2      	ldr	r2, [r2, #12]
 800d6da:	0a12      	lsrs	r2, r2, #8
 800d6dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d6e0:	fb02 f303 	mul.w	r3, r2, r3
 800d6e4:	617b      	str	r3, [r7, #20]
 800d6e6:	bf00      	nop
 800d6e8:	4b09      	ldr	r3, [pc, #36]	; (800d710 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d6ea:	68db      	ldr	r3, [r3, #12]
 800d6ec:	0e5b      	lsrs	r3, r3, #25
 800d6ee:	f003 0303 	and.w	r3, r3, #3
 800d6f2:	3301      	adds	r3, #1
 800d6f4:	005b      	lsls	r3, r3, #1
 800d6f6:	60bb      	str	r3, [r7, #8]
 800d6f8:	697a      	ldr	r2, [r7, #20]
 800d6fa:	68bb      	ldr	r3, [r7, #8]
 800d6fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d700:	607b      	str	r3, [r7, #4]
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	4618      	mov	r0, r3
 800d706:	371c      	adds	r7, #28
 800d708:	46bd      	mov	sp, r7
 800d70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70e:	4770      	bx	lr
 800d710:	40021000 	.word	0x40021000
 800d714:	007a1200 	.word	0x007a1200
 800d718:	00f42400 	.word	0x00f42400

0800d71c <HAL_RCCEx_PeriphCLKConfig>:
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b086      	sub	sp, #24
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
 800d724:	2300      	movs	r3, #0
 800d726:	74fb      	strb	r3, [r7, #19]
 800d728:	2300      	movs	r3, #0
 800d72a:	74bb      	strb	r3, [r7, #18]
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d734:	2b00      	cmp	r3, #0
 800d736:	f000 8098 	beq.w	800d86a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800d73a:	2300      	movs	r3, #0
 800d73c:	747b      	strb	r3, [r7, #17]
 800d73e:	4b43      	ldr	r3, [pc, #268]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d746:	2b00      	cmp	r3, #0
 800d748:	d10d      	bne.n	800d766 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 800d74a:	4b40      	ldr	r3, [pc, #256]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d74c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d74e:	4a3f      	ldr	r2, [pc, #252]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d754:	6593      	str	r3, [r2, #88]	; 0x58
 800d756:	4b3d      	ldr	r3, [pc, #244]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d75a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d75e:	60bb      	str	r3, [r7, #8]
 800d760:	68bb      	ldr	r3, [r7, #8]
 800d762:	2301      	movs	r3, #1
 800d764:	747b      	strb	r3, [r7, #17]
 800d766:	4b3a      	ldr	r3, [pc, #232]	; (800d850 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	4a39      	ldr	r2, [pc, #228]	; (800d850 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d76c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d770:	6013      	str	r3, [r2, #0]
 800d772:	f7fc fd4f 	bl	800a214 <HAL_GetTick>
 800d776:	60f8      	str	r0, [r7, #12]
 800d778:	e009      	b.n	800d78e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800d77a:	f7fc fd4b 	bl	800a214 <HAL_GetTick>
 800d77e:	4602      	mov	r2, r0
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	1ad3      	subs	r3, r2, r3
 800d784:	2b02      	cmp	r3, #2
 800d786:	d902      	bls.n	800d78e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800d788:	2303      	movs	r3, #3
 800d78a:	74fb      	strb	r3, [r7, #19]
 800d78c:	e005      	b.n	800d79a <HAL_RCCEx_PeriphCLKConfig+0x7e>
 800d78e:	4b30      	ldr	r3, [pc, #192]	; (800d850 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d796:	2b00      	cmp	r3, #0
 800d798:	d0ef      	beq.n	800d77a <HAL_RCCEx_PeriphCLKConfig+0x5e>
 800d79a:	7cfb      	ldrb	r3, [r7, #19]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d159      	bne.n	800d854 <HAL_RCCEx_PeriphCLKConfig+0x138>
 800d7a0:	4b2a      	ldr	r3, [pc, #168]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d7a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d7a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d7aa:	617b      	str	r3, [r7, #20]
 800d7ac:	697b      	ldr	r3, [r7, #20]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d01e      	beq.n	800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d7b6:	697a      	ldr	r2, [r7, #20]
 800d7b8:	429a      	cmp	r2, r3
 800d7ba:	d019      	beq.n	800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d7bc:	4b23      	ldr	r3, [pc, #140]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d7be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d7c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d7c6:	617b      	str	r3, [r7, #20]
 800d7c8:	4b20      	ldr	r3, [pc, #128]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d7ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d7ce:	4a1f      	ldr	r2, [pc, #124]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d7d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d7d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d7d8:	4b1c      	ldr	r3, [pc, #112]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d7da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d7de:	4a1b      	ldr	r2, [pc, #108]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d7e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d7e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d7e8:	4a18      	ldr	r2, [pc, #96]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d7ea:	697b      	ldr	r3, [r7, #20]
 800d7ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d7f0:	697b      	ldr	r3, [r7, #20]
 800d7f2:	f003 0301 	and.w	r3, r3, #1
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d016      	beq.n	800d828 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800d7fa:	f7fc fd0b 	bl	800a214 <HAL_GetTick>
 800d7fe:	60f8      	str	r0, [r7, #12]
 800d800:	e00b      	b.n	800d81a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800d802:	f7fc fd07 	bl	800a214 <HAL_GetTick>
 800d806:	4602      	mov	r2, r0
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	1ad3      	subs	r3, r2, r3
 800d80c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d810:	4293      	cmp	r3, r2
 800d812:	d902      	bls.n	800d81a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800d814:	2303      	movs	r3, #3
 800d816:	74fb      	strb	r3, [r7, #19]
 800d818:	e006      	b.n	800d828 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800d81a:	4b0c      	ldr	r3, [pc, #48]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d81c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d820:	f003 0302 	and.w	r3, r3, #2
 800d824:	2b00      	cmp	r3, #0
 800d826:	d0ec      	beq.n	800d802 <HAL_RCCEx_PeriphCLKConfig+0xe6>
 800d828:	7cfb      	ldrb	r3, [r7, #19]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d10b      	bne.n	800d846 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 800d82e:	4b07      	ldr	r3, [pc, #28]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d834:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d83c:	4903      	ldr	r1, [pc, #12]	; (800d84c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d83e:	4313      	orrs	r3, r2
 800d840:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d844:	e008      	b.n	800d858 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d846:	7cfb      	ldrb	r3, [r7, #19]
 800d848:	74bb      	strb	r3, [r7, #18]
 800d84a:	e005      	b.n	800d858 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d84c:	40021000 	.word	0x40021000
 800d850:	40007000 	.word	0x40007000
 800d854:	7cfb      	ldrb	r3, [r7, #19]
 800d856:	74bb      	strb	r3, [r7, #18]
 800d858:	7c7b      	ldrb	r3, [r7, #17]
 800d85a:	2b01      	cmp	r3, #1
 800d85c:	d105      	bne.n	800d86a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800d85e:	4ba7      	ldr	r3, [pc, #668]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d862:	4aa6      	ldr	r2, [pc, #664]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d864:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d868:	6593      	str	r3, [r2, #88]	; 0x58
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	f003 0301 	and.w	r3, r3, #1
 800d872:	2b00      	cmp	r3, #0
 800d874:	d00a      	beq.n	800d88c <HAL_RCCEx_PeriphCLKConfig+0x170>
 800d876:	4ba1      	ldr	r3, [pc, #644]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d87c:	f023 0203 	bic.w	r2, r3, #3
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	685b      	ldr	r3, [r3, #4]
 800d884:	499d      	ldr	r1, [pc, #628]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d886:	4313      	orrs	r3, r2
 800d888:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	f003 0302 	and.w	r3, r3, #2
 800d894:	2b00      	cmp	r3, #0
 800d896:	d00a      	beq.n	800d8ae <HAL_RCCEx_PeriphCLKConfig+0x192>
 800d898:	4b98      	ldr	r3, [pc, #608]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d89a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d89e:	f023 020c 	bic.w	r2, r3, #12
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	689b      	ldr	r3, [r3, #8]
 800d8a6:	4995      	ldr	r1, [pc, #596]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8a8:	4313      	orrs	r3, r2
 800d8aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	f003 0304 	and.w	r3, r3, #4
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d00a      	beq.n	800d8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800d8ba:	4b90      	ldr	r3, [pc, #576]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8c0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	68db      	ldr	r3, [r3, #12]
 800d8c8:	498c      	ldr	r1, [pc, #560]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8ca:	4313      	orrs	r3, r2
 800d8cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f003 0308 	and.w	r3, r3, #8
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d00a      	beq.n	800d8f2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
 800d8dc:	4b87      	ldr	r3, [pc, #540]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d8e2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	691b      	ldr	r3, [r3, #16]
 800d8ea:	4984      	ldr	r1, [pc, #528]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d8ec:	4313      	orrs	r3, r2
 800d8ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	f003 0310 	and.w	r3, r3, #16
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d00a      	beq.n	800d914 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800d8fe:	4b7f      	ldr	r3, [pc, #508]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d904:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	695b      	ldr	r3, [r3, #20]
 800d90c:	497b      	ldr	r1, [pc, #492]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d90e:	4313      	orrs	r3, r2
 800d910:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	f003 0320 	and.w	r3, r3, #32
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d00a      	beq.n	800d936 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800d920:	4b76      	ldr	r3, [pc, #472]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d926:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	699b      	ldr	r3, [r3, #24]
 800d92e:	4973      	ldr	r1, [pc, #460]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d930:	4313      	orrs	r3, r2
 800d932:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d00a      	beq.n	800d958 <HAL_RCCEx_PeriphCLKConfig+0x23c>
 800d942:	4b6e      	ldr	r3, [pc, #440]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d948:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	69db      	ldr	r3, [r3, #28]
 800d950:	496a      	ldr	r1, [pc, #424]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d952:	4313      	orrs	r3, r2
 800d954:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d960:	2b00      	cmp	r3, #0
 800d962:	d00a      	beq.n	800d97a <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800d964:	4b65      	ldr	r3, [pc, #404]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d96a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	6a1b      	ldr	r3, [r3, #32]
 800d972:	4962      	ldr	r1, [pc, #392]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d974:	4313      	orrs	r3, r2
 800d976:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d982:	2b00      	cmp	r3, #0
 800d984:	d00a      	beq.n	800d99c <HAL_RCCEx_PeriphCLKConfig+0x280>
 800d986:	4b5d      	ldr	r3, [pc, #372]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d98c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d994:	4959      	ldr	r1, [pc, #356]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d996:	4313      	orrs	r3, r2
 800d998:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d00a      	beq.n	800d9be <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800d9a8:	4b54      	ldr	r3, [pc, #336]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d9aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d9ae:	f023 0203 	bic.w	r2, r3, #3
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9b6:	4951      	ldr	r1, [pc, #324]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d9b8:	4313      	orrs	r3, r2
 800d9ba:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d00a      	beq.n	800d9e0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800d9ca:	4b4c      	ldr	r3, [pc, #304]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d9cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9d8:	4948      	ldr	r1, [pc, #288]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d9da:	4313      	orrs	r3, r2
 800d9dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d015      	beq.n	800da18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800d9ec:	4b43      	ldr	r3, [pc, #268]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d9ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d9f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d9fa:	4940      	ldr	r1, [pc, #256]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d9fc:	4313      	orrs	r3, r2
 800d9fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800da0a:	d105      	bne.n	800da18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800da0c:	4b3b      	ldr	r3, [pc, #236]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da0e:	68db      	ldr	r3, [r3, #12]
 800da10:	4a3a      	ldr	r2, [pc, #232]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da16:	60d3      	str	r3, [r2, #12]
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800da20:	2b00      	cmp	r3, #0
 800da22:	d015      	beq.n	800da50 <HAL_RCCEx_PeriphCLKConfig+0x334>
 800da24:	4b35      	ldr	r3, [pc, #212]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da2a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da32:	4932      	ldr	r1, [pc, #200]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da34:	4313      	orrs	r3, r2
 800da36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800da42:	d105      	bne.n	800da50 <HAL_RCCEx_PeriphCLKConfig+0x334>
 800da44:	4b2d      	ldr	r3, [pc, #180]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da46:	68db      	ldr	r3, [r3, #12]
 800da48:	4a2c      	ldr	r2, [pc, #176]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da4e:	60d3      	str	r3, [r2, #12]
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d015      	beq.n	800da88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800da5c:	4b27      	ldr	r3, [pc, #156]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da62:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da6a:	4924      	ldr	r1, [pc, #144]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da6c:	4313      	orrs	r3, r2
 800da6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da76:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800da7a:	d105      	bne.n	800da88 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800da7c:	4b1f      	ldr	r3, [pc, #124]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da7e:	68db      	ldr	r3, [r3, #12]
 800da80:	4a1e      	ldr	r2, [pc, #120]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da86:	60d3      	str	r3, [r2, #12]
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800da90:	2b00      	cmp	r3, #0
 800da92:	d015      	beq.n	800dac0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 800da94:	4b19      	ldr	r3, [pc, #100]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800da96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800da9a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800daa2:	4916      	ldr	r1, [pc, #88]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800daa4:	4313      	orrs	r3, r2
 800daa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800daae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dab2:	d105      	bne.n	800dac0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 800dab4:	4b11      	ldr	r3, [pc, #68]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dab6:	68db      	ldr	r3, [r3, #12]
 800dab8:	4a10      	ldr	r2, [pc, #64]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800daba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dabe:	60d3      	str	r3, [r2, #12]
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d019      	beq.n	800db00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800dacc:	4b0b      	ldr	r3, [pc, #44]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dad2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dada:	4908      	ldr	r1, [pc, #32]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dadc:	4313      	orrs	r3, r2
 800dade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dae6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800daea:	d109      	bne.n	800db00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800daec:	4b03      	ldr	r3, [pc, #12]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800daee:	68db      	ldr	r3, [r3, #12]
 800daf0:	4a02      	ldr	r2, [pc, #8]	; (800dafc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800daf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800daf6:	60d3      	str	r3, [r2, #12]
 800daf8:	e002      	b.n	800db00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800dafa:	bf00      	nop
 800dafc:	40021000 	.word	0x40021000
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d015      	beq.n	800db38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800db0c:	4b29      	ldr	r3, [pc, #164]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db12:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db1a:	4926      	ldr	r1, [pc, #152]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db1c:	4313      	orrs	r3, r2
 800db1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800db2a:	d105      	bne.n	800db38 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800db2c:	4b21      	ldr	r3, [pc, #132]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db2e:	68db      	ldr	r3, [r3, #12]
 800db30:	4a20      	ldr	r2, [pc, #128]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800db36:	60d3      	str	r3, [r2, #12]
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800db40:	2b00      	cmp	r3, #0
 800db42:	d015      	beq.n	800db70 <HAL_RCCEx_PeriphCLKConfig+0x454>
 800db44:	4b1b      	ldr	r3, [pc, #108]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db4a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800db52:	4918      	ldr	r1, [pc, #96]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db54:	4313      	orrs	r3, r2
 800db56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800db5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800db62:	d105      	bne.n	800db70 <HAL_RCCEx_PeriphCLKConfig+0x454>
 800db64:	4b13      	ldr	r3, [pc, #76]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db66:	68db      	ldr	r3, [r3, #12]
 800db68:	4a12      	ldr	r2, [pc, #72]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800db6e:	60d3      	str	r3, [r2, #12]
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d015      	beq.n	800dba8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800db7c:	4b0d      	ldr	r3, [pc, #52]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800db82:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800db8a:	490a      	ldr	r1, [pc, #40]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db8c:	4313      	orrs	r3, r2
 800db8e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800db96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800db9a:	d105      	bne.n	800dba8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800db9c:	4b05      	ldr	r3, [pc, #20]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800db9e:	68db      	ldr	r3, [r3, #12]
 800dba0:	4a04      	ldr	r2, [pc, #16]	; (800dbb4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dba2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dba6:	60d3      	str	r3, [r2, #12]
 800dba8:	7cbb      	ldrb	r3, [r7, #18]
 800dbaa:	4618      	mov	r0, r3
 800dbac:	3718      	adds	r7, #24
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}
 800dbb2:	bf00      	nop
 800dbb4:	40021000 	.word	0x40021000

0800dbb8 <HAL_SPI_Init>:
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	b084      	sub	sp, #16
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	6078      	str	r0, [r7, #4]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d101      	bne.n	800dbca <HAL_SPI_Init+0x12>
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	e09d      	b.n	800dd06 <HAL_SPI_Init+0x14e>
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d108      	bne.n	800dbe4 <HAL_SPI_Init+0x2c>
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	685b      	ldr	r3, [r3, #4]
 800dbd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800dbda:	d009      	beq.n	800dbf0 <HAL_SPI_Init+0x38>
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2200      	movs	r2, #0
 800dbe0:	61da      	str	r2, [r3, #28]
 800dbe2:	e005      	b.n	800dbf0 <HAL_SPI_Init+0x38>
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	611a      	str	r2, [r3, #16]
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	2200      	movs	r2, #0
 800dbee:	615a      	str	r2, [r3, #20]
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	629a      	str	r2, [r3, #40]	; 0x28
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800dbfc:	b2db      	uxtb	r3, r3
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d106      	bne.n	800dc10 <HAL_SPI_Init+0x58>
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2200      	movs	r2, #0
 800dc06:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800dc0a:	6878      	ldr	r0, [r7, #4]
 800dc0c:	f7fb fae6 	bl	80091dc <HAL_SPI_MspInit>
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2202      	movs	r2, #2
 800dc14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	681a      	ldr	r2, [r3, #0]
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dc26:	601a      	str	r2, [r3, #0]
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	68db      	ldr	r3, [r3, #12]
 800dc2c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dc30:	d902      	bls.n	800dc38 <HAL_SPI_Init+0x80>
 800dc32:	2300      	movs	r3, #0
 800dc34:	60fb      	str	r3, [r7, #12]
 800dc36:	e002      	b.n	800dc3e <HAL_SPI_Init+0x86>
 800dc38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dc3c:	60fb      	str	r3, [r7, #12]
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	68db      	ldr	r3, [r3, #12]
 800dc42:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800dc46:	d007      	beq.n	800dc58 <HAL_SPI_Init+0xa0>
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	68db      	ldr	r3, [r3, #12]
 800dc4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dc50:	d002      	beq.n	800dc58 <HAL_SPI_Init+0xa0>
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2200      	movs	r2, #0
 800dc56:	629a      	str	r2, [r3, #40]	; 0x28
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	685b      	ldr	r3, [r3, #4]
 800dc5c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	689b      	ldr	r3, [r3, #8]
 800dc64:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800dc68:	431a      	orrs	r2, r3
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	691b      	ldr	r3, [r3, #16]
 800dc6e:	f003 0302 	and.w	r3, r3, #2
 800dc72:	431a      	orrs	r2, r3
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	695b      	ldr	r3, [r3, #20]
 800dc78:	f003 0301 	and.w	r3, r3, #1
 800dc7c:	431a      	orrs	r2, r3
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	699b      	ldr	r3, [r3, #24]
 800dc82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800dc86:	431a      	orrs	r2, r3
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	69db      	ldr	r3, [r3, #28]
 800dc8c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800dc90:	431a      	orrs	r2, r3
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	6a1b      	ldr	r3, [r3, #32]
 800dc96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc9a:	ea42 0103 	orr.w	r1, r2, r3
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dca2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	430a      	orrs	r2, r1
 800dcac:	601a      	str	r2, [r3, #0]
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	699b      	ldr	r3, [r3, #24]
 800dcb2:	0c1b      	lsrs	r3, r3, #16
 800dcb4:	f003 0204 	and.w	r2, r3, #4
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dcbc:	f003 0310 	and.w	r3, r3, #16
 800dcc0:	431a      	orrs	r2, r3
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcc6:	f003 0308 	and.w	r3, r3, #8
 800dcca:	431a      	orrs	r2, r3
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	68db      	ldr	r3, [r3, #12]
 800dcd0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800dcd4:	ea42 0103 	orr.w	r1, r2, r3
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	430a      	orrs	r2, r1
 800dce4:	605a      	str	r2, [r3, #4]
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	69da      	ldr	r2, [r3, #28]
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dcf4:	61da      	str	r2, [r3, #28]
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	661a      	str	r2, [r3, #96]	; 0x60
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	2201      	movs	r2, #1
 800dd00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800dd04:	2300      	movs	r3, #0
 800dd06:	4618      	mov	r0, r3
 800dd08:	3710      	adds	r7, #16
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}

0800dd0e <HAL_SPI_Transmit>:
 800dd0e:	b580      	push	{r7, lr}
 800dd10:	b088      	sub	sp, #32
 800dd12:	af00      	add	r7, sp, #0
 800dd14:	60f8      	str	r0, [r7, #12]
 800dd16:	60b9      	str	r1, [r7, #8]
 800dd18:	603b      	str	r3, [r7, #0]
 800dd1a:	4613      	mov	r3, r2
 800dd1c:	80fb      	strh	r3, [r7, #6]
 800dd1e:	2300      	movs	r3, #0
 800dd20:	77fb      	strb	r3, [r7, #31]
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800dd28:	2b01      	cmp	r3, #1
 800dd2a:	d101      	bne.n	800dd30 <HAL_SPI_Transmit+0x22>
 800dd2c:	2302      	movs	r3, #2
 800dd2e:	e15f      	b.n	800dff0 <HAL_SPI_Transmit+0x2e2>
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	2201      	movs	r2, #1
 800dd34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800dd38:	f7fc fa6c 	bl	800a214 <HAL_GetTick>
 800dd3c:	61b8      	str	r0, [r7, #24]
 800dd3e:	88fb      	ldrh	r3, [r7, #6]
 800dd40:	82fb      	strh	r3, [r7, #22]
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800dd48:	b2db      	uxtb	r3, r3
 800dd4a:	2b01      	cmp	r3, #1
 800dd4c:	d002      	beq.n	800dd54 <HAL_SPI_Transmit+0x46>
 800dd4e:	2302      	movs	r3, #2
 800dd50:	77fb      	strb	r3, [r7, #31]
 800dd52:	e148      	b.n	800dfe6 <HAL_SPI_Transmit+0x2d8>
 800dd54:	68bb      	ldr	r3, [r7, #8]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d002      	beq.n	800dd60 <HAL_SPI_Transmit+0x52>
 800dd5a:	88fb      	ldrh	r3, [r7, #6]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d102      	bne.n	800dd66 <HAL_SPI_Transmit+0x58>
 800dd60:	2301      	movs	r3, #1
 800dd62:	77fb      	strb	r3, [r7, #31]
 800dd64:	e13f      	b.n	800dfe6 <HAL_SPI_Transmit+0x2d8>
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	2203      	movs	r2, #3
 800dd6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	2200      	movs	r2, #0
 800dd72:	661a      	str	r2, [r3, #96]	; 0x60
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	68ba      	ldr	r2, [r7, #8]
 800dd78:	639a      	str	r2, [r3, #56]	; 0x38
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	88fa      	ldrh	r2, [r7, #6]
 800dd7e:	879a      	strh	r2, [r3, #60]	; 0x3c
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	88fa      	ldrh	r2, [r7, #6]
 800dd84:	87da      	strh	r2, [r3, #62]	; 0x3e
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	2200      	movs	r2, #0
 800dd8a:	641a      	str	r2, [r3, #64]	; 0x40
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	2200      	movs	r2, #0
 800dd90:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	2200      	movs	r2, #0
 800dd98:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	2200      	movs	r2, #0
 800dda0:	651a      	str	r2, [r3, #80]	; 0x50
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	2200      	movs	r2, #0
 800dda6:	64da      	str	r2, [r3, #76]	; 0x4c
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	689b      	ldr	r3, [r3, #8]
 800ddac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ddb0:	d10f      	bne.n	800ddd2 <HAL_SPI_Transmit+0xc4>
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	681a      	ldr	r2, [r3, #0]
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ddc0:	601a      	str	r2, [r3, #0]
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	681a      	ldr	r2, [r3, #0]
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ddd0:	601a      	str	r2, [r3, #0]
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dddc:	2b40      	cmp	r3, #64	; 0x40
 800ddde:	d007      	beq.n	800ddf0 <HAL_SPI_Transmit+0xe2>
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	681a      	ldr	r2, [r3, #0]
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ddee:	601a      	str	r2, [r3, #0]
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	68db      	ldr	r3, [r3, #12]
 800ddf4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ddf8:	d94f      	bls.n	800de9a <HAL_SPI_Transmit+0x18c>
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	685b      	ldr	r3, [r3, #4]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d002      	beq.n	800de08 <HAL_SPI_Transmit+0xfa>
 800de02:	8afb      	ldrh	r3, [r7, #22]
 800de04:	2b01      	cmp	r3, #1
 800de06:	d142      	bne.n	800de8e <HAL_SPI_Transmit+0x180>
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de0c:	881a      	ldrh	r2, [r3, #0]
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	60da      	str	r2, [r3, #12]
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de18:	1c9a      	adds	r2, r3, #2
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	639a      	str	r2, [r3, #56]	; 0x38
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800de22:	b29b      	uxth	r3, r3
 800de24:	3b01      	subs	r3, #1
 800de26:	b29a      	uxth	r2, r3
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800de2c:	e02f      	b.n	800de8e <HAL_SPI_Transmit+0x180>
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	689b      	ldr	r3, [r3, #8]
 800de34:	f003 0302 	and.w	r3, r3, #2
 800de38:	2b02      	cmp	r3, #2
 800de3a:	d112      	bne.n	800de62 <HAL_SPI_Transmit+0x154>
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de40:	881a      	ldrh	r2, [r3, #0]
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	60da      	str	r2, [r3, #12]
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de4c:	1c9a      	adds	r2, r3, #2
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	639a      	str	r2, [r3, #56]	; 0x38
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800de56:	b29b      	uxth	r3, r3
 800de58:	3b01      	subs	r3, #1
 800de5a:	b29a      	uxth	r2, r3
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800de60:	e015      	b.n	800de8e <HAL_SPI_Transmit+0x180>
 800de62:	f7fc f9d7 	bl	800a214 <HAL_GetTick>
 800de66:	4602      	mov	r2, r0
 800de68:	69bb      	ldr	r3, [r7, #24]
 800de6a:	1ad3      	subs	r3, r2, r3
 800de6c:	683a      	ldr	r2, [r7, #0]
 800de6e:	429a      	cmp	r2, r3
 800de70:	d803      	bhi.n	800de7a <HAL_SPI_Transmit+0x16c>
 800de72:	683b      	ldr	r3, [r7, #0]
 800de74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de78:	d102      	bne.n	800de80 <HAL_SPI_Transmit+0x172>
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d106      	bne.n	800de8e <HAL_SPI_Transmit+0x180>
 800de80:	2303      	movs	r3, #3
 800de82:	77fb      	strb	r3, [r7, #31]
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	2201      	movs	r2, #1
 800de88:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800de8c:	e0ab      	b.n	800dfe6 <HAL_SPI_Transmit+0x2d8>
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800de92:	b29b      	uxth	r3, r3
 800de94:	2b00      	cmp	r3, #0
 800de96:	d1ca      	bne.n	800de2e <HAL_SPI_Transmit+0x120>
 800de98:	e080      	b.n	800df9c <HAL_SPI_Transmit+0x28e>
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	685b      	ldr	r3, [r3, #4]
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d002      	beq.n	800dea8 <HAL_SPI_Transmit+0x19a>
 800dea2:	8afb      	ldrh	r3, [r7, #22]
 800dea4:	2b01      	cmp	r3, #1
 800dea6:	d174      	bne.n	800df92 <HAL_SPI_Transmit+0x284>
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800deac:	b29b      	uxth	r3, r3
 800deae:	2b01      	cmp	r3, #1
 800deb0:	d912      	bls.n	800ded8 <HAL_SPI_Transmit+0x1ca>
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800deb6:	881a      	ldrh	r2, [r3, #0]
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	60da      	str	r2, [r3, #12]
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dec2:	1c9a      	adds	r2, r3, #2
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	639a      	str	r2, [r3, #56]	; 0x38
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800decc:	b29b      	uxth	r3, r3
 800dece:	3b02      	subs	r3, #2
 800ded0:	b29a      	uxth	r2, r3
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ded6:	e05c      	b.n	800df92 <HAL_SPI_Transmit+0x284>
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	330c      	adds	r3, #12
 800dee2:	7812      	ldrb	r2, [r2, #0]
 800dee4:	701a      	strb	r2, [r3, #0]
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800deea:	1c5a      	adds	r2, r3, #1
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	639a      	str	r2, [r3, #56]	; 0x38
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800def4:	b29b      	uxth	r3, r3
 800def6:	3b01      	subs	r3, #1
 800def8:	b29a      	uxth	r2, r3
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800defe:	e048      	b.n	800df92 <HAL_SPI_Transmit+0x284>
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	689b      	ldr	r3, [r3, #8]
 800df06:	f003 0302 	and.w	r3, r3, #2
 800df0a:	2b02      	cmp	r3, #2
 800df0c:	d12b      	bne.n	800df66 <HAL_SPI_Transmit+0x258>
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800df12:	b29b      	uxth	r3, r3
 800df14:	2b01      	cmp	r3, #1
 800df16:	d912      	bls.n	800df3e <HAL_SPI_Transmit+0x230>
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df1c:	881a      	ldrh	r2, [r3, #0]
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	60da      	str	r2, [r3, #12]
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df28:	1c9a      	adds	r2, r3, #2
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	639a      	str	r2, [r3, #56]	; 0x38
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800df32:	b29b      	uxth	r3, r3
 800df34:	3b02      	subs	r3, #2
 800df36:	b29a      	uxth	r2, r3
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800df3c:	e029      	b.n	800df92 <HAL_SPI_Transmit+0x284>
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	330c      	adds	r3, #12
 800df48:	7812      	ldrb	r2, [r2, #0]
 800df4a:	701a      	strb	r2, [r3, #0]
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df50:	1c5a      	adds	r2, r3, #1
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	639a      	str	r2, [r3, #56]	; 0x38
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800df5a:	b29b      	uxth	r3, r3
 800df5c:	3b01      	subs	r3, #1
 800df5e:	b29a      	uxth	r2, r3
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	87da      	strh	r2, [r3, #62]	; 0x3e
 800df64:	e015      	b.n	800df92 <HAL_SPI_Transmit+0x284>
 800df66:	f7fc f955 	bl	800a214 <HAL_GetTick>
 800df6a:	4602      	mov	r2, r0
 800df6c:	69bb      	ldr	r3, [r7, #24]
 800df6e:	1ad3      	subs	r3, r2, r3
 800df70:	683a      	ldr	r2, [r7, #0]
 800df72:	429a      	cmp	r2, r3
 800df74:	d803      	bhi.n	800df7e <HAL_SPI_Transmit+0x270>
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df7c:	d102      	bne.n	800df84 <HAL_SPI_Transmit+0x276>
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d106      	bne.n	800df92 <HAL_SPI_Transmit+0x284>
 800df84:	2303      	movs	r3, #3
 800df86:	77fb      	strb	r3, [r7, #31]
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	2201      	movs	r2, #1
 800df8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800df90:	e029      	b.n	800dfe6 <HAL_SPI_Transmit+0x2d8>
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800df96:	b29b      	uxth	r3, r3
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d1b1      	bne.n	800df00 <HAL_SPI_Transmit+0x1f2>
 800df9c:	69ba      	ldr	r2, [r7, #24]
 800df9e:	6839      	ldr	r1, [r7, #0]
 800dfa0:	68f8      	ldr	r0, [r7, #12]
 800dfa2:	f000 fc7d 	bl	800e8a0 <SPI_EndRxTxTransaction>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d002      	beq.n	800dfb2 <HAL_SPI_Transmit+0x2a4>
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	2220      	movs	r2, #32
 800dfb0:	661a      	str	r2, [r3, #96]	; 0x60
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	689b      	ldr	r3, [r3, #8]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d10a      	bne.n	800dfd0 <HAL_SPI_Transmit+0x2c2>
 800dfba:	2300      	movs	r3, #0
 800dfbc:	613b      	str	r3, [r7, #16]
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	68db      	ldr	r3, [r3, #12]
 800dfc4:	613b      	str	r3, [r7, #16]
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	689b      	ldr	r3, [r3, #8]
 800dfcc:	613b      	str	r3, [r7, #16]
 800dfce:	693b      	ldr	r3, [r7, #16]
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d002      	beq.n	800dfde <HAL_SPI_Transmit+0x2d0>
 800dfd8:	2301      	movs	r3, #1
 800dfda:	77fb      	strb	r3, [r7, #31]
 800dfdc:	e003      	b.n	800dfe6 <HAL_SPI_Transmit+0x2d8>
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	2201      	movs	r2, #1
 800dfe2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	2200      	movs	r2, #0
 800dfea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800dfee:	7ffb      	ldrb	r3, [r7, #31]
 800dff0:	4618      	mov	r0, r3
 800dff2:	3720      	adds	r7, #32
 800dff4:	46bd      	mov	sp, r7
 800dff6:	bd80      	pop	{r7, pc}

0800dff8 <HAL_SPI_TransmitReceive>:
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b08a      	sub	sp, #40	; 0x28
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	60f8      	str	r0, [r7, #12]
 800e000:	60b9      	str	r1, [r7, #8]
 800e002:	607a      	str	r2, [r7, #4]
 800e004:	807b      	strh	r3, [r7, #2]
 800e006:	2301      	movs	r3, #1
 800e008:	627b      	str	r3, [r7, #36]	; 0x24
 800e00a:	2300      	movs	r3, #0
 800e00c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e016:	2b01      	cmp	r3, #1
 800e018:	d101      	bne.n	800e01e <HAL_SPI_TransmitReceive+0x26>
 800e01a:	2302      	movs	r3, #2
 800e01c:	e20a      	b.n	800e434 <HAL_SPI_TransmitReceive+0x43c>
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	2201      	movs	r2, #1
 800e022:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800e026:	f7fc f8f5 	bl	800a214 <HAL_GetTick>
 800e02a:	61f8      	str	r0, [r7, #28]
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e032:	76fb      	strb	r3, [r7, #27]
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	685b      	ldr	r3, [r3, #4]
 800e038:	617b      	str	r3, [r7, #20]
 800e03a:	887b      	ldrh	r3, [r7, #2]
 800e03c:	827b      	strh	r3, [r7, #18]
 800e03e:	887b      	ldrh	r3, [r7, #2]
 800e040:	823b      	strh	r3, [r7, #16]
 800e042:	7efb      	ldrb	r3, [r7, #27]
 800e044:	2b01      	cmp	r3, #1
 800e046:	d00e      	beq.n	800e066 <HAL_SPI_TransmitReceive+0x6e>
 800e048:	697b      	ldr	r3, [r7, #20]
 800e04a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e04e:	d106      	bne.n	800e05e <HAL_SPI_TransmitReceive+0x66>
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	689b      	ldr	r3, [r3, #8]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d102      	bne.n	800e05e <HAL_SPI_TransmitReceive+0x66>
 800e058:	7efb      	ldrb	r3, [r7, #27]
 800e05a:	2b04      	cmp	r3, #4
 800e05c:	d003      	beq.n	800e066 <HAL_SPI_TransmitReceive+0x6e>
 800e05e:	2302      	movs	r3, #2
 800e060:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e064:	e1e0      	b.n	800e428 <HAL_SPI_TransmitReceive+0x430>
 800e066:	68bb      	ldr	r3, [r7, #8]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d005      	beq.n	800e078 <HAL_SPI_TransmitReceive+0x80>
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d002      	beq.n	800e078 <HAL_SPI_TransmitReceive+0x80>
 800e072:	887b      	ldrh	r3, [r7, #2]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d103      	bne.n	800e080 <HAL_SPI_TransmitReceive+0x88>
 800e078:	2301      	movs	r3, #1
 800e07a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e07e:	e1d3      	b.n	800e428 <HAL_SPI_TransmitReceive+0x430>
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e086:	b2db      	uxtb	r3, r3
 800e088:	2b04      	cmp	r3, #4
 800e08a:	d003      	beq.n	800e094 <HAL_SPI_TransmitReceive+0x9c>
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	2205      	movs	r2, #5
 800e090:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	2200      	movs	r2, #0
 800e098:	661a      	str	r2, [r3, #96]	; 0x60
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	687a      	ldr	r2, [r7, #4]
 800e09e:	641a      	str	r2, [r3, #64]	; 0x40
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	887a      	ldrh	r2, [r7, #2]
 800e0a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	887a      	ldrh	r2, [r7, #2]
 800e0ac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	68ba      	ldr	r2, [r7, #8]
 800e0b4:	639a      	str	r2, [r3, #56]	; 0x38
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	887a      	ldrh	r2, [r7, #2]
 800e0ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	887a      	ldrh	r2, [r7, #2]
 800e0c0:	879a      	strh	r2, [r3, #60]	; 0x3c
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	64da      	str	r2, [r3, #76]	; 0x4c
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	651a      	str	r2, [r3, #80]	; 0x50
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	68db      	ldr	r3, [r3, #12]
 800e0d2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e0d6:	d802      	bhi.n	800e0de <HAL_SPI_TransmitReceive+0xe6>
 800e0d8:	8a3b      	ldrh	r3, [r7, #16]
 800e0da:	2b01      	cmp	r3, #1
 800e0dc:	d908      	bls.n	800e0f0 <HAL_SPI_TransmitReceive+0xf8>
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	685a      	ldr	r2, [r3, #4]
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e0ec:	605a      	str	r2, [r3, #4]
 800e0ee:	e007      	b.n	800e100 <HAL_SPI_TransmitReceive+0x108>
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	685a      	ldr	r2, [r3, #4]
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e0fe:	605a      	str	r2, [r3, #4]
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e10a:	2b40      	cmp	r3, #64	; 0x40
 800e10c:	d007      	beq.n	800e11e <HAL_SPI_TransmitReceive+0x126>
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	681a      	ldr	r2, [r3, #0]
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e11c:	601a      	str	r2, [r3, #0]
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	68db      	ldr	r3, [r3, #12]
 800e122:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e126:	f240 8081 	bls.w	800e22c <HAL_SPI_TransmitReceive+0x234>
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	685b      	ldr	r3, [r3, #4]
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d002      	beq.n	800e138 <HAL_SPI_TransmitReceive+0x140>
 800e132:	8a7b      	ldrh	r3, [r7, #18]
 800e134:	2b01      	cmp	r3, #1
 800e136:	d16d      	bne.n	800e214 <HAL_SPI_TransmitReceive+0x21c>
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e13c:	881a      	ldrh	r2, [r3, #0]
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	60da      	str	r2, [r3, #12]
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e148:	1c9a      	adds	r2, r3, #2
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	639a      	str	r2, [r3, #56]	; 0x38
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e152:	b29b      	uxth	r3, r3
 800e154:	3b01      	subs	r3, #1
 800e156:	b29a      	uxth	r2, r3
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e15c:	e05a      	b.n	800e214 <HAL_SPI_TransmitReceive+0x21c>
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	689b      	ldr	r3, [r3, #8]
 800e164:	f003 0302 	and.w	r3, r3, #2
 800e168:	2b02      	cmp	r3, #2
 800e16a:	d11b      	bne.n	800e1a4 <HAL_SPI_TransmitReceive+0x1ac>
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e170:	b29b      	uxth	r3, r3
 800e172:	2b00      	cmp	r3, #0
 800e174:	d016      	beq.n	800e1a4 <HAL_SPI_TransmitReceive+0x1ac>
 800e176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e178:	2b01      	cmp	r3, #1
 800e17a:	d113      	bne.n	800e1a4 <HAL_SPI_TransmitReceive+0x1ac>
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e180:	881a      	ldrh	r2, [r3, #0]
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	60da      	str	r2, [r3, #12]
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e18c:	1c9a      	adds	r2, r3, #2
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	639a      	str	r2, [r3, #56]	; 0x38
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e196:	b29b      	uxth	r3, r3
 800e198:	3b01      	subs	r3, #1
 800e19a:	b29a      	uxth	r2, r3
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	627b      	str	r3, [r7, #36]	; 0x24
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	689b      	ldr	r3, [r3, #8]
 800e1aa:	f003 0301 	and.w	r3, r3, #1
 800e1ae:	2b01      	cmp	r3, #1
 800e1b0:	d11c      	bne.n	800e1ec <HAL_SPI_TransmitReceive+0x1f4>
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e1b8:	b29b      	uxth	r3, r3
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d016      	beq.n	800e1ec <HAL_SPI_TransmitReceive+0x1f4>
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	68da      	ldr	r2, [r3, #12]
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1c8:	b292      	uxth	r2, r2
 800e1ca:	801a      	strh	r2, [r3, #0]
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e1d0:	1c9a      	adds	r2, r3, #2
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	641a      	str	r2, [r3, #64]	; 0x40
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e1dc:	b29b      	uxth	r3, r3
 800e1de:	3b01      	subs	r3, #1
 800e1e0:	b29a      	uxth	r2, r3
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e1e8:	2301      	movs	r3, #1
 800e1ea:	627b      	str	r3, [r7, #36]	; 0x24
 800e1ec:	f7fc f812 	bl	800a214 <HAL_GetTick>
 800e1f0:	4602      	mov	r2, r0
 800e1f2:	69fb      	ldr	r3, [r7, #28]
 800e1f4:	1ad3      	subs	r3, r2, r3
 800e1f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e1f8:	429a      	cmp	r2, r3
 800e1fa:	d80b      	bhi.n	800e214 <HAL_SPI_TransmitReceive+0x21c>
 800e1fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e202:	d007      	beq.n	800e214 <HAL_SPI_TransmitReceive+0x21c>
 800e204:	2303      	movs	r3, #3
 800e206:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	2201      	movs	r2, #1
 800e20e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e212:	e109      	b.n	800e428 <HAL_SPI_TransmitReceive+0x430>
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e218:	b29b      	uxth	r3, r3
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d19f      	bne.n	800e15e <HAL_SPI_TransmitReceive+0x166>
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e224:	b29b      	uxth	r3, r3
 800e226:	2b00      	cmp	r3, #0
 800e228:	d199      	bne.n	800e15e <HAL_SPI_TransmitReceive+0x166>
 800e22a:	e0e3      	b.n	800e3f4 <HAL_SPI_TransmitReceive+0x3fc>
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	685b      	ldr	r3, [r3, #4]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d003      	beq.n	800e23c <HAL_SPI_TransmitReceive+0x244>
 800e234:	8a7b      	ldrh	r3, [r7, #18]
 800e236:	2b01      	cmp	r3, #1
 800e238:	f040 80cf 	bne.w	800e3da <HAL_SPI_TransmitReceive+0x3e2>
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e240:	b29b      	uxth	r3, r3
 800e242:	2b01      	cmp	r3, #1
 800e244:	d912      	bls.n	800e26c <HAL_SPI_TransmitReceive+0x274>
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e24a:	881a      	ldrh	r2, [r3, #0]
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	60da      	str	r2, [r3, #12]
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e256:	1c9a      	adds	r2, r3, #2
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	639a      	str	r2, [r3, #56]	; 0x38
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e260:	b29b      	uxth	r3, r3
 800e262:	3b02      	subs	r3, #2
 800e264:	b29a      	uxth	r2, r3
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e26a:	e0b6      	b.n	800e3da <HAL_SPI_TransmitReceive+0x3e2>
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	330c      	adds	r3, #12
 800e276:	7812      	ldrb	r2, [r2, #0]
 800e278:	701a      	strb	r2, [r3, #0]
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e27e:	1c5a      	adds	r2, r3, #1
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	639a      	str	r2, [r3, #56]	; 0x38
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e288:	b29b      	uxth	r3, r3
 800e28a:	3b01      	subs	r3, #1
 800e28c:	b29a      	uxth	r2, r3
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e292:	e0a2      	b.n	800e3da <HAL_SPI_TransmitReceive+0x3e2>
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	689b      	ldr	r3, [r3, #8]
 800e29a:	f003 0302 	and.w	r3, r3, #2
 800e29e:	2b02      	cmp	r3, #2
 800e2a0:	d134      	bne.n	800e30c <HAL_SPI_TransmitReceive+0x314>
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2a6:	b29b      	uxth	r3, r3
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d02f      	beq.n	800e30c <HAL_SPI_TransmitReceive+0x314>
 800e2ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ae:	2b01      	cmp	r3, #1
 800e2b0:	d12c      	bne.n	800e30c <HAL_SPI_TransmitReceive+0x314>
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2b6:	b29b      	uxth	r3, r3
 800e2b8:	2b01      	cmp	r3, #1
 800e2ba:	d912      	bls.n	800e2e2 <HAL_SPI_TransmitReceive+0x2ea>
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2c0:	881a      	ldrh	r2, [r3, #0]
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	60da      	str	r2, [r3, #12]
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2cc:	1c9a      	adds	r2, r3, #2
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	639a      	str	r2, [r3, #56]	; 0x38
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2d6:	b29b      	uxth	r3, r3
 800e2d8:	3b02      	subs	r3, #2
 800e2da:	b29a      	uxth	r2, r3
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e2e0:	e012      	b.n	800e308 <HAL_SPI_TransmitReceive+0x310>
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	330c      	adds	r3, #12
 800e2ec:	7812      	ldrb	r2, [r2, #0]
 800e2ee:	701a      	strb	r2, [r3, #0]
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2f4:	1c5a      	adds	r2, r3, #1
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	639a      	str	r2, [r3, #56]	; 0x38
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2fe:	b29b      	uxth	r3, r3
 800e300:	3b01      	subs	r3, #1
 800e302:	b29a      	uxth	r2, r3
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e308:	2300      	movs	r3, #0
 800e30a:	627b      	str	r3, [r7, #36]	; 0x24
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	689b      	ldr	r3, [r3, #8]
 800e312:	f003 0301 	and.w	r3, r3, #1
 800e316:	2b01      	cmp	r3, #1
 800e318:	d148      	bne.n	800e3ac <HAL_SPI_TransmitReceive+0x3b4>
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e320:	b29b      	uxth	r3, r3
 800e322:	2b00      	cmp	r3, #0
 800e324:	d042      	beq.n	800e3ac <HAL_SPI_TransmitReceive+0x3b4>
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e32c:	b29b      	uxth	r3, r3
 800e32e:	2b01      	cmp	r3, #1
 800e330:	d923      	bls.n	800e37a <HAL_SPI_TransmitReceive+0x382>
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	68da      	ldr	r2, [r3, #12]
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e33c:	b292      	uxth	r2, r2
 800e33e:	801a      	strh	r2, [r3, #0]
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e344:	1c9a      	adds	r2, r3, #2
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	641a      	str	r2, [r3, #64]	; 0x40
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e350:	b29b      	uxth	r3, r3
 800e352:	3b02      	subs	r3, #2
 800e354:	b29a      	uxth	r2, r3
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e362:	b29b      	uxth	r3, r3
 800e364:	2b01      	cmp	r3, #1
 800e366:	d81f      	bhi.n	800e3a8 <HAL_SPI_TransmitReceive+0x3b0>
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	685a      	ldr	r2, [r3, #4]
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e376:	605a      	str	r2, [r3, #4]
 800e378:	e016      	b.n	800e3a8 <HAL_SPI_TransmitReceive+0x3b0>
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	f103 020c 	add.w	r2, r3, #12
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e386:	7812      	ldrb	r2, [r2, #0]
 800e388:	b2d2      	uxtb	r2, r2
 800e38a:	701a      	strb	r2, [r3, #0]
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e390:	1c5a      	adds	r2, r3, #1
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	641a      	str	r2, [r3, #64]	; 0x40
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e39c:	b29b      	uxth	r3, r3
 800e39e:	3b01      	subs	r3, #1
 800e3a0:	b29a      	uxth	r2, r3
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e3a8:	2301      	movs	r3, #1
 800e3aa:	627b      	str	r3, [r7, #36]	; 0x24
 800e3ac:	f7fb ff32 	bl	800a214 <HAL_GetTick>
 800e3b0:	4602      	mov	r2, r0
 800e3b2:	69fb      	ldr	r3, [r7, #28]
 800e3b4:	1ad3      	subs	r3, r2, r3
 800e3b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e3b8:	429a      	cmp	r2, r3
 800e3ba:	d803      	bhi.n	800e3c4 <HAL_SPI_TransmitReceive+0x3cc>
 800e3bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3c2:	d102      	bne.n	800e3ca <HAL_SPI_TransmitReceive+0x3d2>
 800e3c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d107      	bne.n	800e3da <HAL_SPI_TransmitReceive+0x3e2>
 800e3ca:	2303      	movs	r3, #3
 800e3cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	2201      	movs	r2, #1
 800e3d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e3d8:	e026      	b.n	800e428 <HAL_SPI_TransmitReceive+0x430>
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e3de:	b29b      	uxth	r3, r3
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	f47f af57 	bne.w	800e294 <HAL_SPI_TransmitReceive+0x29c>
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e3ec:	b29b      	uxth	r3, r3
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	f47f af50 	bne.w	800e294 <HAL_SPI_TransmitReceive+0x29c>
 800e3f4:	69fa      	ldr	r2, [r7, #28]
 800e3f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e3f8:	68f8      	ldr	r0, [r7, #12]
 800e3fa:	f000 fa51 	bl	800e8a0 <SPI_EndRxTxTransaction>
 800e3fe:	4603      	mov	r3, r0
 800e400:	2b00      	cmp	r3, #0
 800e402:	d005      	beq.n	800e410 <HAL_SPI_TransmitReceive+0x418>
 800e404:	2301      	movs	r3, #1
 800e406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	2220      	movs	r2, #32
 800e40e:	661a      	str	r2, [r3, #96]	; 0x60
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e414:	2b00      	cmp	r3, #0
 800e416:	d003      	beq.n	800e420 <HAL_SPI_TransmitReceive+0x428>
 800e418:	2301      	movs	r3, #1
 800e41a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e41e:	e003      	b.n	800e428 <HAL_SPI_TransmitReceive+0x430>
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	2201      	movs	r2, #1
 800e424:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	2200      	movs	r2, #0
 800e42c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800e430:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e434:	4618      	mov	r0, r3
 800e436:	3728      	adds	r7, #40	; 0x28
 800e438:	46bd      	mov	sp, r7
 800e43a:	bd80      	pop	{r7, pc}

0800e43c <HAL_SPI_IRQHandler>:
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b088      	sub	sp, #32
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	685b      	ldr	r3, [r3, #4]
 800e44a:	61fb      	str	r3, [r7, #28]
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	689b      	ldr	r3, [r3, #8]
 800e452:	61bb      	str	r3, [r7, #24]
 800e454:	69bb      	ldr	r3, [r7, #24]
 800e456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d10e      	bne.n	800e47c <HAL_SPI_IRQHandler+0x40>
 800e45e:	69bb      	ldr	r3, [r7, #24]
 800e460:	f003 0301 	and.w	r3, r3, #1
 800e464:	2b00      	cmp	r3, #0
 800e466:	d009      	beq.n	800e47c <HAL_SPI_IRQHandler+0x40>
 800e468:	69fb      	ldr	r3, [r7, #28]
 800e46a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d004      	beq.n	800e47c <HAL_SPI_IRQHandler+0x40>
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e476:	6878      	ldr	r0, [r7, #4]
 800e478:	4798      	blx	r3
 800e47a:	e0ce      	b.n	800e61a <HAL_SPI_IRQHandler+0x1de>
 800e47c:	69bb      	ldr	r3, [r7, #24]
 800e47e:	f003 0302 	and.w	r3, r3, #2
 800e482:	2b00      	cmp	r3, #0
 800e484:	d009      	beq.n	800e49a <HAL_SPI_IRQHandler+0x5e>
 800e486:	69fb      	ldr	r3, [r7, #28]
 800e488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d004      	beq.n	800e49a <HAL_SPI_IRQHandler+0x5e>
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	4798      	blx	r3
 800e498:	e0bf      	b.n	800e61a <HAL_SPI_IRQHandler+0x1de>
 800e49a:	69bb      	ldr	r3, [r7, #24]
 800e49c:	f003 0320 	and.w	r3, r3, #32
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d10a      	bne.n	800e4ba <HAL_SPI_IRQHandler+0x7e>
 800e4a4:	69bb      	ldr	r3, [r7, #24]
 800e4a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d105      	bne.n	800e4ba <HAL_SPI_IRQHandler+0x7e>
 800e4ae:	69bb      	ldr	r3, [r7, #24]
 800e4b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	f000 80b0 	beq.w	800e61a <HAL_SPI_IRQHandler+0x1de>
 800e4ba:	69fb      	ldr	r3, [r7, #28]
 800e4bc:	f003 0320 	and.w	r3, r3, #32
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	f000 80aa 	beq.w	800e61a <HAL_SPI_IRQHandler+0x1de>
 800e4c6:	69bb      	ldr	r3, [r7, #24]
 800e4c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d023      	beq.n	800e518 <HAL_SPI_IRQHandler+0xdc>
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e4d6:	b2db      	uxtb	r3, r3
 800e4d8:	2b03      	cmp	r3, #3
 800e4da:	d011      	beq.n	800e500 <HAL_SPI_IRQHandler+0xc4>
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e4e0:	f043 0204 	orr.w	r2, r3, #4
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	661a      	str	r2, [r3, #96]	; 0x60
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	617b      	str	r3, [r7, #20]
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	68db      	ldr	r3, [r3, #12]
 800e4f2:	617b      	str	r3, [r7, #20]
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	689b      	ldr	r3, [r3, #8]
 800e4fa:	617b      	str	r3, [r7, #20]
 800e4fc:	697b      	ldr	r3, [r7, #20]
 800e4fe:	e00b      	b.n	800e518 <HAL_SPI_IRQHandler+0xdc>
 800e500:	2300      	movs	r3, #0
 800e502:	613b      	str	r3, [r7, #16]
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	68db      	ldr	r3, [r3, #12]
 800e50a:	613b      	str	r3, [r7, #16]
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	689b      	ldr	r3, [r3, #8]
 800e512:	613b      	str	r3, [r7, #16]
 800e514:	693b      	ldr	r3, [r7, #16]
 800e516:	e080      	b.n	800e61a <HAL_SPI_IRQHandler+0x1de>
 800e518:	69bb      	ldr	r3, [r7, #24]
 800e51a:	f003 0320 	and.w	r3, r3, #32
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d014      	beq.n	800e54c <HAL_SPI_IRQHandler+0x110>
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e526:	f043 0201 	orr.w	r2, r3, #1
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	661a      	str	r2, [r3, #96]	; 0x60
 800e52e:	2300      	movs	r3, #0
 800e530:	60fb      	str	r3, [r7, #12]
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	689b      	ldr	r3, [r3, #8]
 800e538:	60fb      	str	r3, [r7, #12]
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	681a      	ldr	r2, [r3, #0]
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e548:	601a      	str	r2, [r3, #0]
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	69bb      	ldr	r3, [r7, #24]
 800e54e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e552:	2b00      	cmp	r3, #0
 800e554:	d00c      	beq.n	800e570 <HAL_SPI_IRQHandler+0x134>
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e55a:	f043 0208 	orr.w	r2, r3, #8
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	661a      	str	r2, [r3, #96]	; 0x60
 800e562:	2300      	movs	r3, #0
 800e564:	60bb      	str	r3, [r7, #8]
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	689b      	ldr	r3, [r3, #8]
 800e56c:	60bb      	str	r3, [r7, #8]
 800e56e:	68bb      	ldr	r3, [r7, #8]
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e574:	2b00      	cmp	r3, #0
 800e576:	d04f      	beq.n	800e618 <HAL_SPI_IRQHandler+0x1dc>
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	685a      	ldr	r2, [r3, #4]
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e586:	605a      	str	r2, [r3, #4]
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	2201      	movs	r2, #1
 800e58c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e590:	69fb      	ldr	r3, [r7, #28]
 800e592:	f003 0302 	and.w	r3, r3, #2
 800e596:	2b00      	cmp	r3, #0
 800e598:	d104      	bne.n	800e5a4 <HAL_SPI_IRQHandler+0x168>
 800e59a:	69fb      	ldr	r3, [r7, #28]
 800e59c:	f003 0301 	and.w	r3, r3, #1
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d034      	beq.n	800e60e <HAL_SPI_IRQHandler+0x1d2>
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	685a      	ldr	r2, [r3, #4]
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	f022 0203 	bic.w	r2, r2, #3
 800e5b2:	605a      	str	r2, [r3, #4]
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d011      	beq.n	800e5e0 <HAL_SPI_IRQHandler+0x1a4>
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e5c0:	4a17      	ldr	r2, [pc, #92]	; (800e620 <HAL_SPI_IRQHandler+0x1e4>)
 800e5c2:	639a      	str	r2, [r3, #56]	; 0x38
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	f7fc f862 	bl	800a692 <HAL_DMA_Abort_IT>
 800e5ce:	4603      	mov	r3, r0
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d005      	beq.n	800e5e0 <HAL_SPI_IRQHandler+0x1a4>
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e5d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	661a      	str	r2, [r3, #96]	; 0x60
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d016      	beq.n	800e616 <HAL_SPI_IRQHandler+0x1da>
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5ec:	4a0c      	ldr	r2, [pc, #48]	; (800e620 <HAL_SPI_IRQHandler+0x1e4>)
 800e5ee:	639a      	str	r2, [r3, #56]	; 0x38
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5f4:	4618      	mov	r0, r3
 800e5f6:	f7fc f84c 	bl	800a692 <HAL_DMA_Abort_IT>
 800e5fa:	4603      	mov	r3, r0
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d00a      	beq.n	800e616 <HAL_SPI_IRQHandler+0x1da>
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e604:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	661a      	str	r2, [r3, #96]	; 0x60
 800e60c:	e003      	b.n	800e616 <HAL_SPI_IRQHandler+0x1da>
 800e60e:	6878      	ldr	r0, [r7, #4]
 800e610:	f000 f808 	bl	800e624 <HAL_SPI_ErrorCallback>
 800e614:	e000      	b.n	800e618 <HAL_SPI_IRQHandler+0x1dc>
 800e616:	bf00      	nop
 800e618:	bf00      	nop
 800e61a:	3720      	adds	r7, #32
 800e61c:	46bd      	mov	sp, r7
 800e61e:	bd80      	pop	{r7, pc}
 800e620:	0800e639 	.word	0x0800e639

0800e624 <HAL_SPI_ErrorCallback>:
 800e624:	b480      	push	{r7}
 800e626:	b083      	sub	sp, #12
 800e628:	af00      	add	r7, sp, #0
 800e62a:	6078      	str	r0, [r7, #4]
 800e62c:	bf00      	nop
 800e62e:	370c      	adds	r7, #12
 800e630:	46bd      	mov	sp, r7
 800e632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e636:	4770      	bx	lr

0800e638 <SPI_DMAAbortOnError>:
 800e638:	b580      	push	{r7, lr}
 800e63a:	b084      	sub	sp, #16
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e644:	60fb      	str	r3, [r7, #12]
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	2200      	movs	r2, #0
 800e64a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	2200      	movs	r2, #0
 800e652:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e654:	68f8      	ldr	r0, [r7, #12]
 800e656:	f7ff ffe5 	bl	800e624 <HAL_SPI_ErrorCallback>
 800e65a:	bf00      	nop
 800e65c:	3710      	adds	r7, #16
 800e65e:	46bd      	mov	sp, r7
 800e660:	bd80      	pop	{r7, pc}
	...

0800e664 <SPI_WaitFlagStateUntilTimeout>:
 800e664:	b580      	push	{r7, lr}
 800e666:	b088      	sub	sp, #32
 800e668:	af00      	add	r7, sp, #0
 800e66a:	60f8      	str	r0, [r7, #12]
 800e66c:	60b9      	str	r1, [r7, #8]
 800e66e:	603b      	str	r3, [r7, #0]
 800e670:	4613      	mov	r3, r2
 800e672:	71fb      	strb	r3, [r7, #7]
 800e674:	f7fb fdce 	bl	800a214 <HAL_GetTick>
 800e678:	4602      	mov	r2, r0
 800e67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e67c:	1a9b      	subs	r3, r3, r2
 800e67e:	683a      	ldr	r2, [r7, #0]
 800e680:	4413      	add	r3, r2
 800e682:	61fb      	str	r3, [r7, #28]
 800e684:	f7fb fdc6 	bl	800a214 <HAL_GetTick>
 800e688:	61b8      	str	r0, [r7, #24]
 800e68a:	4b39      	ldr	r3, [pc, #228]	; (800e770 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	015b      	lsls	r3, r3, #5
 800e690:	0d1b      	lsrs	r3, r3, #20
 800e692:	69fa      	ldr	r2, [r7, #28]
 800e694:	fb02 f303 	mul.w	r3, r2, r3
 800e698:	617b      	str	r3, [r7, #20]
 800e69a:	e054      	b.n	800e746 <SPI_WaitFlagStateUntilTimeout+0xe2>
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6a2:	d050      	beq.n	800e746 <SPI_WaitFlagStateUntilTimeout+0xe2>
 800e6a4:	f7fb fdb6 	bl	800a214 <HAL_GetTick>
 800e6a8:	4602      	mov	r2, r0
 800e6aa:	69bb      	ldr	r3, [r7, #24]
 800e6ac:	1ad3      	subs	r3, r2, r3
 800e6ae:	69fa      	ldr	r2, [r7, #28]
 800e6b0:	429a      	cmp	r2, r3
 800e6b2:	d902      	bls.n	800e6ba <SPI_WaitFlagStateUntilTimeout+0x56>
 800e6b4:	69fb      	ldr	r3, [r7, #28]
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d13d      	bne.n	800e736 <SPI_WaitFlagStateUntilTimeout+0xd2>
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	685a      	ldr	r2, [r3, #4]
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e6c8:	605a      	str	r2, [r3, #4]
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	685b      	ldr	r3, [r3, #4]
 800e6ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e6d2:	d111      	bne.n	800e6f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	689b      	ldr	r3, [r3, #8]
 800e6d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e6dc:	d004      	beq.n	800e6e8 <SPI_WaitFlagStateUntilTimeout+0x84>
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	689b      	ldr	r3, [r3, #8]
 800e6e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e6e6:	d107      	bne.n	800e6f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	681a      	ldr	r2, [r3, #0]
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e6f6:	601a      	str	r2, [r3, #0]
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e6fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e700:	d10f      	bne.n	800e722 <SPI_WaitFlagStateUntilTimeout+0xbe>
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	681a      	ldr	r2, [r3, #0]
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e710:	601a      	str	r2, [r3, #0]
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	681a      	ldr	r2, [r3, #0]
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e720:	601a      	str	r2, [r3, #0]
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	2201      	movs	r2, #1
 800e726:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	2200      	movs	r2, #0
 800e72e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800e732:	2303      	movs	r3, #3
 800e734:	e017      	b.n	800e766 <SPI_WaitFlagStateUntilTimeout+0x102>
 800e736:	697b      	ldr	r3, [r7, #20]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d101      	bne.n	800e740 <SPI_WaitFlagStateUntilTimeout+0xdc>
 800e73c:	2300      	movs	r3, #0
 800e73e:	61fb      	str	r3, [r7, #28]
 800e740:	697b      	ldr	r3, [r7, #20]
 800e742:	3b01      	subs	r3, #1
 800e744:	617b      	str	r3, [r7, #20]
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	689a      	ldr	r2, [r3, #8]
 800e74c:	68bb      	ldr	r3, [r7, #8]
 800e74e:	4013      	ands	r3, r2
 800e750:	68ba      	ldr	r2, [r7, #8]
 800e752:	429a      	cmp	r2, r3
 800e754:	bf0c      	ite	eq
 800e756:	2301      	moveq	r3, #1
 800e758:	2300      	movne	r3, #0
 800e75a:	b2db      	uxtb	r3, r3
 800e75c:	461a      	mov	r2, r3
 800e75e:	79fb      	ldrb	r3, [r7, #7]
 800e760:	429a      	cmp	r2, r3
 800e762:	d19b      	bne.n	800e69c <SPI_WaitFlagStateUntilTimeout+0x38>
 800e764:	2300      	movs	r3, #0
 800e766:	4618      	mov	r0, r3
 800e768:	3720      	adds	r7, #32
 800e76a:	46bd      	mov	sp, r7
 800e76c:	bd80      	pop	{r7, pc}
 800e76e:	bf00      	nop
 800e770:	2000006c 	.word	0x2000006c

0800e774 <SPI_WaitFifoStateUntilTimeout>:
 800e774:	b580      	push	{r7, lr}
 800e776:	b08a      	sub	sp, #40	; 0x28
 800e778:	af00      	add	r7, sp, #0
 800e77a:	60f8      	str	r0, [r7, #12]
 800e77c:	60b9      	str	r1, [r7, #8]
 800e77e:	607a      	str	r2, [r7, #4]
 800e780:	603b      	str	r3, [r7, #0]
 800e782:	2300      	movs	r3, #0
 800e784:	75fb      	strb	r3, [r7, #23]
 800e786:	f7fb fd45 	bl	800a214 <HAL_GetTick>
 800e78a:	4602      	mov	r2, r0
 800e78c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e78e:	1a9b      	subs	r3, r3, r2
 800e790:	683a      	ldr	r2, [r7, #0]
 800e792:	4413      	add	r3, r2
 800e794:	627b      	str	r3, [r7, #36]	; 0x24
 800e796:	f7fb fd3d 	bl	800a214 <HAL_GetTick>
 800e79a:	6238      	str	r0, [r7, #32]
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	330c      	adds	r3, #12
 800e7a2:	61fb      	str	r3, [r7, #28]
 800e7a4:	4b3d      	ldr	r3, [pc, #244]	; (800e89c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e7a6:	681a      	ldr	r2, [r3, #0]
 800e7a8:	4613      	mov	r3, r2
 800e7aa:	009b      	lsls	r3, r3, #2
 800e7ac:	4413      	add	r3, r2
 800e7ae:	00da      	lsls	r2, r3, #3
 800e7b0:	1ad3      	subs	r3, r2, r3
 800e7b2:	0d1b      	lsrs	r3, r3, #20
 800e7b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e7b6:	fb02 f303 	mul.w	r3, r2, r3
 800e7ba:	61bb      	str	r3, [r7, #24]
 800e7bc:	e060      	b.n	800e880 <SPI_WaitFifoStateUntilTimeout+0x10c>
 800e7be:	68bb      	ldr	r3, [r7, #8]
 800e7c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800e7c4:	d107      	bne.n	800e7d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d104      	bne.n	800e7d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800e7cc:	69fb      	ldr	r3, [r7, #28]
 800e7ce:	781b      	ldrb	r3, [r3, #0]
 800e7d0:	b2db      	uxtb	r3, r3
 800e7d2:	75fb      	strb	r3, [r7, #23]
 800e7d4:	7dfb      	ldrb	r3, [r7, #23]
 800e7d6:	683b      	ldr	r3, [r7, #0]
 800e7d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7dc:	d050      	beq.n	800e880 <SPI_WaitFifoStateUntilTimeout+0x10c>
 800e7de:	f7fb fd19 	bl	800a214 <HAL_GetTick>
 800e7e2:	4602      	mov	r2, r0
 800e7e4:	6a3b      	ldr	r3, [r7, #32]
 800e7e6:	1ad3      	subs	r3, r2, r3
 800e7e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e7ea:	429a      	cmp	r2, r3
 800e7ec:	d902      	bls.n	800e7f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800e7ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d13d      	bne.n	800e870 <SPI_WaitFifoStateUntilTimeout+0xfc>
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	685a      	ldr	r2, [r3, #4]
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e802:	605a      	str	r2, [r3, #4]
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	685b      	ldr	r3, [r3, #4]
 800e808:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e80c:	d111      	bne.n	800e832 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	689b      	ldr	r3, [r3, #8]
 800e812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e816:	d004      	beq.n	800e822 <SPI_WaitFifoStateUntilTimeout+0xae>
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	689b      	ldr	r3, [r3, #8]
 800e81c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e820:	d107      	bne.n	800e832 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	681a      	ldr	r2, [r3, #0]
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e830:	601a      	str	r2, [r3, #0]
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e836:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e83a:	d10f      	bne.n	800e85c <SPI_WaitFifoStateUntilTimeout+0xe8>
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	681a      	ldr	r2, [r3, #0]
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e84a:	601a      	str	r2, [r3, #0]
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	681a      	ldr	r2, [r3, #0]
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e85a:	601a      	str	r2, [r3, #0]
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2201      	movs	r2, #1
 800e860:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	2200      	movs	r2, #0
 800e868:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800e86c:	2303      	movs	r3, #3
 800e86e:	e010      	b.n	800e892 <SPI_WaitFifoStateUntilTimeout+0x11e>
 800e870:	69bb      	ldr	r3, [r7, #24]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d101      	bne.n	800e87a <SPI_WaitFifoStateUntilTimeout+0x106>
 800e876:	2300      	movs	r3, #0
 800e878:	627b      	str	r3, [r7, #36]	; 0x24
 800e87a:	69bb      	ldr	r3, [r7, #24]
 800e87c:	3b01      	subs	r3, #1
 800e87e:	61bb      	str	r3, [r7, #24]
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	689a      	ldr	r2, [r3, #8]
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	4013      	ands	r3, r2
 800e88a:	687a      	ldr	r2, [r7, #4]
 800e88c:	429a      	cmp	r2, r3
 800e88e:	d196      	bne.n	800e7be <SPI_WaitFifoStateUntilTimeout+0x4a>
 800e890:	2300      	movs	r3, #0
 800e892:	4618      	mov	r0, r3
 800e894:	3728      	adds	r7, #40	; 0x28
 800e896:	46bd      	mov	sp, r7
 800e898:	bd80      	pop	{r7, pc}
 800e89a:	bf00      	nop
 800e89c:	2000006c 	.word	0x2000006c

0800e8a0 <SPI_EndRxTxTransaction>:
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b086      	sub	sp, #24
 800e8a4:	af02      	add	r7, sp, #8
 800e8a6:	60f8      	str	r0, [r7, #12]
 800e8a8:	60b9      	str	r1, [r7, #8]
 800e8aa:	607a      	str	r2, [r7, #4]
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	9300      	str	r3, [sp, #0]
 800e8b0:	68bb      	ldr	r3, [r7, #8]
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800e8b8:	68f8      	ldr	r0, [r7, #12]
 800e8ba:	f7ff ff5b 	bl	800e774 <SPI_WaitFifoStateUntilTimeout>
 800e8be:	4603      	mov	r3, r0
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d007      	beq.n	800e8d4 <SPI_EndRxTxTransaction+0x34>
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e8c8:	f043 0220 	orr.w	r2, r3, #32
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	661a      	str	r2, [r3, #96]	; 0x60
 800e8d0:	2303      	movs	r3, #3
 800e8d2:	e027      	b.n	800e924 <SPI_EndRxTxTransaction+0x84>
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	9300      	str	r3, [sp, #0]
 800e8d8:	68bb      	ldr	r3, [r7, #8]
 800e8da:	2200      	movs	r2, #0
 800e8dc:	2180      	movs	r1, #128	; 0x80
 800e8de:	68f8      	ldr	r0, [r7, #12]
 800e8e0:	f7ff fec0 	bl	800e664 <SPI_WaitFlagStateUntilTimeout>
 800e8e4:	4603      	mov	r3, r0
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d007      	beq.n	800e8fa <SPI_EndRxTxTransaction+0x5a>
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e8ee:	f043 0220 	orr.w	r2, r3, #32
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	661a      	str	r2, [r3, #96]	; 0x60
 800e8f6:	2303      	movs	r3, #3
 800e8f8:	e014      	b.n	800e924 <SPI_EndRxTxTransaction+0x84>
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	9300      	str	r3, [sp, #0]
 800e8fe:	68bb      	ldr	r3, [r7, #8]
 800e900:	2200      	movs	r2, #0
 800e902:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800e906:	68f8      	ldr	r0, [r7, #12]
 800e908:	f7ff ff34 	bl	800e774 <SPI_WaitFifoStateUntilTimeout>
 800e90c:	4603      	mov	r3, r0
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d007      	beq.n	800e922 <SPI_EndRxTxTransaction+0x82>
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e916:	f043 0220 	orr.w	r2, r3, #32
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	661a      	str	r2, [r3, #96]	; 0x60
 800e91e:	2303      	movs	r3, #3
 800e920:	e000      	b.n	800e924 <SPI_EndRxTxTransaction+0x84>
 800e922:	2300      	movs	r3, #0
 800e924:	4618      	mov	r0, r3
 800e926:	3710      	adds	r7, #16
 800e928:	46bd      	mov	sp, r7
 800e92a:	bd80      	pop	{r7, pc}

0800e92c <HAL_TIM_Encoder_Init>:
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b086      	sub	sp, #24
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
 800e934:	6039      	str	r1, [r7, #0]
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d101      	bne.n	800e940 <HAL_TIM_Encoder_Init+0x14>
 800e93c:	2301      	movs	r3, #1
 800e93e:	e097      	b.n	800ea70 <HAL_TIM_Encoder_Init+0x144>
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e946:	b2db      	uxtb	r3, r3
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d106      	bne.n	800e95a <HAL_TIM_Encoder_Init+0x2e>
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	2200      	movs	r2, #0
 800e950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800e954:	6878      	ldr	r0, [r7, #4]
 800e956:	f7fa fe7b 	bl	8009650 <HAL_TIM_Encoder_MspInit>
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	2202      	movs	r2, #2
 800e95e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	689b      	ldr	r3, [r3, #8]
 800e968:	687a      	ldr	r2, [r7, #4]
 800e96a:	6812      	ldr	r2, [r2, #0]
 800e96c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800e970:	f023 0307 	bic.w	r3, r3, #7
 800e974:	6093      	str	r3, [r2, #8]
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681a      	ldr	r2, [r3, #0]
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	3304      	adds	r3, #4
 800e97e:	4619      	mov	r1, r3
 800e980:	4610      	mov	r0, r2
 800e982:	f000 f879 	bl	800ea78 <TIM_Base_SetConfig>
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	689b      	ldr	r3, [r3, #8]
 800e98c:	617b      	str	r3, [r7, #20]
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	699b      	ldr	r3, [r3, #24]
 800e994:	613b      	str	r3, [r7, #16]
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	6a1b      	ldr	r3, [r3, #32]
 800e99c:	60fb      	str	r3, [r7, #12]
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	697a      	ldr	r2, [r7, #20]
 800e9a4:	4313      	orrs	r3, r2
 800e9a6:	617b      	str	r3, [r7, #20]
 800e9a8:	693b      	ldr	r3, [r7, #16]
 800e9aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e9ae:	f023 0303 	bic.w	r3, r3, #3
 800e9b2:	613b      	str	r3, [r7, #16]
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	689a      	ldr	r2, [r3, #8]
 800e9b8:	683b      	ldr	r3, [r7, #0]
 800e9ba:	699b      	ldr	r3, [r3, #24]
 800e9bc:	021b      	lsls	r3, r3, #8
 800e9be:	4313      	orrs	r3, r2
 800e9c0:	693a      	ldr	r2, [r7, #16]
 800e9c2:	4313      	orrs	r3, r2
 800e9c4:	613b      	str	r3, [r7, #16]
 800e9c6:	693b      	ldr	r3, [r7, #16]
 800e9c8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800e9cc:	f023 030c 	bic.w	r3, r3, #12
 800e9d0:	613b      	str	r3, [r7, #16]
 800e9d2:	693b      	ldr	r3, [r7, #16]
 800e9d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e9d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e9dc:	613b      	str	r3, [r7, #16]
 800e9de:	683b      	ldr	r3, [r7, #0]
 800e9e0:	68da      	ldr	r2, [r3, #12]
 800e9e2:	683b      	ldr	r3, [r7, #0]
 800e9e4:	69db      	ldr	r3, [r3, #28]
 800e9e6:	021b      	lsls	r3, r3, #8
 800e9e8:	4313      	orrs	r3, r2
 800e9ea:	693a      	ldr	r2, [r7, #16]
 800e9ec:	4313      	orrs	r3, r2
 800e9ee:	613b      	str	r3, [r7, #16]
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	691b      	ldr	r3, [r3, #16]
 800e9f4:	011a      	lsls	r2, r3, #4
 800e9f6:	683b      	ldr	r3, [r7, #0]
 800e9f8:	6a1b      	ldr	r3, [r3, #32]
 800e9fa:	031b      	lsls	r3, r3, #12
 800e9fc:	4313      	orrs	r3, r2
 800e9fe:	693a      	ldr	r2, [r7, #16]
 800ea00:	4313      	orrs	r3, r2
 800ea02:	613b      	str	r3, [r7, #16]
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800ea0a:	60fb      	str	r3, [r7, #12]
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800ea12:	60fb      	str	r3, [r7, #12]
 800ea14:	683b      	ldr	r3, [r7, #0]
 800ea16:	685a      	ldr	r2, [r3, #4]
 800ea18:	683b      	ldr	r3, [r7, #0]
 800ea1a:	695b      	ldr	r3, [r3, #20]
 800ea1c:	011b      	lsls	r3, r3, #4
 800ea1e:	4313      	orrs	r3, r2
 800ea20:	68fa      	ldr	r2, [r7, #12]
 800ea22:	4313      	orrs	r3, r2
 800ea24:	60fb      	str	r3, [r7, #12]
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	697a      	ldr	r2, [r7, #20]
 800ea2c:	609a      	str	r2, [r3, #8]
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	693a      	ldr	r2, [r7, #16]
 800ea34:	619a      	str	r2, [r3, #24]
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	68fa      	ldr	r2, [r7, #12]
 800ea3c:	621a      	str	r2, [r3, #32]
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	2201      	movs	r2, #1
 800ea42:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	2201      	movs	r2, #1
 800ea4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	2201      	movs	r2, #1
 800ea52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	2201      	movs	r2, #1
 800ea5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2201      	movs	r2, #1
 800ea62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	2201      	movs	r2, #1
 800ea6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800ea6e:	2300      	movs	r3, #0
 800ea70:	4618      	mov	r0, r3
 800ea72:	3718      	adds	r7, #24
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}

0800ea78 <TIM_Base_SetConfig>:
 800ea78:	b480      	push	{r7}
 800ea7a:	b085      	sub	sp, #20
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	6078      	str	r0, [r7, #4]
 800ea80:	6039      	str	r1, [r7, #0]
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	60fb      	str	r3, [r7, #12]
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	4a4c      	ldr	r2, [pc, #304]	; (800ebbc <TIM_Base_SetConfig+0x144>)
 800ea8c:	4293      	cmp	r3, r2
 800ea8e:	d017      	beq.n	800eac0 <TIM_Base_SetConfig+0x48>
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ea96:	d013      	beq.n	800eac0 <TIM_Base_SetConfig+0x48>
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	4a49      	ldr	r2, [pc, #292]	; (800ebc0 <TIM_Base_SetConfig+0x148>)
 800ea9c:	4293      	cmp	r3, r2
 800ea9e:	d00f      	beq.n	800eac0 <TIM_Base_SetConfig+0x48>
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	4a48      	ldr	r2, [pc, #288]	; (800ebc4 <TIM_Base_SetConfig+0x14c>)
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	d00b      	beq.n	800eac0 <TIM_Base_SetConfig+0x48>
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	4a47      	ldr	r2, [pc, #284]	; (800ebc8 <TIM_Base_SetConfig+0x150>)
 800eaac:	4293      	cmp	r3, r2
 800eaae:	d007      	beq.n	800eac0 <TIM_Base_SetConfig+0x48>
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	4a46      	ldr	r2, [pc, #280]	; (800ebcc <TIM_Base_SetConfig+0x154>)
 800eab4:	4293      	cmp	r3, r2
 800eab6:	d003      	beq.n	800eac0 <TIM_Base_SetConfig+0x48>
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	4a45      	ldr	r2, [pc, #276]	; (800ebd0 <TIM_Base_SetConfig+0x158>)
 800eabc:	4293      	cmp	r3, r2
 800eabe:	d108      	bne.n	800ead2 <TIM_Base_SetConfig+0x5a>
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eac6:	60fb      	str	r3, [r7, #12]
 800eac8:	683b      	ldr	r3, [r7, #0]
 800eaca:	685b      	ldr	r3, [r3, #4]
 800eacc:	68fa      	ldr	r2, [r7, #12]
 800eace:	4313      	orrs	r3, r2
 800ead0:	60fb      	str	r3, [r7, #12]
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	4a39      	ldr	r2, [pc, #228]	; (800ebbc <TIM_Base_SetConfig+0x144>)
 800ead6:	4293      	cmp	r3, r2
 800ead8:	d023      	beq.n	800eb22 <TIM_Base_SetConfig+0xaa>
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eae0:	d01f      	beq.n	800eb22 <TIM_Base_SetConfig+0xaa>
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	4a36      	ldr	r2, [pc, #216]	; (800ebc0 <TIM_Base_SetConfig+0x148>)
 800eae6:	4293      	cmp	r3, r2
 800eae8:	d01b      	beq.n	800eb22 <TIM_Base_SetConfig+0xaa>
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	4a35      	ldr	r2, [pc, #212]	; (800ebc4 <TIM_Base_SetConfig+0x14c>)
 800eaee:	4293      	cmp	r3, r2
 800eaf0:	d017      	beq.n	800eb22 <TIM_Base_SetConfig+0xaa>
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	4a34      	ldr	r2, [pc, #208]	; (800ebc8 <TIM_Base_SetConfig+0x150>)
 800eaf6:	4293      	cmp	r3, r2
 800eaf8:	d013      	beq.n	800eb22 <TIM_Base_SetConfig+0xaa>
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	4a33      	ldr	r2, [pc, #204]	; (800ebcc <TIM_Base_SetConfig+0x154>)
 800eafe:	4293      	cmp	r3, r2
 800eb00:	d00f      	beq.n	800eb22 <TIM_Base_SetConfig+0xaa>
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	4a33      	ldr	r2, [pc, #204]	; (800ebd4 <TIM_Base_SetConfig+0x15c>)
 800eb06:	4293      	cmp	r3, r2
 800eb08:	d00b      	beq.n	800eb22 <TIM_Base_SetConfig+0xaa>
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	4a32      	ldr	r2, [pc, #200]	; (800ebd8 <TIM_Base_SetConfig+0x160>)
 800eb0e:	4293      	cmp	r3, r2
 800eb10:	d007      	beq.n	800eb22 <TIM_Base_SetConfig+0xaa>
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	4a31      	ldr	r2, [pc, #196]	; (800ebdc <TIM_Base_SetConfig+0x164>)
 800eb16:	4293      	cmp	r3, r2
 800eb18:	d003      	beq.n	800eb22 <TIM_Base_SetConfig+0xaa>
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	4a2c      	ldr	r2, [pc, #176]	; (800ebd0 <TIM_Base_SetConfig+0x158>)
 800eb1e:	4293      	cmp	r3, r2
 800eb20:	d108      	bne.n	800eb34 <TIM_Base_SetConfig+0xbc>
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800eb28:	60fb      	str	r3, [r7, #12]
 800eb2a:	683b      	ldr	r3, [r7, #0]
 800eb2c:	68db      	ldr	r3, [r3, #12]
 800eb2e:	68fa      	ldr	r2, [r7, #12]
 800eb30:	4313      	orrs	r3, r2
 800eb32:	60fb      	str	r3, [r7, #12]
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800eb3a:	683b      	ldr	r3, [r7, #0]
 800eb3c:	695b      	ldr	r3, [r3, #20]
 800eb3e:	4313      	orrs	r3, r2
 800eb40:	60fb      	str	r3, [r7, #12]
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	68fa      	ldr	r2, [r7, #12]
 800eb46:	601a      	str	r2, [r3, #0]
 800eb48:	683b      	ldr	r3, [r7, #0]
 800eb4a:	689a      	ldr	r2, [r3, #8]
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	62da      	str	r2, [r3, #44]	; 0x2c
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	681a      	ldr	r2, [r3, #0]
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	629a      	str	r2, [r3, #40]	; 0x28
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	4a18      	ldr	r2, [pc, #96]	; (800ebbc <TIM_Base_SetConfig+0x144>)
 800eb5c:	4293      	cmp	r3, r2
 800eb5e:	d013      	beq.n	800eb88 <TIM_Base_SetConfig+0x110>
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	4a1a      	ldr	r2, [pc, #104]	; (800ebcc <TIM_Base_SetConfig+0x154>)
 800eb64:	4293      	cmp	r3, r2
 800eb66:	d00f      	beq.n	800eb88 <TIM_Base_SetConfig+0x110>
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	4a1a      	ldr	r2, [pc, #104]	; (800ebd4 <TIM_Base_SetConfig+0x15c>)
 800eb6c:	4293      	cmp	r3, r2
 800eb6e:	d00b      	beq.n	800eb88 <TIM_Base_SetConfig+0x110>
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	4a19      	ldr	r2, [pc, #100]	; (800ebd8 <TIM_Base_SetConfig+0x160>)
 800eb74:	4293      	cmp	r3, r2
 800eb76:	d007      	beq.n	800eb88 <TIM_Base_SetConfig+0x110>
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	4a18      	ldr	r2, [pc, #96]	; (800ebdc <TIM_Base_SetConfig+0x164>)
 800eb7c:	4293      	cmp	r3, r2
 800eb7e:	d003      	beq.n	800eb88 <TIM_Base_SetConfig+0x110>
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	4a13      	ldr	r2, [pc, #76]	; (800ebd0 <TIM_Base_SetConfig+0x158>)
 800eb84:	4293      	cmp	r3, r2
 800eb86:	d103      	bne.n	800eb90 <TIM_Base_SetConfig+0x118>
 800eb88:	683b      	ldr	r3, [r7, #0]
 800eb8a:	691a      	ldr	r2, [r3, #16]
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	631a      	str	r2, [r3, #48]	; 0x30
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	2201      	movs	r2, #1
 800eb94:	615a      	str	r2, [r3, #20]
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	691b      	ldr	r3, [r3, #16]
 800eb9a:	f003 0301 	and.w	r3, r3, #1
 800eb9e:	2b01      	cmp	r3, #1
 800eba0:	d105      	bne.n	800ebae <TIM_Base_SetConfig+0x136>
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	691b      	ldr	r3, [r3, #16]
 800eba6:	f023 0201 	bic.w	r2, r3, #1
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	611a      	str	r2, [r3, #16]
 800ebae:	bf00      	nop
 800ebb0:	3714      	adds	r7, #20
 800ebb2:	46bd      	mov	sp, r7
 800ebb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb8:	4770      	bx	lr
 800ebba:	bf00      	nop
 800ebbc:	40012c00 	.word	0x40012c00
 800ebc0:	40000400 	.word	0x40000400
 800ebc4:	40000800 	.word	0x40000800
 800ebc8:	40000c00 	.word	0x40000c00
 800ebcc:	40013400 	.word	0x40013400
 800ebd0:	40015000 	.word	0x40015000
 800ebd4:	40014000 	.word	0x40014000
 800ebd8:	40014400 	.word	0x40014400
 800ebdc:	40014800 	.word	0x40014800

0800ebe0 <HAL_TIMEx_MasterConfigSynchronization>:
 800ebe0:	b480      	push	{r7}
 800ebe2:	b085      	sub	sp, #20
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
 800ebe8:	6039      	str	r1, [r7, #0]
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ebf0:	2b01      	cmp	r3, #1
 800ebf2:	d101      	bne.n	800ebf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ebf4:	2302      	movs	r3, #2
 800ebf6:	e074      	b.n	800ece2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	2202      	movs	r2, #2
 800ec04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	685b      	ldr	r3, [r3, #4]
 800ec0e:	60fb      	str	r3, [r7, #12]
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	689b      	ldr	r3, [r3, #8]
 800ec16:	60bb      	str	r3, [r7, #8]
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	4a34      	ldr	r2, [pc, #208]	; (800ecf0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ec1e:	4293      	cmp	r3, r2
 800ec20:	d009      	beq.n	800ec36 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	4a33      	ldr	r2, [pc, #204]	; (800ecf4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ec28:	4293      	cmp	r3, r2
 800ec2a:	d004      	beq.n	800ec36 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	4a31      	ldr	r2, [pc, #196]	; (800ecf8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ec32:	4293      	cmp	r3, r2
 800ec34:	d108      	bne.n	800ec48 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ec3c:	60fb      	str	r3, [r7, #12]
 800ec3e:	683b      	ldr	r3, [r7, #0]
 800ec40:	685b      	ldr	r3, [r3, #4]
 800ec42:	68fa      	ldr	r2, [r7, #12]
 800ec44:	4313      	orrs	r3, r2
 800ec46:	60fb      	str	r3, [r7, #12]
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800ec4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec52:	60fb      	str	r3, [r7, #12]
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	68fa      	ldr	r2, [r7, #12]
 800ec5a:	4313      	orrs	r3, r2
 800ec5c:	60fb      	str	r3, [r7, #12]
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	68fa      	ldr	r2, [r7, #12]
 800ec64:	605a      	str	r2, [r3, #4]
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	4a21      	ldr	r2, [pc, #132]	; (800ecf0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ec6c:	4293      	cmp	r3, r2
 800ec6e:	d022      	beq.n	800ecb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec78:	d01d      	beq.n	800ecb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	4a1f      	ldr	r2, [pc, #124]	; (800ecfc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d018      	beq.n	800ecb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	4a1d      	ldr	r2, [pc, #116]	; (800ed00 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ec8a:	4293      	cmp	r3, r2
 800ec8c:	d013      	beq.n	800ecb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	4a1c      	ldr	r2, [pc, #112]	; (800ed04 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d00e      	beq.n	800ecb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	4a15      	ldr	r2, [pc, #84]	; (800ecf4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ec9e:	4293      	cmp	r3, r2
 800eca0:	d009      	beq.n	800ecb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	4a18      	ldr	r2, [pc, #96]	; (800ed08 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800eca8:	4293      	cmp	r3, r2
 800ecaa:	d004      	beq.n	800ecb6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	4a11      	ldr	r2, [pc, #68]	; (800ecf8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ecb2:	4293      	cmp	r3, r2
 800ecb4:	d10c      	bne.n	800ecd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
 800ecb6:	68bb      	ldr	r3, [r7, #8]
 800ecb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ecbc:	60bb      	str	r3, [r7, #8]
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	689b      	ldr	r3, [r3, #8]
 800ecc2:	68ba      	ldr	r2, [r7, #8]
 800ecc4:	4313      	orrs	r3, r2
 800ecc6:	60bb      	str	r3, [r7, #8]
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	68ba      	ldr	r2, [r7, #8]
 800ecce:	609a      	str	r2, [r3, #8]
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	2201      	movs	r2, #1
 800ecd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	2200      	movs	r2, #0
 800ecdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ece0:	2300      	movs	r3, #0
 800ece2:	4618      	mov	r0, r3
 800ece4:	3714      	adds	r7, #20
 800ece6:	46bd      	mov	sp, r7
 800ece8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecec:	4770      	bx	lr
 800ecee:	bf00      	nop
 800ecf0:	40012c00 	.word	0x40012c00
 800ecf4:	40013400 	.word	0x40013400
 800ecf8:	40015000 	.word	0x40015000
 800ecfc:	40000400 	.word	0x40000400
 800ed00:	40000800 	.word	0x40000800
 800ed04:	40000c00 	.word	0x40000c00
 800ed08:	40014000 	.word	0x40014000

0800ed0c <HAL_UART_Init>:
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b082      	sub	sp, #8
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	6078      	str	r0, [r7, #4]
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d101      	bne.n	800ed1e <HAL_UART_Init+0x12>
 800ed1a:	2301      	movs	r3, #1
 800ed1c:	e042      	b.n	800eda4 <HAL_UART_Init+0x98>
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d106      	bne.n	800ed36 <HAL_UART_Init+0x2a>
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	2200      	movs	r2, #0
 800ed2c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800ed30:	6878      	ldr	r0, [r7, #4]
 800ed32:	f7fb f8f1 	bl	8009f18 <HAL_UART_MspInit>
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	2224      	movs	r2, #36	; 0x24
 800ed3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	681a      	ldr	r2, [r3, #0]
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	f022 0201 	bic.w	r2, r2, #1
 800ed4c:	601a      	str	r2, [r3, #0]
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d002      	beq.n	800ed5c <HAL_UART_Init+0x50>
 800ed56:	6878      	ldr	r0, [r7, #4]
 800ed58:	f000 fe68 	bl	800fa2c <UART_AdvFeatureConfig>
 800ed5c:	6878      	ldr	r0, [r7, #4]
 800ed5e:	f000 fb69 	bl	800f434 <UART_SetConfig>
 800ed62:	4603      	mov	r3, r0
 800ed64:	2b01      	cmp	r3, #1
 800ed66:	d101      	bne.n	800ed6c <HAL_UART_Init+0x60>
 800ed68:	2301      	movs	r3, #1
 800ed6a:	e01b      	b.n	800eda4 <HAL_UART_Init+0x98>
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	685a      	ldr	r2, [r3, #4]
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ed7a:	605a      	str	r2, [r3, #4]
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	689a      	ldr	r2, [r3, #8]
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ed8a:	609a      	str	r2, [r3, #8]
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	681a      	ldr	r2, [r3, #0]
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	f042 0201 	orr.w	r2, r2, #1
 800ed9a:	601a      	str	r2, [r3, #0]
 800ed9c:	6878      	ldr	r0, [r7, #4]
 800ed9e:	f000 fee7 	bl	800fb70 <UART_CheckIdleState>
 800eda2:	4603      	mov	r3, r0
 800eda4:	4618      	mov	r0, r3
 800eda6:	3708      	adds	r7, #8
 800eda8:	46bd      	mov	sp, r7
 800edaa:	bd80      	pop	{r7, pc}

0800edac <HAL_UART_IRQHandler>:
 800edac:	b580      	push	{r7, lr}
 800edae:	b0ba      	sub	sp, #232	; 0xe8
 800edb0:	af00      	add	r7, sp, #0
 800edb2:	6078      	str	r0, [r7, #4]
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	69db      	ldr	r3, [r3, #28]
 800edba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	689b      	ldr	r3, [r3, #8]
 800edce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800edd2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800edd6:	f640 030f 	movw	r3, #2063	; 0x80f
 800edda:	4013      	ands	r3, r2
 800eddc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ede0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d11b      	bne.n	800ee20 <HAL_UART_IRQHandler+0x74>
 800ede8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800edec:	f003 0320 	and.w	r3, r3, #32
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d015      	beq.n	800ee20 <HAL_UART_IRQHandler+0x74>
 800edf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800edf8:	f003 0320 	and.w	r3, r3, #32
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d105      	bne.n	800ee0c <HAL_UART_IRQHandler+0x60>
 800ee00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ee04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d009      	beq.n	800ee20 <HAL_UART_IRQHandler+0x74>
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	f000 82e3 	beq.w	800f3dc <HAL_UART_IRQHandler+0x630>
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ee1a:	6878      	ldr	r0, [r7, #4]
 800ee1c:	4798      	blx	r3
 800ee1e:	e2dd      	b.n	800f3dc <HAL_UART_IRQHandler+0x630>
 800ee20:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	f000 8123 	beq.w	800f070 <HAL_UART_IRQHandler+0x2c4>
 800ee2a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800ee2e:	4b8d      	ldr	r3, [pc, #564]	; (800f064 <HAL_UART_IRQHandler+0x2b8>)
 800ee30:	4013      	ands	r3, r2
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d106      	bne.n	800ee44 <HAL_UART_IRQHandler+0x98>
 800ee36:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800ee3a:	4b8b      	ldr	r3, [pc, #556]	; (800f068 <HAL_UART_IRQHandler+0x2bc>)
 800ee3c:	4013      	ands	r3, r2
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	f000 8116 	beq.w	800f070 <HAL_UART_IRQHandler+0x2c4>
 800ee44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee48:	f003 0301 	and.w	r3, r3, #1
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d011      	beq.n	800ee74 <HAL_UART_IRQHandler+0xc8>
 800ee50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ee54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d00b      	beq.n	800ee74 <HAL_UART_IRQHandler+0xc8>
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	2201      	movs	r2, #1
 800ee62:	621a      	str	r2, [r3, #32]
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ee6a:	f043 0201 	orr.w	r2, r3, #1
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800ee74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee78:	f003 0302 	and.w	r3, r3, #2
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d011      	beq.n	800eea4 <HAL_UART_IRQHandler+0xf8>
 800ee80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ee84:	f003 0301 	and.w	r3, r3, #1
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d00b      	beq.n	800eea4 <HAL_UART_IRQHandler+0xf8>
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	2202      	movs	r2, #2
 800ee92:	621a      	str	r2, [r3, #32]
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ee9a:	f043 0204 	orr.w	r2, r3, #4
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800eea4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eea8:	f003 0304 	and.w	r3, r3, #4
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d011      	beq.n	800eed4 <HAL_UART_IRQHandler+0x128>
 800eeb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800eeb4:	f003 0301 	and.w	r3, r3, #1
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d00b      	beq.n	800eed4 <HAL_UART_IRQHandler+0x128>
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	2204      	movs	r2, #4
 800eec2:	621a      	str	r2, [r3, #32]
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800eeca:	f043 0202 	orr.w	r2, r3, #2
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800eed4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eed8:	f003 0308 	and.w	r3, r3, #8
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d017      	beq.n	800ef10 <HAL_UART_IRQHandler+0x164>
 800eee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800eee4:	f003 0320 	and.w	r3, r3, #32
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d105      	bne.n	800eef8 <HAL_UART_IRQHandler+0x14c>
 800eeec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800eef0:	4b5c      	ldr	r3, [pc, #368]	; (800f064 <HAL_UART_IRQHandler+0x2b8>)
 800eef2:	4013      	ands	r3, r2
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d00b      	beq.n	800ef10 <HAL_UART_IRQHandler+0x164>
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	2208      	movs	r2, #8
 800eefe:	621a      	str	r2, [r3, #32]
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ef06:	f043 0208 	orr.w	r2, r3, #8
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800ef10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ef14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d012      	beq.n	800ef42 <HAL_UART_IRQHandler+0x196>
 800ef1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ef20:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d00c      	beq.n	800ef42 <HAL_UART_IRQHandler+0x196>
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ef30:	621a      	str	r2, [r3, #32]
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ef38:	f043 0220 	orr.w	r2, r3, #32
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	f000 8249 	beq.w	800f3e0 <HAL_UART_IRQHandler+0x634>
 800ef4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ef52:	f003 0320 	and.w	r3, r3, #32
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d013      	beq.n	800ef82 <HAL_UART_IRQHandler+0x1d6>
 800ef5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ef5e:	f003 0320 	and.w	r3, r3, #32
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d105      	bne.n	800ef72 <HAL_UART_IRQHandler+0x1c6>
 800ef66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ef6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d007      	beq.n	800ef82 <HAL_UART_IRQHandler+0x1d6>
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d003      	beq.n	800ef82 <HAL_UART_IRQHandler+0x1d6>
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ef7e:	6878      	ldr	r0, [r7, #4]
 800ef80:	4798      	blx	r3
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ef88:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	689b      	ldr	r3, [r3, #8]
 800ef92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef96:	2b40      	cmp	r3, #64	; 0x40
 800ef98:	d005      	beq.n	800efa6 <HAL_UART_IRQHandler+0x1fa>
 800ef9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ef9e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d054      	beq.n	800f050 <HAL_UART_IRQHandler+0x2a4>
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	f000 fef9 	bl	800fd9e <UART_EndRxTransfer>
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	689b      	ldr	r3, [r3, #8]
 800efb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efb6:	2b40      	cmp	r3, #64	; 0x40
 800efb8:	d146      	bne.n	800f048 <HAL_UART_IRQHandler+0x29c>
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	3308      	adds	r3, #8
 800efc0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800efc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800efc8:	e853 3f00 	ldrex	r3, [r3]
 800efcc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800efd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800efd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800efd8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	3308      	adds	r3, #8
 800efe2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800efe6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800efea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800efee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800eff2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800eff6:	e841 2300 	strex	r3, r2, [r1]
 800effa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800effe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f002:	2b00      	cmp	r3, #0
 800f004:	d1d9      	bne.n	800efba <HAL_UART_IRQHandler+0x20e>
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d017      	beq.n	800f040 <HAL_UART_IRQHandler+0x294>
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f016:	4a15      	ldr	r2, [pc, #84]	; (800f06c <HAL_UART_IRQHandler+0x2c0>)
 800f018:	639a      	str	r2, [r3, #56]	; 0x38
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f020:	4618      	mov	r0, r3
 800f022:	f7fb fb36 	bl	800a692 <HAL_DMA_Abort_IT>
 800f026:	4603      	mov	r3, r0
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d019      	beq.n	800f060 <HAL_UART_IRQHandler+0x2b4>
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f034:	687a      	ldr	r2, [r7, #4]
 800f036:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800f03a:	4610      	mov	r0, r2
 800f03c:	4798      	blx	r3
 800f03e:	e00f      	b.n	800f060 <HAL_UART_IRQHandler+0x2b4>
 800f040:	6878      	ldr	r0, [r7, #4]
 800f042:	f000 f9e1 	bl	800f408 <HAL_UART_ErrorCallback>
 800f046:	e00b      	b.n	800f060 <HAL_UART_IRQHandler+0x2b4>
 800f048:	6878      	ldr	r0, [r7, #4]
 800f04a:	f000 f9dd 	bl	800f408 <HAL_UART_ErrorCallback>
 800f04e:	e007      	b.n	800f060 <HAL_UART_IRQHandler+0x2b4>
 800f050:	6878      	ldr	r0, [r7, #4]
 800f052:	f000 f9d9 	bl	800f408 <HAL_UART_ErrorCallback>
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2200      	movs	r2, #0
 800f05a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800f05e:	e1bf      	b.n	800f3e0 <HAL_UART_IRQHandler+0x634>
 800f060:	bf00      	nop
 800f062:	e1bd      	b.n	800f3e0 <HAL_UART_IRQHandler+0x634>
 800f064:	10000001 	.word	0x10000001
 800f068:	04000120 	.word	0x04000120
 800f06c:	0800fe6b 	.word	0x0800fe6b
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f074:	2b01      	cmp	r3, #1
 800f076:	f040 8153 	bne.w	800f320 <HAL_UART_IRQHandler+0x574>
 800f07a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f07e:	f003 0310 	and.w	r3, r3, #16
 800f082:	2b00      	cmp	r3, #0
 800f084:	f000 814c 	beq.w	800f320 <HAL_UART_IRQHandler+0x574>
 800f088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f08c:	f003 0310 	and.w	r3, r3, #16
 800f090:	2b00      	cmp	r3, #0
 800f092:	f000 8145 	beq.w	800f320 <HAL_UART_IRQHandler+0x574>
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	2210      	movs	r2, #16
 800f09c:	621a      	str	r2, [r3, #32]
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	689b      	ldr	r3, [r3, #8]
 800f0a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f0a8:	2b40      	cmp	r3, #64	; 0x40
 800f0aa:	f040 80bb 	bne.w	800f224 <HAL_UART_IRQHandler+0x478>
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	685b      	ldr	r3, [r3, #4]
 800f0b8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
 800f0bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	f000 818f 	beq.w	800f3e4 <HAL_UART_IRQHandler+0x638>
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f0cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f0d0:	429a      	cmp	r2, r3
 800f0d2:	f080 8187 	bcs.w	800f3e4 <HAL_UART_IRQHandler+0x638>
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f0dc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	f003 0320 	and.w	r3, r3, #32
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	f040 8087 	bne.w	800f202 <HAL_UART_IRQHandler+0x456>
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800f0fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f100:	e853 3f00 	ldrex	r3, [r3]
 800f104:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800f108:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f10c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f110:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	461a      	mov	r2, r3
 800f11a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f11e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800f122:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800f126:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800f12a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800f12e:	e841 2300 	strex	r3, r2, [r1]
 800f132:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800f136:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d1da      	bne.n	800f0f4 <HAL_UART_IRQHandler+0x348>
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	3308      	adds	r3, #8
 800f144:	677b      	str	r3, [r7, #116]	; 0x74
 800f146:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f148:	e853 3f00 	ldrex	r3, [r3]
 800f14c:	673b      	str	r3, [r7, #112]	; 0x70
 800f14e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f150:	f023 0301 	bic.w	r3, r3, #1
 800f154:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	3308      	adds	r3, #8
 800f15e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800f162:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800f166:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f168:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800f16a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f16e:	e841 2300 	strex	r3, r2, [r1]
 800f172:	67bb      	str	r3, [r7, #120]	; 0x78
 800f174:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f176:	2b00      	cmp	r3, #0
 800f178:	d1e1      	bne.n	800f13e <HAL_UART_IRQHandler+0x392>
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	3308      	adds	r3, #8
 800f180:	663b      	str	r3, [r7, #96]	; 0x60
 800f182:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f184:	e853 3f00 	ldrex	r3, [r3]
 800f188:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f18a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f18c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f190:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	3308      	adds	r3, #8
 800f19a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800f19e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800f1a0:	66bb      	str	r3, [r7, #104]	; 0x68
 800f1a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800f1a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f1a6:	e841 2300 	strex	r3, r2, [r1]
 800f1aa:	667b      	str	r3, [r7, #100]	; 0x64
 800f1ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d1e3      	bne.n	800f17a <HAL_UART_IRQHandler+0x3ce>
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	2220      	movs	r2, #32
 800f1b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	2200      	movs	r2, #0
 800f1be:	66da      	str	r2, [r3, #108]	; 0x6c
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f1c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f1c8:	e853 3f00 	ldrex	r3, [r3]
 800f1cc:	64bb      	str	r3, [r7, #72]	; 0x48
 800f1ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f1d0:	f023 0310 	bic.w	r3, r3, #16
 800f1d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	461a      	mov	r2, r3
 800f1de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f1e2:	65bb      	str	r3, [r7, #88]	; 0x58
 800f1e4:	657a      	str	r2, [r7, #84]	; 0x54
 800f1e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f1e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f1ea:	e841 2300 	strex	r3, r2, [r1]
 800f1ee:	653b      	str	r3, [r7, #80]	; 0x50
 800f1f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d1e4      	bne.n	800f1c0 <HAL_UART_IRQHandler+0x414>
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	f7fb f9ef 	bl	800a5e0 <HAL_DMA_Abort>
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	2202      	movs	r2, #2
 800f206:	671a      	str	r2, [r3, #112]	; 0x70
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f214:	b29b      	uxth	r3, r3
 800f216:	1ad3      	subs	r3, r2, r3
 800f218:	b29b      	uxth	r3, r3
 800f21a:	4619      	mov	r1, r3
 800f21c:	6878      	ldr	r0, [r7, #4]
 800f21e:	f000 f8fd 	bl	800f41c <HAL_UARTEx_RxEventCallback>
 800f222:	e0df      	b.n	800f3e4 <HAL_UART_IRQHandler+0x638>
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f230:	b29b      	uxth	r3, r3
 800f232:	1ad3      	subs	r3, r2, r3
 800f234:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f23e:	b29b      	uxth	r3, r3
 800f240:	2b00      	cmp	r3, #0
 800f242:	f000 80d1 	beq.w	800f3e8 <HAL_UART_IRQHandler+0x63c>
 800f246:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	f000 80cc 	beq.w	800f3e8 <HAL_UART_IRQHandler+0x63c>
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	63bb      	str	r3, [r7, #56]	; 0x38
 800f256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f258:	e853 3f00 	ldrex	r3, [r3]
 800f25c:	637b      	str	r3, [r7, #52]	; 0x34
 800f25e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f260:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f264:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	461a      	mov	r2, r3
 800f26e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f272:	647b      	str	r3, [r7, #68]	; 0x44
 800f274:	643a      	str	r2, [r7, #64]	; 0x40
 800f276:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f278:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f27a:	e841 2300 	strex	r3, r2, [r1]
 800f27e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f282:	2b00      	cmp	r3, #0
 800f284:	d1e4      	bne.n	800f250 <HAL_UART_IRQHandler+0x4a4>
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	3308      	adds	r3, #8
 800f28c:	627b      	str	r3, [r7, #36]	; 0x24
 800f28e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f290:	e853 3f00 	ldrex	r3, [r3]
 800f294:	623b      	str	r3, [r7, #32]
 800f296:	6a3b      	ldr	r3, [r7, #32]
 800f298:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f29c:	f023 0301 	bic.w	r3, r3, #1
 800f2a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	3308      	adds	r3, #8
 800f2aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800f2ae:	633a      	str	r2, [r7, #48]	; 0x30
 800f2b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f2b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f2b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f2b6:	e841 2300 	strex	r3, r2, [r1]
 800f2ba:	62bb      	str	r3, [r7, #40]	; 0x28
 800f2bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d1e1      	bne.n	800f286 <HAL_UART_IRQHandler+0x4da>
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	2220      	movs	r2, #32
 800f2c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	2200      	movs	r2, #0
 800f2ce:	66da      	str	r2, [r3, #108]	; 0x6c
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	675a      	str	r2, [r3, #116]	; 0x74
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	613b      	str	r3, [r7, #16]
 800f2dc:	693b      	ldr	r3, [r7, #16]
 800f2de:	e853 3f00 	ldrex	r3, [r3]
 800f2e2:	60fb      	str	r3, [r7, #12]
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	f023 0310 	bic.w	r3, r3, #16
 800f2ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	461a      	mov	r2, r3
 800f2f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f2f8:	61fb      	str	r3, [r7, #28]
 800f2fa:	61ba      	str	r2, [r7, #24]
 800f2fc:	69b9      	ldr	r1, [r7, #24]
 800f2fe:	69fa      	ldr	r2, [r7, #28]
 800f300:	e841 2300 	strex	r3, r2, [r1]
 800f304:	617b      	str	r3, [r7, #20]
 800f306:	697b      	ldr	r3, [r7, #20]
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d1e4      	bne.n	800f2d6 <HAL_UART_IRQHandler+0x52a>
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	2202      	movs	r2, #2
 800f310:	671a      	str	r2, [r3, #112]	; 0x70
 800f312:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f316:	4619      	mov	r1, r3
 800f318:	6878      	ldr	r0, [r7, #4]
 800f31a:	f000 f87f 	bl	800f41c <HAL_UARTEx_RxEventCallback>
 800f31e:	e063      	b.n	800f3e8 <HAL_UART_IRQHandler+0x63c>
 800f320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f324:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d00e      	beq.n	800f34a <HAL_UART_IRQHandler+0x59e>
 800f32c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f330:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f334:	2b00      	cmp	r3, #0
 800f336:	d008      	beq.n	800f34a <HAL_UART_IRQHandler+0x59e>
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800f340:	621a      	str	r2, [r3, #32]
 800f342:	6878      	ldr	r0, [r7, #4]
 800f344:	f000 fdd2 	bl	800feec <HAL_UARTEx_WakeupCallback>
 800f348:	e051      	b.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f34a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f34e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f352:	2b00      	cmp	r3, #0
 800f354:	d014      	beq.n	800f380 <HAL_UART_IRQHandler+0x5d4>
 800f356:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f35a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d105      	bne.n	800f36e <HAL_UART_IRQHandler+0x5c2>
 800f362:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f366:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d008      	beq.n	800f380 <HAL_UART_IRQHandler+0x5d4>
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f372:	2b00      	cmp	r3, #0
 800f374:	d03a      	beq.n	800f3ec <HAL_UART_IRQHandler+0x640>
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f37a:	6878      	ldr	r0, [r7, #4]
 800f37c:	4798      	blx	r3
 800f37e:	e035      	b.n	800f3ec <HAL_UART_IRQHandler+0x640>
 800f380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d009      	beq.n	800f3a0 <HAL_UART_IRQHandler+0x5f4>
 800f38c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f394:	2b00      	cmp	r3, #0
 800f396:	d003      	beq.n	800f3a0 <HAL_UART_IRQHandler+0x5f4>
 800f398:	6878      	ldr	r0, [r7, #4]
 800f39a:	f000 fd7c 	bl	800fe96 <UART_EndTransmit_IT>
 800f39e:	e026      	b.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f3a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f3a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d009      	beq.n	800f3c0 <HAL_UART_IRQHandler+0x614>
 800f3ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f3b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d003      	beq.n	800f3c0 <HAL_UART_IRQHandler+0x614>
 800f3b8:	6878      	ldr	r0, [r7, #4]
 800f3ba:	f000 fdab 	bl	800ff14 <HAL_UARTEx_TxFifoEmptyCallback>
 800f3be:	e016      	b.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f3c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f3c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d010      	beq.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f3cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	da0c      	bge.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f3d4:	6878      	ldr	r0, [r7, #4]
 800f3d6:	f000 fd93 	bl	800ff00 <HAL_UARTEx_RxFifoFullCallback>
 800f3da:	e008      	b.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f3dc:	bf00      	nop
 800f3de:	e006      	b.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f3e0:	bf00      	nop
 800f3e2:	e004      	b.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f3e4:	bf00      	nop
 800f3e6:	e002      	b.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f3e8:	bf00      	nop
 800f3ea:	e000      	b.n	800f3ee <HAL_UART_IRQHandler+0x642>
 800f3ec:	bf00      	nop
 800f3ee:	37e8      	adds	r7, #232	; 0xe8
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	bd80      	pop	{r7, pc}

0800f3f4 <HAL_UART_TxCpltCallback>:
 800f3f4:	b480      	push	{r7}
 800f3f6:	b083      	sub	sp, #12
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
 800f3fc:	bf00      	nop
 800f3fe:	370c      	adds	r7, #12
 800f400:	46bd      	mov	sp, r7
 800f402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f406:	4770      	bx	lr

0800f408 <HAL_UART_ErrorCallback>:
 800f408:	b480      	push	{r7}
 800f40a:	b083      	sub	sp, #12
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
 800f410:	bf00      	nop
 800f412:	370c      	adds	r7, #12
 800f414:	46bd      	mov	sp, r7
 800f416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41a:	4770      	bx	lr

0800f41c <HAL_UARTEx_RxEventCallback>:
 800f41c:	b480      	push	{r7}
 800f41e:	b083      	sub	sp, #12
 800f420:	af00      	add	r7, sp, #0
 800f422:	6078      	str	r0, [r7, #4]
 800f424:	460b      	mov	r3, r1
 800f426:	807b      	strh	r3, [r7, #2]
 800f428:	bf00      	nop
 800f42a:	370c      	adds	r7, #12
 800f42c:	46bd      	mov	sp, r7
 800f42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f432:	4770      	bx	lr

0800f434 <UART_SetConfig>:
 800f434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f438:	b08c      	sub	sp, #48	; 0x30
 800f43a:	af00      	add	r7, sp, #0
 800f43c:	6178      	str	r0, [r7, #20]
 800f43e:	2300      	movs	r3, #0
 800f440:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f444:	697b      	ldr	r3, [r7, #20]
 800f446:	689a      	ldr	r2, [r3, #8]
 800f448:	697b      	ldr	r3, [r7, #20]
 800f44a:	691b      	ldr	r3, [r3, #16]
 800f44c:	431a      	orrs	r2, r3
 800f44e:	697b      	ldr	r3, [r7, #20]
 800f450:	695b      	ldr	r3, [r3, #20]
 800f452:	431a      	orrs	r2, r3
 800f454:	697b      	ldr	r3, [r7, #20]
 800f456:	69db      	ldr	r3, [r3, #28]
 800f458:	4313      	orrs	r3, r2
 800f45a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f45c:	697b      	ldr	r3, [r7, #20]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	681a      	ldr	r2, [r3, #0]
 800f462:	4baa      	ldr	r3, [pc, #680]	; (800f70c <UART_SetConfig+0x2d8>)
 800f464:	4013      	ands	r3, r2
 800f466:	697a      	ldr	r2, [r7, #20]
 800f468:	6812      	ldr	r2, [r2, #0]
 800f46a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f46c:	430b      	orrs	r3, r1
 800f46e:	6013      	str	r3, [r2, #0]
 800f470:	697b      	ldr	r3, [r7, #20]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	685b      	ldr	r3, [r3, #4]
 800f476:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f47a:	697b      	ldr	r3, [r7, #20]
 800f47c:	68da      	ldr	r2, [r3, #12]
 800f47e:	697b      	ldr	r3, [r7, #20]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	430a      	orrs	r2, r1
 800f484:	605a      	str	r2, [r3, #4]
 800f486:	697b      	ldr	r3, [r7, #20]
 800f488:	699b      	ldr	r3, [r3, #24]
 800f48a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f48c:	697b      	ldr	r3, [r7, #20]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	4a9f      	ldr	r2, [pc, #636]	; (800f710 <UART_SetConfig+0x2dc>)
 800f492:	4293      	cmp	r3, r2
 800f494:	d004      	beq.n	800f4a0 <UART_SetConfig+0x6c>
 800f496:	697b      	ldr	r3, [r7, #20]
 800f498:	6a1b      	ldr	r3, [r3, #32]
 800f49a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f49c:	4313      	orrs	r3, r2
 800f49e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f4a0:	697b      	ldr	r3, [r7, #20]
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	689b      	ldr	r3, [r3, #8]
 800f4a6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800f4aa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800f4ae:	697a      	ldr	r2, [r7, #20]
 800f4b0:	6812      	ldr	r2, [r2, #0]
 800f4b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f4b4:	430b      	orrs	r3, r1
 800f4b6:	6093      	str	r3, [r2, #8]
 800f4b8:	697b      	ldr	r3, [r7, #20]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4be:	f023 010f 	bic.w	r1, r3, #15
 800f4c2:	697b      	ldr	r3, [r7, #20]
 800f4c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f4c6:	697b      	ldr	r3, [r7, #20]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	430a      	orrs	r2, r1
 800f4cc:	62da      	str	r2, [r3, #44]	; 0x2c
 800f4ce:	697b      	ldr	r3, [r7, #20]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	4a90      	ldr	r2, [pc, #576]	; (800f714 <UART_SetConfig+0x2e0>)
 800f4d4:	4293      	cmp	r3, r2
 800f4d6:	d125      	bne.n	800f524 <UART_SetConfig+0xf0>
 800f4d8:	4b8f      	ldr	r3, [pc, #572]	; (800f718 <UART_SetConfig+0x2e4>)
 800f4da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f4de:	f003 0303 	and.w	r3, r3, #3
 800f4e2:	2b03      	cmp	r3, #3
 800f4e4:	d81a      	bhi.n	800f51c <UART_SetConfig+0xe8>
 800f4e6:	a201      	add	r2, pc, #4	; (adr r2, 800f4ec <UART_SetConfig+0xb8>)
 800f4e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4ec:	0800f4fd 	.word	0x0800f4fd
 800f4f0:	0800f50d 	.word	0x0800f50d
 800f4f4:	0800f505 	.word	0x0800f505
 800f4f8:	0800f515 	.word	0x0800f515
 800f4fc:	2301      	movs	r3, #1
 800f4fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f502:	e116      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f504:	2302      	movs	r3, #2
 800f506:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f50a:	e112      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f50c:	2304      	movs	r3, #4
 800f50e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f512:	e10e      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f514:	2308      	movs	r3, #8
 800f516:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f51a:	e10a      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f51c:	2310      	movs	r3, #16
 800f51e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f522:	e106      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f524:	697b      	ldr	r3, [r7, #20]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	4a7c      	ldr	r2, [pc, #496]	; (800f71c <UART_SetConfig+0x2e8>)
 800f52a:	4293      	cmp	r3, r2
 800f52c:	d138      	bne.n	800f5a0 <UART_SetConfig+0x16c>
 800f52e:	4b7a      	ldr	r3, [pc, #488]	; (800f718 <UART_SetConfig+0x2e4>)
 800f530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f534:	f003 030c 	and.w	r3, r3, #12
 800f538:	2b0c      	cmp	r3, #12
 800f53a:	d82d      	bhi.n	800f598 <UART_SetConfig+0x164>
 800f53c:	a201      	add	r2, pc, #4	; (adr r2, 800f544 <UART_SetConfig+0x110>)
 800f53e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f542:	bf00      	nop
 800f544:	0800f579 	.word	0x0800f579
 800f548:	0800f599 	.word	0x0800f599
 800f54c:	0800f599 	.word	0x0800f599
 800f550:	0800f599 	.word	0x0800f599
 800f554:	0800f589 	.word	0x0800f589
 800f558:	0800f599 	.word	0x0800f599
 800f55c:	0800f599 	.word	0x0800f599
 800f560:	0800f599 	.word	0x0800f599
 800f564:	0800f581 	.word	0x0800f581
 800f568:	0800f599 	.word	0x0800f599
 800f56c:	0800f599 	.word	0x0800f599
 800f570:	0800f599 	.word	0x0800f599
 800f574:	0800f591 	.word	0x0800f591
 800f578:	2300      	movs	r3, #0
 800f57a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f57e:	e0d8      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f580:	2302      	movs	r3, #2
 800f582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f586:	e0d4      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f588:	2304      	movs	r3, #4
 800f58a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f58e:	e0d0      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f590:	2308      	movs	r3, #8
 800f592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f596:	e0cc      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f598:	2310      	movs	r3, #16
 800f59a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f59e:	e0c8      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f5a0:	697b      	ldr	r3, [r7, #20]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	4a5e      	ldr	r2, [pc, #376]	; (800f720 <UART_SetConfig+0x2ec>)
 800f5a6:	4293      	cmp	r3, r2
 800f5a8:	d125      	bne.n	800f5f6 <UART_SetConfig+0x1c2>
 800f5aa:	4b5b      	ldr	r3, [pc, #364]	; (800f718 <UART_SetConfig+0x2e4>)
 800f5ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f5b0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800f5b4:	2b30      	cmp	r3, #48	; 0x30
 800f5b6:	d016      	beq.n	800f5e6 <UART_SetConfig+0x1b2>
 800f5b8:	2b30      	cmp	r3, #48	; 0x30
 800f5ba:	d818      	bhi.n	800f5ee <UART_SetConfig+0x1ba>
 800f5bc:	2b20      	cmp	r3, #32
 800f5be:	d00a      	beq.n	800f5d6 <UART_SetConfig+0x1a2>
 800f5c0:	2b20      	cmp	r3, #32
 800f5c2:	d814      	bhi.n	800f5ee <UART_SetConfig+0x1ba>
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d002      	beq.n	800f5ce <UART_SetConfig+0x19a>
 800f5c8:	2b10      	cmp	r3, #16
 800f5ca:	d008      	beq.n	800f5de <UART_SetConfig+0x1aa>
 800f5cc:	e00f      	b.n	800f5ee <UART_SetConfig+0x1ba>
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f5d4:	e0ad      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f5d6:	2302      	movs	r3, #2
 800f5d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f5dc:	e0a9      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f5de:	2304      	movs	r3, #4
 800f5e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f5e4:	e0a5      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f5e6:	2308      	movs	r3, #8
 800f5e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f5ec:	e0a1      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f5ee:	2310      	movs	r3, #16
 800f5f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f5f4:	e09d      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f5f6:	697b      	ldr	r3, [r7, #20]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	4a4a      	ldr	r2, [pc, #296]	; (800f724 <UART_SetConfig+0x2f0>)
 800f5fc:	4293      	cmp	r3, r2
 800f5fe:	d125      	bne.n	800f64c <UART_SetConfig+0x218>
 800f600:	4b45      	ldr	r3, [pc, #276]	; (800f718 <UART_SetConfig+0x2e4>)
 800f602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f606:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800f60a:	2bc0      	cmp	r3, #192	; 0xc0
 800f60c:	d016      	beq.n	800f63c <UART_SetConfig+0x208>
 800f60e:	2bc0      	cmp	r3, #192	; 0xc0
 800f610:	d818      	bhi.n	800f644 <UART_SetConfig+0x210>
 800f612:	2b80      	cmp	r3, #128	; 0x80
 800f614:	d00a      	beq.n	800f62c <UART_SetConfig+0x1f8>
 800f616:	2b80      	cmp	r3, #128	; 0x80
 800f618:	d814      	bhi.n	800f644 <UART_SetConfig+0x210>
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d002      	beq.n	800f624 <UART_SetConfig+0x1f0>
 800f61e:	2b40      	cmp	r3, #64	; 0x40
 800f620:	d008      	beq.n	800f634 <UART_SetConfig+0x200>
 800f622:	e00f      	b.n	800f644 <UART_SetConfig+0x210>
 800f624:	2300      	movs	r3, #0
 800f626:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f62a:	e082      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f62c:	2302      	movs	r3, #2
 800f62e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f632:	e07e      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f634:	2304      	movs	r3, #4
 800f636:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f63a:	e07a      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f63c:	2308      	movs	r3, #8
 800f63e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f642:	e076      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f644:	2310      	movs	r3, #16
 800f646:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f64a:	e072      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f64c:	697b      	ldr	r3, [r7, #20]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	4a35      	ldr	r2, [pc, #212]	; (800f728 <UART_SetConfig+0x2f4>)
 800f652:	4293      	cmp	r3, r2
 800f654:	d12a      	bne.n	800f6ac <UART_SetConfig+0x278>
 800f656:	4b30      	ldr	r3, [pc, #192]	; (800f718 <UART_SetConfig+0x2e4>)
 800f658:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f65c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f660:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f664:	d01a      	beq.n	800f69c <UART_SetConfig+0x268>
 800f666:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f66a:	d81b      	bhi.n	800f6a4 <UART_SetConfig+0x270>
 800f66c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f670:	d00c      	beq.n	800f68c <UART_SetConfig+0x258>
 800f672:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f676:	d815      	bhi.n	800f6a4 <UART_SetConfig+0x270>
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d003      	beq.n	800f684 <UART_SetConfig+0x250>
 800f67c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f680:	d008      	beq.n	800f694 <UART_SetConfig+0x260>
 800f682:	e00f      	b.n	800f6a4 <UART_SetConfig+0x270>
 800f684:	2300      	movs	r3, #0
 800f686:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f68a:	e052      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f68c:	2302      	movs	r3, #2
 800f68e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f692:	e04e      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f694:	2304      	movs	r3, #4
 800f696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f69a:	e04a      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f69c:	2308      	movs	r3, #8
 800f69e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f6a2:	e046      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f6a4:	2310      	movs	r3, #16
 800f6a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f6aa:	e042      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f6ac:	697b      	ldr	r3, [r7, #20]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	4a17      	ldr	r2, [pc, #92]	; (800f710 <UART_SetConfig+0x2dc>)
 800f6b2:	4293      	cmp	r3, r2
 800f6b4:	d13a      	bne.n	800f72c <UART_SetConfig+0x2f8>
 800f6b6:	4b18      	ldr	r3, [pc, #96]	; (800f718 <UART_SetConfig+0x2e4>)
 800f6b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f6bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800f6c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f6c4:	d01a      	beq.n	800f6fc <UART_SetConfig+0x2c8>
 800f6c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f6ca:	d81b      	bhi.n	800f704 <UART_SetConfig+0x2d0>
 800f6cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f6d0:	d00c      	beq.n	800f6ec <UART_SetConfig+0x2b8>
 800f6d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f6d6:	d815      	bhi.n	800f704 <UART_SetConfig+0x2d0>
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d003      	beq.n	800f6e4 <UART_SetConfig+0x2b0>
 800f6dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f6e0:	d008      	beq.n	800f6f4 <UART_SetConfig+0x2c0>
 800f6e2:	e00f      	b.n	800f704 <UART_SetConfig+0x2d0>
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f6ea:	e022      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f6ec:	2302      	movs	r3, #2
 800f6ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f6f2:	e01e      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f6f4:	2304      	movs	r3, #4
 800f6f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f6fa:	e01a      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f6fc:	2308      	movs	r3, #8
 800f6fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f702:	e016      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f704:	2310      	movs	r3, #16
 800f706:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f70a:	e012      	b.n	800f732 <UART_SetConfig+0x2fe>
 800f70c:	cfff69f3 	.word	0xcfff69f3
 800f710:	40008000 	.word	0x40008000
 800f714:	40013800 	.word	0x40013800
 800f718:	40021000 	.word	0x40021000
 800f71c:	40004400 	.word	0x40004400
 800f720:	40004800 	.word	0x40004800
 800f724:	40004c00 	.word	0x40004c00
 800f728:	40005000 	.word	0x40005000
 800f72c:	2310      	movs	r3, #16
 800f72e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f732:	697b      	ldr	r3, [r7, #20]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	4aae      	ldr	r2, [pc, #696]	; (800f9f0 <UART_SetConfig+0x5bc>)
 800f738:	4293      	cmp	r3, r2
 800f73a:	f040 8097 	bne.w	800f86c <UART_SetConfig+0x438>
 800f73e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f742:	2b08      	cmp	r3, #8
 800f744:	d823      	bhi.n	800f78e <UART_SetConfig+0x35a>
 800f746:	a201      	add	r2, pc, #4	; (adr r2, 800f74c <UART_SetConfig+0x318>)
 800f748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f74c:	0800f771 	.word	0x0800f771
 800f750:	0800f78f 	.word	0x0800f78f
 800f754:	0800f779 	.word	0x0800f779
 800f758:	0800f78f 	.word	0x0800f78f
 800f75c:	0800f77f 	.word	0x0800f77f
 800f760:	0800f78f 	.word	0x0800f78f
 800f764:	0800f78f 	.word	0x0800f78f
 800f768:	0800f78f 	.word	0x0800f78f
 800f76c:	0800f787 	.word	0x0800f787
 800f770:	f7fd ff62 	bl	800d638 <HAL_RCC_GetPCLK1Freq>
 800f774:	6278      	str	r0, [r7, #36]	; 0x24
 800f776:	e010      	b.n	800f79a <UART_SetConfig+0x366>
 800f778:	4b9e      	ldr	r3, [pc, #632]	; (800f9f4 <UART_SetConfig+0x5c0>)
 800f77a:	627b      	str	r3, [r7, #36]	; 0x24
 800f77c:	e00d      	b.n	800f79a <UART_SetConfig+0x366>
 800f77e:	f7fd feed 	bl	800d55c <HAL_RCC_GetSysClockFreq>
 800f782:	6278      	str	r0, [r7, #36]	; 0x24
 800f784:	e009      	b.n	800f79a <UART_SetConfig+0x366>
 800f786:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f78a:	627b      	str	r3, [r7, #36]	; 0x24
 800f78c:	e005      	b.n	800f79a <UART_SetConfig+0x366>
 800f78e:	2300      	movs	r3, #0
 800f790:	627b      	str	r3, [r7, #36]	; 0x24
 800f792:	2301      	movs	r3, #1
 800f794:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f798:	bf00      	nop
 800f79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	f000 8130 	beq.w	800fa02 <UART_SetConfig+0x5ce>
 800f7a2:	697b      	ldr	r3, [r7, #20]
 800f7a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7a6:	4a94      	ldr	r2, [pc, #592]	; (800f9f8 <UART_SetConfig+0x5c4>)
 800f7a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f7ac:	461a      	mov	r2, r3
 800f7ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7b0:	fbb3 f3f2 	udiv	r3, r3, r2
 800f7b4:	61bb      	str	r3, [r7, #24]
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	685a      	ldr	r2, [r3, #4]
 800f7ba:	4613      	mov	r3, r2
 800f7bc:	005b      	lsls	r3, r3, #1
 800f7be:	4413      	add	r3, r2
 800f7c0:	69ba      	ldr	r2, [r7, #24]
 800f7c2:	429a      	cmp	r2, r3
 800f7c4:	d305      	bcc.n	800f7d2 <UART_SetConfig+0x39e>
 800f7c6:	697b      	ldr	r3, [r7, #20]
 800f7c8:	685b      	ldr	r3, [r3, #4]
 800f7ca:	031b      	lsls	r3, r3, #12
 800f7cc:	69ba      	ldr	r2, [r7, #24]
 800f7ce:	429a      	cmp	r2, r3
 800f7d0:	d903      	bls.n	800f7da <UART_SetConfig+0x3a6>
 800f7d2:	2301      	movs	r3, #1
 800f7d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f7d8:	e113      	b.n	800fa02 <UART_SetConfig+0x5ce>
 800f7da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7dc:	2200      	movs	r2, #0
 800f7de:	60bb      	str	r3, [r7, #8]
 800f7e0:	60fa      	str	r2, [r7, #12]
 800f7e2:	697b      	ldr	r3, [r7, #20]
 800f7e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7e6:	4a84      	ldr	r2, [pc, #528]	; (800f9f8 <UART_SetConfig+0x5c4>)
 800f7e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f7ec:	b29b      	uxth	r3, r3
 800f7ee:	2200      	movs	r2, #0
 800f7f0:	603b      	str	r3, [r7, #0]
 800f7f2:	607a      	str	r2, [r7, #4]
 800f7f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f7f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f7fc:	f7f1 fa6c 	bl	8000cd8 <__aeabi_uldivmod>
 800f800:	4602      	mov	r2, r0
 800f802:	460b      	mov	r3, r1
 800f804:	4610      	mov	r0, r2
 800f806:	4619      	mov	r1, r3
 800f808:	f04f 0200 	mov.w	r2, #0
 800f80c:	f04f 0300 	mov.w	r3, #0
 800f810:	020b      	lsls	r3, r1, #8
 800f812:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f816:	0202      	lsls	r2, r0, #8
 800f818:	6979      	ldr	r1, [r7, #20]
 800f81a:	6849      	ldr	r1, [r1, #4]
 800f81c:	0849      	lsrs	r1, r1, #1
 800f81e:	2000      	movs	r0, #0
 800f820:	460c      	mov	r4, r1
 800f822:	4605      	mov	r5, r0
 800f824:	eb12 0804 	adds.w	r8, r2, r4
 800f828:	eb43 0905 	adc.w	r9, r3, r5
 800f82c:	697b      	ldr	r3, [r7, #20]
 800f82e:	685b      	ldr	r3, [r3, #4]
 800f830:	2200      	movs	r2, #0
 800f832:	469a      	mov	sl, r3
 800f834:	4693      	mov	fp, r2
 800f836:	4652      	mov	r2, sl
 800f838:	465b      	mov	r3, fp
 800f83a:	4640      	mov	r0, r8
 800f83c:	4649      	mov	r1, r9
 800f83e:	f7f1 fa4b 	bl	8000cd8 <__aeabi_uldivmod>
 800f842:	4602      	mov	r2, r0
 800f844:	460b      	mov	r3, r1
 800f846:	4613      	mov	r3, r2
 800f848:	623b      	str	r3, [r7, #32]
 800f84a:	6a3b      	ldr	r3, [r7, #32]
 800f84c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f850:	d308      	bcc.n	800f864 <UART_SetConfig+0x430>
 800f852:	6a3b      	ldr	r3, [r7, #32]
 800f854:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f858:	d204      	bcs.n	800f864 <UART_SetConfig+0x430>
 800f85a:	697b      	ldr	r3, [r7, #20]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	6a3a      	ldr	r2, [r7, #32]
 800f860:	60da      	str	r2, [r3, #12]
 800f862:	e0ce      	b.n	800fa02 <UART_SetConfig+0x5ce>
 800f864:	2301      	movs	r3, #1
 800f866:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f86a:	e0ca      	b.n	800fa02 <UART_SetConfig+0x5ce>
 800f86c:	697b      	ldr	r3, [r7, #20]
 800f86e:	69db      	ldr	r3, [r3, #28]
 800f870:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f874:	d166      	bne.n	800f944 <UART_SetConfig+0x510>
 800f876:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f87a:	2b08      	cmp	r3, #8
 800f87c:	d827      	bhi.n	800f8ce <UART_SetConfig+0x49a>
 800f87e:	a201      	add	r2, pc, #4	; (adr r2, 800f884 <UART_SetConfig+0x450>)
 800f880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f884:	0800f8a9 	.word	0x0800f8a9
 800f888:	0800f8b1 	.word	0x0800f8b1
 800f88c:	0800f8b9 	.word	0x0800f8b9
 800f890:	0800f8cf 	.word	0x0800f8cf
 800f894:	0800f8bf 	.word	0x0800f8bf
 800f898:	0800f8cf 	.word	0x0800f8cf
 800f89c:	0800f8cf 	.word	0x0800f8cf
 800f8a0:	0800f8cf 	.word	0x0800f8cf
 800f8a4:	0800f8c7 	.word	0x0800f8c7
 800f8a8:	f7fd fec6 	bl	800d638 <HAL_RCC_GetPCLK1Freq>
 800f8ac:	6278      	str	r0, [r7, #36]	; 0x24
 800f8ae:	e014      	b.n	800f8da <UART_SetConfig+0x4a6>
 800f8b0:	f7fd fed8 	bl	800d664 <HAL_RCC_GetPCLK2Freq>
 800f8b4:	6278      	str	r0, [r7, #36]	; 0x24
 800f8b6:	e010      	b.n	800f8da <UART_SetConfig+0x4a6>
 800f8b8:	4b4e      	ldr	r3, [pc, #312]	; (800f9f4 <UART_SetConfig+0x5c0>)
 800f8ba:	627b      	str	r3, [r7, #36]	; 0x24
 800f8bc:	e00d      	b.n	800f8da <UART_SetConfig+0x4a6>
 800f8be:	f7fd fe4d 	bl	800d55c <HAL_RCC_GetSysClockFreq>
 800f8c2:	6278      	str	r0, [r7, #36]	; 0x24
 800f8c4:	e009      	b.n	800f8da <UART_SetConfig+0x4a6>
 800f8c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f8ca:	627b      	str	r3, [r7, #36]	; 0x24
 800f8cc:	e005      	b.n	800f8da <UART_SetConfig+0x4a6>
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	627b      	str	r3, [r7, #36]	; 0x24
 800f8d2:	2301      	movs	r3, #1
 800f8d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f8d8:	bf00      	nop
 800f8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	f000 8090 	beq.w	800fa02 <UART_SetConfig+0x5ce>
 800f8e2:	697b      	ldr	r3, [r7, #20]
 800f8e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8e6:	4a44      	ldr	r2, [pc, #272]	; (800f9f8 <UART_SetConfig+0x5c4>)
 800f8e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f8ec:	461a      	mov	r2, r3
 800f8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8f0:	fbb3 f3f2 	udiv	r3, r3, r2
 800f8f4:	005a      	lsls	r2, r3, #1
 800f8f6:	697b      	ldr	r3, [r7, #20]
 800f8f8:	685b      	ldr	r3, [r3, #4]
 800f8fa:	085b      	lsrs	r3, r3, #1
 800f8fc:	441a      	add	r2, r3
 800f8fe:	697b      	ldr	r3, [r7, #20]
 800f900:	685b      	ldr	r3, [r3, #4]
 800f902:	fbb2 f3f3 	udiv	r3, r2, r3
 800f906:	623b      	str	r3, [r7, #32]
 800f908:	6a3b      	ldr	r3, [r7, #32]
 800f90a:	2b0f      	cmp	r3, #15
 800f90c:	d916      	bls.n	800f93c <UART_SetConfig+0x508>
 800f90e:	6a3b      	ldr	r3, [r7, #32]
 800f910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f914:	d212      	bcs.n	800f93c <UART_SetConfig+0x508>
 800f916:	6a3b      	ldr	r3, [r7, #32]
 800f918:	b29b      	uxth	r3, r3
 800f91a:	f023 030f 	bic.w	r3, r3, #15
 800f91e:	83fb      	strh	r3, [r7, #30]
 800f920:	6a3b      	ldr	r3, [r7, #32]
 800f922:	085b      	lsrs	r3, r3, #1
 800f924:	b29b      	uxth	r3, r3
 800f926:	f003 0307 	and.w	r3, r3, #7
 800f92a:	b29a      	uxth	r2, r3
 800f92c:	8bfb      	ldrh	r3, [r7, #30]
 800f92e:	4313      	orrs	r3, r2
 800f930:	83fb      	strh	r3, [r7, #30]
 800f932:	697b      	ldr	r3, [r7, #20]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	8bfa      	ldrh	r2, [r7, #30]
 800f938:	60da      	str	r2, [r3, #12]
 800f93a:	e062      	b.n	800fa02 <UART_SetConfig+0x5ce>
 800f93c:	2301      	movs	r3, #1
 800f93e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f942:	e05e      	b.n	800fa02 <UART_SetConfig+0x5ce>
 800f944:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f948:	2b08      	cmp	r3, #8
 800f94a:	d828      	bhi.n	800f99e <UART_SetConfig+0x56a>
 800f94c:	a201      	add	r2, pc, #4	; (adr r2, 800f954 <UART_SetConfig+0x520>)
 800f94e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f952:	bf00      	nop
 800f954:	0800f979 	.word	0x0800f979
 800f958:	0800f981 	.word	0x0800f981
 800f95c:	0800f989 	.word	0x0800f989
 800f960:	0800f99f 	.word	0x0800f99f
 800f964:	0800f98f 	.word	0x0800f98f
 800f968:	0800f99f 	.word	0x0800f99f
 800f96c:	0800f99f 	.word	0x0800f99f
 800f970:	0800f99f 	.word	0x0800f99f
 800f974:	0800f997 	.word	0x0800f997
 800f978:	f7fd fe5e 	bl	800d638 <HAL_RCC_GetPCLK1Freq>
 800f97c:	6278      	str	r0, [r7, #36]	; 0x24
 800f97e:	e014      	b.n	800f9aa <UART_SetConfig+0x576>
 800f980:	f7fd fe70 	bl	800d664 <HAL_RCC_GetPCLK2Freq>
 800f984:	6278      	str	r0, [r7, #36]	; 0x24
 800f986:	e010      	b.n	800f9aa <UART_SetConfig+0x576>
 800f988:	4b1a      	ldr	r3, [pc, #104]	; (800f9f4 <UART_SetConfig+0x5c0>)
 800f98a:	627b      	str	r3, [r7, #36]	; 0x24
 800f98c:	e00d      	b.n	800f9aa <UART_SetConfig+0x576>
 800f98e:	f7fd fde5 	bl	800d55c <HAL_RCC_GetSysClockFreq>
 800f992:	6278      	str	r0, [r7, #36]	; 0x24
 800f994:	e009      	b.n	800f9aa <UART_SetConfig+0x576>
 800f996:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f99a:	627b      	str	r3, [r7, #36]	; 0x24
 800f99c:	e005      	b.n	800f9aa <UART_SetConfig+0x576>
 800f99e:	2300      	movs	r3, #0
 800f9a0:	627b      	str	r3, [r7, #36]	; 0x24
 800f9a2:	2301      	movs	r3, #1
 800f9a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f9a8:	bf00      	nop
 800f9aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d028      	beq.n	800fa02 <UART_SetConfig+0x5ce>
 800f9b0:	697b      	ldr	r3, [r7, #20]
 800f9b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9b4:	4a10      	ldr	r2, [pc, #64]	; (800f9f8 <UART_SetConfig+0x5c4>)
 800f9b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f9ba:	461a      	mov	r2, r3
 800f9bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9be:	fbb3 f2f2 	udiv	r2, r3, r2
 800f9c2:	697b      	ldr	r3, [r7, #20]
 800f9c4:	685b      	ldr	r3, [r3, #4]
 800f9c6:	085b      	lsrs	r3, r3, #1
 800f9c8:	441a      	add	r2, r3
 800f9ca:	697b      	ldr	r3, [r7, #20]
 800f9cc:	685b      	ldr	r3, [r3, #4]
 800f9ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800f9d2:	623b      	str	r3, [r7, #32]
 800f9d4:	6a3b      	ldr	r3, [r7, #32]
 800f9d6:	2b0f      	cmp	r3, #15
 800f9d8:	d910      	bls.n	800f9fc <UART_SetConfig+0x5c8>
 800f9da:	6a3b      	ldr	r3, [r7, #32]
 800f9dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f9e0:	d20c      	bcs.n	800f9fc <UART_SetConfig+0x5c8>
 800f9e2:	6a3b      	ldr	r3, [r7, #32]
 800f9e4:	b29a      	uxth	r2, r3
 800f9e6:	697b      	ldr	r3, [r7, #20]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	60da      	str	r2, [r3, #12]
 800f9ec:	e009      	b.n	800fa02 <UART_SetConfig+0x5ce>
 800f9ee:	bf00      	nop
 800f9f0:	40008000 	.word	0x40008000
 800f9f4:	00f42400 	.word	0x00f42400
 800f9f8:	08018228 	.word	0x08018228
 800f9fc:	2301      	movs	r3, #1
 800f9fe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800fa02:	697b      	ldr	r3, [r7, #20]
 800fa04:	2201      	movs	r2, #1
 800fa06:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800fa0a:	697b      	ldr	r3, [r7, #20]
 800fa0c:	2201      	movs	r2, #1
 800fa0e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 800fa12:	697b      	ldr	r3, [r7, #20]
 800fa14:	2200      	movs	r2, #0
 800fa16:	675a      	str	r2, [r3, #116]	; 0x74
 800fa18:	697b      	ldr	r3, [r7, #20]
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	679a      	str	r2, [r3, #120]	; 0x78
 800fa1e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800fa22:	4618      	mov	r0, r3
 800fa24:	3730      	adds	r7, #48	; 0x30
 800fa26:	46bd      	mov	sp, r7
 800fa28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800fa2c <UART_AdvFeatureConfig>:
 800fa2c:	b480      	push	{r7}
 800fa2e:	b083      	sub	sp, #12
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	6078      	str	r0, [r7, #4]
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa38:	f003 0308 	and.w	r3, r3, #8
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d00a      	beq.n	800fa56 <UART_AdvFeatureConfig+0x2a>
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	685b      	ldr	r3, [r3, #4]
 800fa46:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	430a      	orrs	r2, r1
 800fa54:	605a      	str	r2, [r3, #4]
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa5a:	f003 0301 	and.w	r3, r3, #1
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d00a      	beq.n	800fa78 <UART_AdvFeatureConfig+0x4c>
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	685b      	ldr	r3, [r3, #4]
 800fa68:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	430a      	orrs	r2, r1
 800fa76:	605a      	str	r2, [r3, #4]
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa7c:	f003 0302 	and.w	r3, r3, #2
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d00a      	beq.n	800fa9a <UART_AdvFeatureConfig+0x6e>
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	685b      	ldr	r3, [r3, #4]
 800fa8a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	430a      	orrs	r2, r1
 800fa98:	605a      	str	r2, [r3, #4]
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa9e:	f003 0304 	and.w	r3, r3, #4
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d00a      	beq.n	800fabc <UART_AdvFeatureConfig+0x90>
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	685b      	ldr	r3, [r3, #4]
 800faac:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	430a      	orrs	r2, r1
 800faba:	605a      	str	r2, [r3, #4]
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fac0:	f003 0310 	and.w	r3, r3, #16
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d00a      	beq.n	800fade <UART_AdvFeatureConfig+0xb2>
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	689b      	ldr	r3, [r3, #8]
 800face:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	430a      	orrs	r2, r1
 800fadc:	609a      	str	r2, [r3, #8]
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fae2:	f003 0320 	and.w	r3, r3, #32
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d00a      	beq.n	800fb00 <UART_AdvFeatureConfig+0xd4>
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	689b      	ldr	r3, [r3, #8]
 800faf0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	430a      	orrs	r2, r1
 800fafe:	609a      	str	r2, [r3, #8]
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d01a      	beq.n	800fb42 <UART_AdvFeatureConfig+0x116>
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	685b      	ldr	r3, [r3, #4]
 800fb12:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	430a      	orrs	r2, r1
 800fb20:	605a      	str	r2, [r3, #4]
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fb26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fb2a:	d10a      	bne.n	800fb42 <UART_AdvFeatureConfig+0x116>
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	685b      	ldr	r3, [r3, #4]
 800fb32:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	430a      	orrs	r2, r1
 800fb40:	605a      	str	r2, [r3, #4]
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d00a      	beq.n	800fb64 <UART_AdvFeatureConfig+0x138>
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	685b      	ldr	r3, [r3, #4]
 800fb54:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	430a      	orrs	r2, r1
 800fb62:	605a      	str	r2, [r3, #4]
 800fb64:	bf00      	nop
 800fb66:	370c      	adds	r7, #12
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6e:	4770      	bx	lr

0800fb70 <UART_CheckIdleState>:
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b098      	sub	sp, #96	; 0x60
 800fb74:	af02      	add	r7, sp, #8
 800fb76:	6078      	str	r0, [r7, #4]
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800fb80:	f7fa fb48 	bl	800a214 <HAL_GetTick>
 800fb84:	6578      	str	r0, [r7, #84]	; 0x54
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	f003 0308 	and.w	r3, r3, #8
 800fb90:	2b08      	cmp	r3, #8
 800fb92:	d12f      	bne.n	800fbf4 <UART_CheckIdleState+0x84>
 800fb94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800fb98:	9300      	str	r3, [sp, #0]
 800fb9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800fba2:	6878      	ldr	r0, [r7, #4]
 800fba4:	f000 f88e 	bl	800fcc4 <UART_WaitOnFlagUntilTimeout>
 800fba8:	4603      	mov	r3, r0
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d022      	beq.n	800fbf4 <UART_CheckIdleState+0x84>
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	63bb      	str	r3, [r7, #56]	; 0x38
 800fbb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbb6:	e853 3f00 	ldrex	r3, [r3]
 800fbba:	637b      	str	r3, [r7, #52]	; 0x34
 800fbbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fbc2:	653b      	str	r3, [r7, #80]	; 0x50
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	461a      	mov	r2, r3
 800fbca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fbcc:	647b      	str	r3, [r7, #68]	; 0x44
 800fbce:	643a      	str	r2, [r7, #64]	; 0x40
 800fbd0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fbd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fbd4:	e841 2300 	strex	r3, r2, [r1]
 800fbd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fbda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d1e6      	bne.n	800fbae <UART_CheckIdleState+0x3e>
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	2220      	movs	r2, #32
 800fbe4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	2200      	movs	r2, #0
 800fbec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800fbf0:	2303      	movs	r3, #3
 800fbf2:	e063      	b.n	800fcbc <UART_CheckIdleState+0x14c>
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	f003 0304 	and.w	r3, r3, #4
 800fbfe:	2b04      	cmp	r3, #4
 800fc00:	d149      	bne.n	800fc96 <UART_CheckIdleState+0x126>
 800fc02:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800fc06:	9300      	str	r3, [sp, #0]
 800fc08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800fc10:	6878      	ldr	r0, [r7, #4]
 800fc12:	f000 f857 	bl	800fcc4 <UART_WaitOnFlagUntilTimeout>
 800fc16:	4603      	mov	r3, r0
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d03c      	beq.n	800fc96 <UART_CheckIdleState+0x126>
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	627b      	str	r3, [r7, #36]	; 0x24
 800fc22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc24:	e853 3f00 	ldrex	r3, [r3]
 800fc28:	623b      	str	r3, [r7, #32]
 800fc2a:	6a3b      	ldr	r3, [r7, #32]
 800fc2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fc30:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	461a      	mov	r2, r3
 800fc38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fc3a:	633b      	str	r3, [r7, #48]	; 0x30
 800fc3c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fc3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fc40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fc42:	e841 2300 	strex	r3, r2, [r1]
 800fc46:	62bb      	str	r3, [r7, #40]	; 0x28
 800fc48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d1e6      	bne.n	800fc1c <UART_CheckIdleState+0xac>
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	3308      	adds	r3, #8
 800fc54:	613b      	str	r3, [r7, #16]
 800fc56:	693b      	ldr	r3, [r7, #16]
 800fc58:	e853 3f00 	ldrex	r3, [r3]
 800fc5c:	60fb      	str	r3, [r7, #12]
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	f023 0301 	bic.w	r3, r3, #1
 800fc64:	64bb      	str	r3, [r7, #72]	; 0x48
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	3308      	adds	r3, #8
 800fc6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fc6e:	61fa      	str	r2, [r7, #28]
 800fc70:	61bb      	str	r3, [r7, #24]
 800fc72:	69b9      	ldr	r1, [r7, #24]
 800fc74:	69fa      	ldr	r2, [r7, #28]
 800fc76:	e841 2300 	strex	r3, r2, [r1]
 800fc7a:	617b      	str	r3, [r7, #20]
 800fc7c:	697b      	ldr	r3, [r7, #20]
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d1e5      	bne.n	800fc4e <UART_CheckIdleState+0xde>
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	2220      	movs	r2, #32
 800fc86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800fc92:	2303      	movs	r3, #3
 800fc94:	e012      	b.n	800fcbc <UART_CheckIdleState+0x14c>
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	2220      	movs	r2, #32
 800fc9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	2220      	movs	r2, #32
 800fca2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	2200      	movs	r2, #0
 800fcaa:	66da      	str	r2, [r3, #108]	; 0x6c
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	2200      	movs	r2, #0
 800fcb0:	671a      	str	r2, [r3, #112]	; 0x70
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800fcba:	2300      	movs	r3, #0
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	3758      	adds	r7, #88	; 0x58
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd80      	pop	{r7, pc}

0800fcc4 <UART_WaitOnFlagUntilTimeout>:
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b084      	sub	sp, #16
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	60f8      	str	r0, [r7, #12]
 800fccc:	60b9      	str	r1, [r7, #8]
 800fcce:	603b      	str	r3, [r7, #0]
 800fcd0:	4613      	mov	r3, r2
 800fcd2:	71fb      	strb	r3, [r7, #7]
 800fcd4:	e04f      	b.n	800fd76 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fcd6:	69bb      	ldr	r3, [r7, #24]
 800fcd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcdc:	d04b      	beq.n	800fd76 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fcde:	f7fa fa99 	bl	800a214 <HAL_GetTick>
 800fce2:	4602      	mov	r2, r0
 800fce4:	683b      	ldr	r3, [r7, #0]
 800fce6:	1ad3      	subs	r3, r2, r3
 800fce8:	69ba      	ldr	r2, [r7, #24]
 800fcea:	429a      	cmp	r2, r3
 800fcec:	d302      	bcc.n	800fcf4 <UART_WaitOnFlagUntilTimeout+0x30>
 800fcee:	69bb      	ldr	r3, [r7, #24]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d101      	bne.n	800fcf8 <UART_WaitOnFlagUntilTimeout+0x34>
 800fcf4:	2303      	movs	r3, #3
 800fcf6:	e04e      	b.n	800fd96 <UART_WaitOnFlagUntilTimeout+0xd2>
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	f003 0304 	and.w	r3, r3, #4
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d037      	beq.n	800fd76 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fd06:	68bb      	ldr	r3, [r7, #8]
 800fd08:	2b80      	cmp	r3, #128	; 0x80
 800fd0a:	d034      	beq.n	800fd76 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fd0c:	68bb      	ldr	r3, [r7, #8]
 800fd0e:	2b40      	cmp	r3, #64	; 0x40
 800fd10:	d031      	beq.n	800fd76 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	69db      	ldr	r3, [r3, #28]
 800fd18:	f003 0308 	and.w	r3, r3, #8
 800fd1c:	2b08      	cmp	r3, #8
 800fd1e:	d110      	bne.n	800fd42 <UART_WaitOnFlagUntilTimeout+0x7e>
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	2208      	movs	r2, #8
 800fd26:	621a      	str	r2, [r3, #32]
 800fd28:	68f8      	ldr	r0, [r7, #12]
 800fd2a:	f000 f838 	bl	800fd9e <UART_EndRxTransfer>
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	2208      	movs	r2, #8
 800fd32:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	2200      	movs	r2, #0
 800fd3a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800fd3e:	2301      	movs	r3, #1
 800fd40:	e029      	b.n	800fd96 <UART_WaitOnFlagUntilTimeout+0xd2>
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	69db      	ldr	r3, [r3, #28]
 800fd48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fd4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fd50:	d111      	bne.n	800fd76 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fd5a:	621a      	str	r2, [r3, #32]
 800fd5c:	68f8      	ldr	r0, [r7, #12]
 800fd5e:	f000 f81e 	bl	800fd9e <UART_EndRxTransfer>
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	2220      	movs	r2, #32
 800fd66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	2200      	movs	r2, #0
 800fd6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800fd72:	2303      	movs	r3, #3
 800fd74:	e00f      	b.n	800fd96 <UART_WaitOnFlagUntilTimeout+0xd2>
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	69da      	ldr	r2, [r3, #28]
 800fd7c:	68bb      	ldr	r3, [r7, #8]
 800fd7e:	4013      	ands	r3, r2
 800fd80:	68ba      	ldr	r2, [r7, #8]
 800fd82:	429a      	cmp	r2, r3
 800fd84:	bf0c      	ite	eq
 800fd86:	2301      	moveq	r3, #1
 800fd88:	2300      	movne	r3, #0
 800fd8a:	b2db      	uxtb	r3, r3
 800fd8c:	461a      	mov	r2, r3
 800fd8e:	79fb      	ldrb	r3, [r7, #7]
 800fd90:	429a      	cmp	r2, r3
 800fd92:	d0a0      	beq.n	800fcd6 <UART_WaitOnFlagUntilTimeout+0x12>
 800fd94:	2300      	movs	r3, #0
 800fd96:	4618      	mov	r0, r3
 800fd98:	3710      	adds	r7, #16
 800fd9a:	46bd      	mov	sp, r7
 800fd9c:	bd80      	pop	{r7, pc}

0800fd9e <UART_EndRxTransfer>:
 800fd9e:	b480      	push	{r7}
 800fda0:	b095      	sub	sp, #84	; 0x54
 800fda2:	af00      	add	r7, sp, #0
 800fda4:	6078      	str	r0, [r7, #4]
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	637b      	str	r3, [r7, #52]	; 0x34
 800fdac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdae:	e853 3f00 	ldrex	r3, [r3]
 800fdb2:	633b      	str	r3, [r7, #48]	; 0x30
 800fdb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdb6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fdba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	461a      	mov	r2, r3
 800fdc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fdc4:	643b      	str	r3, [r7, #64]	; 0x40
 800fdc6:	63fa      	str	r2, [r7, #60]	; 0x3c
 800fdc8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fdca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fdcc:	e841 2300 	strex	r3, r2, [r1]
 800fdd0:	63bb      	str	r3, [r7, #56]	; 0x38
 800fdd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d1e6      	bne.n	800fda6 <UART_EndRxTransfer+0x8>
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	3308      	adds	r3, #8
 800fdde:	623b      	str	r3, [r7, #32]
 800fde0:	6a3b      	ldr	r3, [r7, #32]
 800fde2:	e853 3f00 	ldrex	r3, [r3]
 800fde6:	61fb      	str	r3, [r7, #28]
 800fde8:	69fb      	ldr	r3, [r7, #28]
 800fdea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800fdee:	f023 0301 	bic.w	r3, r3, #1
 800fdf2:	64bb      	str	r3, [r7, #72]	; 0x48
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	3308      	adds	r3, #8
 800fdfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fdfc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fdfe:	62bb      	str	r3, [r7, #40]	; 0x28
 800fe00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fe02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fe04:	e841 2300 	strex	r3, r2, [r1]
 800fe08:	627b      	str	r3, [r7, #36]	; 0x24
 800fe0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d1e3      	bne.n	800fdd8 <UART_EndRxTransfer+0x3a>
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe14:	2b01      	cmp	r3, #1
 800fe16:	d118      	bne.n	800fe4a <UART_EndRxTransfer+0xac>
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	60fb      	str	r3, [r7, #12]
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	e853 3f00 	ldrex	r3, [r3]
 800fe24:	60bb      	str	r3, [r7, #8]
 800fe26:	68bb      	ldr	r3, [r7, #8]
 800fe28:	f023 0310 	bic.w	r3, r3, #16
 800fe2c:	647b      	str	r3, [r7, #68]	; 0x44
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	461a      	mov	r2, r3
 800fe34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fe36:	61bb      	str	r3, [r7, #24]
 800fe38:	617a      	str	r2, [r7, #20]
 800fe3a:	6979      	ldr	r1, [r7, #20]
 800fe3c:	69ba      	ldr	r2, [r7, #24]
 800fe3e:	e841 2300 	strex	r3, r2, [r1]
 800fe42:	613b      	str	r3, [r7, #16]
 800fe44:	693b      	ldr	r3, [r7, #16]
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d1e6      	bne.n	800fe18 <UART_EndRxTransfer+0x7a>
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	2220      	movs	r2, #32
 800fe4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	2200      	movs	r2, #0
 800fe56:	66da      	str	r2, [r3, #108]	; 0x6c
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	675a      	str	r2, [r3, #116]	; 0x74
 800fe5e:	bf00      	nop
 800fe60:	3754      	adds	r7, #84	; 0x54
 800fe62:	46bd      	mov	sp, r7
 800fe64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe68:	4770      	bx	lr

0800fe6a <UART_DMAAbortOnError>:
 800fe6a:	b580      	push	{r7, lr}
 800fe6c:	b084      	sub	sp, #16
 800fe6e:	af00      	add	r7, sp, #0
 800fe70:	6078      	str	r0, [r7, #4]
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fe76:	60fb      	str	r3, [r7, #12]
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	2200      	movs	r2, #0
 800fe84:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 800fe88:	68f8      	ldr	r0, [r7, #12]
 800fe8a:	f7ff fabd 	bl	800f408 <HAL_UART_ErrorCallback>
 800fe8e:	bf00      	nop
 800fe90:	3710      	adds	r7, #16
 800fe92:	46bd      	mov	sp, r7
 800fe94:	bd80      	pop	{r7, pc}

0800fe96 <UART_EndTransmit_IT>:
 800fe96:	b580      	push	{r7, lr}
 800fe98:	b088      	sub	sp, #32
 800fe9a:	af00      	add	r7, sp, #0
 800fe9c:	6078      	str	r0, [r7, #4]
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	60fb      	str	r3, [r7, #12]
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	e853 3f00 	ldrex	r3, [r3]
 800feaa:	60bb      	str	r3, [r7, #8]
 800feac:	68bb      	ldr	r3, [r7, #8]
 800feae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800feb2:	61fb      	str	r3, [r7, #28]
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	461a      	mov	r2, r3
 800feba:	69fb      	ldr	r3, [r7, #28]
 800febc:	61bb      	str	r3, [r7, #24]
 800febe:	617a      	str	r2, [r7, #20]
 800fec0:	6979      	ldr	r1, [r7, #20]
 800fec2:	69ba      	ldr	r2, [r7, #24]
 800fec4:	e841 2300 	strex	r3, r2, [r1]
 800fec8:	613b      	str	r3, [r7, #16]
 800feca:	693b      	ldr	r3, [r7, #16]
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d1e6      	bne.n	800fe9e <UART_EndTransmit_IT+0x8>
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	2220      	movs	r2, #32
 800fed4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2200      	movs	r2, #0
 800fedc:	679a      	str	r2, [r3, #120]	; 0x78
 800fede:	6878      	ldr	r0, [r7, #4]
 800fee0:	f7ff fa88 	bl	800f3f4 <HAL_UART_TxCpltCallback>
 800fee4:	bf00      	nop
 800fee6:	3720      	adds	r7, #32
 800fee8:	46bd      	mov	sp, r7
 800feea:	bd80      	pop	{r7, pc}

0800feec <HAL_UARTEx_WakeupCallback>:
 800feec:	b480      	push	{r7}
 800feee:	b083      	sub	sp, #12
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
 800fef4:	bf00      	nop
 800fef6:	370c      	adds	r7, #12
 800fef8:	46bd      	mov	sp, r7
 800fefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fefe:	4770      	bx	lr

0800ff00 <HAL_UARTEx_RxFifoFullCallback>:
 800ff00:	b480      	push	{r7}
 800ff02:	b083      	sub	sp, #12
 800ff04:	af00      	add	r7, sp, #0
 800ff06:	6078      	str	r0, [r7, #4]
 800ff08:	bf00      	nop
 800ff0a:	370c      	adds	r7, #12
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff12:	4770      	bx	lr

0800ff14 <HAL_UARTEx_TxFifoEmptyCallback>:
 800ff14:	b480      	push	{r7}
 800ff16:	b083      	sub	sp, #12
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
 800ff1c:	bf00      	nop
 800ff1e:	370c      	adds	r7, #12
 800ff20:	46bd      	mov	sp, r7
 800ff22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff26:	4770      	bx	lr

0800ff28 <HAL_UARTEx_DisableFifoMode>:
 800ff28:	b480      	push	{r7}
 800ff2a:	b085      	sub	sp, #20
 800ff2c:	af00      	add	r7, sp, #0
 800ff2e:	6078      	str	r0, [r7, #4]
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ff36:	2b01      	cmp	r3, #1
 800ff38:	d101      	bne.n	800ff3e <HAL_UARTEx_DisableFifoMode+0x16>
 800ff3a:	2302      	movs	r3, #2
 800ff3c:	e027      	b.n	800ff8e <HAL_UARTEx_DisableFifoMode+0x66>
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	2201      	movs	r2, #1
 800ff42:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	2224      	movs	r2, #36	; 0x24
 800ff4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	60fb      	str	r3, [r7, #12]
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	681a      	ldr	r2, [r3, #0]
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	f022 0201 	bic.w	r2, r2, #1
 800ff64:	601a      	str	r2, [r3, #0]
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ff6c:	60fb      	str	r3, [r7, #12]
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	2200      	movs	r2, #0
 800ff72:	665a      	str	r2, [r3, #100]	; 0x64
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	68fa      	ldr	r2, [r7, #12]
 800ff7a:	601a      	str	r2, [r3, #0]
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	2220      	movs	r2, #32
 800ff80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	2200      	movs	r2, #0
 800ff88:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	4618      	mov	r0, r3
 800ff90:	3714      	adds	r7, #20
 800ff92:	46bd      	mov	sp, r7
 800ff94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff98:	4770      	bx	lr

0800ff9a <HAL_UARTEx_SetTxFifoThreshold>:
 800ff9a:	b580      	push	{r7, lr}
 800ff9c:	b084      	sub	sp, #16
 800ff9e:	af00      	add	r7, sp, #0
 800ffa0:	6078      	str	r0, [r7, #4]
 800ffa2:	6039      	str	r1, [r7, #0]
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ffaa:	2b01      	cmp	r3, #1
 800ffac:	d101      	bne.n	800ffb2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ffae:	2302      	movs	r3, #2
 800ffb0:	e02d      	b.n	801000e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	2201      	movs	r2, #1
 800ffb6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	2224      	movs	r2, #36	; 0x24
 800ffbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	60fb      	str	r3, [r7, #12]
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	681a      	ldr	r2, [r3, #0]
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	f022 0201 	bic.w	r2, r2, #1
 800ffd8:	601a      	str	r2, [r3, #0]
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	689b      	ldr	r3, [r3, #8]
 800ffe0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	683a      	ldr	r2, [r7, #0]
 800ffea:	430a      	orrs	r2, r1
 800ffec:	609a      	str	r2, [r3, #8]
 800ffee:	6878      	ldr	r0, [r7, #4]
 800fff0:	f000 f850 	bl	8010094 <UARTEx_SetNbDataToProcess>
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	68fa      	ldr	r2, [r7, #12]
 800fffa:	601a      	str	r2, [r3, #0]
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	2220      	movs	r2, #32
 8010000:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	2200      	movs	r2, #0
 8010008:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 801000c:	2300      	movs	r3, #0
 801000e:	4618      	mov	r0, r3
 8010010:	3710      	adds	r7, #16
 8010012:	46bd      	mov	sp, r7
 8010014:	bd80      	pop	{r7, pc}

08010016 <HAL_UARTEx_SetRxFifoThreshold>:
 8010016:	b580      	push	{r7, lr}
 8010018:	b084      	sub	sp, #16
 801001a:	af00      	add	r7, sp, #0
 801001c:	6078      	str	r0, [r7, #4]
 801001e:	6039      	str	r1, [r7, #0]
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8010026:	2b01      	cmp	r3, #1
 8010028:	d101      	bne.n	801002e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801002a:	2302      	movs	r3, #2
 801002c:	e02d      	b.n	801008a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	2201      	movs	r2, #1
 8010032:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	2224      	movs	r2, #36	; 0x24
 801003a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	60fb      	str	r3, [r7, #12]
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	681a      	ldr	r2, [r3, #0]
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	f022 0201 	bic.w	r2, r2, #1
 8010054:	601a      	str	r2, [r3, #0]
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	689b      	ldr	r3, [r3, #8]
 801005c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	683a      	ldr	r2, [r7, #0]
 8010066:	430a      	orrs	r2, r1
 8010068:	609a      	str	r2, [r3, #8]
 801006a:	6878      	ldr	r0, [r7, #4]
 801006c:	f000 f812 	bl	8010094 <UARTEx_SetNbDataToProcess>
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	68fa      	ldr	r2, [r7, #12]
 8010076:	601a      	str	r2, [r3, #0]
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	2220      	movs	r2, #32
 801007c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	2200      	movs	r2, #0
 8010084:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8010088:	2300      	movs	r3, #0
 801008a:	4618      	mov	r0, r3
 801008c:	3710      	adds	r7, #16
 801008e:	46bd      	mov	sp, r7
 8010090:	bd80      	pop	{r7, pc}
	...

08010094 <UARTEx_SetNbDataToProcess>:
 8010094:	b480      	push	{r7}
 8010096:	b085      	sub	sp, #20
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d108      	bne.n	80100b6 <UARTEx_SetNbDataToProcess+0x22>
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	2201      	movs	r2, #1
 80100a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	2201      	movs	r2, #1
 80100b0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80100b4:	e031      	b.n	801011a <UARTEx_SetNbDataToProcess+0x86>
 80100b6:	2308      	movs	r3, #8
 80100b8:	73fb      	strb	r3, [r7, #15]
 80100ba:	2308      	movs	r3, #8
 80100bc:	73bb      	strb	r3, [r7, #14]
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	689b      	ldr	r3, [r3, #8]
 80100c4:	0e5b      	lsrs	r3, r3, #25
 80100c6:	b2db      	uxtb	r3, r3
 80100c8:	f003 0307 	and.w	r3, r3, #7
 80100cc:	737b      	strb	r3, [r7, #13]
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	689b      	ldr	r3, [r3, #8]
 80100d4:	0f5b      	lsrs	r3, r3, #29
 80100d6:	b2db      	uxtb	r3, r3
 80100d8:	f003 0307 	and.w	r3, r3, #7
 80100dc:	733b      	strb	r3, [r7, #12]
 80100de:	7bbb      	ldrb	r3, [r7, #14]
 80100e0:	7b3a      	ldrb	r2, [r7, #12]
 80100e2:	4911      	ldr	r1, [pc, #68]	; (8010128 <UARTEx_SetNbDataToProcess+0x94>)
 80100e4:	5c8a      	ldrb	r2, [r1, r2]
 80100e6:	fb02 f303 	mul.w	r3, r2, r3
 80100ea:	7b3a      	ldrb	r2, [r7, #12]
 80100ec:	490f      	ldr	r1, [pc, #60]	; (801012c <UARTEx_SetNbDataToProcess+0x98>)
 80100ee:	5c8a      	ldrb	r2, [r1, r2]
 80100f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80100f4:	b29a      	uxth	r2, r3
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80100fc:	7bfb      	ldrb	r3, [r7, #15]
 80100fe:	7b7a      	ldrb	r2, [r7, #13]
 8010100:	4909      	ldr	r1, [pc, #36]	; (8010128 <UARTEx_SetNbDataToProcess+0x94>)
 8010102:	5c8a      	ldrb	r2, [r1, r2]
 8010104:	fb02 f303 	mul.w	r3, r2, r3
 8010108:	7b7a      	ldrb	r2, [r7, #13]
 801010a:	4908      	ldr	r1, [pc, #32]	; (801012c <UARTEx_SetNbDataToProcess+0x98>)
 801010c:	5c8a      	ldrb	r2, [r1, r2]
 801010e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010112:	b29a      	uxth	r2, r3
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801011a:	bf00      	nop
 801011c:	3714      	adds	r7, #20
 801011e:	46bd      	mov	sp, r7
 8010120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010124:	4770      	bx	lr
 8010126:	bf00      	nop
 8010128:	08018240 	.word	0x08018240
 801012c:	08018248 	.word	0x08018248

08010130 <_ZN17AbstractAllocatorD1Ev>:
 8010130:	b480      	push	{r7}
 8010132:	b083      	sub	sp, #12
 8010134:	af00      	add	r7, sp, #0
 8010136:	6078      	str	r0, [r7, #4]
 8010138:	4a04      	ldr	r2, [pc, #16]	; (801014c <_ZN17AbstractAllocatorD1Ev+0x1c>)
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	601a      	str	r2, [r3, #0]
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	4618      	mov	r0, r3
 8010142:	370c      	adds	r7, #12
 8010144:	46bd      	mov	sp, r7
 8010146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801014a:	4770      	bx	lr
 801014c:	080181d4 	.word	0x080181d4

08010150 <_ZN17AbstractAllocatorD0Ev>:
 8010150:	b580      	push	{r7, lr}
 8010152:	b082      	sub	sp, #8
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
 8010158:	6878      	ldr	r0, [r7, #4]
 801015a:	f7ff ffe9 	bl	8010130 <_ZN17AbstractAllocatorD1Ev>
 801015e:	2108      	movs	r1, #8
 8010160:	6878      	ldr	r0, [r7, #4]
 8010162:	f002 fe7a 	bl	8012e5a <_ZdlPvj>
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	4618      	mov	r0, r3
 801016a:	3708      	adds	r7, #8
 801016c:	46bd      	mov	sp, r7
 801016e:	bd80      	pop	{r7, pc}

08010170 <_ZN15SystemAllocator8allocateEP14CanardInstancej>:
 8010170:	b580      	push	{r7, lr}
 8010172:	b086      	sub	sp, #24
 8010174:	af00      	add	r7, sp, #0
 8010176:	60f8      	str	r0, [r7, #12]
 8010178:	60b9      	str	r1, [r7, #8]
 801017a:	607a      	str	r2, [r7, #4]
 801017c:	6878      	ldr	r0, [r7, #4]
 801017e:	f002 fec5 	bl	8012f0c <malloc>
 8010182:	4603      	mov	r3, r0
 8010184:	617b      	str	r3, [r7, #20]
 8010186:	697b      	ldr	r3, [r7, #20]
 8010188:	2b00      	cmp	r3, #0
 801018a:	d105      	bne.n	8010198 <_ZN15SystemAllocator8allocateEP14CanardInstancej+0x28>
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	685b      	ldr	r3, [r3, #4]
 8010190:	3310      	adds	r3, #16
 8010192:	4618      	mov	r0, r3
 8010194:	f7f7 fd86 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
 8010198:	697b      	ldr	r3, [r7, #20]
 801019a:	4618      	mov	r0, r3
 801019c:	3718      	adds	r7, #24
 801019e:	46bd      	mov	sp, r7
 80101a0:	bd80      	pop	{r7, pc}

080101a2 <_ZN15SystemAllocator4freeEP14CanardInstancePv>:
 80101a2:	b580      	push	{r7, lr}
 80101a4:	b084      	sub	sp, #16
 80101a6:	af00      	add	r7, sp, #0
 80101a8:	60f8      	str	r0, [r7, #12]
 80101aa:	60b9      	str	r1, [r7, #8]
 80101ac:	607a      	str	r2, [r7, #4]
 80101ae:	6878      	ldr	r0, [r7, #4]
 80101b0:	f002 feb4 	bl	8012f1c <free>
 80101b4:	bf00      	nop
 80101b6:	3710      	adds	r7, #16
 80101b8:	46bd      	mov	sp, r7
 80101ba:	bd80      	pop	{r7, pc}

080101bc <_ZN15SystemAllocatorD1Ev>:
 80101bc:	b580      	push	{r7, lr}
 80101be:	b082      	sub	sp, #8
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	6078      	str	r0, [r7, #4]
 80101c4:	4a05      	ldr	r2, [pc, #20]	; (80101dc <_ZN15SystemAllocatorD1Ev+0x20>)
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	601a      	str	r2, [r3, #0]
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	4618      	mov	r0, r3
 80101ce:	f7ff ffaf 	bl	8010130 <_ZN17AbstractAllocatorD1Ev>
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	4618      	mov	r0, r3
 80101d6:	3708      	adds	r7, #8
 80101d8:	46bd      	mov	sp, r7
 80101da:	bd80      	pop	{r7, pc}
 80101dc:	08018258 	.word	0x08018258

080101e0 <_ZN15SystemAllocatorD0Ev>:
 80101e0:	b580      	push	{r7, lr}
 80101e2:	b082      	sub	sp, #8
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
 80101e8:	6878      	ldr	r0, [r7, #4]
 80101ea:	f7ff ffe7 	bl	80101bc <_ZN15SystemAllocatorD1Ev>
 80101ee:	2108      	movs	r1, #8
 80101f0:	6878      	ldr	r0, [r7, #4]
 80101f2:	f002 fe32 	bl	8012e5a <_ZdlPvj>
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	4618      	mov	r0, r3
 80101fa:	3708      	adds	r7, #8
 80101fc:	46bd      	mov	sp, r7
 80101fe:	bd80      	pop	{r7, pc}

08010200 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>:
 8010200:	b590      	push	{r4, r7, lr}
 8010202:	b08b      	sub	sp, #44	; 0x2c
 8010204:	af04      	add	r7, sp, #16
 8010206:	60f8      	str	r0, [r7, #12]
 8010208:	e9c7 2300 	strd	r2, r3, [r7]
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	3308      	adds	r3, #8
 8010210:	4618      	mov	r0, r3
 8010212:	f000 f876 	bl	8010302 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010216:	4603      	mov	r3, r0
 8010218:	f103 040c 	add.w	r4, r3, #12
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	3308      	adds	r3, #8
 8010220:	4618      	mov	r0, r3
 8010222:	f000 f86e 	bl	8010302 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010226:	4603      	mov	r3, r0
 8010228:	f103 0120 	add.w	r1, r3, #32
 801022c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801022e:	9302      	str	r3, [sp, #8]
 8010230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010232:	9301      	str	r3, [sp, #4]
 8010234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010236:	9300      	str	r3, [sp, #0]
 8010238:	e9d7 2300 	ldrd	r2, r3, [r7]
 801023c:	4620      	mov	r0, r4
 801023e:	f002 fb65 	bl	801290c <canardTxPush>
 8010242:	6178      	str	r0, [r7, #20]
 8010244:	697b      	ldr	r3, [r7, #20]
 8010246:	f113 0f03 	cmn.w	r3, #3
 801024a:	d106      	bne.n	801025a <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x5a>
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	685b      	ldr	r3, [r3, #4]
 8010250:	3310      	adds	r3, #16
 8010252:	4618      	mov	r0, r3
 8010254:	f7f7 fd26 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
 8010258:	e008      	b.n	801026c <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
 801025a:	697b      	ldr	r3, [r7, #20]
 801025c:	2b00      	cmp	r3, #0
 801025e:	da05      	bge.n	801026c <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	685b      	ldr	r3, [r3, #4]
 8010264:	3310      	adds	r3, #16
 8010266:	4618      	mov	r0, r3
 8010268:	f7f7 fd1c 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
 801026c:	371c      	adds	r7, #28
 801026e:	46bd      	mov	sp, r7
 8010270:	bd90      	pop	{r4, r7, pc}
	...

08010274 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>:
 8010274:	b590      	push	{r4, r7, lr}
 8010276:	b089      	sub	sp, #36	; 0x24
 8010278:	af04      	add	r7, sp, #16
 801027a:	60f8      	str	r0, [r7, #12]
 801027c:	607a      	str	r2, [r7, #4]
 801027e:	461a      	mov	r2, r3
 8010280:	460b      	mov	r3, r1
 8010282:	817b      	strh	r3, [r7, #10]
 8010284:	4613      	mov	r3, r2
 8010286:	727b      	strb	r3, [r7, #9]
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	3308      	adds	r3, #8
 801028c:	4618      	mov	r0, r3
 801028e:	f000 f838 	bl	8010302 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 8010292:	4603      	mov	r3, r0
 8010294:	f103 0020 	add.w	r0, r3, #32
 8010298:	897c      	ldrh	r4, [r7, #10]
 801029a:	7a79      	ldrb	r1, [r7, #9]
 801029c:	6a3b      	ldr	r3, [r7, #32]
 801029e:	9302      	str	r3, [sp, #8]
 80102a0:	4a0d      	ldr	r2, [pc, #52]	; (80102d8 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x64>)
 80102a2:	f04f 0300 	mov.w	r3, #0
 80102a6:	e9cd 2300 	strd	r2, r3, [sp]
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	4622      	mov	r2, r4
 80102ae:	f002 fc7d 	bl	8012bac <canardRxSubscribe>
 80102b2:	4603      	mov	r3, r0
 80102b4:	2b01      	cmp	r3, #1
 80102b6:	bf14      	ite	ne
 80102b8:	2301      	movne	r3, #1
 80102ba:	2300      	moveq	r3, #0
 80102bc:	b2db      	uxtb	r3, r3
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d005      	beq.n	80102ce <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x5a>
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	685b      	ldr	r3, [r3, #4]
 80102c6:	3310      	adds	r3, #16
 80102c8:	4618      	mov	r0, r3
 80102ca:	f7f7 fceb 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
 80102ce:	bf00      	nop
 80102d0:	3714      	adds	r7, #20
 80102d2:	46bd      	mov	sp, r7
 80102d4:	bd90      	pop	{r4, r7, pc}
 80102d6:	bf00      	nop
 80102d8:	001e8480 	.word	0x001e8480

080102dc <_ZN15CyphalInterface4loopEv>:
 80102dc:	b580      	push	{r7, lr}
 80102de:	b082      	sub	sp, #8
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	3308      	adds	r3, #8
 80102e8:	4618      	mov	r0, r3
 80102ea:	f000 f80a 	bl	8010302 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 80102ee:	4603      	mov	r3, r0
 80102f0:	681a      	ldr	r2, [r3, #0]
 80102f2:	3208      	adds	r2, #8
 80102f4:	6812      	ldr	r2, [r2, #0]
 80102f6:	4618      	mov	r0, r3
 80102f8:	4790      	blx	r2
 80102fa:	bf00      	nop
 80102fc:	3708      	adds	r7, #8
 80102fe:	46bd      	mov	sp, r7
 8010300:	bd80      	pop	{r7, pc}

08010302 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>:
 8010302:	b580      	push	{r7, lr}
 8010304:	b082      	sub	sp, #8
 8010306:	af00      	add	r7, sp, #0
 8010308:	6078      	str	r0, [r7, #4]
 801030a:	6878      	ldr	r0, [r7, #4]
 801030c:	f000 f805 	bl	801031a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>
 8010310:	4603      	mov	r3, r0
 8010312:	4618      	mov	r0, r3
 8010314:	3708      	adds	r7, #8
 8010316:	46bd      	mov	sp, r7
 8010318:	bd80      	pop	{r7, pc}

0801031a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>:
 801031a:	b580      	push	{r7, lr}
 801031c:	b082      	sub	sp, #8
 801031e:	af00      	add	r7, sp, #0
 8010320:	6078      	str	r0, [r7, #4]
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	4618      	mov	r0, r3
 8010326:	f000 f805 	bl	8010334 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 801032a:	4603      	mov	r3, r0
 801032c:	4618      	mov	r0, r3
 801032e:	3708      	adds	r7, #8
 8010330:	46bd      	mov	sp, r7
 8010332:	bd80      	pop	{r7, pc}

08010334 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
 8010334:	b580      	push	{r7, lr}
 8010336:	b082      	sub	sp, #8
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	4618      	mov	r0, r3
 8010340:	f000 f806 	bl	8010350 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 8010344:	4603      	mov	r3, r0
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	4618      	mov	r0, r3
 801034a:	3708      	adds	r7, #8
 801034c:	46bd      	mov	sp, r7
 801034e:	bd80      	pop	{r7, pc}

08010350 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
 8010350:	b580      	push	{r7, lr}
 8010352:	b082      	sub	sp, #8
 8010354:	af00      	add	r7, sp, #0
 8010356:	6078      	str	r0, [r7, #4]
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	4618      	mov	r0, r3
 801035c:	f000 f805 	bl	801036a <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8010360:	4603      	mov	r3, r0
 8010362:	4618      	mov	r0, r3
 8010364:	3708      	adds	r7, #8
 8010366:	46bd      	mov	sp, r7
 8010368:	bd80      	pop	{r7, pc}

0801036a <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
 801036a:	b580      	push	{r7, lr}
 801036c:	b082      	sub	sp, #8
 801036e:	af00      	add	r7, sp, #0
 8010370:	6078      	str	r0, [r7, #4]
 8010372:	6878      	ldr	r0, [r7, #4]
 8010374:	f000 f805 	bl	8010382 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>
 8010378:	4603      	mov	r3, r0
 801037a:	4618      	mov	r0, r3
 801037c:	3708      	adds	r7, #8
 801037e:	46bd      	mov	sp, r7
 8010380:	bd80      	pop	{r7, pc}

08010382 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>:
 8010382:	b580      	push	{r7, lr}
 8010384:	b082      	sub	sp, #8
 8010386:	af00      	add	r7, sp, #0
 8010388:	6078      	str	r0, [r7, #4]
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	4618      	mov	r0, r3
 801038e:	f000 f805 	bl	801039c <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>
 8010392:	4603      	mov	r3, r0
 8010394:	4618      	mov	r0, r3
 8010396:	3708      	adds	r7, #8
 8010398:	46bd      	mov	sp, r7
 801039a:	bd80      	pop	{r7, pc}

0801039c <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>:
 801039c:	b480      	push	{r7}
 801039e:	b083      	sub	sp, #12
 80103a0:	af00      	add	r7, sp, #0
 80103a2:	6078      	str	r0, [r7, #4]
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	4618      	mov	r0, r3
 80103a8:	370c      	adds	r7, #12
 80103aa:	46bd      	mov	sp, r7
 80103ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b0:	4770      	bx	lr

080103b2 <_Z16fdcan_dlc_to_lenm>:
 80103b2:	b480      	push	{r7}
 80103b4:	b085      	sub	sp, #20
 80103b6:	af00      	add	r7, sp, #0
 80103b8:	6078      	str	r0, [r7, #4]
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	0c1b      	lsrs	r3, r3, #16
 80103be:	73fb      	strb	r3, [r7, #15]
 80103c0:	7bfb      	ldrb	r3, [r7, #15]
 80103c2:	2b08      	cmp	r3, #8
 80103c4:	d801      	bhi.n	80103ca <_Z16fdcan_dlc_to_lenm+0x18>
 80103c6:	7bfb      	ldrb	r3, [r7, #15]
 80103c8:	e009      	b.n	80103de <_Z16fdcan_dlc_to_lenm+0x2c>
 80103ca:	7bfb      	ldrb	r3, [r7, #15]
 80103cc:	2b0c      	cmp	r3, #12
 80103ce:	d803      	bhi.n	80103d8 <_Z16fdcan_dlc_to_lenm+0x26>
 80103d0:	7bfb      	ldrb	r3, [r7, #15]
 80103d2:	3b06      	subs	r3, #6
 80103d4:	009b      	lsls	r3, r3, #2
 80103d6:	e002      	b.n	80103de <_Z16fdcan_dlc_to_lenm+0x2c>
 80103d8:	7bfb      	ldrb	r3, [r7, #15]
 80103da:	3b0b      	subs	r3, #11
 80103dc:	011b      	lsls	r3, r3, #4
 80103de:	4618      	mov	r0, r3
 80103e0:	3714      	adds	r7, #20
 80103e2:	46bd      	mov	sp, r7
 80103e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e8:	4770      	bx	lr
	...

080103ec <_ZL12delay_cyclest>:
 80103ec:	f1a0 0308 	sub.w	r3, r0, #8
 80103f0:	4a07      	ldr	r2, [pc, #28]	; (8010410 <_ZL12delay_cyclest+0x24>)
 80103f2:	fb82 1203 	smull	r1, r2, r2, r3
 80103f6:	17db      	asrs	r3, r3, #31
 80103f8:	ebc3 0362 	rsb	r3, r3, r2, asr #1
 80103fc:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8010400:	d004      	beq.n	801040c <_ZL12delay_cyclest+0x20>
 8010402:	bf00      	nop
 8010404:	3b01      	subs	r3, #1
 8010406:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 801040a:	d1fa      	bne.n	8010402 <_ZL12delay_cyclest+0x16>
 801040c:	4770      	bx	lr
 801040e:	bf00      	nop
 8010410:	66666667 	.word	0x66666667

08010414 <_ZN5G4CAN10len_to_dlcEj>:
 8010414:	b480      	push	{r7}
 8010416:	b083      	sub	sp, #12
 8010418:	af00      	add	r7, sp, #0
 801041a:	6078      	str	r0, [r7, #4]
 801041c:	6039      	str	r1, [r7, #0]
 801041e:	4a05      	ldr	r2, [pc, #20]	; (8010434 <_ZN5G4CAN10len_to_dlcEj+0x20>)
 8010420:	683b      	ldr	r3, [r7, #0]
 8010422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010426:	4618      	mov	r0, r3
 8010428:	370c      	adds	r7, #12
 801042a:	46bd      	mov	sp, r7
 801042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010430:	4770      	bx	lr
 8010432:	bf00      	nop
 8010434:	08018268 	.word	0x08018268

08010438 <_ZN5G4CAN10dlc_to_lenEm>:
 8010438:	b580      	push	{r7, lr}
 801043a:	b082      	sub	sp, #8
 801043c:	af00      	add	r7, sp, #0
 801043e:	6078      	str	r0, [r7, #4]
 8010440:	6039      	str	r1, [r7, #0]
 8010442:	6838      	ldr	r0, [r7, #0]
 8010444:	f7ff ffb5 	bl	80103b2 <_Z16fdcan_dlc_to_lenm>
 8010448:	4603      	mov	r3, r0
 801044a:	4618      	mov	r0, r3
 801044c:	3708      	adds	r7, #8
 801044e:	46bd      	mov	sp, r7
 8010450:	bd80      	pop	{r7, pc}

08010452 <_ZN5G4CAN8can_loopEv>:
 8010452:	b580      	push	{r7, lr}
 8010454:	b086      	sub	sp, #24
 8010456:	af00      	add	r7, sp, #0
 8010458:	6078      	str	r0, [r7, #4]
 801045a:	e017      	b.n	801048c <_ZN5G4CAN8can_loopEv+0x3a>
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	330c      	adds	r3, #12
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	f107 0208 	add.w	r2, r7, #8
 8010468:	4611      	mov	r1, r2
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	4798      	blx	r3
 801046e:	4603      	mov	r3, r0
 8010470:	75fb      	strb	r3, [r7, #23]
 8010472:	7dfb      	ldrb	r3, [r7, #23]
 8010474:	f083 0301 	eor.w	r3, r3, #1
 8010478:	b2db      	uxtb	r3, r3
 801047a:	2b00      	cmp	r3, #0
 801047c:	d115      	bne.n	80104aa <_ZN5G4CAN8can_loopEv+0x58>
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	f107 0208 	add.w	r2, r7, #8
 8010484:	4611      	mov	r1, r2
 8010486:	4618      	mov	r0, r3
 8010488:	f000 f904 	bl	8010694 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010490:	2140      	movs	r1, #64	; 0x40
 8010492:	4618      	mov	r0, r3
 8010494:	f7fa fdf2 	bl	800b07c <HAL_FDCAN_GetRxFifoFillLevel>
 8010498:	4603      	mov	r3, r0
 801049a:	2b00      	cmp	r3, #0
 801049c:	bf14      	ite	ne
 801049e:	2301      	movne	r3, #1
 80104a0:	2300      	moveq	r3, #0
 80104a2:	b2db      	uxtb	r3, r3
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d1d9      	bne.n	801045c <_ZN5G4CAN8can_loopEv+0xa>
 80104a8:	e000      	b.n	80104ac <_ZN5G4CAN8can_loopEv+0x5a>
 80104aa:	bf00      	nop
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	4618      	mov	r0, r3
 80104b0:	f000 f944 	bl	801073c <_ZN19AbstractCANProvider17process_canard_txEv>
 80104b4:	bf00      	nop
 80104b6:	3718      	adds	r7, #24
 80104b8:	46bd      	mov	sp, r7
 80104ba:	bd80      	pop	{r7, pc}

080104bc <_ZN5G4CAN10read_frameEP11CanardFrame>:
 80104bc:	b580      	push	{r7, lr}
 80104be:	b08e      	sub	sp, #56	; 0x38
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
 80104c4:	6039      	str	r1, [r7, #0]
 80104c6:	f04f 33ff 	mov.w	r3, #4294967295
 80104ca:	637b      	str	r3, [r7, #52]	; 0x34
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104d0:	2140      	movs	r1, #64	; 0x40
 80104d2:	4618      	mov	r0, r3
 80104d4:	f7fa fdd2 	bl	800b07c <HAL_FDCAN_GetRxFifoFillLevel>
 80104d8:	4603      	mov	r3, r0
 80104da:	2b00      	cmp	r3, #0
 80104dc:	bf14      	ite	ne
 80104de:	2301      	movne	r3, #1
 80104e0:	2300      	moveq	r3, #0
 80104e2:	b2db      	uxtb	r3, r3
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d002      	beq.n	80104ee <_ZN5G4CAN10read_frameEP11CanardFrame+0x32>
 80104e8:	2340      	movs	r3, #64	; 0x40
 80104ea:	637b      	str	r3, [r7, #52]	; 0x34
 80104ec:	e00f      	b.n	801050e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104f2:	2141      	movs	r1, #65	; 0x41
 80104f4:	4618      	mov	r0, r3
 80104f6:	f7fa fdc1 	bl	800b07c <HAL_FDCAN_GetRxFifoFillLevel>
 80104fa:	4603      	mov	r3, r0
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	bf14      	ite	ne
 8010500:	2301      	movne	r3, #1
 8010502:	2300      	moveq	r3, #0
 8010504:	b2db      	uxtb	r3, r3
 8010506:	2b00      	cmp	r3, #0
 8010508:	d001      	beq.n	801050e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
 801050a:	2341      	movs	r3, #65	; 0x41
 801050c:	637b      	str	r3, [r7, #52]	; 0x34
 801050e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010514:	d101      	bne.n	801051a <_ZN5G4CAN10read_frameEP11CanardFrame+0x5e>
 8010516:	2300      	movs	r3, #0
 8010518:	e02e      	b.n	8010578 <_ZN5G4CAN10read_frameEP11CanardFrame+0xbc>
 801051a:	f107 030c 	add.w	r3, r7, #12
 801051e:	2228      	movs	r2, #40	; 0x28
 8010520:	2100      	movs	r1, #0
 8010522:	4618      	mov	r0, r3
 8010524:	f003 fd85 	bl	8014032 <memset>
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 801052c:	f107 020c 	add.w	r2, r7, #12
 8010530:	4b13      	ldr	r3, [pc, #76]	; (8010580 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 8010532:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010534:	f7fa fcc8 	bl	800aec8 <HAL_FDCAN_GetRxMessage>
 8010538:	4603      	mov	r3, r0
 801053a:	2b00      	cmp	r3, #0
 801053c:	bf14      	ite	ne
 801053e:	2301      	movne	r3, #1
 8010540:	2300      	moveq	r3, #0
 8010542:	b2db      	uxtb	r3, r3
 8010544:	2b00      	cmp	r3, #0
 8010546:	d005      	beq.n	8010554 <_ZN5G4CAN10read_frameEP11CanardFrame+0x98>
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801054c:	3310      	adds	r3, #16
 801054e:	4618      	mov	r0, r3
 8010550:	f7f7 fba8 	bl	8007ca4 <_ZNKSt8functionIFvvEEclEv>
 8010554:	68fa      	ldr	r2, [r7, #12]
 8010556:	683b      	ldr	r3, [r7, #0]
 8010558:	601a      	str	r2, [r3, #0]
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	3304      	adds	r3, #4
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	69ba      	ldr	r2, [r7, #24]
 8010564:	4611      	mov	r1, r2
 8010566:	6878      	ldr	r0, [r7, #4]
 8010568:	4798      	blx	r3
 801056a:	4602      	mov	r2, r0
 801056c:	683b      	ldr	r3, [r7, #0]
 801056e:	605a      	str	r2, [r3, #4]
 8010570:	683b      	ldr	r3, [r7, #0]
 8010572:	4a03      	ldr	r2, [pc, #12]	; (8010580 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 8010574:	609a      	str	r2, [r3, #8]
 8010576:	2301      	movs	r3, #1
 8010578:	4618      	mov	r0, r3
 801057a:	3738      	adds	r7, #56	; 0x38
 801057c:	46bd      	mov	sp, r7
 801057e:	bd80      	pop	{r7, pc}
 8010580:	2000094c 	.word	0x2000094c

08010584 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem>:
 8010584:	b580      	push	{r7, lr}
 8010586:	b08c      	sub	sp, #48	; 0x30
 8010588:	af00      	add	r7, sp, #0
 801058a:	6078      	str	r0, [r7, #4]
 801058c:	6039      	str	r1, [r7, #0]
 801058e:	683b      	ldr	r3, [r7, #0]
 8010590:	6a1b      	ldr	r3, [r3, #32]
 8010592:	60bb      	str	r3, [r7, #8]
 8010594:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010598:	60fb      	str	r3, [r7, #12]
 801059a:	2300      	movs	r3, #0
 801059c:	613b      	str	r3, [r7, #16]
 801059e:	683b      	ldr	r3, [r7, #0]
 80105a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80105a2:	4a2a      	ldr	r2, [pc, #168]	; (801064c <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xc8>)
 80105a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80105a8:	617b      	str	r3, [r7, #20]
 80105aa:	2300      	movs	r3, #0
 80105ac:	61bb      	str	r3, [r7, #24]
 80105ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80105b2:	61fb      	str	r3, [r7, #28]
 80105b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80105b8:	623b      	str	r3, [r7, #32]
 80105ba:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80105be:	627b      	str	r3, [r7, #36]	; 0x24
 80105c0:	2300      	movs	r3, #0
 80105c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80105c4:	2300      	movs	r3, #0
 80105c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80105c8:	e006      	b.n	80105d8 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x54>
 80105ca:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80105ce:	f7ff ff0d 	bl	80103ec <_ZL12delay_cyclest>
 80105d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105d4:	3301      	adds	r3, #1
 80105d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105dc:	4618      	mov	r0, r3
 80105de:	f7fa fd6b 	bl	800b0b8 <HAL_FDCAN_GetTxFifoFreeLevel>
 80105e2:	4603      	mov	r3, r0
 80105e4:	2b03      	cmp	r3, #3
 80105e6:	d004      	beq.n	80105f2 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 80105e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105ea:	2b02      	cmp	r3, #2
 80105ec:	dc01      	bgt.n	80105f2 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 80105ee:	2301      	movs	r3, #1
 80105f0:	e000      	b.n	80105f4 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x70>
 80105f2:	2300      	movs	r3, #0
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d1e8      	bne.n	80105ca <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x46>
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105fc:	4618      	mov	r0, r3
 80105fe:	f7fa fd5b 	bl	800b0b8 <HAL_FDCAN_GetTxFifoFreeLevel>
 8010602:	4603      	mov	r3, r0
 8010604:	2b03      	cmp	r3, #3
 8010606:	bf14      	ite	ne
 8010608:	2301      	movne	r3, #1
 801060a:	2300      	moveq	r3, #0
 801060c:	b2db      	uxtb	r3, r3
 801060e:	2b00      	cmp	r3, #0
 8010610:	d002      	beq.n	8010618 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x94>
 8010612:	f04f 33ff 	mov.w	r3, #4294967295
 8010616:	e014      	b.n	8010642 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 801061c:	683b      	ldr	r3, [r7, #0]
 801061e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010620:	f107 0308 	add.w	r3, r7, #8
 8010624:	4619      	mov	r1, r3
 8010626:	f7fa fc0b 	bl	800ae40 <HAL_FDCAN_AddMessageToTxFifoQ>
 801062a:	4603      	mov	r3, r0
 801062c:	2b00      	cmp	r3, #0
 801062e:	bf14      	ite	ne
 8010630:	2301      	movne	r3, #1
 8010632:	2300      	moveq	r3, #0
 8010634:	b2db      	uxtb	r3, r3
 8010636:	2b00      	cmp	r3, #0
 8010638:	d002      	beq.n	8010640 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbc>
 801063a:	f04f 33ff 	mov.w	r3, #4294967295
 801063e:	e000      	b.n	8010642 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
 8010640:	697b      	ldr	r3, [r7, #20]
 8010642:	4618      	mov	r0, r3
 8010644:	3730      	adds	r7, #48	; 0x30
 8010646:	46bd      	mov	sp, r7
 8010648:	bd80      	pop	{r7, pc}
 801064a:	bf00      	nop
 801064c:	08018268 	.word	0x08018268

08010650 <_ZN5G4CAND1Ev>:
 8010650:	b580      	push	{r7, lr}
 8010652:	b082      	sub	sp, #8
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
 8010658:	4a05      	ldr	r2, [pc, #20]	; (8010670 <_ZN5G4CAND1Ev+0x20>)
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	601a      	str	r2, [r3, #0]
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	4618      	mov	r0, r3
 8010662:	f000 f8b1 	bl	80107c8 <_ZN19AbstractCANProviderD1Ev>
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	4618      	mov	r0, r3
 801066a:	3708      	adds	r7, #8
 801066c:	46bd      	mov	sp, r7
 801066e:	bd80      	pop	{r7, pc}
 8010670:	08018374 	.word	0x08018374

08010674 <_ZN5G4CAND0Ev>:
 8010674:	b580      	push	{r7, lr}
 8010676:	b082      	sub	sp, #8
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
 801067c:	6878      	ldr	r0, [r7, #4]
 801067e:	f7ff ffe7 	bl	8010650 <_ZN5G4CAND1Ev>
 8010682:	2144      	movs	r1, #68	; 0x44
 8010684:	6878      	ldr	r0, [r7, #4]
 8010686:	f002 fbe8 	bl	8012e5a <_ZdlPvj>
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	4618      	mov	r0, r3
 801068e:	3708      	adds	r7, #8
 8010690:	46bd      	mov	sp, r7
 8010692:	bd80      	pop	{r7, pc}

08010694 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>:
 8010694:	b590      	push	{r4, r7, lr}
 8010696:	b091      	sub	sp, #68	; 0x44
 8010698:	af04      	add	r7, sp, #16
 801069a:	6078      	str	r0, [r7, #4]
 801069c:	6039      	str	r1, [r7, #0]
 801069e:	f107 0310 	add.w	r3, r7, #16
 80106a2:	2200      	movs	r2, #0
 80106a4:	601a      	str	r2, [r3, #0]
 80106a6:	605a      	str	r2, [r3, #4]
 80106a8:	609a      	str	r2, [r3, #8]
 80106aa:	60da      	str	r2, [r3, #12]
 80106ac:	611a      	str	r2, [r3, #16]
 80106ae:	615a      	str	r2, [r3, #20]
 80106b0:	2300      	movs	r3, #0
 80106b2:	60fb      	str	r3, [r7, #12]
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	f103 0420 	add.w	r4, r3, #32
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80106be:	4618      	mov	r0, r3
 80106c0:	f7f7 fb06 	bl	8007cd0 <_ZNKSt8functionIFyvEEclEv>
 80106c4:	4602      	mov	r2, r0
 80106c6:	460b      	mov	r3, r1
 80106c8:	f107 010c 	add.w	r1, r7, #12
 80106cc:	9103      	str	r1, [sp, #12]
 80106ce:	f107 0110 	add.w	r1, r7, #16
 80106d2:	9102      	str	r1, [sp, #8]
 80106d4:	2100      	movs	r1, #0
 80106d6:	9101      	str	r1, [sp, #4]
 80106d8:	6839      	ldr	r1, [r7, #0]
 80106da:	9100      	str	r1, [sp, #0]
 80106dc:	4620      	mov	r0, r4
 80106de:	f002 f9d5 	bl	8012a8c <canardRxAccept>
 80106e2:	4603      	mov	r3, r0
 80106e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80106e8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80106ec:	2b01      	cmp	r3, #1
 80106ee:	d10e      	bne.n	801070e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x7a>
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	6a1b      	ldr	r3, [r3, #32]
 80106f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80106f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d010      	beq.n	801071e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
 80106fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	f107 0210 	add.w	r2, r7, #16
 8010706:	4611      	mov	r1, r2
 8010708:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801070a:	4798      	blx	r3
 801070c:	e007      	b.n	801071e <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x8a>
 801070e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8010712:	2b00      	cmp	r3, #0
 8010714:	d00e      	beq.n	8010734 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
 8010716:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 801071a:	2b01      	cmp	r3, #1
 801071c:	dc0a      	bgt.n	8010734 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
 801071e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010720:	2b00      	cmp	r3, #0
 8010722:	d008      	beq.n	8010736 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010728:	687a      	ldr	r2, [r7, #4]
 801072a:	3220      	adds	r2, #32
 801072c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801072e:	4610      	mov	r0, r2
 8010730:	4798      	blx	r3
 8010732:	e000      	b.n	8010736 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
 8010734:	bf00      	nop
 8010736:	3734      	adds	r7, #52	; 0x34
 8010738:	46bd      	mov	sp, r7
 801073a:	bd90      	pop	{r4, r7, pc}

0801073c <_ZN19AbstractCANProvider17process_canard_txEv>:
 801073c:	b5b0      	push	{r4, r5, r7, lr}
 801073e:	b084      	sub	sp, #16
 8010740:	af00      	add	r7, sp, #0
 8010742:	6078      	str	r0, [r7, #4]
 8010744:	e036      	b.n	80107b4 <_ZN19AbstractCANProvider17process_canard_txEv+0x78>
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	330c      	adds	r3, #12
 801074a:	4618      	mov	r0, r3
 801074c:	f002 f968 	bl	8012a20 <canardTxPeek>
 8010750:	60f8      	str	r0, [r7, #12]
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8010758:	4313      	orrs	r3, r2
 801075a:	d00c      	beq.n	8010776 <_ZN19AbstractCANProvider17process_canard_txEv+0x3a>
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010766:	4618      	mov	r0, r3
 8010768:	f7f7 fab2 	bl	8007cd0 <_ZNKSt8functionIFyvEEclEv>
 801076c:	4602      	mov	r2, r0
 801076e:	460b      	mov	r3, r1
 8010770:	42a2      	cmp	r2, r4
 8010772:	41ab      	sbcs	r3, r5
 8010774:	d201      	bcs.n	801077a <_ZN19AbstractCANProvider17process_canard_txEv+0x3e>
 8010776:	2301      	movs	r3, #1
 8010778:	e000      	b.n	801077c <_ZN19AbstractCANProvider17process_canard_txEv+0x40>
 801077a:	2300      	movs	r3, #0
 801077c:	2b00      	cmp	r3, #0
 801077e:	d00a      	beq.n	8010796 <_ZN19AbstractCANProvider17process_canard_txEv+0x5a>
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	3310      	adds	r3, #16
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	68f9      	ldr	r1, [r7, #12]
 801078a:	6878      	ldr	r0, [r7, #4]
 801078c:	4798      	blx	r3
 801078e:	60b8      	str	r0, [r7, #8]
 8010790:	68bb      	ldr	r3, [r7, #8]
 8010792:	2b00      	cmp	r3, #0
 8010794:	db13      	blt.n	80107be <_ZN19AbstractCANProvider17process_canard_txEv+0x82>
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	f103 0520 	add.w	r5, r3, #32
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	330c      	adds	r3, #12
 80107a4:	68f9      	ldr	r1, [r7, #12]
 80107a6:	4618      	mov	r0, r3
 80107a8:	f002 f94f 	bl	8012a4a <canardTxPop>
 80107ac:	4603      	mov	r3, r0
 80107ae:	4619      	mov	r1, r3
 80107b0:	4628      	mov	r0, r5
 80107b2:	47a0      	blx	r4
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	695b      	ldr	r3, [r3, #20]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d1c4      	bne.n	8010746 <_ZN19AbstractCANProvider17process_canard_txEv+0xa>
 80107bc:	e000      	b.n	80107c0 <_ZN19AbstractCANProvider17process_canard_txEv+0x84>
 80107be:	bf00      	nop
 80107c0:	bf00      	nop
 80107c2:	3710      	adds	r7, #16
 80107c4:	46bd      	mov	sp, r7
 80107c6:	bdb0      	pop	{r4, r5, r7, pc}

080107c8 <_ZN19AbstractCANProviderD1Ev>:
 80107c8:	b480      	push	{r7}
 80107ca:	b083      	sub	sp, #12
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	6078      	str	r0, [r7, #4]
 80107d0:	4a04      	ldr	r2, [pc, #16]	; (80107e4 <_ZN19AbstractCANProviderD1Ev+0x1c>)
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	601a      	str	r2, [r3, #0]
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	4618      	mov	r0, r3
 80107da:	370c      	adds	r7, #12
 80107dc:	46bd      	mov	sp, r7
 80107de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e2:	4770      	bx	lr
 80107e4:	08018398 	.word	0x08018398

080107e8 <_Z41__static_initialization_and_destruction_0ii>:
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b082      	sub	sp, #8
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]
 80107f0:	6039      	str	r1, [r7, #0]
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d107      	bne.n	8010808 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80107f8:	683b      	ldr	r3, [r7, #0]
 80107fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80107fe:	4293      	cmp	r3, r2
 8010800:	d102      	bne.n	8010808 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8010802:	4803      	ldr	r0, [pc, #12]	; (8010810 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8010804:	f000 f806 	bl	8010814 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>
 8010808:	bf00      	nop
 801080a:	3708      	adds	r7, #8
 801080c:	46bd      	mov	sp, r7
 801080e:	bd80      	pop	{r7, pc}
 8010810:	2000098c 	.word	0x2000098c

08010814 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>:
 8010814:	b590      	push	{r4, r7, lr}
 8010816:	b085      	sub	sp, #20
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	4618      	mov	r0, r3
 8010820:	f7f8 f9b4 	bl	8008b8c <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8010824:	60f8      	str	r0, [r7, #12]
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	2b00      	cmp	r3, #0
 801082c:	d00c      	beq.n	8010848 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev+0x34>
 801082e:	6878      	ldr	r0, [r7, #4]
 8010830:	f7f8 f879 	bl	8008926 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8010834:	4604      	mov	r4, r0
 8010836:	68f8      	ldr	r0, [r7, #12]
 8010838:	f7f8 f906 	bl	8008a48 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 801083c:	4603      	mov	r3, r0
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	4619      	mov	r1, r3
 8010842:	4620      	mov	r0, r4
 8010844:	f7f8 f9af 	bl	8008ba6 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	2200      	movs	r2, #0
 801084c:	601a      	str	r2, [r3, #0]
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	4618      	mov	r0, r3
 8010852:	3714      	adds	r7, #20
 8010854:	46bd      	mov	sp, r7
 8010856:	bd90      	pop	{r4, r7, pc}

08010858 <_GLOBAL__sub_I_queue>:
 8010858:	b580      	push	{r7, lr}
 801085a:	af00      	add	r7, sp, #0
 801085c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8010860:	2001      	movs	r0, #1
 8010862:	f7ff ffc1 	bl	80107e8 <_Z41__static_initialization_and_destruction_0ii>
 8010866:	bd80      	pop	{r7, pc}

08010868 <_GLOBAL__sub_D_queue>:
 8010868:	b580      	push	{r7, lr}
 801086a:	af00      	add	r7, sp, #0
 801086c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8010870:	2000      	movs	r0, #0
 8010872:	f7ff ffb9 	bl	80107e8 <_Z41__static_initialization_and_destruction_0ii>
 8010876:	bd80      	pop	{r7, pc}

08010878 <cavlFindExtremum>:
 8010878:	b480      	push	{r7}
 801087a:	b085      	sub	sp, #20
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
 8010880:	460b      	mov	r3, r1
 8010882:	70fb      	strb	r3, [r7, #3]
 8010884:	2300      	movs	r3, #0
 8010886:	60fb      	str	r3, [r7, #12]
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	60bb      	str	r3, [r7, #8]
 801088c:	e007      	b.n	801089e <cavlFindExtremum+0x26>
 801088e:	68bb      	ldr	r3, [r7, #8]
 8010890:	60fb      	str	r3, [r7, #12]
 8010892:	78fb      	ldrb	r3, [r7, #3]
 8010894:	68ba      	ldr	r2, [r7, #8]
 8010896:	009b      	lsls	r3, r3, #2
 8010898:	4413      	add	r3, r2
 801089a:	685b      	ldr	r3, [r3, #4]
 801089c:	60bb      	str	r3, [r7, #8]
 801089e:	68bb      	ldr	r3, [r7, #8]
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d1f4      	bne.n	801088e <cavlFindExtremum+0x16>
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	4618      	mov	r0, r3
 80108a8:	3714      	adds	r7, #20
 80108aa:	46bd      	mov	sp, r7
 80108ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b0:	4770      	bx	lr
	...

080108b4 <cavlPrivateRotate>:
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b084      	sub	sp, #16
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	6078      	str	r0, [r7, #4]
 80108bc:	460b      	mov	r3, r1
 80108be:	70fb      	strb	r3, [r7, #3]
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d014      	beq.n	80108f0 <cavlPrivateRotate+0x3c>
 80108c6:	78fb      	ldrb	r3, [r7, #3]
 80108c8:	f083 0301 	eor.w	r3, r3, #1
 80108cc:	b2db      	uxtb	r3, r3
 80108ce:	687a      	ldr	r2, [r7, #4]
 80108d0:	009b      	lsls	r3, r3, #2
 80108d2:	4413      	add	r3, r2
 80108d4:	685b      	ldr	r3, [r3, #4]
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d00a      	beq.n	80108f0 <cavlPrivateRotate+0x3c>
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80108e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108e4:	db04      	blt.n	80108f0 <cavlPrivateRotate+0x3c>
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80108ec:	2b01      	cmp	r3, #1
 80108ee:	dd05      	ble.n	80108fc <cavlPrivateRotate+0x48>
 80108f0:	4b2a      	ldr	r3, [pc, #168]	; (801099c <cavlPrivateRotate+0xe8>)
 80108f2:	4a2b      	ldr	r2, [pc, #172]	; (80109a0 <cavlPrivateRotate+0xec>)
 80108f4:	2162      	movs	r1, #98	; 0x62
 80108f6:	482b      	ldr	r0, [pc, #172]	; (80109a4 <cavlPrivateRotate+0xf0>)
 80108f8:	f002 fad8 	bl	8012eac <__assert_func>
 80108fc:	78fb      	ldrb	r3, [r7, #3]
 80108fe:	f083 0301 	eor.w	r3, r3, #1
 8010902:	b2db      	uxtb	r3, r3
 8010904:	687a      	ldr	r2, [r7, #4]
 8010906:	009b      	lsls	r3, r3, #2
 8010908:	4413      	add	r3, r2
 801090a:	685b      	ldr	r3, [r3, #4]
 801090c:	60fb      	str	r3, [r7, #12]
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	2b00      	cmp	r3, #0
 8010914:	d00e      	beq.n	8010934 <cavlPrivateRotate+0x80>
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	681a      	ldr	r2, [r3, #0]
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	681b      	ldr	r3, [r3, #0]
 801091e:	689b      	ldr	r3, [r3, #8]
 8010920:	6879      	ldr	r1, [r7, #4]
 8010922:	4299      	cmp	r1, r3
 8010924:	bf0c      	ite	eq
 8010926:	2301      	moveq	r3, #1
 8010928:	2300      	movne	r3, #0
 801092a:	b2db      	uxtb	r3, r3
 801092c:	009b      	lsls	r3, r3, #2
 801092e:	4413      	add	r3, r2
 8010930:	68fa      	ldr	r2, [r7, #12]
 8010932:	605a      	str	r2, [r3, #4]
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681a      	ldr	r2, [r3, #0]
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	601a      	str	r2, [r3, #0]
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	68fa      	ldr	r2, [r7, #12]
 8010940:	601a      	str	r2, [r3, #0]
 8010942:	78fb      	ldrb	r3, [r7, #3]
 8010944:	78fa      	ldrb	r2, [r7, #3]
 8010946:	f082 0201 	eor.w	r2, r2, #1
 801094a:	b2d2      	uxtb	r2, r2
 801094c:	4610      	mov	r0, r2
 801094e:	68fa      	ldr	r2, [r7, #12]
 8010950:	009b      	lsls	r3, r3, #2
 8010952:	4413      	add	r3, r2
 8010954:	685a      	ldr	r2, [r3, #4]
 8010956:	6879      	ldr	r1, [r7, #4]
 8010958:	0083      	lsls	r3, r0, #2
 801095a:	440b      	add	r3, r1
 801095c:	605a      	str	r2, [r3, #4]
 801095e:	78fb      	ldrb	r3, [r7, #3]
 8010960:	f083 0301 	eor.w	r3, r3, #1
 8010964:	b2db      	uxtb	r3, r3
 8010966:	687a      	ldr	r2, [r7, #4]
 8010968:	009b      	lsls	r3, r3, #2
 801096a:	4413      	add	r3, r2
 801096c:	685b      	ldr	r3, [r3, #4]
 801096e:	2b00      	cmp	r3, #0
 8010970:	d009      	beq.n	8010986 <cavlPrivateRotate+0xd2>
 8010972:	78fb      	ldrb	r3, [r7, #3]
 8010974:	f083 0301 	eor.w	r3, r3, #1
 8010978:	b2db      	uxtb	r3, r3
 801097a:	687a      	ldr	r2, [r7, #4]
 801097c:	009b      	lsls	r3, r3, #2
 801097e:	4413      	add	r3, r2
 8010980:	685b      	ldr	r3, [r3, #4]
 8010982:	687a      	ldr	r2, [r7, #4]
 8010984:	601a      	str	r2, [r3, #0]
 8010986:	78fb      	ldrb	r3, [r7, #3]
 8010988:	68fa      	ldr	r2, [r7, #12]
 801098a:	009b      	lsls	r3, r3, #2
 801098c:	4413      	add	r3, r2
 801098e:	687a      	ldr	r2, [r7, #4]
 8010990:	605a      	str	r2, [r3, #4]
 8010992:	bf00      	nop
 8010994:	3710      	adds	r7, #16
 8010996:	46bd      	mov	sp, r7
 8010998:	bd80      	pop	{r7, pc}
 801099a:	bf00      	nop
 801099c:	080176e0 	.word	0x080176e0
 80109a0:	08018720 	.word	0x08018720
 80109a4:	08017728 	.word	0x08017728

080109a8 <cavlPrivateAdjustBalance>:
 80109a8:	b580      	push	{r7, lr}
 80109aa:	b086      	sub	sp, #24
 80109ac:	af00      	add	r7, sp, #0
 80109ae:	6078      	str	r0, [r7, #4]
 80109b0:	460b      	mov	r3, r1
 80109b2:	70fb      	strb	r3, [r7, #3]
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d00a      	beq.n	80109d0 <cavlPrivateAdjustBalance+0x28>
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80109c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109c4:	db04      	blt.n	80109d0 <cavlPrivateAdjustBalance+0x28>
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80109cc:	2b01      	cmp	r3, #1
 80109ce:	dd05      	ble.n	80109dc <cavlPrivateAdjustBalance+0x34>
 80109d0:	4b61      	ldr	r3, [pc, #388]	; (8010b58 <cavlPrivateAdjustBalance+0x1b0>)
 80109d2:	4a62      	ldr	r2, [pc, #392]	; (8010b5c <cavlPrivateAdjustBalance+0x1b4>)
 80109d4:	2177      	movs	r1, #119	; 0x77
 80109d6:	4862      	ldr	r0, [pc, #392]	; (8010b60 <cavlPrivateAdjustBalance+0x1b8>)
 80109d8:	f002 fa68 	bl	8012eac <__assert_func>
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	617b      	str	r3, [r7, #20]
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80109e6:	b2db      	uxtb	r3, r3
 80109e8:	78fa      	ldrb	r2, [r7, #3]
 80109ea:	2a00      	cmp	r2, #0
 80109ec:	d001      	beq.n	80109f2 <cavlPrivateAdjustBalance+0x4a>
 80109ee:	2201      	movs	r2, #1
 80109f0:	e000      	b.n	80109f4 <cavlPrivateAdjustBalance+0x4c>
 80109f2:	22ff      	movs	r2, #255	; 0xff
 80109f4:	4413      	add	r3, r2
 80109f6:	b2db      	uxtb	r3, r3
 80109f8:	74fb      	strb	r3, [r7, #19]
 80109fa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80109fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a02:	db04      	blt.n	8010a0e <cavlPrivateAdjustBalance+0x66>
 8010a04:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010a08:	2b01      	cmp	r3, #1
 8010a0a:	f340 809c 	ble.w	8010b46 <cavlPrivateAdjustBalance+0x19e>
 8010a0e:	7cfb      	ldrb	r3, [r7, #19]
 8010a10:	09db      	lsrs	r3, r3, #7
 8010a12:	74bb      	strb	r3, [r7, #18]
 8010a14:	7cbb      	ldrb	r3, [r7, #18]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d001      	beq.n	8010a1e <cavlPrivateAdjustBalance+0x76>
 8010a1a:	2301      	movs	r3, #1
 8010a1c:	e001      	b.n	8010a22 <cavlPrivateAdjustBalance+0x7a>
 8010a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8010a22:	747b      	strb	r3, [r7, #17]
 8010a24:	7cbb      	ldrb	r3, [r7, #18]
 8010a26:	f083 0301 	eor.w	r3, r3, #1
 8010a2a:	b2db      	uxtb	r3, r3
 8010a2c:	687a      	ldr	r2, [r7, #4]
 8010a2e:	009b      	lsls	r3, r3, #2
 8010a30:	4413      	add	r3, r2
 8010a32:	685b      	ldr	r3, [r3, #4]
 8010a34:	60fb      	str	r3, [r7, #12]
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d105      	bne.n	8010a48 <cavlPrivateAdjustBalance+0xa0>
 8010a3c:	4b49      	ldr	r3, [pc, #292]	; (8010b64 <cavlPrivateAdjustBalance+0x1bc>)
 8010a3e:	4a47      	ldr	r2, [pc, #284]	; (8010b5c <cavlPrivateAdjustBalance+0x1b4>)
 8010a40:	217f      	movs	r1, #127	; 0x7f
 8010a42:	4847      	ldr	r0, [pc, #284]	; (8010b60 <cavlPrivateAdjustBalance+0x1b8>)
 8010a44:	f002 fa32 	bl	8012eac <__assert_func>
 8010a48:	68fb      	ldr	r3, [r7, #12]
 8010a4a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010a4e:	461a      	mov	r2, r3
 8010a50:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8010a54:	fb02 f303 	mul.w	r3, r2, r3
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	dc1c      	bgt.n	8010a96 <cavlPrivateAdjustBalance+0xee>
 8010a5c:	68fb      	ldr	r3, [r7, #12]
 8010a5e:	617b      	str	r3, [r7, #20]
 8010a60:	7cbb      	ldrb	r3, [r7, #18]
 8010a62:	4619      	mov	r1, r3
 8010a64:	6878      	ldr	r0, [r7, #4]
 8010a66:	f7ff ff25 	bl	80108b4 <cavlPrivateRotate>
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d109      	bne.n	8010a88 <cavlPrivateAdjustBalance+0xe0>
 8010a74:	7c7b      	ldrb	r3, [r7, #17]
 8010a76:	425b      	negs	r3, r3
 8010a78:	b2db      	uxtb	r3, r3
 8010a7a:	b25a      	sxtb	r2, r3
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	731a      	strb	r2, [r3, #12]
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	7c7a      	ldrb	r2, [r7, #17]
 8010a84:	731a      	strb	r2, [r3, #12]
 8010a86:	e061      	b.n	8010b4c <cavlPrivateAdjustBalance+0x1a4>
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	731a      	strb	r2, [r3, #12]
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	2200      	movs	r2, #0
 8010a92:	731a      	strb	r2, [r3, #12]
 8010a94:	e05a      	b.n	8010b4c <cavlPrivateAdjustBalance+0x1a4>
 8010a96:	7cbb      	ldrb	r3, [r7, #18]
 8010a98:	68fa      	ldr	r2, [r7, #12]
 8010a9a:	009b      	lsls	r3, r3, #2
 8010a9c:	4413      	add	r3, r2
 8010a9e:	685b      	ldr	r3, [r3, #4]
 8010aa0:	60bb      	str	r3, [r7, #8]
 8010aa2:	68bb      	ldr	r3, [r7, #8]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d105      	bne.n	8010ab4 <cavlPrivateAdjustBalance+0x10c>
 8010aa8:	4b2f      	ldr	r3, [pc, #188]	; (8010b68 <cavlPrivateAdjustBalance+0x1c0>)
 8010aaa:	4a2c      	ldr	r2, [pc, #176]	; (8010b5c <cavlPrivateAdjustBalance+0x1b4>)
 8010aac:	2192      	movs	r1, #146	; 0x92
 8010aae:	482c      	ldr	r0, [pc, #176]	; (8010b60 <cavlPrivateAdjustBalance+0x1b8>)
 8010ab0:	f002 f9fc 	bl	8012eac <__assert_func>
 8010ab4:	68bb      	ldr	r3, [r7, #8]
 8010ab6:	617b      	str	r3, [r7, #20]
 8010ab8:	7cbb      	ldrb	r3, [r7, #18]
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	bf14      	ite	ne
 8010abe:	2301      	movne	r3, #1
 8010ac0:	2300      	moveq	r3, #0
 8010ac2:	b2db      	uxtb	r3, r3
 8010ac4:	f083 0301 	eor.w	r3, r3, #1
 8010ac8:	b2db      	uxtb	r3, r3
 8010aca:	f003 0301 	and.w	r3, r3, #1
 8010ace:	b2db      	uxtb	r3, r3
 8010ad0:	4619      	mov	r1, r3
 8010ad2:	68f8      	ldr	r0, [r7, #12]
 8010ad4:	f7ff feee 	bl	80108b4 <cavlPrivateRotate>
 8010ad8:	7cbb      	ldrb	r3, [r7, #18]
 8010ada:	4619      	mov	r1, r3
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f7ff fee9 	bl	80108b4 <cavlPrivateRotate>
 8010ae2:	68bb      	ldr	r3, [r7, #8]
 8010ae4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010ae8:	461a      	mov	r2, r3
 8010aea:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8010aee:	fb02 f303 	mul.w	r3, r2, r3
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	da09      	bge.n	8010b0a <cavlPrivateAdjustBalance+0x162>
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	7c7a      	ldrb	r2, [r7, #17]
 8010afa:	731a      	strb	r2, [r3, #12]
 8010afc:	68bb      	ldr	r3, [r7, #8]
 8010afe:	2200      	movs	r2, #0
 8010b00:	731a      	strb	r2, [r3, #12]
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	2200      	movs	r2, #0
 8010b06:	731a      	strb	r2, [r3, #12]
 8010b08:	e020      	b.n	8010b4c <cavlPrivateAdjustBalance+0x1a4>
 8010b0a:	68bb      	ldr	r3, [r7, #8]
 8010b0c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010b10:	461a      	mov	r2, r3
 8010b12:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8010b16:	fb02 f303 	mul.w	r3, r2, r3
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	dd0c      	ble.n	8010b38 <cavlPrivateAdjustBalance+0x190>
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	2200      	movs	r2, #0
 8010b22:	731a      	strb	r2, [r3, #12]
 8010b24:	68bb      	ldr	r3, [r7, #8]
 8010b26:	2200      	movs	r2, #0
 8010b28:	731a      	strb	r2, [r3, #12]
 8010b2a:	7c7b      	ldrb	r3, [r7, #17]
 8010b2c:	425b      	negs	r3, r3
 8010b2e:	b2db      	uxtb	r3, r3
 8010b30:	b25a      	sxtb	r2, r3
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	731a      	strb	r2, [r3, #12]
 8010b36:	e009      	b.n	8010b4c <cavlPrivateAdjustBalance+0x1a4>
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	2200      	movs	r2, #0
 8010b3c:	731a      	strb	r2, [r3, #12]
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	2200      	movs	r2, #0
 8010b42:	731a      	strb	r2, [r3, #12]
 8010b44:	e002      	b.n	8010b4c <cavlPrivateAdjustBalance+0x1a4>
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	7cfa      	ldrb	r2, [r7, #19]
 8010b4a:	731a      	strb	r2, [r3, #12]
 8010b4c:	697b      	ldr	r3, [r7, #20]
 8010b4e:	4618      	mov	r0, r3
 8010b50:	3718      	adds	r7, #24
 8010b52:	46bd      	mov	sp, r7
 8010b54:	bd80      	pop	{r7, pc}
 8010b56:	bf00      	nop
 8010b58:	08017754 	.word	0x08017754
 8010b5c:	08018704 	.word	0x08018704
 8010b60:	08017728 	.word	0x08017728
 8010b64:	08017784 	.word	0x08017784
 8010b68:	08017790 	.word	0x08017790

08010b6c <cavlPrivateRetraceOnGrowth>:
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	b086      	sub	sp, #24
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	6078      	str	r0, [r7, #4]
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d004      	beq.n	8010b84 <cavlPrivateRetraceOnGrowth+0x18>
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d005      	beq.n	8010b90 <cavlPrivateRetraceOnGrowth+0x24>
 8010b84:	4b23      	ldr	r3, [pc, #140]	; (8010c14 <cavlPrivateRetraceOnGrowth+0xa8>)
 8010b86:	4a24      	ldr	r2, [pc, #144]	; (8010c18 <cavlPrivateRetraceOnGrowth+0xac>)
 8010b88:	21b5      	movs	r1, #181	; 0xb5
 8010b8a:	4824      	ldr	r0, [pc, #144]	; (8010c1c <cavlPrivateRetraceOnGrowth+0xb0>)
 8010b8c:	f002 f98e 	bl	8012eac <__assert_func>
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	617b      	str	r3, [r7, #20]
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	613b      	str	r3, [r7, #16]
 8010b9a:	e023      	b.n	8010be4 <cavlPrivateRetraceOnGrowth+0x78>
 8010b9c:	693b      	ldr	r3, [r7, #16]
 8010b9e:	689b      	ldr	r3, [r3, #8]
 8010ba0:	697a      	ldr	r2, [r7, #20]
 8010ba2:	429a      	cmp	r2, r3
 8010ba4:	bf0c      	ite	eq
 8010ba6:	2301      	moveq	r3, #1
 8010ba8:	2300      	movne	r3, #0
 8010baa:	73fb      	strb	r3, [r7, #15]
 8010bac:	7bfb      	ldrb	r3, [r7, #15]
 8010bae:	693a      	ldr	r2, [r7, #16]
 8010bb0:	009b      	lsls	r3, r3, #2
 8010bb2:	4413      	add	r3, r2
 8010bb4:	685b      	ldr	r3, [r3, #4]
 8010bb6:	697a      	ldr	r2, [r7, #20]
 8010bb8:	429a      	cmp	r2, r3
 8010bba:	d005      	beq.n	8010bc8 <cavlPrivateRetraceOnGrowth+0x5c>
 8010bbc:	4b18      	ldr	r3, [pc, #96]	; (8010c20 <cavlPrivateRetraceOnGrowth+0xb4>)
 8010bbe:	4a16      	ldr	r2, [pc, #88]	; (8010c18 <cavlPrivateRetraceOnGrowth+0xac>)
 8010bc0:	21bb      	movs	r1, #187	; 0xbb
 8010bc2:	4816      	ldr	r0, [pc, #88]	; (8010c1c <cavlPrivateRetraceOnGrowth+0xb0>)
 8010bc4:	f002 f972 	bl	8012eac <__assert_func>
 8010bc8:	7bfb      	ldrb	r3, [r7, #15]
 8010bca:	4619      	mov	r1, r3
 8010bcc:	6938      	ldr	r0, [r7, #16]
 8010bce:	f7ff feeb 	bl	80109a8 <cavlPrivateAdjustBalance>
 8010bd2:	6178      	str	r0, [r7, #20]
 8010bd4:	697b      	ldr	r3, [r7, #20]
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	613b      	str	r3, [r7, #16]
 8010bda:	697b      	ldr	r3, [r7, #20]
 8010bdc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d003      	beq.n	8010bec <cavlPrivateRetraceOnGrowth+0x80>
 8010be4:	693b      	ldr	r3, [r7, #16]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d1d8      	bne.n	8010b9c <cavlPrivateRetraceOnGrowth+0x30>
 8010bea:	e000      	b.n	8010bee <cavlPrivateRetraceOnGrowth+0x82>
 8010bec:	bf00      	nop
 8010bee:	697b      	ldr	r3, [r7, #20]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d105      	bne.n	8010c00 <cavlPrivateRetraceOnGrowth+0x94>
 8010bf4:	4b0b      	ldr	r3, [pc, #44]	; (8010c24 <cavlPrivateRetraceOnGrowth+0xb8>)
 8010bf6:	4a08      	ldr	r2, [pc, #32]	; (8010c18 <cavlPrivateRetraceOnGrowth+0xac>)
 8010bf8:	21c3      	movs	r1, #195	; 0xc3
 8010bfa:	4808      	ldr	r0, [pc, #32]	; (8010c1c <cavlPrivateRetraceOnGrowth+0xb0>)
 8010bfc:	f002 f956 	bl	8012eac <__assert_func>
 8010c00:	693b      	ldr	r3, [r7, #16]
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d101      	bne.n	8010c0a <cavlPrivateRetraceOnGrowth+0x9e>
 8010c06:	697b      	ldr	r3, [r7, #20]
 8010c08:	e000      	b.n	8010c0c <cavlPrivateRetraceOnGrowth+0xa0>
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	3718      	adds	r7, #24
 8010c10:	46bd      	mov	sp, r7
 8010c12:	bd80      	pop	{r7, pc}
 8010c14:	0801779c 	.word	0x0801779c
 8010c18:	080186e8 	.word	0x080186e8
 8010c1c:	08017728 	.word	0x08017728
 8010c20:	080177c0 	.word	0x080177c0
 8010c24:	080177d0 	.word	0x080177d0

08010c28 <cavlSearch>:
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	b08a      	sub	sp, #40	; 0x28
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	60f8      	str	r0, [r7, #12]
 8010c30:	60b9      	str	r1, [r7, #8]
 8010c32:	607a      	str	r2, [r7, #4]
 8010c34:	603b      	str	r3, [r7, #0]
 8010c36:	2300      	movs	r3, #0
 8010c38:	627b      	str	r3, [r7, #36]	; 0x24
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d065      	beq.n	8010d0c <cavlSearch+0xe4>
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d062      	beq.n	8010d0c <cavlSearch+0xe4>
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	623b      	str	r3, [r7, #32]
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	61fb      	str	r3, [r7, #28]
 8010c50:	e02f      	b.n	8010cb2 <cavlSearch+0x8a>
 8010c52:	69fb      	ldr	r3, [r7, #28]
 8010c54:	681a      	ldr	r2, [r3, #0]
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	4611      	mov	r1, r2
 8010c5a:	68b8      	ldr	r0, [r7, #8]
 8010c5c:	4798      	blx	r3
 8010c5e:	4603      	mov	r3, r0
 8010c60:	76fb      	strb	r3, [r7, #27]
 8010c62:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d103      	bne.n	8010c72 <cavlSearch+0x4a>
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8010c70:	e023      	b.n	8010cba <cavlSearch+0x92>
 8010c72:	69fb      	ldr	r3, [r7, #28]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	623b      	str	r3, [r7, #32]
 8010c78:	69fb      	ldr	r3, [r7, #28]
 8010c7a:	681a      	ldr	r2, [r3, #0]
 8010c7c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	bfcc      	ite	gt
 8010c84:	2301      	movgt	r3, #1
 8010c86:	2300      	movle	r3, #0
 8010c88:	b2db      	uxtb	r3, r3
 8010c8a:	009b      	lsls	r3, r3, #2
 8010c8c:	4413      	add	r3, r2
 8010c8e:	3304      	adds	r3, #4
 8010c90:	61fb      	str	r3, [r7, #28]
 8010c92:	69fb      	ldr	r3, [r7, #28]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	d00b      	beq.n	8010cb2 <cavlSearch+0x8a>
 8010c9a:	69fb      	ldr	r3, [r7, #28]
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	681b      	ldr	r3, [r3, #0]
 8010ca0:	6a3a      	ldr	r2, [r7, #32]
 8010ca2:	429a      	cmp	r2, r3
 8010ca4:	d005      	beq.n	8010cb2 <cavlSearch+0x8a>
 8010ca6:	4b1c      	ldr	r3, [pc, #112]	; (8010d18 <cavlSearch+0xf0>)
 8010ca8:	4a1c      	ldr	r2, [pc, #112]	; (8010d1c <cavlSearch+0xf4>)
 8010caa:	21db      	movs	r1, #219	; 0xdb
 8010cac:	481c      	ldr	r0, [pc, #112]	; (8010d20 <cavlSearch+0xf8>)
 8010cae:	f002 f8fd 	bl	8012eac <__assert_func>
 8010cb2:	69fb      	ldr	r3, [r7, #28]
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d1cb      	bne.n	8010c52 <cavlSearch+0x2a>
 8010cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d125      	bne.n	8010d0c <cavlSearch+0xe4>
 8010cc0:	683b      	ldr	r3, [r7, #0]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d004      	beq.n	8010cd0 <cavlSearch+0xa8>
 8010cc6:	683b      	ldr	r3, [r7, #0]
 8010cc8:	68b8      	ldr	r0, [r7, #8]
 8010cca:	4798      	blx	r3
 8010ccc:	4603      	mov	r3, r0
 8010cce:	e000      	b.n	8010cd2 <cavlSearch+0xaa>
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	627b      	str	r3, [r7, #36]	; 0x24
 8010cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d018      	beq.n	8010d0c <cavlSearch+0xe4>
 8010cda:	69fb      	ldr	r3, [r7, #28]
 8010cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010cde:	601a      	str	r2, [r3, #0]
 8010ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	605a      	str	r2, [r3, #4]
 8010ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ce8:	2200      	movs	r2, #0
 8010cea:	609a      	str	r2, [r3, #8]
 8010cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cee:	6a3a      	ldr	r2, [r7, #32]
 8010cf0:	601a      	str	r2, [r3, #0]
 8010cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	731a      	strb	r2, [r3, #12]
 8010cf8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010cfa:	f7ff ff37 	bl	8010b6c <cavlPrivateRetraceOnGrowth>
 8010cfe:	6178      	str	r0, [r7, #20]
 8010d00:	697b      	ldr	r3, [r7, #20]
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d002      	beq.n	8010d0c <cavlSearch+0xe4>
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	697a      	ldr	r2, [r7, #20]
 8010d0a:	601a      	str	r2, [r3, #0]
 8010d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d0e:	4618      	mov	r0, r3
 8010d10:	3728      	adds	r7, #40	; 0x28
 8010d12:	46bd      	mov	sp, r7
 8010d14:	bd80      	pop	{r7, pc}
 8010d16:	bf00      	nop
 8010d18:	080177dc 	.word	0x080177dc
 8010d1c:	080186dc 	.word	0x080186dc
 8010d20:	08017728 	.word	0x08017728

08010d24 <cavlRemove>:
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b088      	sub	sp, #32
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
 8010d2c:	6039      	str	r1, [r7, #0]
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	f000 8116 	beq.w	8010f62 <cavlRemove+0x23e>
 8010d36:	683b      	ldr	r3, [r7, #0]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	f000 8112 	beq.w	8010f62 <cavlRemove+0x23e>
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d105      	bne.n	8010d52 <cavlRemove+0x2e>
 8010d46:	4b89      	ldr	r3, [pc, #548]	; (8010f6c <cavlRemove+0x248>)
 8010d48:	4a89      	ldr	r2, [pc, #548]	; (8010f70 <cavlRemove+0x24c>)
 8010d4a:	21f6      	movs	r1, #246	; 0xf6
 8010d4c:	4889      	ldr	r0, [pc, #548]	; (8010f74 <cavlRemove+0x250>)
 8010d4e:	f002 f8ad 	bl	8012eac <__assert_func>
 8010d52:	683b      	ldr	r3, [r7, #0]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d10a      	bne.n	8010d70 <cavlRemove+0x4c>
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	683a      	ldr	r2, [r7, #0]
 8010d60:	429a      	cmp	r2, r3
 8010d62:	d005      	beq.n	8010d70 <cavlRemove+0x4c>
 8010d64:	4b84      	ldr	r3, [pc, #528]	; (8010f78 <cavlRemove+0x254>)
 8010d66:	4a82      	ldr	r2, [pc, #520]	; (8010f70 <cavlRemove+0x24c>)
 8010d68:	21f7      	movs	r1, #247	; 0xf7
 8010d6a:	4882      	ldr	r0, [pc, #520]	; (8010f74 <cavlRemove+0x250>)
 8010d6c:	f002 f89e 	bl	8012eac <__assert_func>
 8010d70:	2300      	movs	r3, #0
 8010d72:	61fb      	str	r3, [r7, #28]
 8010d74:	2300      	movs	r3, #0
 8010d76:	76fb      	strb	r3, [r7, #27]
 8010d78:	683b      	ldr	r3, [r7, #0]
 8010d7a:	685b      	ldr	r3, [r3, #4]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d073      	beq.n	8010e68 <cavlRemove+0x144>
 8010d80:	683b      	ldr	r3, [r7, #0]
 8010d82:	689b      	ldr	r3, [r3, #8]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d06f      	beq.n	8010e68 <cavlRemove+0x144>
 8010d88:	683b      	ldr	r3, [r7, #0]
 8010d8a:	689b      	ldr	r3, [r3, #8]
 8010d8c:	2100      	movs	r1, #0
 8010d8e:	4618      	mov	r0, r3
 8010d90:	f7ff fd72 	bl	8010878 <cavlFindExtremum>
 8010d94:	6178      	str	r0, [r7, #20]
 8010d96:	697b      	ldr	r3, [r7, #20]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d007      	beq.n	8010dac <cavlRemove+0x88>
 8010d9c:	697b      	ldr	r3, [r7, #20]
 8010d9e:	685b      	ldr	r3, [r3, #4]
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d103      	bne.n	8010dac <cavlRemove+0x88>
 8010da4:	697b      	ldr	r3, [r7, #20]
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d105      	bne.n	8010db8 <cavlRemove+0x94>
 8010dac:	4b73      	ldr	r3, [pc, #460]	; (8010f7c <cavlRemove+0x258>)
 8010dae:	4a70      	ldr	r2, [pc, #448]	; (8010f70 <cavlRemove+0x24c>)
 8010db0:	21ff      	movs	r1, #255	; 0xff
 8010db2:	4870      	ldr	r0, [pc, #448]	; (8010f74 <cavlRemove+0x250>)
 8010db4:	f002 f87a 	bl	8012eac <__assert_func>
 8010db8:	683b      	ldr	r3, [r7, #0]
 8010dba:	f993 200c 	ldrsb.w	r2, [r3, #12]
 8010dbe:	697b      	ldr	r3, [r7, #20]
 8010dc0:	731a      	strb	r2, [r3, #12]
 8010dc2:	683b      	ldr	r3, [r7, #0]
 8010dc4:	685a      	ldr	r2, [r3, #4]
 8010dc6:	697b      	ldr	r3, [r7, #20]
 8010dc8:	605a      	str	r2, [r3, #4]
 8010dca:	697b      	ldr	r3, [r7, #20]
 8010dcc:	685b      	ldr	r3, [r3, #4]
 8010dce:	697a      	ldr	r2, [r7, #20]
 8010dd0:	601a      	str	r2, [r3, #0]
 8010dd2:	697b      	ldr	r3, [r7, #20]
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	683a      	ldr	r2, [r7, #0]
 8010dd8:	429a      	cmp	r2, r3
 8010dda:	d025      	beq.n	8010e28 <cavlRemove+0x104>
 8010ddc:	697b      	ldr	r3, [r7, #20]
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	61fb      	str	r3, [r7, #28]
 8010de2:	69fb      	ldr	r3, [r7, #28]
 8010de4:	685b      	ldr	r3, [r3, #4]
 8010de6:	697a      	ldr	r2, [r7, #20]
 8010de8:	429a      	cmp	r2, r3
 8010dea:	d006      	beq.n	8010dfa <cavlRemove+0xd6>
 8010dec:	4b64      	ldr	r3, [pc, #400]	; (8010f80 <cavlRemove+0x25c>)
 8010dee:	4a60      	ldr	r2, [pc, #384]	; (8010f70 <cavlRemove+0x24c>)
 8010df0:	f44f 7183 	mov.w	r1, #262	; 0x106
 8010df4:	485f      	ldr	r0, [pc, #380]	; (8010f74 <cavlRemove+0x250>)
 8010df6:	f002 f859 	bl	8012eac <__assert_func>
 8010dfa:	697b      	ldr	r3, [r7, #20]
 8010dfc:	689a      	ldr	r2, [r3, #8]
 8010dfe:	69fb      	ldr	r3, [r7, #28]
 8010e00:	605a      	str	r2, [r3, #4]
 8010e02:	69fb      	ldr	r3, [r7, #28]
 8010e04:	685b      	ldr	r3, [r3, #4]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d003      	beq.n	8010e12 <cavlRemove+0xee>
 8010e0a:	69fb      	ldr	r3, [r7, #28]
 8010e0c:	685b      	ldr	r3, [r3, #4]
 8010e0e:	69fa      	ldr	r2, [r7, #28]
 8010e10:	601a      	str	r2, [r3, #0]
 8010e12:	683b      	ldr	r3, [r7, #0]
 8010e14:	689a      	ldr	r2, [r3, #8]
 8010e16:	697b      	ldr	r3, [r7, #20]
 8010e18:	609a      	str	r2, [r3, #8]
 8010e1a:	697b      	ldr	r3, [r7, #20]
 8010e1c:	689b      	ldr	r3, [r3, #8]
 8010e1e:	697a      	ldr	r2, [r7, #20]
 8010e20:	601a      	str	r2, [r3, #0]
 8010e22:	2300      	movs	r3, #0
 8010e24:	76fb      	strb	r3, [r7, #27]
 8010e26:	e003      	b.n	8010e30 <cavlRemove+0x10c>
 8010e28:	697b      	ldr	r3, [r7, #20]
 8010e2a:	61fb      	str	r3, [r7, #28]
 8010e2c:	2301      	movs	r3, #1
 8010e2e:	76fb      	strb	r3, [r7, #27]
 8010e30:	683b      	ldr	r3, [r7, #0]
 8010e32:	681a      	ldr	r2, [r3, #0]
 8010e34:	697b      	ldr	r3, [r7, #20]
 8010e36:	601a      	str	r2, [r3, #0]
 8010e38:	697b      	ldr	r3, [r7, #20]
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d00f      	beq.n	8010e60 <cavlRemove+0x13c>
 8010e40:	697b      	ldr	r3, [r7, #20]
 8010e42:	681a      	ldr	r2, [r3, #0]
 8010e44:	697b      	ldr	r3, [r7, #20]
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	689b      	ldr	r3, [r3, #8]
 8010e4a:	6839      	ldr	r1, [r7, #0]
 8010e4c:	4299      	cmp	r1, r3
 8010e4e:	bf0c      	ite	eq
 8010e50:	2301      	moveq	r3, #1
 8010e52:	2300      	movne	r3, #0
 8010e54:	b2db      	uxtb	r3, r3
 8010e56:	009b      	lsls	r3, r3, #2
 8010e58:	4413      	add	r3, r2
 8010e5a:	697a      	ldr	r2, [r7, #20]
 8010e5c:	605a      	str	r2, [r3, #4]
 8010e5e:	e046      	b.n	8010eee <cavlRemove+0x1ca>
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	697a      	ldr	r2, [r7, #20]
 8010e64:	601a      	str	r2, [r3, #0]
 8010e66:	e042      	b.n	8010eee <cavlRemove+0x1ca>
 8010e68:	683b      	ldr	r3, [r7, #0]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	61fb      	str	r3, [r7, #28]
 8010e6e:	683b      	ldr	r3, [r7, #0]
 8010e70:	689b      	ldr	r3, [r3, #8]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	bf14      	ite	ne
 8010e76:	2301      	movne	r3, #1
 8010e78:	2300      	moveq	r3, #0
 8010e7a:	74fb      	strb	r3, [r7, #19]
 8010e7c:	7cfb      	ldrb	r3, [r7, #19]
 8010e7e:	683a      	ldr	r2, [r7, #0]
 8010e80:	009b      	lsls	r3, r3, #2
 8010e82:	4413      	add	r3, r2
 8010e84:	685b      	ldr	r3, [r3, #4]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d006      	beq.n	8010e98 <cavlRemove+0x174>
 8010e8a:	7cfb      	ldrb	r3, [r7, #19]
 8010e8c:	683a      	ldr	r2, [r7, #0]
 8010e8e:	009b      	lsls	r3, r3, #2
 8010e90:	4413      	add	r3, r2
 8010e92:	685b      	ldr	r3, [r3, #4]
 8010e94:	69fa      	ldr	r2, [r7, #28]
 8010e96:	601a      	str	r2, [r3, #0]
 8010e98:	69fb      	ldr	r3, [r7, #28]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d020      	beq.n	8010ee0 <cavlRemove+0x1bc>
 8010e9e:	69fb      	ldr	r3, [r7, #28]
 8010ea0:	689b      	ldr	r3, [r3, #8]
 8010ea2:	683a      	ldr	r2, [r7, #0]
 8010ea4:	429a      	cmp	r2, r3
 8010ea6:	bf0c      	ite	eq
 8010ea8:	2301      	moveq	r3, #1
 8010eaa:	2300      	movne	r3, #0
 8010eac:	76fb      	strb	r3, [r7, #27]
 8010eae:	7cfb      	ldrb	r3, [r7, #19]
 8010eb0:	7ef8      	ldrb	r0, [r7, #27]
 8010eb2:	683a      	ldr	r2, [r7, #0]
 8010eb4:	009b      	lsls	r3, r3, #2
 8010eb6:	4413      	add	r3, r2
 8010eb8:	685a      	ldr	r2, [r3, #4]
 8010eba:	69f9      	ldr	r1, [r7, #28]
 8010ebc:	0083      	lsls	r3, r0, #2
 8010ebe:	440b      	add	r3, r1
 8010ec0:	605a      	str	r2, [r3, #4]
 8010ec2:	7efb      	ldrb	r3, [r7, #27]
 8010ec4:	69fa      	ldr	r2, [r7, #28]
 8010ec6:	009b      	lsls	r3, r3, #2
 8010ec8:	4413      	add	r3, r2
 8010eca:	685b      	ldr	r3, [r3, #4]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d00e      	beq.n	8010eee <cavlRemove+0x1ca>
 8010ed0:	7efb      	ldrb	r3, [r7, #27]
 8010ed2:	69fa      	ldr	r2, [r7, #28]
 8010ed4:	009b      	lsls	r3, r3, #2
 8010ed6:	4413      	add	r3, r2
 8010ed8:	685b      	ldr	r3, [r3, #4]
 8010eda:	69fa      	ldr	r2, [r7, #28]
 8010edc:	601a      	str	r2, [r3, #0]
 8010ede:	e006      	b.n	8010eee <cavlRemove+0x1ca>
 8010ee0:	7cfb      	ldrb	r3, [r7, #19]
 8010ee2:	683a      	ldr	r2, [r7, #0]
 8010ee4:	009b      	lsls	r3, r3, #2
 8010ee6:	4413      	add	r3, r2
 8010ee8:	685a      	ldr	r2, [r3, #4]
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	601a      	str	r2, [r3, #0]
 8010eee:	69fb      	ldr	r3, [r7, #28]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d036      	beq.n	8010f62 <cavlRemove+0x23e>
 8010ef4:	2300      	movs	r3, #0
 8010ef6:	60fb      	str	r3, [r7, #12]
 8010ef8:	7efb      	ldrb	r3, [r7, #27]
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	bf14      	ite	ne
 8010efe:	2301      	movne	r3, #1
 8010f00:	2300      	moveq	r3, #0
 8010f02:	b2db      	uxtb	r3, r3
 8010f04:	f083 0301 	eor.w	r3, r3, #1
 8010f08:	b2db      	uxtb	r3, r3
 8010f0a:	f003 0301 	and.w	r3, r3, #1
 8010f0e:	b2db      	uxtb	r3, r3
 8010f10:	4619      	mov	r1, r3
 8010f12:	69f8      	ldr	r0, [r7, #28]
 8010f14:	f7ff fd48 	bl	80109a8 <cavlPrivateAdjustBalance>
 8010f18:	60f8      	str	r0, [r7, #12]
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	61fb      	str	r3, [r7, #28]
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d10b      	bne.n	8010f42 <cavlRemove+0x21e>
 8010f2a:	69fb      	ldr	r3, [r7, #28]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d008      	beq.n	8010f42 <cavlRemove+0x21e>
 8010f30:	69fb      	ldr	r3, [r7, #28]
 8010f32:	689b      	ldr	r3, [r3, #8]
 8010f34:	68fa      	ldr	r2, [r7, #12]
 8010f36:	429a      	cmp	r2, r3
 8010f38:	bf0c      	ite	eq
 8010f3a:	2301      	moveq	r3, #1
 8010f3c:	2300      	movne	r3, #0
 8010f3e:	76fb      	strb	r3, [r7, #27]
 8010f40:	e7da      	b.n	8010ef8 <cavlRemove+0x1d4>
 8010f42:	69fb      	ldr	r3, [r7, #28]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d10c      	bne.n	8010f62 <cavlRemove+0x23e>
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d106      	bne.n	8010f5c <cavlRemove+0x238>
 8010f4e:	4b0d      	ldr	r3, [pc, #52]	; (8010f84 <cavlRemove+0x260>)
 8010f50:	4a07      	ldr	r2, [pc, #28]	; (8010f70 <cavlRemove+0x24c>)
 8010f52:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8010f56:	4807      	ldr	r0, [pc, #28]	; (8010f74 <cavlRemove+0x250>)
 8010f58:	f001 ffa8 	bl	8012eac <__assert_func>
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	68fa      	ldr	r2, [r7, #12]
 8010f60:	601a      	str	r2, [r3, #0]
 8010f62:	bf00      	nop
 8010f64:	3720      	adds	r7, #32
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}
 8010f6a:	bf00      	nop
 8010f6c:	08017800 	.word	0x08017800
 8010f70:	08018764 	.word	0x08018764
 8010f74:	08017728 	.word	0x08017728
 8010f78:	08017810 	.word	0x08017810
 8010f7c:	08017838 	.word	0x08017838
 8010f80:	08017870 	.word	0x08017870
 8010f84:	080177d0 	.word	0x080177d0

08010f88 <avlTrivialFactory>:
 8010f88:	b480      	push	{r7}
 8010f8a:	b083      	sub	sp, #12
 8010f8c:	af00      	add	r7, sp, #0
 8010f8e:	6078      	str	r0, [r7, #4]
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	4618      	mov	r0, r3
 8010f94:	370c      	adds	r7, #12
 8010f96:	46bd      	mov	sp, r7
 8010f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f9c:	4770      	bx	lr
	...

08010fa0 <crcAddByte>:
 8010fa0:	b480      	push	{r7}
 8010fa2:	b083      	sub	sp, #12
 8010fa4:	af00      	add	r7, sp, #0
 8010fa6:	4603      	mov	r3, r0
 8010fa8:	460a      	mov	r2, r1
 8010faa:	80fb      	strh	r3, [r7, #6]
 8010fac:	4613      	mov	r3, r2
 8010fae:	717b      	strb	r3, [r7, #5]
 8010fb0:	88fb      	ldrh	r3, [r7, #6]
 8010fb2:	021b      	lsls	r3, r3, #8
 8010fb4:	b29a      	uxth	r2, r3
 8010fb6:	88fb      	ldrh	r3, [r7, #6]
 8010fb8:	0a1b      	lsrs	r3, r3, #8
 8010fba:	b299      	uxth	r1, r3
 8010fbc:	797b      	ldrb	r3, [r7, #5]
 8010fbe:	b29b      	uxth	r3, r3
 8010fc0:	404b      	eors	r3, r1
 8010fc2:	b29b      	uxth	r3, r3
 8010fc4:	b2db      	uxtb	r3, r3
 8010fc6:	4905      	ldr	r1, [pc, #20]	; (8010fdc <crcAddByte+0x3c>)
 8010fc8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8010fcc:	4053      	eors	r3, r2
 8010fce:	b29b      	uxth	r3, r3
 8010fd0:	4618      	mov	r0, r3
 8010fd2:	370c      	adds	r7, #12
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fda:	4770      	bx	lr
 8010fdc:	080183b4 	.word	0x080183b4

08010fe0 <crcAdd>:
 8010fe0:	b580      	push	{r7, lr}
 8010fe2:	b088      	sub	sp, #32
 8010fe4:	af00      	add	r7, sp, #0
 8010fe6:	4603      	mov	r3, r0
 8010fe8:	60b9      	str	r1, [r7, #8]
 8010fea:	607a      	str	r2, [r7, #4]
 8010fec:	81fb      	strh	r3, [r7, #14]
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d108      	bne.n	8011006 <crcAdd+0x26>
 8010ff4:	68bb      	ldr	r3, [r7, #8]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d005      	beq.n	8011006 <crcAdd+0x26>
 8010ffa:	4b12      	ldr	r3, [pc, #72]	; (8011044 <crcAdd+0x64>)
 8010ffc:	4a12      	ldr	r2, [pc, #72]	; (8011048 <crcAdd+0x68>)
 8010ffe:	2185      	movs	r1, #133	; 0x85
 8011000:	4812      	ldr	r0, [pc, #72]	; (801104c <crcAdd+0x6c>)
 8011002:	f001 ff53 	bl	8012eac <__assert_func>
 8011006:	89fb      	ldrh	r3, [r7, #14]
 8011008:	83fb      	strh	r3, [r7, #30]
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	61bb      	str	r3, [r7, #24]
 801100e:	2300      	movs	r3, #0
 8011010:	617b      	str	r3, [r7, #20]
 8011012:	e00e      	b.n	8011032 <crcAdd+0x52>
 8011014:	69bb      	ldr	r3, [r7, #24]
 8011016:	781a      	ldrb	r2, [r3, #0]
 8011018:	8bfb      	ldrh	r3, [r7, #30]
 801101a:	4611      	mov	r1, r2
 801101c:	4618      	mov	r0, r3
 801101e:	f7ff ffbf 	bl	8010fa0 <crcAddByte>
 8011022:	4603      	mov	r3, r0
 8011024:	83fb      	strh	r3, [r7, #30]
 8011026:	69bb      	ldr	r3, [r7, #24]
 8011028:	3301      	adds	r3, #1
 801102a:	61bb      	str	r3, [r7, #24]
 801102c:	697b      	ldr	r3, [r7, #20]
 801102e:	3301      	adds	r3, #1
 8011030:	617b      	str	r3, [r7, #20]
 8011032:	697a      	ldr	r2, [r7, #20]
 8011034:	68bb      	ldr	r3, [r7, #8]
 8011036:	429a      	cmp	r2, r3
 8011038:	d3ec      	bcc.n	8011014 <crcAdd+0x34>
 801103a:	8bfb      	ldrh	r3, [r7, #30]
 801103c:	4618      	mov	r0, r3
 801103e:	3720      	adds	r7, #32
 8011040:	46bd      	mov	sp, r7
 8011042:	bd80      	pop	{r7, pc}
 8011044:	08017880 	.word	0x08017880
 8011048:	08018630 	.word	0x08018630
 801104c:	080178a8 	.word	0x080178a8

08011050 <txMakeMessageSessionSpecifier>:
 8011050:	b580      	push	{r7, lr}
 8011052:	b084      	sub	sp, #16
 8011054:	af00      	add	r7, sp, #0
 8011056:	4603      	mov	r3, r0
 8011058:	460a      	mov	r2, r1
 801105a:	80fb      	strh	r3, [r7, #6]
 801105c:	4613      	mov	r3, r2
 801105e:	717b      	strb	r3, [r7, #5]
 8011060:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8011064:	2b00      	cmp	r3, #0
 8011066:	da05      	bge.n	8011074 <txMakeMessageSessionSpecifier+0x24>
 8011068:	4b0e      	ldr	r3, [pc, #56]	; (80110a4 <txMakeMessageSessionSpecifier+0x54>)
 801106a:	4a0f      	ldr	r2, [pc, #60]	; (80110a8 <txMakeMessageSessionSpecifier+0x58>)
 801106c:	21ac      	movs	r1, #172	; 0xac
 801106e:	480f      	ldr	r0, [pc, #60]	; (80110ac <txMakeMessageSessionSpecifier+0x5c>)
 8011070:	f001 ff1c 	bl	8012eac <__assert_func>
 8011074:	88fb      	ldrh	r3, [r7, #6]
 8011076:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801107a:	d305      	bcc.n	8011088 <txMakeMessageSessionSpecifier+0x38>
 801107c:	4b0c      	ldr	r3, [pc, #48]	; (80110b0 <txMakeMessageSessionSpecifier+0x60>)
 801107e:	4a0a      	ldr	r2, [pc, #40]	; (80110a8 <txMakeMessageSessionSpecifier+0x58>)
 8011080:	21ad      	movs	r1, #173	; 0xad
 8011082:	480a      	ldr	r0, [pc, #40]	; (80110ac <txMakeMessageSessionSpecifier+0x5c>)
 8011084:	f001 ff12 	bl	8012eac <__assert_func>
 8011088:	88fb      	ldrh	r3, [r7, #6]
 801108a:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 801108e:	b29b      	uxth	r3, r3
 8011090:	60fb      	str	r3, [r7, #12]
 8011092:	797a      	ldrb	r2, [r7, #5]
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	021b      	lsls	r3, r3, #8
 8011098:	4313      	orrs	r3, r2
 801109a:	4618      	mov	r0, r3
 801109c:	3710      	adds	r7, #16
 801109e:	46bd      	mov	sp, r7
 80110a0:	bd80      	pop	{r7, pc}
 80110a2:	bf00      	nop
 80110a4:	080178d8 	.word	0x080178d8
 80110a8:	08018638 	.word	0x08018638
 80110ac:	080178a8 	.word	0x080178a8
 80110b0:	080178ec 	.word	0x080178ec

080110b4 <txMakeServiceSessionSpecifier>:
 80110b4:	b590      	push	{r4, r7, lr}
 80110b6:	b083      	sub	sp, #12
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	4604      	mov	r4, r0
 80110bc:	4608      	mov	r0, r1
 80110be:	4611      	mov	r1, r2
 80110c0:	461a      	mov	r2, r3
 80110c2:	4623      	mov	r3, r4
 80110c4:	80fb      	strh	r3, [r7, #6]
 80110c6:	4603      	mov	r3, r0
 80110c8:	717b      	strb	r3, [r7, #5]
 80110ca:	460b      	mov	r3, r1
 80110cc:	713b      	strb	r3, [r7, #4]
 80110ce:	4613      	mov	r3, r2
 80110d0:	70fb      	strb	r3, [r7, #3]
 80110d2:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	da05      	bge.n	80110e6 <txMakeServiceSessionSpecifier+0x32>
 80110da:	4b17      	ldr	r3, [pc, #92]	; (8011138 <txMakeServiceSessionSpecifier+0x84>)
 80110dc:	4a17      	ldr	r2, [pc, #92]	; (801113c <txMakeServiceSessionSpecifier+0x88>)
 80110de:	21b7      	movs	r1, #183	; 0xb7
 80110e0:	4817      	ldr	r0, [pc, #92]	; (8011140 <txMakeServiceSessionSpecifier+0x8c>)
 80110e2:	f001 fee3 	bl	8012eac <__assert_func>
 80110e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	da05      	bge.n	80110fa <txMakeServiceSessionSpecifier+0x46>
 80110ee:	4b15      	ldr	r3, [pc, #84]	; (8011144 <txMakeServiceSessionSpecifier+0x90>)
 80110f0:	4a12      	ldr	r2, [pc, #72]	; (801113c <txMakeServiceSessionSpecifier+0x88>)
 80110f2:	21b8      	movs	r1, #184	; 0xb8
 80110f4:	4812      	ldr	r0, [pc, #72]	; (8011140 <txMakeServiceSessionSpecifier+0x8c>)
 80110f6:	f001 fed9 	bl	8012eac <__assert_func>
 80110fa:	88fb      	ldrh	r3, [r7, #6]
 80110fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011100:	d305      	bcc.n	801110e <txMakeServiceSessionSpecifier+0x5a>
 8011102:	4b11      	ldr	r3, [pc, #68]	; (8011148 <txMakeServiceSessionSpecifier+0x94>)
 8011104:	4a0d      	ldr	r2, [pc, #52]	; (801113c <txMakeServiceSessionSpecifier+0x88>)
 8011106:	21b9      	movs	r1, #185	; 0xb9
 8011108:	480d      	ldr	r0, [pc, #52]	; (8011140 <txMakeServiceSessionSpecifier+0x8c>)
 801110a:	f001 fecf 	bl	8012eac <__assert_func>
 801110e:	793a      	ldrb	r2, [r7, #4]
 8011110:	78fb      	ldrb	r3, [r7, #3]
 8011112:	01db      	lsls	r3, r3, #7
 8011114:	431a      	orrs	r2, r3
 8011116:	88fb      	ldrh	r3, [r7, #6]
 8011118:	039b      	lsls	r3, r3, #14
 801111a:	4313      	orrs	r3, r2
 801111c:	797a      	ldrb	r2, [r7, #5]
 801111e:	2a00      	cmp	r2, #0
 8011120:	d002      	beq.n	8011128 <txMakeServiceSessionSpecifier+0x74>
 8011122:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011126:	e000      	b.n	801112a <txMakeServiceSessionSpecifier+0x76>
 8011128:	2200      	movs	r2, #0
 801112a:	4313      	orrs	r3, r2
 801112c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8011130:	4618      	mov	r0, r3
 8011132:	370c      	adds	r7, #12
 8011134:	46bd      	mov	sp, r7
 8011136:	bd90      	pop	{r4, r7, pc}
 8011138:	080178d8 	.word	0x080178d8
 801113c:	08018658 	.word	0x08018658
 8011140:	080178a8 	.word	0x080178a8
 8011144:	08017900 	.word	0x08017900
 8011148:	08017914 	.word	0x08017914

0801114c <adjustPresentationLayerMTU>:
 801114c:	b480      	push	{r7}
 801114e:	b085      	sub	sp, #20
 8011150:	af00      	add	r7, sp, #0
 8011152:	6078      	str	r0, [r7, #4]
 8011154:	2340      	movs	r3, #64	; 0x40
 8011156:	60bb      	str	r3, [r7, #8]
 8011158:	2300      	movs	r3, #0
 801115a:	60fb      	str	r3, [r7, #12]
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	2b07      	cmp	r3, #7
 8011160:	d802      	bhi.n	8011168 <adjustPresentationLayerMTU+0x1c>
 8011162:	2308      	movs	r3, #8
 8011164:	60fb      	str	r3, [r7, #12]
 8011166:	e014      	b.n	8011192 <adjustPresentationLayerMTU+0x46>
 8011168:	687a      	ldr	r2, [r7, #4]
 801116a:	68bb      	ldr	r3, [r7, #8]
 801116c:	429a      	cmp	r2, r3
 801116e:	d808      	bhi.n	8011182 <adjustPresentationLayerMTU+0x36>
 8011170:	4a0c      	ldr	r2, [pc, #48]	; (80111a4 <adjustPresentationLayerMTU+0x58>)
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	4413      	add	r3, r2
 8011176:	781b      	ldrb	r3, [r3, #0]
 8011178:	461a      	mov	r2, r3
 801117a:	4b0b      	ldr	r3, [pc, #44]	; (80111a8 <adjustPresentationLayerMTU+0x5c>)
 801117c:	5c9b      	ldrb	r3, [r3, r2]
 801117e:	60fb      	str	r3, [r7, #12]
 8011180:	e007      	b.n	8011192 <adjustPresentationLayerMTU+0x46>
 8011182:	4a08      	ldr	r2, [pc, #32]	; (80111a4 <adjustPresentationLayerMTU+0x58>)
 8011184:	68bb      	ldr	r3, [r7, #8]
 8011186:	4413      	add	r3, r2
 8011188:	781b      	ldrb	r3, [r3, #0]
 801118a:	461a      	mov	r2, r3
 801118c:	4b06      	ldr	r3, [pc, #24]	; (80111a8 <adjustPresentationLayerMTU+0x5c>)
 801118e:	5c9b      	ldrb	r3, [r3, r2]
 8011190:	60fb      	str	r3, [r7, #12]
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	3b01      	subs	r3, #1
 8011196:	4618      	mov	r0, r3
 8011198:	3714      	adds	r7, #20
 801119a:	46bd      	mov	sp, r7
 801119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a0:	4770      	bx	lr
 80111a2:	bf00      	nop
 80111a4:	080185c4 	.word	0x080185c4
 80111a8:	080185b4 	.word	0x080185b4

080111ac <txMakeCANID>:
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b08a      	sub	sp, #40	; 0x28
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	60f8      	str	r0, [r7, #12]
 80111b4:	60b9      	str	r1, [r7, #8]
 80111b6:	607a      	str	r2, [r7, #4]
 80111b8:	70fb      	strb	r3, [r7, #3]
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d105      	bne.n	80111cc <txMakeCANID+0x20>
 80111c0:	4b60      	ldr	r3, [pc, #384]	; (8011344 <txMakeCANID+0x198>)
 80111c2:	4a61      	ldr	r2, [pc, #388]	; (8011348 <txMakeCANID+0x19c>)
 80111c4:	21d9      	movs	r1, #217	; 0xd9
 80111c6:	4861      	ldr	r0, [pc, #388]	; (801134c <txMakeCANID+0x1a0>)
 80111c8:	f001 fe70 	bl	8012eac <__assert_func>
 80111cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d105      	bne.n	80111de <txMakeCANID+0x32>
 80111d2:	4b5f      	ldr	r3, [pc, #380]	; (8011350 <txMakeCANID+0x1a4>)
 80111d4:	4a5c      	ldr	r2, [pc, #368]	; (8011348 <txMakeCANID+0x19c>)
 80111d6:	21da      	movs	r1, #218	; 0xda
 80111d8:	485c      	ldr	r0, [pc, #368]	; (801134c <txMakeCANID+0x1a0>)
 80111da:	f001 fe67 	bl	8012eac <__assert_func>
 80111de:	f06f 0301 	mvn.w	r3, #1
 80111e2:	627b      	str	r3, [r7, #36]	; 0x24
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	785b      	ldrb	r3, [r3, #1]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d157      	bne.n	801129c <txMakeCANID+0xf0>
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	791b      	ldrb	r3, [r3, #4]
 80111f0:	2bff      	cmp	r3, #255	; 0xff
 80111f2:	d153      	bne.n	801129c <txMakeCANID+0xf0>
 80111f4:	68fb      	ldr	r3, [r7, #12]
 80111f6:	885b      	ldrh	r3, [r3, #2]
 80111f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80111fc:	d24e      	bcs.n	801129c <txMakeCANID+0xf0>
 80111fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011202:	2b00      	cmp	r3, #0
 8011204:	db11      	blt.n	801122a <txMakeCANID+0x7e>
 8011206:	68fb      	ldr	r3, [r7, #12]
 8011208:	885b      	ldrh	r3, [r3, #2]
 801120a:	78fa      	ldrb	r2, [r7, #3]
 801120c:	4611      	mov	r1, r2
 801120e:	4618      	mov	r0, r3
 8011210:	f7ff ff1e 	bl	8011050 <txMakeMessageSessionSpecifier>
 8011214:	4603      	mov	r3, r0
 8011216:	627b      	str	r3, [r7, #36]	; 0x24
 8011218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801121a:	2b00      	cmp	r3, #0
 801121c:	da75      	bge.n	801130a <txMakeCANID+0x15e>
 801121e:	4b4d      	ldr	r3, [pc, #308]	; (8011354 <txMakeCANID+0x1a8>)
 8011220:	4a49      	ldr	r2, [pc, #292]	; (8011348 <txMakeCANID+0x19c>)
 8011222:	21e2      	movs	r1, #226	; 0xe2
 8011224:	4849      	ldr	r0, [pc, #292]	; (801134c <txMakeCANID+0x1a0>)
 8011226:	f001 fe41 	bl	8012eac <__assert_func>
 801122a:	68ba      	ldr	r2, [r7, #8]
 801122c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801122e:	429a      	cmp	r2, r3
 8011230:	d830      	bhi.n	8011294 <txMakeCANID+0xe8>
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	2b00      	cmp	r3, #0
 8011236:	d108      	bne.n	801124a <txMakeCANID+0x9e>
 8011238:	68bb      	ldr	r3, [r7, #8]
 801123a:	2b00      	cmp	r3, #0
 801123c:	d005      	beq.n	801124a <txMakeCANID+0x9e>
 801123e:	4b46      	ldr	r3, [pc, #280]	; (8011358 <txMakeCANID+0x1ac>)
 8011240:	4a41      	ldr	r2, [pc, #260]	; (8011348 <txMakeCANID+0x19c>)
 8011242:	21e6      	movs	r1, #230	; 0xe6
 8011244:	4841      	ldr	r0, [pc, #260]	; (801134c <txMakeCANID+0x1a0>)
 8011246:	f001 fe31 	bl	8012eac <__assert_func>
 801124a:	687a      	ldr	r2, [r7, #4]
 801124c:	68b9      	ldr	r1, [r7, #8]
 801124e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8011252:	f7ff fec5 	bl	8010fe0 <crcAdd>
 8011256:	4603      	mov	r3, r0
 8011258:	b2db      	uxtb	r3, r3
 801125a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801125e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	885b      	ldrh	r3, [r3, #2]
 8011266:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 801126a:	4611      	mov	r1, r2
 801126c:	4618      	mov	r0, r3
 801126e:	f7ff feef 	bl	8011050 <txMakeMessageSessionSpecifier>
 8011272:	4603      	mov	r3, r0
 8011274:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011278:	61fb      	str	r3, [r7, #28]
 801127a:	69fb      	ldr	r3, [r7, #28]
 801127c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011280:	d305      	bcc.n	801128e <txMakeCANID+0xe2>
 8011282:	4b36      	ldr	r3, [pc, #216]	; (801135c <txMakeCANID+0x1b0>)
 8011284:	4a30      	ldr	r2, [pc, #192]	; (8011348 <txMakeCANID+0x19c>)
 8011286:	21e9      	movs	r1, #233	; 0xe9
 8011288:	4830      	ldr	r0, [pc, #192]	; (801134c <txMakeCANID+0x1a0>)
 801128a:	f001 fe0f 	bl	8012eac <__assert_func>
 801128e:	69fb      	ldr	r3, [r7, #28]
 8011290:	627b      	str	r3, [r7, #36]	; 0x24
 8011292:	e03a      	b.n	801130a <txMakeCANID+0x15e>
 8011294:	f06f 0301 	mvn.w	r3, #1
 8011298:	627b      	str	r3, [r7, #36]	; 0x24
 801129a:	e036      	b.n	801130a <txMakeCANID+0x15e>
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	785b      	ldrb	r3, [r3, #1]
 80112a0:	2b02      	cmp	r3, #2
 80112a2:	d003      	beq.n	80112ac <txMakeCANID+0x100>
 80112a4:	68fb      	ldr	r3, [r7, #12]
 80112a6:	785b      	ldrb	r3, [r3, #1]
 80112a8:	2b01      	cmp	r3, #1
 80112aa:	d12a      	bne.n	8011302 <txMakeCANID+0x156>
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	791b      	ldrb	r3, [r3, #4]
 80112b0:	b25b      	sxtb	r3, r3
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	db25      	blt.n	8011302 <txMakeCANID+0x156>
 80112b6:	68fb      	ldr	r3, [r7, #12]
 80112b8:	885b      	ldrh	r3, [r3, #2]
 80112ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80112be:	d220      	bcs.n	8011302 <txMakeCANID+0x156>
 80112c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	db18      	blt.n	80112fa <txMakeCANID+0x14e>
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	8858      	ldrh	r0, [r3, #2]
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	785b      	ldrb	r3, [r3, #1]
 80112d0:	2b02      	cmp	r3, #2
 80112d2:	bf0c      	ite	eq
 80112d4:	2301      	moveq	r3, #1
 80112d6:	2300      	movne	r3, #0
 80112d8:	b2d9      	uxtb	r1, r3
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	791b      	ldrb	r3, [r3, #4]
 80112de:	78fa      	ldrb	r2, [r7, #3]
 80112e0:	f7ff fee8 	bl	80110b4 <txMakeServiceSessionSpecifier>
 80112e4:	4603      	mov	r3, r0
 80112e6:	627b      	str	r3, [r7, #36]	; 0x24
 80112e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	da0f      	bge.n	801130e <txMakeCANID+0x162>
 80112ee:	4b19      	ldr	r3, [pc, #100]	; (8011354 <txMakeCANID+0x1a8>)
 80112f0:	4a15      	ldr	r2, [pc, #84]	; (8011348 <txMakeCANID+0x19c>)
 80112f2:	21fa      	movs	r1, #250	; 0xfa
 80112f4:	4815      	ldr	r0, [pc, #84]	; (801134c <txMakeCANID+0x1a0>)
 80112f6:	f001 fdd9 	bl	8012eac <__assert_func>
 80112fa:	f06f 0301 	mvn.w	r3, #1
 80112fe:	627b      	str	r3, [r7, #36]	; 0x24
 8011300:	e005      	b.n	801130e <txMakeCANID+0x162>
 8011302:	f06f 0301 	mvn.w	r3, #1
 8011306:	627b      	str	r3, [r7, #36]	; 0x24
 8011308:	e002      	b.n	8011310 <txMakeCANID+0x164>
 801130a:	bf00      	nop
 801130c:	e000      	b.n	8011310 <txMakeCANID+0x164>
 801130e:	bf00      	nop
 8011310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011312:	2b00      	cmp	r3, #0
 8011314:	db10      	blt.n	8011338 <txMakeCANID+0x18c>
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	781b      	ldrb	r3, [r3, #0]
 801131a:	61bb      	str	r3, [r7, #24]
 801131c:	69bb      	ldr	r3, [r7, #24]
 801131e:	2b07      	cmp	r3, #7
 8011320:	d807      	bhi.n	8011332 <txMakeCANID+0x186>
 8011322:	69bb      	ldr	r3, [r7, #24]
 8011324:	069a      	lsls	r2, r3, #26
 8011326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011328:	4313      	orrs	r3, r2
 801132a:	617b      	str	r3, [r7, #20]
 801132c:	697b      	ldr	r3, [r7, #20]
 801132e:	627b      	str	r3, [r7, #36]	; 0x24
 8011330:	e002      	b.n	8011338 <txMakeCANID+0x18c>
 8011332:	f06f 0301 	mvn.w	r3, #1
 8011336:	627b      	str	r3, [r7, #36]	; 0x24
 8011338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801133a:	4618      	mov	r0, r3
 801133c:	3728      	adds	r7, #40	; 0x28
 801133e:	46bd      	mov	sp, r7
 8011340:	bd80      	pop	{r7, pc}
 8011342:	bf00      	nop
 8011344:	08017928 	.word	0x08017928
 8011348:	08018624 	.word	0x08018624
 801134c:	080178a8 	.word	0x080178a8
 8011350:	0801793c 	.word	0x0801793c
 8011354:	08017958 	.word	0x08017958
 8011358:	08017964 	.word	0x08017964
 801135c:	08017998 	.word	0x08017998

08011360 <txMakeTailByte>:
 8011360:	b590      	push	{r4, r7, lr}
 8011362:	b083      	sub	sp, #12
 8011364:	af00      	add	r7, sp, #0
 8011366:	4604      	mov	r4, r0
 8011368:	4608      	mov	r0, r1
 801136a:	4611      	mov	r1, r2
 801136c:	461a      	mov	r2, r3
 801136e:	4623      	mov	r3, r4
 8011370:	71fb      	strb	r3, [r7, #7]
 8011372:	4603      	mov	r3, r0
 8011374:	71bb      	strb	r3, [r7, #6]
 8011376:	460b      	mov	r3, r1
 8011378:	717b      	strb	r3, [r7, #5]
 801137a:	4613      	mov	r3, r2
 801137c:	713b      	strb	r3, [r7, #4]
 801137e:	79fb      	ldrb	r3, [r7, #7]
 8011380:	2b00      	cmp	r3, #0
 8011382:	d009      	beq.n	8011398 <txMakeTailByte+0x38>
 8011384:	797b      	ldrb	r3, [r7, #5]
 8011386:	2b01      	cmp	r3, #1
 8011388:	d006      	beq.n	8011398 <txMakeTailByte+0x38>
 801138a:	4b13      	ldr	r3, [pc, #76]	; (80113d8 <txMakeTailByte+0x78>)
 801138c:	4a13      	ldr	r2, [pc, #76]	; (80113dc <txMakeTailByte+0x7c>)
 801138e:	f240 111b 	movw	r1, #283	; 0x11b
 8011392:	4813      	ldr	r0, [pc, #76]	; (80113e0 <txMakeTailByte+0x80>)
 8011394:	f001 fd8a 	bl	8012eac <__assert_func>
 8011398:	79fb      	ldrb	r3, [r7, #7]
 801139a:	2b00      	cmp	r3, #0
 801139c:	d001      	beq.n	80113a2 <txMakeTailByte+0x42>
 801139e:	2280      	movs	r2, #128	; 0x80
 80113a0:	e000      	b.n	80113a4 <txMakeTailByte+0x44>
 80113a2:	2200      	movs	r2, #0
 80113a4:	79bb      	ldrb	r3, [r7, #6]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d001      	beq.n	80113ae <txMakeTailByte+0x4e>
 80113aa:	2340      	movs	r3, #64	; 0x40
 80113ac:	e000      	b.n	80113b0 <txMakeTailByte+0x50>
 80113ae:	2300      	movs	r3, #0
 80113b0:	4313      	orrs	r3, r2
 80113b2:	b2db      	uxtb	r3, r3
 80113b4:	797a      	ldrb	r2, [r7, #5]
 80113b6:	2a00      	cmp	r2, #0
 80113b8:	d001      	beq.n	80113be <txMakeTailByte+0x5e>
 80113ba:	2220      	movs	r2, #32
 80113bc:	e000      	b.n	80113c0 <txMakeTailByte+0x60>
 80113be:	2200      	movs	r2, #0
 80113c0:	4313      	orrs	r3, r2
 80113c2:	b2da      	uxtb	r2, r3
 80113c4:	793b      	ldrb	r3, [r7, #4]
 80113c6:	f003 031f 	and.w	r3, r3, #31
 80113ca:	b2db      	uxtb	r3, r3
 80113cc:	4313      	orrs	r3, r2
 80113ce:	b2db      	uxtb	r3, r3
 80113d0:	4618      	mov	r0, r3
 80113d2:	370c      	adds	r7, #12
 80113d4:	46bd      	mov	sp, r7
 80113d6:	bd90      	pop	{r4, r7, pc}
 80113d8:	080179b4 	.word	0x080179b4
 80113dc:	080186cc 	.word	0x080186cc
 80113e0:	080178a8 	.word	0x080178a8

080113e4 <txRoundFramePayloadSizeUp>:
 80113e4:	b580      	push	{r7, lr}
 80113e6:	b084      	sub	sp, #16
 80113e8:	af00      	add	r7, sp, #0
 80113ea:	6078      	str	r0, [r7, #4]
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	2b40      	cmp	r3, #64	; 0x40
 80113f0:	d906      	bls.n	8011400 <txRoundFramePayloadSizeUp+0x1c>
 80113f2:	4b0f      	ldr	r3, [pc, #60]	; (8011430 <txRoundFramePayloadSizeUp+0x4c>)
 80113f4:	4a0f      	ldr	r2, [pc, #60]	; (8011434 <txRoundFramePayloadSizeUp+0x50>)
 80113f6:	f44f 7192 	mov.w	r1, #292	; 0x124
 80113fa:	480f      	ldr	r0, [pc, #60]	; (8011438 <txRoundFramePayloadSizeUp+0x54>)
 80113fc:	f001 fd56 	bl	8012eac <__assert_func>
 8011400:	4a0e      	ldr	r2, [pc, #56]	; (801143c <txRoundFramePayloadSizeUp+0x58>)
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	4413      	add	r3, r2
 8011406:	781b      	ldrb	r3, [r3, #0]
 8011408:	60fb      	str	r3, [r7, #12]
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	2b0f      	cmp	r3, #15
 801140e:	d906      	bls.n	801141e <txRoundFramePayloadSizeUp+0x3a>
 8011410:	4b0b      	ldr	r3, [pc, #44]	; (8011440 <txRoundFramePayloadSizeUp+0x5c>)
 8011412:	4a08      	ldr	r2, [pc, #32]	; (8011434 <txRoundFramePayloadSizeUp+0x50>)
 8011414:	f240 1127 	movw	r1, #295	; 0x127
 8011418:	4807      	ldr	r0, [pc, #28]	; (8011438 <txRoundFramePayloadSizeUp+0x54>)
 801141a:	f001 fd47 	bl	8012eac <__assert_func>
 801141e:	4a09      	ldr	r2, [pc, #36]	; (8011444 <txRoundFramePayloadSizeUp+0x60>)
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	4413      	add	r3, r2
 8011424:	781b      	ldrb	r3, [r3, #0]
 8011426:	4618      	mov	r0, r3
 8011428:	3710      	adds	r7, #16
 801142a:	46bd      	mov	sp, r7
 801142c:	bd80      	pop	{r7, pc}
 801142e:	bf00      	nop
 8011430:	080179dc 	.word	0x080179dc
 8011434:	0801869c 	.word	0x0801869c
 8011438:	080178a8 	.word	0x080178a8
 801143c:	080185c4 	.word	0x080185c4
 8011440:	08017a24 	.word	0x08017a24
 8011444:	080185b4 	.word	0x080185b4

08011448 <txAllocateQueueItem>:
 8011448:	b580      	push	{r7, lr}
 801144a:	b086      	sub	sp, #24
 801144c:	af00      	add	r7, sp, #0
 801144e:	60f8      	str	r0, [r7, #12]
 8011450:	60b9      	str	r1, [r7, #8]
 8011452:	e9c7 2300 	strd	r2, r3, [r7]
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	2b00      	cmp	r3, #0
 801145a:	d106      	bne.n	801146a <txAllocateQueueItem+0x22>
 801145c:	4b1f      	ldr	r3, [pc, #124]	; (80114dc <txAllocateQueueItem+0x94>)
 801145e:	4a20      	ldr	r2, [pc, #128]	; (80114e0 <txAllocateQueueItem+0x98>)
 8011460:	f240 1131 	movw	r1, #305	; 0x131
 8011464:	481f      	ldr	r0, [pc, #124]	; (80114e4 <txAllocateQueueItem+0x9c>)
 8011466:	f001 fd21 	bl	8012eac <__assert_func>
 801146a:	6a3b      	ldr	r3, [r7, #32]
 801146c:	2b00      	cmp	r3, #0
 801146e:	d106      	bne.n	801147e <txAllocateQueueItem+0x36>
 8011470:	4b1d      	ldr	r3, [pc, #116]	; (80114e8 <txAllocateQueueItem+0xa0>)
 8011472:	4a1b      	ldr	r2, [pc, #108]	; (80114e0 <txAllocateQueueItem+0x98>)
 8011474:	f44f 7199 	mov.w	r1, #306	; 0x132
 8011478:	481a      	ldr	r0, [pc, #104]	; (80114e4 <txAllocateQueueItem+0x9c>)
 801147a:	f001 fd17 	bl	8012eac <__assert_func>
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	689b      	ldr	r3, [r3, #8]
 8011482:	6a3a      	ldr	r2, [r7, #32]
 8011484:	3230      	adds	r2, #48	; 0x30
 8011486:	4611      	mov	r1, r2
 8011488:	68f8      	ldr	r0, [r7, #12]
 801148a:	4798      	blx	r3
 801148c:	6178      	str	r0, [r7, #20]
 801148e:	697b      	ldr	r3, [r7, #20]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d01e      	beq.n	80114d2 <txAllocateQueueItem+0x8a>
 8011494:	697b      	ldr	r3, [r7, #20]
 8011496:	2200      	movs	r2, #0
 8011498:	601a      	str	r2, [r3, #0]
 801149a:	697b      	ldr	r3, [r7, #20]
 801149c:	2200      	movs	r2, #0
 801149e:	605a      	str	r2, [r3, #4]
 80114a0:	697b      	ldr	r3, [r7, #20]
 80114a2:	2200      	movs	r2, #0
 80114a4:	609a      	str	r2, [r3, #8]
 80114a6:	697b      	ldr	r3, [r7, #20]
 80114a8:	2200      	movs	r2, #0
 80114aa:	731a      	strb	r2, [r3, #12]
 80114ac:	697b      	ldr	r3, [r7, #20]
 80114ae:	2200      	movs	r2, #0
 80114b0:	611a      	str	r2, [r3, #16]
 80114b2:	6979      	ldr	r1, [r7, #20]
 80114b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80114b8:	e9c1 2306 	strd	r2, r3, [r1, #24]
 80114bc:	697b      	ldr	r3, [r7, #20]
 80114be:	6a3a      	ldr	r2, [r7, #32]
 80114c0:	625a      	str	r2, [r3, #36]	; 0x24
 80114c2:	697b      	ldr	r3, [r7, #20]
 80114c4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80114c8:	697b      	ldr	r3, [r7, #20]
 80114ca:	629a      	str	r2, [r3, #40]	; 0x28
 80114cc:	697b      	ldr	r3, [r7, #20]
 80114ce:	68ba      	ldr	r2, [r7, #8]
 80114d0:	621a      	str	r2, [r3, #32]
 80114d2:	697b      	ldr	r3, [r7, #20]
 80114d4:	4618      	mov	r0, r3
 80114d6:	3718      	adds	r7, #24
 80114d8:	46bd      	mov	sp, r7
 80114da:	bd80      	pop	{r7, pc}
 80114dc:	08017a6c 	.word	0x08017a6c
 80114e0:	080186b8 	.word	0x080186b8
 80114e4:	080178a8 	.word	0x080178a8
 80114e8:	08017a80 	.word	0x08017a80

080114ec <txAVLPredicate>:
 80114ec:	b580      	push	{r7, lr}
 80114ee:	b084      	sub	sp, #16
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	6078      	str	r0, [r7, #4]
 80114f4:	6039      	str	r1, [r7, #0]
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	60fb      	str	r3, [r7, #12]
 80114fa:	683b      	ldr	r3, [r7, #0]
 80114fc:	60bb      	str	r3, [r7, #8]
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	2b00      	cmp	r3, #0
 8011502:	d002      	beq.n	801150a <txAVLPredicate+0x1e>
 8011504:	68bb      	ldr	r3, [r7, #8]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d106      	bne.n	8011518 <txAVLPredicate+0x2c>
 801150a:	4b0a      	ldr	r3, [pc, #40]	; (8011534 <txAVLPredicate+0x48>)
 801150c:	4a0a      	ldr	r2, [pc, #40]	; (8011538 <txAVLPredicate+0x4c>)
 801150e:	f240 114d 	movw	r1, #333	; 0x14d
 8011512:	480a      	ldr	r0, [pc, #40]	; (801153c <txAVLPredicate+0x50>)
 8011514:	f001 fcca 	bl	8012eac <__assert_func>
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	6a1a      	ldr	r2, [r3, #32]
 801151c:	68bb      	ldr	r3, [r7, #8]
 801151e:	6a1b      	ldr	r3, [r3, #32]
 8011520:	429a      	cmp	r2, r3
 8011522:	d301      	bcc.n	8011528 <txAVLPredicate+0x3c>
 8011524:	2301      	movs	r3, #1
 8011526:	e001      	b.n	801152c <txAVLPredicate+0x40>
 8011528:	f04f 33ff 	mov.w	r3, #4294967295
 801152c:	4618      	mov	r0, r3
 801152e:	3710      	adds	r7, #16
 8011530:	46bd      	mov	sp, r7
 8011532:	bd80      	pop	{r7, pc}
 8011534:	08017a94 	.word	0x08017a94
 8011538:	0801868c 	.word	0x0801868c
 801153c:	080178a8 	.word	0x080178a8

08011540 <txPushSingleFrame>:
 8011540:	b590      	push	{r4, r7, lr}
 8011542:	b08d      	sub	sp, #52	; 0x34
 8011544:	af02      	add	r7, sp, #8
 8011546:	60f8      	str	r0, [r7, #12]
 8011548:	60b9      	str	r1, [r7, #8]
 801154a:	e9c7 2300 	strd	r2, r3, [r7]
 801154e:	68bb      	ldr	r3, [r7, #8]
 8011550:	2b00      	cmp	r3, #0
 8011552:	d106      	bne.n	8011562 <txPushSingleFrame+0x22>
 8011554:	4b5c      	ldr	r3, [pc, #368]	; (80116c8 <txPushSingleFrame+0x188>)
 8011556:	4a5d      	ldr	r2, [pc, #372]	; (80116cc <txPushSingleFrame+0x18c>)
 8011558:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 801155c:	485c      	ldr	r0, [pc, #368]	; (80116d0 <txPushSingleFrame+0x190>)
 801155e:	f001 fca5 	bl	8012eac <__assert_func>
 8011562:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011564:	2b00      	cmp	r3, #0
 8011566:	d109      	bne.n	801157c <txPushSingleFrame+0x3c>
 8011568:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801156a:	2b00      	cmp	r3, #0
 801156c:	d006      	beq.n	801157c <txPushSingleFrame+0x3c>
 801156e:	4b59      	ldr	r3, [pc, #356]	; (80116d4 <txPushSingleFrame+0x194>)
 8011570:	4a56      	ldr	r2, [pc, #344]	; (80116cc <txPushSingleFrame+0x18c>)
 8011572:	f240 115b 	movw	r1, #347	; 0x15b
 8011576:	4856      	ldr	r0, [pc, #344]	; (80116d0 <txPushSingleFrame+0x190>)
 8011578:	f001 fc98 	bl	8012eac <__assert_func>
 801157c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801157e:	3301      	adds	r3, #1
 8011580:	4618      	mov	r0, r3
 8011582:	f7ff ff2f 	bl	80113e4 <txRoundFramePayloadSizeUp>
 8011586:	6238      	str	r0, [r7, #32]
 8011588:	6a3a      	ldr	r2, [r7, #32]
 801158a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801158c:	429a      	cmp	r2, r3
 801158e:	d806      	bhi.n	801159e <txPushSingleFrame+0x5e>
 8011590:	4b51      	ldr	r3, [pc, #324]	; (80116d8 <txPushSingleFrame+0x198>)
 8011592:	4a4e      	ldr	r2, [pc, #312]	; (80116cc <txPushSingleFrame+0x18c>)
 8011594:	f240 115d 	movw	r1, #349	; 0x15d
 8011598:	484d      	ldr	r0, [pc, #308]	; (80116d0 <txPushSingleFrame+0x190>)
 801159a:	f001 fc87 	bl	8012eac <__assert_func>
 801159e:	6a3a      	ldr	r2, [r7, #32]
 80115a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115a2:	1ad3      	subs	r3, r2, r3
 80115a4:	3b01      	subs	r3, #1
 80115a6:	61fb      	str	r3, [r7, #28]
 80115a8:	69fa      	ldr	r2, [r7, #28]
 80115aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115ac:	4413      	add	r3, r2
 80115ae:	3301      	adds	r3, #1
 80115b0:	6a3a      	ldr	r2, [r7, #32]
 80115b2:	429a      	cmp	r2, r3
 80115b4:	d006      	beq.n	80115c4 <txPushSingleFrame+0x84>
 80115b6:	4b49      	ldr	r3, [pc, #292]	; (80116dc <txPushSingleFrame+0x19c>)
 80115b8:	4a44      	ldr	r2, [pc, #272]	; (80116cc <txPushSingleFrame+0x18c>)
 80115ba:	f240 115f 	movw	r1, #351	; 0x15f
 80115be:	4844      	ldr	r0, [pc, #272]	; (80116d0 <txPushSingleFrame+0x190>)
 80115c0:	f001 fc74 	bl	8012eac <__assert_func>
 80115c4:	2300      	movs	r3, #0
 80115c6:	627b      	str	r3, [r7, #36]	; 0x24
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	689a      	ldr	r2, [r3, #8]
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	429a      	cmp	r2, r3
 80115d2:	d209      	bcs.n	80115e8 <txPushSingleFrame+0xa8>
 80115d4:	6a3b      	ldr	r3, [r7, #32]
 80115d6:	9300      	str	r3, [sp, #0]
 80115d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80115dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80115de:	68b8      	ldr	r0, [r7, #8]
 80115e0:	f7ff ff32 	bl	8011448 <txAllocateQueueItem>
 80115e4:	4603      	mov	r3, r0
 80115e6:	e000      	b.n	80115ea <txPushSingleFrame+0xaa>
 80115e8:	2300      	movs	r3, #0
 80115ea:	61bb      	str	r3, [r7, #24]
 80115ec:	69bb      	ldr	r3, [r7, #24]
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d054      	beq.n	801169c <txPushSingleFrame+0x15c>
 80115f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d010      	beq.n	801161a <txPushSingleFrame+0xda>
 80115f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d106      	bne.n	801160c <txPushSingleFrame+0xcc>
 80115fe:	4b38      	ldr	r3, [pc, #224]	; (80116e0 <txPushSingleFrame+0x1a0>)
 8011600:	4a32      	ldr	r2, [pc, #200]	; (80116cc <txPushSingleFrame+0x18c>)
 8011602:	f240 1167 	movw	r1, #359	; 0x167
 8011606:	4832      	ldr	r0, [pc, #200]	; (80116d0 <txPushSingleFrame+0x190>)
 8011608:	f001 fc50 	bl	8012eac <__assert_func>
 801160c:	69bb      	ldr	r3, [r7, #24]
 801160e:	3330      	adds	r3, #48	; 0x30
 8011610:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011612:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011614:	4618      	mov	r0, r3
 8011616:	f002 fdf2 	bl	80141fe <memcpy>
 801161a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801161c:	3330      	adds	r3, #48	; 0x30
 801161e:	69ba      	ldr	r2, [r7, #24]
 8011620:	4413      	add	r3, r2
 8011622:	69fa      	ldr	r2, [r7, #28]
 8011624:	2100      	movs	r1, #0
 8011626:	4618      	mov	r0, r3
 8011628:	f002 fd03 	bl	8014032 <memset>
 801162c:	6a3b      	ldr	r3, [r7, #32]
 801162e:	1e5c      	subs	r4, r3, #1
 8011630:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8011634:	2201      	movs	r2, #1
 8011636:	2101      	movs	r1, #1
 8011638:	2001      	movs	r0, #1
 801163a:	f7ff fe91 	bl	8011360 <txMakeTailByte>
 801163e:	4603      	mov	r3, r0
 8011640:	461a      	mov	r2, r3
 8011642:	69bb      	ldr	r3, [r7, #24]
 8011644:	4423      	add	r3, r4
 8011646:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	f103 000c 	add.w	r0, r3, #12
 8011650:	69b9      	ldr	r1, [r7, #24]
 8011652:	4b24      	ldr	r3, [pc, #144]	; (80116e4 <txPushSingleFrame+0x1a4>)
 8011654:	4a24      	ldr	r2, [pc, #144]	; (80116e8 <txPushSingleFrame+0x1a8>)
 8011656:	f7ff fae7 	bl	8010c28 <cavlSearch>
 801165a:	6178      	str	r0, [r7, #20]
 801165c:	69bb      	ldr	r3, [r7, #24]
 801165e:	697a      	ldr	r2, [r7, #20]
 8011660:	429a      	cmp	r2, r3
 8011662:	d006      	beq.n	8011672 <txPushSingleFrame+0x132>
 8011664:	4b21      	ldr	r3, [pc, #132]	; (80116ec <txPushSingleFrame+0x1ac>)
 8011666:	4a19      	ldr	r2, [pc, #100]	; (80116cc <txPushSingleFrame+0x18c>)
 8011668:	f240 1173 	movw	r1, #371	; 0x173
 801166c:	4818      	ldr	r0, [pc, #96]	; (80116d0 <txPushSingleFrame+0x190>)
 801166e:	f001 fc1d 	bl	8012eac <__assert_func>
 8011672:	68fb      	ldr	r3, [r7, #12]
 8011674:	689b      	ldr	r3, [r3, #8]
 8011676:	1c5a      	adds	r2, r3, #1
 8011678:	68fb      	ldr	r3, [r7, #12]
 801167a:	609a      	str	r2, [r3, #8]
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	689a      	ldr	r2, [r3, #8]
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	429a      	cmp	r2, r3
 8011686:	d906      	bls.n	8011696 <txPushSingleFrame+0x156>
 8011688:	4b19      	ldr	r3, [pc, #100]	; (80116f0 <txPushSingleFrame+0x1b0>)
 801168a:	4a10      	ldr	r2, [pc, #64]	; (80116cc <txPushSingleFrame+0x18c>)
 801168c:	f240 1175 	movw	r1, #373	; 0x175
 8011690:	480f      	ldr	r0, [pc, #60]	; (80116d0 <txPushSingleFrame+0x190>)
 8011692:	f001 fc0b 	bl	8012eac <__assert_func>
 8011696:	2301      	movs	r3, #1
 8011698:	627b      	str	r3, [r7, #36]	; 0x24
 801169a:	e002      	b.n	80116a2 <txPushSingleFrame+0x162>
 801169c:	f06f 0302 	mvn.w	r3, #2
 80116a0:	627b      	str	r3, [r7, #36]	; 0x24
 80116a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	db09      	blt.n	80116bc <txPushSingleFrame+0x17c>
 80116a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116aa:	2b01      	cmp	r3, #1
 80116ac:	d006      	beq.n	80116bc <txPushSingleFrame+0x17c>
 80116ae:	4b11      	ldr	r3, [pc, #68]	; (80116f4 <txPushSingleFrame+0x1b4>)
 80116b0:	4a06      	ldr	r2, [pc, #24]	; (80116cc <txPushSingleFrame+0x18c>)
 80116b2:	f44f 71be 	mov.w	r1, #380	; 0x17c
 80116b6:	4806      	ldr	r0, [pc, #24]	; (80116d0 <txPushSingleFrame+0x190>)
 80116b8:	f001 fbf8 	bl	8012eac <__assert_func>
 80116bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116be:	4618      	mov	r0, r3
 80116c0:	372c      	adds	r7, #44	; 0x2c
 80116c2:	46bd      	mov	sp, r7
 80116c4:	bd90      	pop	{r4, r7, pc}
 80116c6:	bf00      	nop
 80116c8:	08017a6c 	.word	0x08017a6c
 80116cc:	08018678 	.word	0x08018678
 80116d0:	080178a8 	.word	0x080178a8
 80116d4:	08017ac8 	.word	0x08017ac8
 80116d8:	08017af8 	.word	0x08017af8
 80116dc:	08017b1c 	.word	0x08017b1c
 80116e0:	08017b58 	.word	0x08017b58
 80116e4:	08010f89 	.word	0x08010f89
 80116e8:	080114ed 	.word	0x080114ed
 80116ec:	08017b70 	.word	0x08017b70
 80116f0:	08017b88 	.word	0x08017b88
 80116f4:	08017ba4 	.word	0x08017ba4

080116f8 <txGenerateMultiFrameChain>:
 80116f8:	b590      	push	{r4, r7, lr}
 80116fa:	b093      	sub	sp, #76	; 0x4c
 80116fc:	af02      	add	r7, sp, #8
 80116fe:	60f8      	str	r0, [r7, #12]
 8011700:	60b9      	str	r1, [r7, #8]
 8011702:	607a      	str	r2, [r7, #4]
 8011704:	68bb      	ldr	r3, [r7, #8]
 8011706:	2b00      	cmp	r3, #0
 8011708:	d106      	bne.n	8011718 <txGenerateMultiFrameChain+0x20>
 801170a:	4b93      	ldr	r3, [pc, #588]	; (8011958 <txGenerateMultiFrameChain+0x260>)
 801170c:	4a93      	ldr	r2, [pc, #588]	; (801195c <txGenerateMultiFrameChain+0x264>)
 801170e:	f240 1189 	movw	r1, #393	; 0x189
 8011712:	4893      	ldr	r0, [pc, #588]	; (8011960 <txGenerateMultiFrameChain+0x268>)
 8011714:	f001 fbca 	bl	8012eac <__assert_func>
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d106      	bne.n	801172c <txGenerateMultiFrameChain+0x34>
 801171e:	4b91      	ldr	r3, [pc, #580]	; (8011964 <txGenerateMultiFrameChain+0x26c>)
 8011720:	4a8e      	ldr	r2, [pc, #568]	; (801195c <txGenerateMultiFrameChain+0x264>)
 8011722:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 8011726:	488e      	ldr	r0, [pc, #568]	; (8011960 <txGenerateMultiFrameChain+0x268>)
 8011728:	f001 fbc0 	bl	8012eac <__assert_func>
 801172c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	429a      	cmp	r2, r3
 8011732:	d806      	bhi.n	8011742 <txGenerateMultiFrameChain+0x4a>
 8011734:	4b8c      	ldr	r3, [pc, #560]	; (8011968 <txGenerateMultiFrameChain+0x270>)
 8011736:	4a89      	ldr	r2, [pc, #548]	; (801195c <txGenerateMultiFrameChain+0x264>)
 8011738:	f240 118b 	movw	r1, #395	; 0x18b
 801173c:	4888      	ldr	r0, [pc, #544]	; (8011960 <txGenerateMultiFrameChain+0x268>)
 801173e:	f001 fbb5 	bl	8012eac <__assert_func>
 8011742:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011744:	2b00      	cmp	r3, #0
 8011746:	d106      	bne.n	8011756 <txGenerateMultiFrameChain+0x5e>
 8011748:	4b88      	ldr	r3, [pc, #544]	; (801196c <txGenerateMultiFrameChain+0x274>)
 801174a:	4a84      	ldr	r2, [pc, #528]	; (801195c <txGenerateMultiFrameChain+0x264>)
 801174c:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8011750:	4883      	ldr	r0, [pc, #524]	; (8011960 <txGenerateMultiFrameChain+0x268>)
 8011752:	f001 fbab 	bl	8012eac <__assert_func>
 8011756:	2300      	movs	r3, #0
 8011758:	613b      	str	r3, [r7, #16]
 801175a:	2300      	movs	r3, #0
 801175c:	617b      	str	r3, [r7, #20]
 801175e:	2300      	movs	r3, #0
 8011760:	61bb      	str	r3, [r7, #24]
 8011762:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011764:	3302      	adds	r3, #2
 8011766:	62bb      	str	r3, [r7, #40]	; 0x28
 8011768:	2300      	movs	r3, #0
 801176a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801176c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801176e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8011770:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8011774:	f7ff fc34 	bl	8010fe0 <crcAdd>
 8011778:	4603      	mov	r3, r0
 801177a:	877b      	strh	r3, [r7, #58]	; 0x3a
 801177c:	2301      	movs	r3, #1
 801177e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8011782:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011784:	637b      	str	r3, [r7, #52]	; 0x34
 8011786:	e0d4      	b.n	8011932 <txGenerateMultiFrameChain+0x23a>
 8011788:	69bb      	ldr	r3, [r7, #24]
 801178a:	3301      	adds	r3, #1
 801178c:	61bb      	str	r3, [r7, #24]
 801178e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011790:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011792:	1ad3      	subs	r3, r2, r3
 8011794:	687a      	ldr	r2, [r7, #4]
 8011796:	429a      	cmp	r2, r3
 8011798:	d908      	bls.n	80117ac <txGenerateMultiFrameChain+0xb4>
 801179a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801179c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801179e:	1ad3      	subs	r3, r2, r3
 80117a0:	3301      	adds	r3, #1
 80117a2:	4618      	mov	r0, r3
 80117a4:	f7ff fe1e 	bl	80113e4 <txRoundFramePayloadSizeUp>
 80117a8:	4603      	mov	r3, r0
 80117aa:	e001      	b.n	80117b0 <txGenerateMultiFrameChain+0xb8>
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	3301      	adds	r3, #1
 80117b0:	627b      	str	r3, [r7, #36]	; 0x24
 80117b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117b4:	9300      	str	r3, [sp, #0]
 80117b6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80117ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80117bc:	68b8      	ldr	r0, [r7, #8]
 80117be:	f7ff fe43 	bl	8011448 <txAllocateQueueItem>
 80117c2:	6238      	str	r0, [r7, #32]
 80117c4:	693b      	ldr	r3, [r7, #16]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d102      	bne.n	80117d0 <txGenerateMultiFrameChain+0xd8>
 80117ca:	6a3b      	ldr	r3, [r7, #32]
 80117cc:	613b      	str	r3, [r7, #16]
 80117ce:	e002      	b.n	80117d6 <txGenerateMultiFrameChain+0xde>
 80117d0:	697b      	ldr	r3, [r7, #20]
 80117d2:	6a3a      	ldr	r2, [r7, #32]
 80117d4:	611a      	str	r2, [r3, #16]
 80117d6:	6a3b      	ldr	r3, [r7, #32]
 80117d8:	617b      	str	r3, [r7, #20]
 80117da:	697b      	ldr	r3, [r7, #20]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	f000 80ae 	beq.w	801193e <txGenerateMultiFrameChain+0x246>
 80117e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117e4:	3b01      	subs	r3, #1
 80117e6:	61fb      	str	r3, [r7, #28]
 80117e8:	2300      	movs	r3, #0
 80117ea:	633b      	str	r3, [r7, #48]	; 0x30
 80117ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80117ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80117f0:	429a      	cmp	r2, r3
 80117f2:	d21c      	bcs.n	801182e <txGenerateMultiFrameChain+0x136>
 80117f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80117f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80117f8:	1ad3      	subs	r3, r2, r3
 80117fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80117fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80117fe:	69fb      	ldr	r3, [r7, #28]
 8011800:	429a      	cmp	r2, r3
 8011802:	d901      	bls.n	8011808 <txGenerateMultiFrameChain+0x110>
 8011804:	69fb      	ldr	r3, [r7, #28]
 8011806:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011808:	697b      	ldr	r3, [r7, #20]
 801180a:	3330      	adds	r3, #48	; 0x30
 801180c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801180e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8011810:	4618      	mov	r0, r3
 8011812:	f002 fcf4 	bl	80141fe <memcpy>
 8011816:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801181a:	4413      	add	r3, r2
 801181c:	633b      	str	r3, [r7, #48]	; 0x30
 801181e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011822:	4413      	add	r3, r2
 8011824:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011826:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801182a:	4413      	add	r3, r2
 801182c:	637b      	str	r3, [r7, #52]	; 0x34
 801182e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011830:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011832:	429a      	cmp	r2, r3
 8011834:	d343      	bcc.n	80118be <txGenerateMultiFrameChain+0x1c6>
 8011836:	e00f      	b.n	8011858 <txGenerateMultiFrameChain+0x160>
 8011838:	697a      	ldr	r2, [r7, #20]
 801183a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801183c:	4413      	add	r3, r2
 801183e:	3330      	adds	r3, #48	; 0x30
 8011840:	2200      	movs	r2, #0
 8011842:	701a      	strb	r2, [r3, #0]
 8011844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011846:	3301      	adds	r3, #1
 8011848:	633b      	str	r3, [r7, #48]	; 0x30
 801184a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801184c:	2100      	movs	r1, #0
 801184e:	4618      	mov	r0, r3
 8011850:	f7ff fba6 	bl	8010fa0 <crcAddByte>
 8011854:	4603      	mov	r3, r0
 8011856:	877b      	strh	r3, [r7, #58]	; 0x3a
 8011858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801185a:	3302      	adds	r3, #2
 801185c:	69fa      	ldr	r2, [r7, #28]
 801185e:	429a      	cmp	r2, r3
 8011860:	d8ea      	bhi.n	8011838 <txGenerateMultiFrameChain+0x140>
 8011862:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011864:	69fb      	ldr	r3, [r7, #28]
 8011866:	429a      	cmp	r2, r3
 8011868:	d213      	bcs.n	8011892 <txGenerateMultiFrameChain+0x19a>
 801186a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801186c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801186e:	429a      	cmp	r2, r3
 8011870:	d10f      	bne.n	8011892 <txGenerateMultiFrameChain+0x19a>
 8011872:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8011874:	0a1b      	lsrs	r3, r3, #8
 8011876:	b29b      	uxth	r3, r3
 8011878:	697a      	ldr	r2, [r7, #20]
 801187a:	b2d9      	uxtb	r1, r3
 801187c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801187e:	4413      	add	r3, r2
 8011880:	3330      	adds	r3, #48	; 0x30
 8011882:	460a      	mov	r2, r1
 8011884:	701a      	strb	r2, [r3, #0]
 8011886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011888:	3301      	adds	r3, #1
 801188a:	633b      	str	r3, [r7, #48]	; 0x30
 801188c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801188e:	3301      	adds	r3, #1
 8011890:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011892:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011894:	69fb      	ldr	r3, [r7, #28]
 8011896:	429a      	cmp	r2, r3
 8011898:	d211      	bcs.n	80118be <txGenerateMultiFrameChain+0x1c6>
 801189a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801189c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801189e:	429a      	cmp	r2, r3
 80118a0:	d90d      	bls.n	80118be <txGenerateMultiFrameChain+0x1c6>
 80118a2:	697a      	ldr	r2, [r7, #20]
 80118a4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80118a6:	b2d9      	uxtb	r1, r3
 80118a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118aa:	4413      	add	r3, r2
 80118ac:	3330      	adds	r3, #48	; 0x30
 80118ae:	460a      	mov	r2, r1
 80118b0:	701a      	strb	r2, [r3, #0]
 80118b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118b4:	3301      	adds	r3, #1
 80118b6:	633b      	str	r3, [r7, #48]	; 0x30
 80118b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80118ba:	3301      	adds	r3, #1
 80118bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80118be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118c0:	1c5a      	adds	r2, r3, #1
 80118c2:	697b      	ldr	r3, [r7, #20]
 80118c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80118c6:	429a      	cmp	r2, r3
 80118c8:	d006      	beq.n	80118d8 <txGenerateMultiFrameChain+0x1e0>
 80118ca:	4b29      	ldr	r3, [pc, #164]	; (8011970 <txGenerateMultiFrameChain+0x278>)
 80118cc:	4a23      	ldr	r2, [pc, #140]	; (801195c <txGenerateMultiFrameChain+0x264>)
 80118ce:	f240 11d9 	movw	r1, #473	; 0x1d9
 80118d2:	4823      	ldr	r0, [pc, #140]	; (8011960 <txGenerateMultiFrameChain+0x268>)
 80118d4:	f001 faea 	bl	8012eac <__assert_func>
 80118d8:	693a      	ldr	r2, [r7, #16]
 80118da:	697b      	ldr	r3, [r7, #20]
 80118dc:	429a      	cmp	r2, r3
 80118de:	bf0c      	ite	eq
 80118e0:	2301      	moveq	r3, #1
 80118e2:	2300      	movne	r3, #0
 80118e4:	b2d8      	uxtb	r0, r3
 80118e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80118e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118ea:	429a      	cmp	r2, r3
 80118ec:	bf2c      	ite	cs
 80118ee:	2301      	movcs	r3, #1
 80118f0:	2300      	movcc	r3, #0
 80118f2:	b2d9      	uxtb	r1, r3
 80118f4:	697c      	ldr	r4, [r7, #20]
 80118f6:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80118fa:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 80118fe:	f7ff fd2f 	bl	8011360 <txMakeTailByte>
 8011902:	4603      	mov	r3, r0
 8011904:	461a      	mov	r2, r3
 8011906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011908:	4423      	add	r3, r4
 801190a:	3330      	adds	r3, #48	; 0x30
 801190c:	701a      	strb	r2, [r3, #0]
 801190e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8011912:	2b00      	cmp	r3, #0
 8011914:	bf14      	ite	ne
 8011916:	2301      	movne	r3, #1
 8011918:	2300      	moveq	r3, #0
 801191a:	b2db      	uxtb	r3, r3
 801191c:	f083 0301 	eor.w	r3, r3, #1
 8011920:	b2db      	uxtb	r3, r3
 8011922:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8011926:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 801192a:	f003 0301 	and.w	r3, r3, #1
 801192e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8011932:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011936:	429a      	cmp	r2, r3
 8011938:	f4ff af26 	bcc.w	8011788 <txGenerateMultiFrameChain+0x90>
 801193c:	e000      	b.n	8011940 <txGenerateMultiFrameChain+0x248>
 801193e:	bf00      	nop
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	461c      	mov	r4, r3
 8011944:	f107 0310 	add.w	r3, r7, #16
 8011948:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801194c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8011950:	68f8      	ldr	r0, [r7, #12]
 8011952:	3744      	adds	r7, #68	; 0x44
 8011954:	46bd      	mov	sp, r7
 8011956:	bd90      	pop	{r4, r7, pc}
 8011958:	08017a6c 	.word	0x08017a6c
 801195c:	08018748 	.word	0x08018748
 8011960:	080178a8 	.word	0x080178a8
 8011964:	08017bbc 	.word	0x08017bbc
 8011968:	08017bd8 	.word	0x08017bd8
 801196c:	08017b58 	.word	0x08017b58
 8011970:	08017c00 	.word	0x08017c00

08011974 <txPushMultiFrame>:
 8011974:	b580      	push	{r7, lr}
 8011976:	b094      	sub	sp, #80	; 0x50
 8011978:	af06      	add	r7, sp, #24
 801197a:	60f8      	str	r0, [r7, #12]
 801197c:	60b9      	str	r1, [r7, #8]
 801197e:	607a      	str	r2, [r7, #4]
 8011980:	68bb      	ldr	r3, [r7, #8]
 8011982:	2b00      	cmp	r3, #0
 8011984:	d002      	beq.n	801198c <txPushMultiFrame+0x18>
 8011986:	68fb      	ldr	r3, [r7, #12]
 8011988:	2b00      	cmp	r3, #0
 801198a:	d106      	bne.n	801199a <txPushMultiFrame+0x26>
 801198c:	4b65      	ldr	r3, [pc, #404]	; (8011b24 <txPushMultiFrame+0x1b0>)
 801198e:	4a66      	ldr	r2, [pc, #408]	; (8011b28 <txPushMultiFrame+0x1b4>)
 8011990:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 8011994:	4865      	ldr	r0, [pc, #404]	; (8011b2c <txPushMultiFrame+0x1b8>)
 8011996:	f001 fa89 	bl	8012eac <__assert_func>
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d106      	bne.n	80119ae <txPushMultiFrame+0x3a>
 80119a0:	4b63      	ldr	r3, [pc, #396]	; (8011b30 <txPushMultiFrame+0x1bc>)
 80119a2:	4a61      	ldr	r2, [pc, #388]	; (8011b28 <txPushMultiFrame+0x1b4>)
 80119a4:	f240 11ed 	movw	r1, #493	; 0x1ed
 80119a8:	4860      	ldr	r0, [pc, #384]	; (8011b2c <txPushMultiFrame+0x1b8>)
 80119aa:	f001 fa7f 	bl	8012eac <__assert_func>
 80119ae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	429a      	cmp	r2, r3
 80119b4:	d806      	bhi.n	80119c4 <txPushMultiFrame+0x50>
 80119b6:	4b5f      	ldr	r3, [pc, #380]	; (8011b34 <txPushMultiFrame+0x1c0>)
 80119b8:	4a5b      	ldr	r2, [pc, #364]	; (8011b28 <txPushMultiFrame+0x1b4>)
 80119ba:	f44f 71f7 	mov.w	r1, #494	; 0x1ee
 80119be:	485b      	ldr	r0, [pc, #364]	; (8011b2c <txPushMultiFrame+0x1b8>)
 80119c0:	f001 fa74 	bl	8012eac <__assert_func>
 80119c4:	2300      	movs	r3, #0
 80119c6:	637b      	str	r3, [r7, #52]	; 0x34
 80119c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80119ca:	3302      	adds	r3, #2
 80119cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80119ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	4413      	add	r3, r2
 80119d4:	1e5a      	subs	r2, r3, #1
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80119dc:	627b      	str	r3, [r7, #36]	; 0x24
 80119de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119e0:	2b01      	cmp	r3, #1
 80119e2:	d806      	bhi.n	80119f2 <txPushMultiFrame+0x7e>
 80119e4:	4b54      	ldr	r3, [pc, #336]	; (8011b38 <txPushMultiFrame+0x1c4>)
 80119e6:	4a50      	ldr	r2, [pc, #320]	; (8011b28 <txPushMultiFrame+0x1b4>)
 80119e8:	f240 11f3 	movw	r1, #499	; 0x1f3
 80119ec:	484f      	ldr	r0, [pc, #316]	; (8011b2c <txPushMultiFrame+0x1b8>)
 80119ee:	f001 fa5d 	bl	8012eac <__assert_func>
 80119f2:	68fb      	ldr	r3, [r7, #12]
 80119f4:	689a      	ldr	r2, [r3, #8]
 80119f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119f8:	441a      	add	r2, r3
 80119fa:	68fb      	ldr	r3, [r7, #12]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	429a      	cmp	r2, r3
 8011a00:	d87b      	bhi.n	8011afa <txPushMultiFrame+0x186>
 8011a02:	f107 0010 	add.w	r0, r7, #16
 8011a06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011a08:	9305      	str	r3, [sp, #20]
 8011a0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a0c:	9304      	str	r3, [sp, #16]
 8011a0e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8011a12:	9303      	str	r3, [sp, #12]
 8011a14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011a16:	9302      	str	r3, [sp, #8]
 8011a18:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8011a1c:	e9cd 2300 	strd	r2, r3, [sp]
 8011a20:	687a      	ldr	r2, [r7, #4]
 8011a22:	68b9      	ldr	r1, [r7, #8]
 8011a24:	f7ff fe68 	bl	80116f8 <txGenerateMultiFrameChain>
 8011a28:	697b      	ldr	r3, [r7, #20]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d051      	beq.n	8011ad2 <txPushMultiFrame+0x15e>
 8011a2e:	693b      	ldr	r3, [r7, #16]
 8011a30:	633b      	str	r3, [r7, #48]	; 0x30
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	f103 000c 	add.w	r0, r3, #12
 8011a38:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011a3a:	4b40      	ldr	r3, [pc, #256]	; (8011b3c <txPushMultiFrame+0x1c8>)
 8011a3c:	4a40      	ldr	r2, [pc, #256]	; (8011b40 <txPushMultiFrame+0x1cc>)
 8011a3e:	f7ff f8f3 	bl	8010c28 <cavlSearch>
 8011a42:	61f8      	str	r0, [r7, #28]
 8011a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a46:	69fa      	ldr	r2, [r7, #28]
 8011a48:	429a      	cmp	r2, r3
 8011a4a:	d006      	beq.n	8011a5a <txPushMultiFrame+0xe6>
 8011a4c:	4b3d      	ldr	r3, [pc, #244]	; (8011b44 <txPushMultiFrame+0x1d0>)
 8011a4e:	4a36      	ldr	r2, [pc, #216]	; (8011b28 <txPushMultiFrame+0x1b4>)
 8011a50:	f240 2105 	movw	r1, #517	; 0x205
 8011a54:	4835      	ldr	r0, [pc, #212]	; (8011b2c <txPushMultiFrame+0x1b8>)
 8011a56:	f001 fa29 	bl	8012eac <__assert_func>
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	68db      	ldr	r3, [r3, #12]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d106      	bne.n	8011a70 <txPushMultiFrame+0xfc>
 8011a62:	4b39      	ldr	r3, [pc, #228]	; (8011b48 <txPushMultiFrame+0x1d4>)
 8011a64:	4a30      	ldr	r2, [pc, #192]	; (8011b28 <txPushMultiFrame+0x1b4>)
 8011a66:	f240 2106 	movw	r1, #518	; 0x206
 8011a6a:	4830      	ldr	r0, [pc, #192]	; (8011b2c <txPushMultiFrame+0x1b8>)
 8011a6c:	f001 fa1e 	bl	8012eac <__assert_func>
 8011a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a72:	691b      	ldr	r3, [r3, #16]
 8011a74:	633b      	str	r3, [r7, #48]	; 0x30
 8011a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d1da      	bne.n	8011a32 <txPushMultiFrame+0xbe>
 8011a7c:	69bb      	ldr	r3, [r7, #24]
 8011a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011a80:	429a      	cmp	r2, r3
 8011a82:	d006      	beq.n	8011a92 <txPushMultiFrame+0x11e>
 8011a84:	4b31      	ldr	r3, [pc, #196]	; (8011b4c <txPushMultiFrame+0x1d8>)
 8011a86:	4a28      	ldr	r2, [pc, #160]	; (8011b28 <txPushMultiFrame+0x1b4>)
 8011a88:	f240 2109 	movw	r1, #521	; 0x209
 8011a8c:	4827      	ldr	r0, [pc, #156]	; (8011b2c <txPushMultiFrame+0x1b8>)
 8011a8e:	f001 fa0d 	bl	8012eac <__assert_func>
 8011a92:	68fb      	ldr	r3, [r7, #12]
 8011a94:	689a      	ldr	r2, [r3, #8]
 8011a96:	69bb      	ldr	r3, [r7, #24]
 8011a98:	441a      	add	r2, r3
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	609a      	str	r2, [r3, #8]
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	689a      	ldr	r2, [r3, #8]
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	429a      	cmp	r2, r3
 8011aa8:	d906      	bls.n	8011ab8 <txPushMultiFrame+0x144>
 8011aaa:	4b29      	ldr	r3, [pc, #164]	; (8011b50 <txPushMultiFrame+0x1dc>)
 8011aac:	4a1e      	ldr	r2, [pc, #120]	; (8011b28 <txPushMultiFrame+0x1b4>)
 8011aae:	f240 210b 	movw	r1, #523	; 0x20b
 8011ab2:	481e      	ldr	r0, [pc, #120]	; (8011b2c <txPushMultiFrame+0x1b8>)
 8011ab4:	f001 f9fa 	bl	8012eac <__assert_func>
 8011ab8:	69bb      	ldr	r3, [r7, #24]
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	da06      	bge.n	8011acc <txPushMultiFrame+0x158>
 8011abe:	4b25      	ldr	r3, [pc, #148]	; (8011b54 <txPushMultiFrame+0x1e0>)
 8011ac0:	4a19      	ldr	r2, [pc, #100]	; (8011b28 <txPushMultiFrame+0x1b4>)
 8011ac2:	f44f 7103 	mov.w	r1, #524	; 0x20c
 8011ac6:	4819      	ldr	r0, [pc, #100]	; (8011b2c <txPushMultiFrame+0x1b8>)
 8011ac8:	f001 f9f0 	bl	8012eac <__assert_func>
 8011acc:	69bb      	ldr	r3, [r7, #24]
 8011ace:	637b      	str	r3, [r7, #52]	; 0x34
 8011ad0:	e016      	b.n	8011b00 <txPushMultiFrame+0x18c>
 8011ad2:	f06f 0302 	mvn.w	r3, #2
 8011ad6:	637b      	str	r3, [r7, #52]	; 0x34
 8011ad8:	693b      	ldr	r3, [r7, #16]
 8011ada:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011adc:	e009      	b.n	8011af2 <txPushMultiFrame+0x17e>
 8011ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ae0:	691b      	ldr	r3, [r3, #16]
 8011ae2:	623b      	str	r3, [r7, #32]
 8011ae4:	68bb      	ldr	r3, [r7, #8]
 8011ae6:	68db      	ldr	r3, [r3, #12]
 8011ae8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011aea:	68b8      	ldr	r0, [r7, #8]
 8011aec:	4798      	blx	r3
 8011aee:	6a3b      	ldr	r3, [r7, #32]
 8011af0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d1f2      	bne.n	8011ade <txPushMultiFrame+0x16a>
 8011af8:	e002      	b.n	8011b00 <txPushMultiFrame+0x18c>
 8011afa:	f06f 0302 	mvn.w	r3, #2
 8011afe:	637b      	str	r3, [r7, #52]	; 0x34
 8011b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	db09      	blt.n	8011b1a <txPushMultiFrame+0x1a6>
 8011b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b08:	2b01      	cmp	r3, #1
 8011b0a:	dc06      	bgt.n	8011b1a <txPushMultiFrame+0x1a6>
 8011b0c:	4b12      	ldr	r3, [pc, #72]	; (8011b58 <txPushMultiFrame+0x1e4>)
 8011b0e:	4a06      	ldr	r2, [pc, #24]	; (8011b28 <txPushMultiFrame+0x1b4>)
 8011b10:	f240 211f 	movw	r1, #543	; 0x21f
 8011b14:	4805      	ldr	r0, [pc, #20]	; (8011b2c <txPushMultiFrame+0x1b8>)
 8011b16:	f001 f9c9 	bl	8012eac <__assert_func>
 8011b1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b1c:	4618      	mov	r0, r3
 8011b1e:	3738      	adds	r7, #56	; 0x38
 8011b20:	46bd      	mov	sp, r7
 8011b22:	bd80      	pop	{r7, pc}
 8011b24:	08017c3c 	.word	0x08017c3c
 8011b28:	08018734 	.word	0x08018734
 8011b2c:	080178a8 	.word	0x080178a8
 8011b30:	08017bbc 	.word	0x08017bbc
 8011b34:	08017bd8 	.word	0x08017bd8
 8011b38:	08017c6c 	.word	0x08017c6c
 8011b3c:	08010f89 	.word	0x08010f89
 8011b40:	080114ed 	.word	0x080114ed
 8011b44:	08017c7c 	.word	0x08017c7c
 8011b48:	08017c90 	.word	0x08017c90
 8011b4c:	08017cac 	.word	0x08017cac
 8011b50:	08017b88 	.word	0x08017b88
 8011b54:	08017cc4 	.word	0x08017cc4
 8011b58:	08017ce8 	.word	0x08017ce8

08011b5c <rxTryParseFrame>:
 8011b5c:	b580      	push	{r7, lr}
 8011b5e:	b088      	sub	sp, #32
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8011b66:	607a      	str	r2, [r7, #4]
 8011b68:	603b      	str	r3, [r7, #0]
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d106      	bne.n	8011b7e <rxTryParseFrame+0x22>
 8011b70:	4b96      	ldr	r3, [pc, #600]	; (8011dcc <rxTryParseFrame+0x270>)
 8011b72:	4a97      	ldr	r2, [pc, #604]	; (8011dd0 <rxTryParseFrame+0x274>)
 8011b74:	f240 214e 	movw	r1, #590	; 0x24e
 8011b78:	4896      	ldr	r0, [pc, #600]	; (8011dd4 <rxTryParseFrame+0x278>)
 8011b7a:	f001 f997 	bl	8012eac <__assert_func>
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011b86:	d306      	bcc.n	8011b96 <rxTryParseFrame+0x3a>
 8011b88:	4b93      	ldr	r3, [pc, #588]	; (8011dd8 <rxTryParseFrame+0x27c>)
 8011b8a:	4a91      	ldr	r2, [pc, #580]	; (8011dd0 <rxTryParseFrame+0x274>)
 8011b8c:	f240 214f 	movw	r1, #591	; 0x24f
 8011b90:	4890      	ldr	r0, [pc, #576]	; (8011dd4 <rxTryParseFrame+0x278>)
 8011b92:	f001 f98b 	bl	8012eac <__assert_func>
 8011b96:	683b      	ldr	r3, [r7, #0]
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d106      	bne.n	8011baa <rxTryParseFrame+0x4e>
 8011b9c:	4b8f      	ldr	r3, [pc, #572]	; (8011ddc <rxTryParseFrame+0x280>)
 8011b9e:	4a8c      	ldr	r2, [pc, #560]	; (8011dd0 <rxTryParseFrame+0x274>)
 8011ba0:	f44f 7114 	mov.w	r1, #592	; 0x250
 8011ba4:	488b      	ldr	r0, [pc, #556]	; (8011dd4 <rxTryParseFrame+0x278>)
 8011ba6:	f001 f981 	bl	8012eac <__assert_func>
 8011baa:	2300      	movs	r3, #0
 8011bac:	77fb      	strb	r3, [r7, #31]
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	685b      	ldr	r3, [r3, #4]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	f000 8105 	beq.w	8011dc2 <rxTryParseFrame+0x266>
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	689b      	ldr	r3, [r3, #8]
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d106      	bne.n	8011bce <rxTryParseFrame+0x72>
 8011bc0:	4b87      	ldr	r3, [pc, #540]	; (8011de0 <rxTryParseFrame+0x284>)
 8011bc2:	4a83      	ldr	r2, [pc, #524]	; (8011dd0 <rxTryParseFrame+0x274>)
 8011bc4:	f44f 7115 	mov.w	r1, #596	; 0x254
 8011bc8:	4882      	ldr	r0, [pc, #520]	; (8011dd4 <rxTryParseFrame+0x278>)
 8011bca:	f001 f96f 	bl	8012eac <__assert_func>
 8011bce:	6839      	ldr	r1, [r7, #0]
 8011bd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8011bd4:	e9c1 2300 	strd	r2, r3, [r1]
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	61bb      	str	r3, [r7, #24]
 8011bde:	69bb      	ldr	r3, [r7, #24]
 8011be0:	0e9b      	lsrs	r3, r3, #26
 8011be2:	b2db      	uxtb	r3, r3
 8011be4:	f003 0307 	and.w	r3, r3, #7
 8011be8:	b2da      	uxtb	r2, r3
 8011bea:	683b      	ldr	r3, [r7, #0]
 8011bec:	721a      	strb	r2, [r3, #8]
 8011bee:	69bb      	ldr	r3, [r7, #24]
 8011bf0:	b2db      	uxtb	r3, r3
 8011bf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011bf6:	b2da      	uxtb	r2, r3
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	731a      	strb	r2, [r3, #12]
 8011bfc:	69bb      	ldr	r3, [r7, #24]
 8011bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d128      	bne.n	8011c58 <rxTryParseFrame+0xfc>
 8011c06:	683b      	ldr	r3, [r7, #0]
 8011c08:	2200      	movs	r2, #0
 8011c0a:	725a      	strb	r2, [r3, #9]
 8011c0c:	69bb      	ldr	r3, [r7, #24]
 8011c0e:	0a1b      	lsrs	r3, r3, #8
 8011c10:	b29b      	uxth	r3, r3
 8011c12:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011c16:	b29a      	uxth	r2, r3
 8011c18:	683b      	ldr	r3, [r7, #0]
 8011c1a:	815a      	strh	r2, [r3, #10]
 8011c1c:	69bb      	ldr	r3, [r7, #24]
 8011c1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d002      	beq.n	8011c2c <rxTryParseFrame+0xd0>
 8011c26:	683b      	ldr	r3, [r7, #0]
 8011c28:	22ff      	movs	r2, #255	; 0xff
 8011c2a:	731a      	strb	r2, [r3, #12]
 8011c2c:	683b      	ldr	r3, [r7, #0]
 8011c2e:	22ff      	movs	r2, #255	; 0xff
 8011c30:	735a      	strb	r2, [r3, #13]
 8011c32:	69bb      	ldr	r3, [r7, #24]
 8011c34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d106      	bne.n	8011c4a <rxTryParseFrame+0xee>
 8011c3c:	69bb      	ldr	r3, [r7, #24]
 8011c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d101      	bne.n	8011c4a <rxTryParseFrame+0xee>
 8011c46:	2301      	movs	r3, #1
 8011c48:	e000      	b.n	8011c4c <rxTryParseFrame+0xf0>
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	77fb      	strb	r3, [r7, #31]
 8011c4e:	7ffb      	ldrb	r3, [r7, #31]
 8011c50:	f003 0301 	and.w	r3, r3, #1
 8011c54:	77fb      	strb	r3, [r7, #31]
 8011c56:	e02c      	b.n	8011cb2 <rxTryParseFrame+0x156>
 8011c58:	69bb      	ldr	r3, [r7, #24]
 8011c5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d001      	beq.n	8011c66 <rxTryParseFrame+0x10a>
 8011c62:	2202      	movs	r2, #2
 8011c64:	e000      	b.n	8011c68 <rxTryParseFrame+0x10c>
 8011c66:	2201      	movs	r2, #1
 8011c68:	683b      	ldr	r3, [r7, #0]
 8011c6a:	725a      	strb	r2, [r3, #9]
 8011c6c:	69bb      	ldr	r3, [r7, #24]
 8011c6e:	0b9b      	lsrs	r3, r3, #14
 8011c70:	b29b      	uxth	r3, r3
 8011c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c76:	b29a      	uxth	r2, r3
 8011c78:	683b      	ldr	r3, [r7, #0]
 8011c7a:	815a      	strh	r2, [r3, #10]
 8011c7c:	69bb      	ldr	r3, [r7, #24]
 8011c7e:	09db      	lsrs	r3, r3, #7
 8011c80:	b2db      	uxtb	r3, r3
 8011c82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011c86:	b2da      	uxtb	r2, r3
 8011c88:	683b      	ldr	r3, [r7, #0]
 8011c8a:	735a      	strb	r2, [r3, #13]
 8011c8c:	69bb      	ldr	r3, [r7, #24]
 8011c8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d107      	bne.n	8011ca6 <rxTryParseFrame+0x14a>
 8011c96:	683b      	ldr	r3, [r7, #0]
 8011c98:	7b1a      	ldrb	r2, [r3, #12]
 8011c9a:	683b      	ldr	r3, [r7, #0]
 8011c9c:	7b5b      	ldrb	r3, [r3, #13]
 8011c9e:	429a      	cmp	r2, r3
 8011ca0:	d001      	beq.n	8011ca6 <rxTryParseFrame+0x14a>
 8011ca2:	2301      	movs	r3, #1
 8011ca4:	e000      	b.n	8011ca8 <rxTryParseFrame+0x14c>
 8011ca6:	2300      	movs	r3, #0
 8011ca8:	77fb      	strb	r3, [r7, #31]
 8011caa:	7ffb      	ldrb	r3, [r7, #31]
 8011cac:	f003 0301 	and.w	r3, r3, #1
 8011cb0:	77fb      	strb	r3, [r7, #31]
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	685b      	ldr	r3, [r3, #4]
 8011cb6:	1e5a      	subs	r2, r3, #1
 8011cb8:	683b      	ldr	r3, [r7, #0]
 8011cba:	615a      	str	r2, [r3, #20]
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	689a      	ldr	r2, [r3, #8]
 8011cc0:	683b      	ldr	r3, [r7, #0]
 8011cc2:	619a      	str	r2, [r3, #24]
 8011cc4:	683b      	ldr	r3, [r7, #0]
 8011cc6:	699a      	ldr	r2, [r3, #24]
 8011cc8:	683b      	ldr	r3, [r7, #0]
 8011cca:	695b      	ldr	r3, [r3, #20]
 8011ccc:	4413      	add	r3, r2
 8011cce:	781b      	ldrb	r3, [r3, #0]
 8011cd0:	75fb      	strb	r3, [r7, #23]
 8011cd2:	7dfb      	ldrb	r3, [r7, #23]
 8011cd4:	f003 031f 	and.w	r3, r3, #31
 8011cd8:	b2da      	uxtb	r2, r3
 8011cda:	683b      	ldr	r3, [r7, #0]
 8011cdc:	739a      	strb	r2, [r3, #14]
 8011cde:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011ce2:	b2db      	uxtb	r3, r3
 8011ce4:	09db      	lsrs	r3, r3, #7
 8011ce6:	b2da      	uxtb	r2, r3
 8011ce8:	683b      	ldr	r3, [r7, #0]
 8011cea:	73da      	strb	r2, [r3, #15]
 8011cec:	7dfb      	ldrb	r3, [r7, #23]
 8011cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	bf14      	ite	ne
 8011cf6:	2301      	movne	r3, #1
 8011cf8:	2300      	moveq	r3, #0
 8011cfa:	b2da      	uxtb	r2, r3
 8011cfc:	683b      	ldr	r3, [r7, #0]
 8011cfe:	741a      	strb	r2, [r3, #16]
 8011d00:	7dfb      	ldrb	r3, [r7, #23]
 8011d02:	f003 0320 	and.w	r3, r3, #32
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	bf14      	ite	ne
 8011d0a:	2301      	movne	r3, #1
 8011d0c:	2300      	moveq	r3, #0
 8011d0e:	b2da      	uxtb	r2, r3
 8011d10:	683b      	ldr	r3, [r7, #0]
 8011d12:	745a      	strb	r2, [r3, #17]
 8011d14:	7ffb      	ldrb	r3, [r7, #31]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d00c      	beq.n	8011d34 <rxTryParseFrame+0x1d8>
 8011d1a:	683b      	ldr	r3, [r7, #0]
 8011d1c:	7bdb      	ldrb	r3, [r3, #15]
 8011d1e:	f083 0301 	eor.w	r3, r3, #1
 8011d22:	b2db      	uxtb	r3, r3
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d103      	bne.n	8011d30 <rxTryParseFrame+0x1d4>
 8011d28:	683b      	ldr	r3, [r7, #0]
 8011d2a:	7c5b      	ldrb	r3, [r3, #17]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d001      	beq.n	8011d34 <rxTryParseFrame+0x1d8>
 8011d30:	2301      	movs	r3, #1
 8011d32:	e000      	b.n	8011d36 <rxTryParseFrame+0x1da>
 8011d34:	2300      	movs	r3, #0
 8011d36:	77fb      	strb	r3, [r7, #31]
 8011d38:	7ffb      	ldrb	r3, [r7, #31]
 8011d3a:	f003 0301 	and.w	r3, r3, #1
 8011d3e:	77fb      	strb	r3, [r7, #31]
 8011d40:	7ffb      	ldrb	r3, [r7, #31]
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d00d      	beq.n	8011d62 <rxTryParseFrame+0x206>
 8011d46:	683b      	ldr	r3, [r7, #0]
 8011d48:	7bdb      	ldrb	r3, [r3, #15]
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d003      	beq.n	8011d56 <rxTryParseFrame+0x1fa>
 8011d4e:	683b      	ldr	r3, [r7, #0]
 8011d50:	7c1b      	ldrb	r3, [r3, #16]
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d103      	bne.n	8011d5e <rxTryParseFrame+0x202>
 8011d56:	683b      	ldr	r3, [r7, #0]
 8011d58:	7b1b      	ldrb	r3, [r3, #12]
 8011d5a:	2bff      	cmp	r3, #255	; 0xff
 8011d5c:	d001      	beq.n	8011d62 <rxTryParseFrame+0x206>
 8011d5e:	2301      	movs	r3, #1
 8011d60:	e000      	b.n	8011d64 <rxTryParseFrame+0x208>
 8011d62:	2300      	movs	r3, #0
 8011d64:	77fb      	strb	r3, [r7, #31]
 8011d66:	7ffb      	ldrb	r3, [r7, #31]
 8011d68:	f003 0301 	and.w	r3, r3, #1
 8011d6c:	77fb      	strb	r3, [r7, #31]
 8011d6e:	7ffb      	ldrb	r3, [r7, #31]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d009      	beq.n	8011d88 <rxTryParseFrame+0x22c>
 8011d74:	683b      	ldr	r3, [r7, #0]
 8011d76:	695b      	ldr	r3, [r3, #20]
 8011d78:	2b06      	cmp	r3, #6
 8011d7a:	d803      	bhi.n	8011d84 <rxTryParseFrame+0x228>
 8011d7c:	683b      	ldr	r3, [r7, #0]
 8011d7e:	7c1b      	ldrb	r3, [r3, #16]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d001      	beq.n	8011d88 <rxTryParseFrame+0x22c>
 8011d84:	2301      	movs	r3, #1
 8011d86:	e000      	b.n	8011d8a <rxTryParseFrame+0x22e>
 8011d88:	2300      	movs	r3, #0
 8011d8a:	77fb      	strb	r3, [r7, #31]
 8011d8c:	7ffb      	ldrb	r3, [r7, #31]
 8011d8e:	f003 0301 	and.w	r3, r3, #1
 8011d92:	77fb      	strb	r3, [r7, #31]
 8011d94:	7ffb      	ldrb	r3, [r7, #31]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d00d      	beq.n	8011db6 <rxTryParseFrame+0x25a>
 8011d9a:	683b      	ldr	r3, [r7, #0]
 8011d9c:	695b      	ldr	r3, [r3, #20]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d107      	bne.n	8011db2 <rxTryParseFrame+0x256>
 8011da2:	683b      	ldr	r3, [r7, #0]
 8011da4:	7bdb      	ldrb	r3, [r3, #15]
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d005      	beq.n	8011db6 <rxTryParseFrame+0x25a>
 8011daa:	683b      	ldr	r3, [r7, #0]
 8011dac:	7c1b      	ldrb	r3, [r3, #16]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d001      	beq.n	8011db6 <rxTryParseFrame+0x25a>
 8011db2:	2301      	movs	r3, #1
 8011db4:	e000      	b.n	8011db8 <rxTryParseFrame+0x25c>
 8011db6:	2300      	movs	r3, #0
 8011db8:	77fb      	strb	r3, [r7, #31]
 8011dba:	7ffb      	ldrb	r3, [r7, #31]
 8011dbc:	f003 0301 	and.w	r3, r3, #1
 8011dc0:	77fb      	strb	r3, [r7, #31]
 8011dc2:	7ffb      	ldrb	r3, [r7, #31]
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	3720      	adds	r7, #32
 8011dc8:	46bd      	mov	sp, r7
 8011dca:	bd80      	pop	{r7, pc}
 8011dcc:	08017d00 	.word	0x08017d00
 8011dd0:	08018784 	.word	0x08018784
 8011dd4:	080178a8 	.word	0x080178a8
 8011dd8:	08017d18 	.word	0x08017d18
 8011ddc:	08017d48 	.word	0x08017d48
 8011de0:	08017d5c 	.word	0x08017d5c

08011de4 <rxInitTransferMetadataFromFrame>:
 8011de4:	b580      	push	{r7, lr}
 8011de6:	b082      	sub	sp, #8
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	6078      	str	r0, [r7, #4]
 8011dec:	6039      	str	r1, [r7, #0]
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d106      	bne.n	8011e02 <rxInitTransferMetadataFromFrame+0x1e>
 8011df4:	4b19      	ldr	r3, [pc, #100]	; (8011e5c <rxInitTransferMetadataFromFrame+0x78>)
 8011df6:	4a1a      	ldr	r2, [pc, #104]	; (8011e60 <rxInitTransferMetadataFromFrame+0x7c>)
 8011df8:	f240 218f 	movw	r1, #655	; 0x28f
 8011dfc:	4819      	ldr	r0, [pc, #100]	; (8011e64 <rxInitTransferMetadataFromFrame+0x80>)
 8011dfe:	f001 f855 	bl	8012eac <__assert_func>
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	699b      	ldr	r3, [r3, #24]
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d106      	bne.n	8011e18 <rxInitTransferMetadataFromFrame+0x34>
 8011e0a:	4b17      	ldr	r3, [pc, #92]	; (8011e68 <rxInitTransferMetadataFromFrame+0x84>)
 8011e0c:	4a14      	ldr	r2, [pc, #80]	; (8011e60 <rxInitTransferMetadataFromFrame+0x7c>)
 8011e0e:	f44f 7124 	mov.w	r1, #656	; 0x290
 8011e12:	4814      	ldr	r0, [pc, #80]	; (8011e64 <rxInitTransferMetadataFromFrame+0x80>)
 8011e14:	f001 f84a 	bl	8012eac <__assert_func>
 8011e18:	683b      	ldr	r3, [r7, #0]
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d106      	bne.n	8011e2c <rxInitTransferMetadataFromFrame+0x48>
 8011e1e:	4b13      	ldr	r3, [pc, #76]	; (8011e6c <rxInitTransferMetadataFromFrame+0x88>)
 8011e20:	4a0f      	ldr	r2, [pc, #60]	; (8011e60 <rxInitTransferMetadataFromFrame+0x7c>)
 8011e22:	f240 2191 	movw	r1, #657	; 0x291
 8011e26:	480f      	ldr	r0, [pc, #60]	; (8011e64 <rxInitTransferMetadataFromFrame+0x80>)
 8011e28:	f001 f840 	bl	8012eac <__assert_func>
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	7a1a      	ldrb	r2, [r3, #8]
 8011e30:	683b      	ldr	r3, [r7, #0]
 8011e32:	701a      	strb	r2, [r3, #0]
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	7a5a      	ldrb	r2, [r3, #9]
 8011e38:	683b      	ldr	r3, [r7, #0]
 8011e3a:	705a      	strb	r2, [r3, #1]
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	895a      	ldrh	r2, [r3, #10]
 8011e40:	683b      	ldr	r3, [r7, #0]
 8011e42:	805a      	strh	r2, [r3, #2]
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	7b1a      	ldrb	r2, [r3, #12]
 8011e48:	683b      	ldr	r3, [r7, #0]
 8011e4a:	711a      	strb	r2, [r3, #4]
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	7b9a      	ldrb	r2, [r3, #14]
 8011e50:	683b      	ldr	r3, [r7, #0]
 8011e52:	715a      	strb	r2, [r3, #5]
 8011e54:	bf00      	nop
 8011e56:	3708      	adds	r7, #8
 8011e58:	46bd      	mov	sp, r7
 8011e5a:	bd80      	pop	{r7, pc}
 8011e5c:	08017d00 	.word	0x08017d00
 8011e60:	08018818 	.word	0x08018818
 8011e64:	080178a8 	.word	0x080178a8
 8011e68:	08017d5c 	.word	0x08017d5c
 8011e6c:	08017d7c 	.word	0x08017d7c

08011e70 <rxComputeTransferIDDifference>:
 8011e70:	b580      	push	{r7, lr}
 8011e72:	b084      	sub	sp, #16
 8011e74:	af00      	add	r7, sp, #0
 8011e76:	4603      	mov	r3, r0
 8011e78:	460a      	mov	r2, r1
 8011e7a:	71fb      	strb	r3, [r7, #7]
 8011e7c:	4613      	mov	r3, r2
 8011e7e:	71bb      	strb	r3, [r7, #6]
 8011e80:	79fb      	ldrb	r3, [r7, #7]
 8011e82:	2b1f      	cmp	r3, #31
 8011e84:	d906      	bls.n	8011e94 <rxComputeTransferIDDifference+0x24>
 8011e86:	4b15      	ldr	r3, [pc, #84]	; (8011edc <rxComputeTransferIDDifference+0x6c>)
 8011e88:	4a15      	ldr	r2, [pc, #84]	; (8011ee0 <rxComputeTransferIDDifference+0x70>)
 8011e8a:	f44f 7127 	mov.w	r1, #668	; 0x29c
 8011e8e:	4815      	ldr	r0, [pc, #84]	; (8011ee4 <rxComputeTransferIDDifference+0x74>)
 8011e90:	f001 f80c 	bl	8012eac <__assert_func>
 8011e94:	79bb      	ldrb	r3, [r7, #6]
 8011e96:	2b1f      	cmp	r3, #31
 8011e98:	d906      	bls.n	8011ea8 <rxComputeTransferIDDifference+0x38>
 8011e9a:	4b13      	ldr	r3, [pc, #76]	; (8011ee8 <rxComputeTransferIDDifference+0x78>)
 8011e9c:	4a10      	ldr	r2, [pc, #64]	; (8011ee0 <rxComputeTransferIDDifference+0x70>)
 8011e9e:	f240 219d 	movw	r1, #669	; 0x29d
 8011ea2:	4810      	ldr	r0, [pc, #64]	; (8011ee4 <rxComputeTransferIDDifference+0x74>)
 8011ea4:	f001 f802 	bl	8012eac <__assert_func>
 8011ea8:	79fb      	ldrb	r3, [r7, #7]
 8011eaa:	b29a      	uxth	r2, r3
 8011eac:	79bb      	ldrb	r3, [r7, #6]
 8011eae:	b29b      	uxth	r3, r3
 8011eb0:	1ad3      	subs	r3, r2, r3
 8011eb2:	b29b      	uxth	r3, r3
 8011eb4:	81fb      	strh	r3, [r7, #14]
 8011eb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	da07      	bge.n	8011ece <rxComputeTransferIDDifference+0x5e>
 8011ebe:	2320      	movs	r3, #32
 8011ec0:	737b      	strb	r3, [r7, #13]
 8011ec2:	7b7b      	ldrb	r3, [r7, #13]
 8011ec4:	b29a      	uxth	r2, r3
 8011ec6:	89fb      	ldrh	r3, [r7, #14]
 8011ec8:	4413      	add	r3, r2
 8011eca:	b29b      	uxth	r3, r3
 8011ecc:	81fb      	strh	r3, [r7, #14]
 8011ece:	89fb      	ldrh	r3, [r7, #14]
 8011ed0:	b2db      	uxtb	r3, r3
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	3710      	adds	r7, #16
 8011ed6:	46bd      	mov	sp, r7
 8011ed8:	bd80      	pop	{r7, pc}
 8011eda:	bf00      	nop
 8011edc:	08017d98 	.word	0x08017d98
 8011ee0:	080187b4 	.word	0x080187b4
 8011ee4:	080178a8 	.word	0x080178a8
 8011ee8:	08017db0 	.word	0x08017db0

08011eec <rxSessionWritePayload>:
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b086      	sub	sp, #24
 8011ef0:	af00      	add	r7, sp, #0
 8011ef2:	60f8      	str	r0, [r7, #12]
 8011ef4:	60b9      	str	r1, [r7, #8]
 8011ef6:	607a      	str	r2, [r7, #4]
 8011ef8:	603b      	str	r3, [r7, #0]
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d106      	bne.n	8011f0e <rxSessionWritePayload+0x22>
 8011f00:	4b67      	ldr	r3, [pc, #412]	; (80120a0 <rxSessionWritePayload+0x1b4>)
 8011f02:	4a68      	ldr	r2, [pc, #416]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8011f04:	f240 21ad 	movw	r1, #685	; 0x2ad
 8011f08:	4867      	ldr	r0, [pc, #412]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8011f0a:	f000 ffcf 	bl	8012eac <__assert_func>
 8011f0e:	68bb      	ldr	r3, [r7, #8]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d106      	bne.n	8011f22 <rxSessionWritePayload+0x36>
 8011f14:	4b65      	ldr	r3, [pc, #404]	; (80120ac <rxSessionWritePayload+0x1c0>)
 8011f16:	4a63      	ldr	r2, [pc, #396]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8011f18:	f240 21ae 	movw	r1, #686	; 0x2ae
 8011f1c:	4862      	ldr	r0, [pc, #392]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8011f1e:	f000 ffc5 	bl	8012eac <__assert_func>
 8011f22:	6a3b      	ldr	r3, [r7, #32]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d109      	bne.n	8011f3c <rxSessionWritePayload+0x50>
 8011f28:	683b      	ldr	r3, [r7, #0]
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d006      	beq.n	8011f3c <rxSessionWritePayload+0x50>
 8011f2e:	4b60      	ldr	r3, [pc, #384]	; (80120b0 <rxSessionWritePayload+0x1c4>)
 8011f30:	4a5c      	ldr	r2, [pc, #368]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8011f32:	f240 21af 	movw	r1, #687	; 0x2af
 8011f36:	485c      	ldr	r0, [pc, #368]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8011f38:	f000 ffb8 	bl	8012eac <__assert_func>
 8011f3c:	68bb      	ldr	r3, [r7, #8]
 8011f3e:	68db      	ldr	r3, [r3, #12]
 8011f40:	687a      	ldr	r2, [r7, #4]
 8011f42:	429a      	cmp	r2, r3
 8011f44:	d206      	bcs.n	8011f54 <rxSessionWritePayload+0x68>
 8011f46:	4b5b      	ldr	r3, [pc, #364]	; (80120b4 <rxSessionWritePayload+0x1c8>)
 8011f48:	4a56      	ldr	r2, [pc, #344]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8011f4a:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8011f4e:	4856      	ldr	r0, [pc, #344]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8011f50:	f000 ffac 	bl	8012eac <__assert_func>
 8011f54:	68bb      	ldr	r3, [r7, #8]
 8011f56:	68da      	ldr	r2, [r3, #12]
 8011f58:	68bb      	ldr	r3, [r7, #8]
 8011f5a:	689b      	ldr	r3, [r3, #8]
 8011f5c:	429a      	cmp	r2, r3
 8011f5e:	d906      	bls.n	8011f6e <rxSessionWritePayload+0x82>
 8011f60:	4b55      	ldr	r3, [pc, #340]	; (80120b8 <rxSessionWritePayload+0x1cc>)
 8011f62:	4a50      	ldr	r2, [pc, #320]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8011f64:	f240 21b1 	movw	r1, #689	; 0x2b1
 8011f68:	484f      	ldr	r0, [pc, #316]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8011f6a:	f000 ff9f 	bl	8012eac <__assert_func>
 8011f6e:	68bb      	ldr	r3, [r7, #8]
 8011f70:	689a      	ldr	r2, [r3, #8]
 8011f72:	683b      	ldr	r3, [r7, #0]
 8011f74:	441a      	add	r2, r3
 8011f76:	68bb      	ldr	r3, [r7, #8]
 8011f78:	609a      	str	r2, [r3, #8]
 8011f7a:	68bb      	ldr	r3, [r7, #8]
 8011f7c:	691b      	ldr	r3, [r3, #16]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d115      	bne.n	8011fae <rxSessionWritePayload+0xc2>
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d012      	beq.n	8011fae <rxSessionWritePayload+0xc2>
 8011f88:	68bb      	ldr	r3, [r7, #8]
 8011f8a:	68db      	ldr	r3, [r3, #12]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d006      	beq.n	8011f9e <rxSessionWritePayload+0xb2>
 8011f90:	4b4a      	ldr	r3, [pc, #296]	; (80120bc <rxSessionWritePayload+0x1d0>)
 8011f92:	4a44      	ldr	r2, [pc, #272]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8011f94:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 8011f98:	4843      	ldr	r0, [pc, #268]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8011f9a:	f000 ff87 	bl	8012eac <__assert_func>
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	689b      	ldr	r3, [r3, #8]
 8011fa2:	6879      	ldr	r1, [r7, #4]
 8011fa4:	68f8      	ldr	r0, [r7, #12]
 8011fa6:	4798      	blx	r3
 8011fa8:	4602      	mov	r2, r0
 8011faa:	68bb      	ldr	r3, [r7, #8]
 8011fac:	611a      	str	r2, [r3, #16]
 8011fae:	2300      	movs	r3, #0
 8011fb0:	75fb      	strb	r3, [r7, #23]
 8011fb2:	68bb      	ldr	r3, [r7, #8]
 8011fb4:	691b      	ldr	r3, [r3, #16]
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d04e      	beq.n	8012058 <rxSessionWritePayload+0x16c>
 8011fba:	683b      	ldr	r3, [r7, #0]
 8011fbc:	613b      	str	r3, [r7, #16]
 8011fbe:	68bb      	ldr	r3, [r7, #8]
 8011fc0:	68da      	ldr	r2, [r3, #12]
 8011fc2:	693b      	ldr	r3, [r7, #16]
 8011fc4:	4413      	add	r3, r2
 8011fc6:	687a      	ldr	r2, [r7, #4]
 8011fc8:	429a      	cmp	r2, r3
 8011fca:	d229      	bcs.n	8012020 <rxSessionWritePayload+0x134>
 8011fcc:	68bb      	ldr	r3, [r7, #8]
 8011fce:	68db      	ldr	r3, [r3, #12]
 8011fd0:	687a      	ldr	r2, [r7, #4]
 8011fd2:	429a      	cmp	r2, r3
 8011fd4:	d206      	bcs.n	8011fe4 <rxSessionWritePayload+0xf8>
 8011fd6:	4b37      	ldr	r3, [pc, #220]	; (80120b4 <rxSessionWritePayload+0x1c8>)
 8011fd8:	4a32      	ldr	r2, [pc, #200]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8011fda:	f240 21c3 	movw	r1, #707	; 0x2c3
 8011fde:	4832      	ldr	r0, [pc, #200]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8011fe0:	f000 ff64 	bl	8012eac <__assert_func>
 8011fe4:	68bb      	ldr	r3, [r7, #8]
 8011fe6:	68db      	ldr	r3, [r3, #12]
 8011fe8:	687a      	ldr	r2, [r7, #4]
 8011fea:	1ad3      	subs	r3, r2, r3
 8011fec:	613b      	str	r3, [r7, #16]
 8011fee:	68bb      	ldr	r3, [r7, #8]
 8011ff0:	68da      	ldr	r2, [r3, #12]
 8011ff2:	693b      	ldr	r3, [r7, #16]
 8011ff4:	4413      	add	r3, r2
 8011ff6:	687a      	ldr	r2, [r7, #4]
 8011ff8:	429a      	cmp	r2, r3
 8011ffa:	d006      	beq.n	801200a <rxSessionWritePayload+0x11e>
 8011ffc:	4b30      	ldr	r3, [pc, #192]	; (80120c0 <rxSessionWritePayload+0x1d4>)
 8011ffe:	4a29      	ldr	r2, [pc, #164]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8012000:	f240 21c5 	movw	r1, #709	; 0x2c5
 8012004:	4828      	ldr	r0, [pc, #160]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8012006:	f000 ff51 	bl	8012eac <__assert_func>
 801200a:	693a      	ldr	r2, [r7, #16]
 801200c:	683b      	ldr	r3, [r7, #0]
 801200e:	429a      	cmp	r2, r3
 8012010:	d306      	bcc.n	8012020 <rxSessionWritePayload+0x134>
 8012012:	4b2c      	ldr	r3, [pc, #176]	; (80120c4 <rxSessionWritePayload+0x1d8>)
 8012014:	4a23      	ldr	r2, [pc, #140]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8012016:	f240 21c6 	movw	r1, #710	; 0x2c6
 801201a:	4823      	ldr	r0, [pc, #140]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 801201c:	f000 ff46 	bl	8012eac <__assert_func>
 8012020:	68bb      	ldr	r3, [r7, #8]
 8012022:	691a      	ldr	r2, [r3, #16]
 8012024:	68bb      	ldr	r3, [r7, #8]
 8012026:	68db      	ldr	r3, [r3, #12]
 8012028:	4413      	add	r3, r2
 801202a:	693a      	ldr	r2, [r7, #16]
 801202c:	6a39      	ldr	r1, [r7, #32]
 801202e:	4618      	mov	r0, r3
 8012030:	f002 f8e5 	bl	80141fe <memcpy>
 8012034:	68bb      	ldr	r3, [r7, #8]
 8012036:	68da      	ldr	r2, [r3, #12]
 8012038:	693b      	ldr	r3, [r7, #16]
 801203a:	441a      	add	r2, r3
 801203c:	68bb      	ldr	r3, [r7, #8]
 801203e:	60da      	str	r2, [r3, #12]
 8012040:	68bb      	ldr	r3, [r7, #8]
 8012042:	68db      	ldr	r3, [r3, #12]
 8012044:	687a      	ldr	r2, [r7, #4]
 8012046:	429a      	cmp	r2, r3
 8012048:	d219      	bcs.n	801207e <rxSessionWritePayload+0x192>
 801204a:	4b1a      	ldr	r3, [pc, #104]	; (80120b4 <rxSessionWritePayload+0x1c8>)
 801204c:	4a15      	ldr	r2, [pc, #84]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 801204e:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 8012052:	4815      	ldr	r0, [pc, #84]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8012054:	f000 ff2a 	bl	8012eac <__assert_func>
 8012058:	68bb      	ldr	r3, [r7, #8]
 801205a:	68db      	ldr	r3, [r3, #12]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d006      	beq.n	801206e <rxSessionWritePayload+0x182>
 8012060:	4b16      	ldr	r3, [pc, #88]	; (80120bc <rxSessionWritePayload+0x1d0>)
 8012062:	4a10      	ldr	r2, [pc, #64]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 8012064:	f44f 7135 	mov.w	r1, #724	; 0x2d4
 8012068:	480f      	ldr	r0, [pc, #60]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 801206a:	f000 ff1f 	bl	8012eac <__assert_func>
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	2b00      	cmp	r3, #0
 8012072:	d002      	beq.n	801207a <rxSessionWritePayload+0x18e>
 8012074:	f06f 0302 	mvn.w	r3, #2
 8012078:	e000      	b.n	801207c <rxSessionWritePayload+0x190>
 801207a:	2300      	movs	r3, #0
 801207c:	75fb      	strb	r3, [r7, #23]
 801207e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012082:	2b00      	cmp	r3, #0
 8012084:	dd06      	ble.n	8012094 <rxSessionWritePayload+0x1a8>
 8012086:	4b10      	ldr	r3, [pc, #64]	; (80120c8 <rxSessionWritePayload+0x1dc>)
 8012088:	4a06      	ldr	r2, [pc, #24]	; (80120a4 <rxSessionWritePayload+0x1b8>)
 801208a:	f240 21d7 	movw	r1, #727	; 0x2d7
 801208e:	4806      	ldr	r0, [pc, #24]	; (80120a8 <rxSessionWritePayload+0x1bc>)
 8012090:	f000 ff0c 	bl	8012eac <__assert_func>
 8012094:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012098:	4618      	mov	r0, r3
 801209a:	3718      	adds	r7, #24
 801209c:	46bd      	mov	sp, r7
 801209e:	bd80      	pop	{r7, pc}
 80120a0:	08017a6c 	.word	0x08017a6c
 80120a4:	08018800 	.word	0x08018800
 80120a8:	080178a8 	.word	0x080178a8
 80120ac:	08017dc8 	.word	0x08017dc8
 80120b0:	08017964 	.word	0x08017964
 80120b4:	08017ddc 	.word	0x08017ddc
 80120b8:	08017df8 	.word	0x08017df8
 80120bc:	08017e28 	.word	0x08017e28
 80120c0:	08017e40 	.word	0x08017e40
 80120c4:	08017e70 	.word	0x08017e70
 80120c8:	08017e90 	.word	0x08017e90

080120cc <rxSessionRestart>:
 80120cc:	b580      	push	{r7, lr}
 80120ce:	b082      	sub	sp, #8
 80120d0:	af00      	add	r7, sp, #0
 80120d2:	6078      	str	r0, [r7, #4]
 80120d4:	6039      	str	r1, [r7, #0]
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d106      	bne.n	80120ea <rxSessionRestart+0x1e>
 80120dc:	4b1a      	ldr	r3, [pc, #104]	; (8012148 <rxSessionRestart+0x7c>)
 80120de:	4a1b      	ldr	r2, [pc, #108]	; (801214c <rxSessionRestart+0x80>)
 80120e0:	f240 21dd 	movw	r1, #733	; 0x2dd
 80120e4:	481a      	ldr	r0, [pc, #104]	; (8012150 <rxSessionRestart+0x84>)
 80120e6:	f000 fee1 	bl	8012eac <__assert_func>
 80120ea:	683b      	ldr	r3, [r7, #0]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d106      	bne.n	80120fe <rxSessionRestart+0x32>
 80120f0:	4b18      	ldr	r3, [pc, #96]	; (8012154 <rxSessionRestart+0x88>)
 80120f2:	4a16      	ldr	r2, [pc, #88]	; (801214c <rxSessionRestart+0x80>)
 80120f4:	f240 21de 	movw	r1, #734	; 0x2de
 80120f8:	4815      	ldr	r0, [pc, #84]	; (8012150 <rxSessionRestart+0x84>)
 80120fa:	f000 fed7 	bl	8012eac <__assert_func>
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	68db      	ldr	r3, [r3, #12]
 8012102:	683a      	ldr	r2, [r7, #0]
 8012104:	6912      	ldr	r2, [r2, #16]
 8012106:	4611      	mov	r1, r2
 8012108:	6878      	ldr	r0, [r7, #4]
 801210a:	4798      	blx	r3
 801210c:	683b      	ldr	r3, [r7, #0]
 801210e:	2200      	movs	r2, #0
 8012110:	609a      	str	r2, [r3, #8]
 8012112:	683b      	ldr	r3, [r7, #0]
 8012114:	2200      	movs	r2, #0
 8012116:	60da      	str	r2, [r3, #12]
 8012118:	683b      	ldr	r3, [r7, #0]
 801211a:	2200      	movs	r2, #0
 801211c:	611a      	str	r2, [r3, #16]
 801211e:	683b      	ldr	r3, [r7, #0]
 8012120:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012124:	829a      	strh	r2, [r3, #20]
 8012126:	683b      	ldr	r3, [r7, #0]
 8012128:	7d9b      	ldrb	r3, [r3, #22]
 801212a:	3301      	adds	r3, #1
 801212c:	b2db      	uxtb	r3, r3
 801212e:	f003 031f 	and.w	r3, r3, #31
 8012132:	b2da      	uxtb	r2, r3
 8012134:	683b      	ldr	r3, [r7, #0]
 8012136:	759a      	strb	r2, [r3, #22]
 8012138:	683b      	ldr	r3, [r7, #0]
 801213a:	2201      	movs	r2, #1
 801213c:	761a      	strb	r2, [r3, #24]
 801213e:	bf00      	nop
 8012140:	3708      	adds	r7, #8
 8012142:	46bd      	mov	sp, r7
 8012144:	bd80      	pop	{r7, pc}
 8012146:	bf00      	nop
 8012148:	08017a6c 	.word	0x08017a6c
 801214c:	080187d4 	.word	0x080187d4
 8012150:	080178a8 	.word	0x080178a8
 8012154:	08017dc8 	.word	0x08017dc8

08012158 <rxSessionAcceptFrame>:
 8012158:	b580      	push	{r7, lr}
 801215a:	b088      	sub	sp, #32
 801215c:	af02      	add	r7, sp, #8
 801215e:	60f8      	str	r0, [r7, #12]
 8012160:	60b9      	str	r1, [r7, #8]
 8012162:	607a      	str	r2, [r7, #4]
 8012164:	603b      	str	r3, [r7, #0]
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	2b00      	cmp	r3, #0
 801216a:	d106      	bne.n	801217a <rxSessionAcceptFrame+0x22>
 801216c:	4b81      	ldr	r3, [pc, #516]	; (8012374 <rxSessionAcceptFrame+0x21c>)
 801216e:	4a82      	ldr	r2, [pc, #520]	; (8012378 <rxSessionAcceptFrame+0x220>)
 8012170:	f240 21ef 	movw	r1, #751	; 0x2ef
 8012174:	4881      	ldr	r0, [pc, #516]	; (801237c <rxSessionAcceptFrame+0x224>)
 8012176:	f000 fe99 	bl	8012eac <__assert_func>
 801217a:	68bb      	ldr	r3, [r7, #8]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d106      	bne.n	801218e <rxSessionAcceptFrame+0x36>
 8012180:	4b7f      	ldr	r3, [pc, #508]	; (8012380 <rxSessionAcceptFrame+0x228>)
 8012182:	4a7d      	ldr	r2, [pc, #500]	; (8012378 <rxSessionAcceptFrame+0x220>)
 8012184:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 8012188:	487c      	ldr	r0, [pc, #496]	; (801237c <rxSessionAcceptFrame+0x224>)
 801218a:	f000 fe8f 	bl	8012eac <__assert_func>
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	2b00      	cmp	r3, #0
 8012192:	d106      	bne.n	80121a2 <rxSessionAcceptFrame+0x4a>
 8012194:	4b7b      	ldr	r3, [pc, #492]	; (8012384 <rxSessionAcceptFrame+0x22c>)
 8012196:	4a78      	ldr	r2, [pc, #480]	; (8012378 <rxSessionAcceptFrame+0x220>)
 8012198:	f240 21f1 	movw	r1, #753	; 0x2f1
 801219c:	4877      	ldr	r0, [pc, #476]	; (801237c <rxSessionAcceptFrame+0x224>)
 801219e:	f000 fe85 	bl	8012eac <__assert_func>
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	699b      	ldr	r3, [r3, #24]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d106      	bne.n	80121b8 <rxSessionAcceptFrame+0x60>
 80121aa:	4b77      	ldr	r3, [pc, #476]	; (8012388 <rxSessionAcceptFrame+0x230>)
 80121ac:	4a72      	ldr	r2, [pc, #456]	; (8012378 <rxSessionAcceptFrame+0x220>)
 80121ae:	f240 21f2 	movw	r1, #754	; 0x2f2
 80121b2:	4872      	ldr	r0, [pc, #456]	; (801237c <rxSessionAcceptFrame+0x224>)
 80121b4:	f000 fe7a 	bl	8012eac <__assert_func>
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	7b9b      	ldrb	r3, [r3, #14]
 80121bc:	2b1f      	cmp	r3, #31
 80121be:	d906      	bls.n	80121ce <rxSessionAcceptFrame+0x76>
 80121c0:	4b72      	ldr	r3, [pc, #456]	; (801238c <rxSessionAcceptFrame+0x234>)
 80121c2:	4a6d      	ldr	r2, [pc, #436]	; (8012378 <rxSessionAcceptFrame+0x220>)
 80121c4:	f240 21f3 	movw	r1, #755	; 0x2f3
 80121c8:	486c      	ldr	r0, [pc, #432]	; (801237c <rxSessionAcceptFrame+0x224>)
 80121ca:	f000 fe6f 	bl	8012eac <__assert_func>
 80121ce:	6a3b      	ldr	r3, [r7, #32]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d106      	bne.n	80121e2 <rxSessionAcceptFrame+0x8a>
 80121d4:	4b6e      	ldr	r3, [pc, #440]	; (8012390 <rxSessionAcceptFrame+0x238>)
 80121d6:	4a68      	ldr	r2, [pc, #416]	; (8012378 <rxSessionAcceptFrame+0x220>)
 80121d8:	f44f 713d 	mov.w	r1, #756	; 0x2f4
 80121dc:	4867      	ldr	r0, [pc, #412]	; (801237c <rxSessionAcceptFrame+0x224>)
 80121de:	f000 fe65 	bl	8012eac <__assert_func>
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	7bdb      	ldrb	r3, [r3, #15]
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d005      	beq.n	80121f6 <rxSessionAcceptFrame+0x9e>
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121f0:	68b9      	ldr	r1, [r7, #8]
 80121f2:	e9c1 2300 	strd	r2, r3, [r1]
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	7bdb      	ldrb	r3, [r3, #15]
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d005      	beq.n	801220a <rxSessionAcceptFrame+0xb2>
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	7c1b      	ldrb	r3, [r3, #16]
 8012202:	2b00      	cmp	r3, #0
 8012204:	d001      	beq.n	801220a <rxSessionAcceptFrame+0xb2>
 8012206:	2301      	movs	r3, #1
 8012208:	e000      	b.n	801220c <rxSessionAcceptFrame+0xb4>
 801220a:	2300      	movs	r3, #0
 801220c:	75bb      	strb	r3, [r7, #22]
 801220e:	7dbb      	ldrb	r3, [r7, #22]
 8012210:	f003 0301 	and.w	r3, r3, #1
 8012214:	75bb      	strb	r3, [r7, #22]
 8012216:	7dbb      	ldrb	r3, [r7, #22]
 8012218:	f083 0301 	eor.w	r3, r3, #1
 801221c:	b2db      	uxtb	r3, r3
 801221e:	2b00      	cmp	r3, #0
 8012220:	d00c      	beq.n	801223c <rxSessionAcceptFrame+0xe4>
 8012222:	68bb      	ldr	r3, [r7, #8]
 8012224:	8a98      	ldrh	r0, [r3, #20]
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	6959      	ldr	r1, [r3, #20]
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	699b      	ldr	r3, [r3, #24]
 801222e:	461a      	mov	r2, r3
 8012230:	f7fe fed6 	bl	8010fe0 <crcAdd>
 8012234:	4603      	mov	r3, r0
 8012236:	461a      	mov	r2, r3
 8012238:	68bb      	ldr	r3, [r7, #8]
 801223a:	829a      	strh	r2, [r3, #20]
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	695a      	ldr	r2, [r3, #20]
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	699b      	ldr	r3, [r3, #24]
 8012244:	9300      	str	r3, [sp, #0]
 8012246:	4613      	mov	r3, r2
 8012248:	683a      	ldr	r2, [r7, #0]
 801224a:	68b9      	ldr	r1, [r7, #8]
 801224c:	68f8      	ldr	r0, [r7, #12]
 801224e:	f7ff fe4d 	bl	8011eec <rxSessionWritePayload>
 8012252:	4603      	mov	r3, r0
 8012254:	75fb      	strb	r3, [r7, #23]
 8012256:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801225a:	2b00      	cmp	r3, #0
 801225c:	da10      	bge.n	8012280 <rxSessionAcceptFrame+0x128>
 801225e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012262:	f113 0f03 	cmn.w	r3, #3
 8012266:	d006      	beq.n	8012276 <rxSessionAcceptFrame+0x11e>
 8012268:	4b4a      	ldr	r3, [pc, #296]	; (8012394 <rxSessionAcceptFrame+0x23c>)
 801226a:	4a43      	ldr	r2, [pc, #268]	; (8012378 <rxSessionAcceptFrame+0x220>)
 801226c:	f240 3106 	movw	r1, #774	; 0x306
 8012270:	4842      	ldr	r0, [pc, #264]	; (801237c <rxSessionAcceptFrame+0x224>)
 8012272:	f000 fe1b 	bl	8012eac <__assert_func>
 8012276:	68b9      	ldr	r1, [r7, #8]
 8012278:	68f8      	ldr	r0, [r7, #12]
 801227a:	f7ff ff27 	bl	80120cc <rxSessionRestart>
 801227e:	e072      	b.n	8012366 <rxSessionAcceptFrame+0x20e>
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	7c1b      	ldrb	r3, [r3, #16]
 8012284:	2b00      	cmp	r3, #0
 8012286:	d05f      	beq.n	8012348 <rxSessionAcceptFrame+0x1f0>
 8012288:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801228c:	2b00      	cmp	r3, #0
 801228e:	d006      	beq.n	801229e <rxSessionAcceptFrame+0x146>
 8012290:	4b41      	ldr	r3, [pc, #260]	; (8012398 <rxSessionAcceptFrame+0x240>)
 8012292:	4a39      	ldr	r2, [pc, #228]	; (8012378 <rxSessionAcceptFrame+0x220>)
 8012294:	f240 310b 	movw	r1, #779	; 0x30b
 8012298:	4838      	ldr	r0, [pc, #224]	; (801237c <rxSessionAcceptFrame+0x224>)
 801229a:	f000 fe07 	bl	8012eac <__assert_func>
 801229e:	7dbb      	ldrb	r3, [r7, #22]
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d103      	bne.n	80122ac <rxSessionAcceptFrame+0x154>
 80122a4:	68bb      	ldr	r3, [r7, #8]
 80122a6:	8a9b      	ldrh	r3, [r3, #20]
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d148      	bne.n	801233e <rxSessionAcceptFrame+0x1e6>
 80122ac:	2301      	movs	r3, #1
 80122ae:	75fb      	strb	r3, [r7, #23]
 80122b0:	6a3b      	ldr	r3, [r7, #32]
 80122b2:	4619      	mov	r1, r3
 80122b4:	6878      	ldr	r0, [r7, #4]
 80122b6:	f7ff fd95 	bl	8011de4 <rxInitTransferMetadataFromFrame>
 80122ba:	68bb      	ldr	r3, [r7, #8]
 80122bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122c0:	6a39      	ldr	r1, [r7, #32]
 80122c2:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80122c6:	68bb      	ldr	r3, [r7, #8]
 80122c8:	68da      	ldr	r2, [r3, #12]
 80122ca:	6a3b      	ldr	r3, [r7, #32]
 80122cc:	611a      	str	r2, [r3, #16]
 80122ce:	68bb      	ldr	r3, [r7, #8]
 80122d0:	691a      	ldr	r2, [r3, #16]
 80122d2:	6a3b      	ldr	r3, [r7, #32]
 80122d4:	615a      	str	r2, [r3, #20]
 80122d6:	68bb      	ldr	r3, [r7, #8]
 80122d8:	689a      	ldr	r2, [r3, #8]
 80122da:	68bb      	ldr	r3, [r7, #8]
 80122dc:	68db      	ldr	r3, [r3, #12]
 80122de:	429a      	cmp	r2, r3
 80122e0:	d206      	bcs.n	80122f0 <rxSessionAcceptFrame+0x198>
 80122e2:	4b2e      	ldr	r3, [pc, #184]	; (801239c <rxSessionAcceptFrame+0x244>)
 80122e4:	4a24      	ldr	r2, [pc, #144]	; (8012378 <rxSessionAcceptFrame+0x220>)
 80122e6:	f240 3115 	movw	r1, #789	; 0x315
 80122ea:	4824      	ldr	r0, [pc, #144]	; (801237c <rxSessionAcceptFrame+0x224>)
 80122ec:	f000 fdde 	bl	8012eac <__assert_func>
 80122f0:	68bb      	ldr	r3, [r7, #8]
 80122f2:	689a      	ldr	r2, [r3, #8]
 80122f4:	68bb      	ldr	r3, [r7, #8]
 80122f6:	68db      	ldr	r3, [r3, #12]
 80122f8:	1ad3      	subs	r3, r2, r3
 80122fa:	613b      	str	r3, [r7, #16]
 80122fc:	7dbb      	ldrb	r3, [r7, #22]
 80122fe:	f083 0301 	eor.w	r3, r3, #1
 8012302:	b2db      	uxtb	r3, r3
 8012304:	2b00      	cmp	r3, #0
 8012306:	d017      	beq.n	8012338 <rxSessionAcceptFrame+0x1e0>
 8012308:	693b      	ldr	r3, [r7, #16]
 801230a:	2b01      	cmp	r3, #1
 801230c:	d814      	bhi.n	8012338 <rxSessionAcceptFrame+0x1e0>
 801230e:	6a3b      	ldr	r3, [r7, #32]
 8012310:	691a      	ldr	r2, [r3, #16]
 8012312:	693b      	ldr	r3, [r7, #16]
 8012314:	f1c3 0302 	rsb	r3, r3, #2
 8012318:	429a      	cmp	r2, r3
 801231a:	d206      	bcs.n	801232a <rxSessionAcceptFrame+0x1d2>
 801231c:	4b20      	ldr	r3, [pc, #128]	; (80123a0 <rxSessionAcceptFrame+0x248>)
 801231e:	4a16      	ldr	r2, [pc, #88]	; (8012378 <rxSessionAcceptFrame+0x220>)
 8012320:	f240 3119 	movw	r1, #793	; 0x319
 8012324:	4815      	ldr	r0, [pc, #84]	; (801237c <rxSessionAcceptFrame+0x224>)
 8012326:	f000 fdc1 	bl	8012eac <__assert_func>
 801232a:	6a3b      	ldr	r3, [r7, #32]
 801232c:	691a      	ldr	r2, [r3, #16]
 801232e:	693b      	ldr	r3, [r7, #16]
 8012330:	4413      	add	r3, r2
 8012332:	1e9a      	subs	r2, r3, #2
 8012334:	6a3b      	ldr	r3, [r7, #32]
 8012336:	611a      	str	r2, [r3, #16]
 8012338:	68bb      	ldr	r3, [r7, #8]
 801233a:	2200      	movs	r2, #0
 801233c:	611a      	str	r2, [r3, #16]
 801233e:	68b9      	ldr	r1, [r7, #8]
 8012340:	68f8      	ldr	r0, [r7, #12]
 8012342:	f7ff fec3 	bl	80120cc <rxSessionRestart>
 8012346:	e00e      	b.n	8012366 <rxSessionAcceptFrame+0x20e>
 8012348:	68bb      	ldr	r3, [r7, #8]
 801234a:	7e1b      	ldrb	r3, [r3, #24]
 801234c:	2b00      	cmp	r3, #0
 801234e:	bf14      	ite	ne
 8012350:	2301      	movne	r3, #1
 8012352:	2300      	moveq	r3, #0
 8012354:	b2db      	uxtb	r3, r3
 8012356:	f083 0301 	eor.w	r3, r3, #1
 801235a:	b2db      	uxtb	r3, r3
 801235c:	f003 0301 	and.w	r3, r3, #1
 8012360:	b2da      	uxtb	r2, r3
 8012362:	68bb      	ldr	r3, [r7, #8]
 8012364:	761a      	strb	r2, [r3, #24]
 8012366:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801236a:	4618      	mov	r0, r3
 801236c:	3718      	adds	r7, #24
 801236e:	46bd      	mov	sp, r7
 8012370:	bd80      	pop	{r7, pc}
 8012372:	bf00      	nop
 8012374:	08017a6c 	.word	0x08017a6c
 8012378:	080187e8 	.word	0x080187e8
 801237c:	080178a8 	.word	0x080178a8
 8012380:	08017dc8 	.word	0x08017dc8
 8012384:	08017d00 	.word	0x08017d00
 8012388:	08017d5c 	.word	0x08017d5c
 801238c:	08017e9c 	.word	0x08017e9c
 8012390:	08017d7c 	.word	0x08017d7c
 8012394:	08017ec4 	.word	0x08017ec4
 8012398:	08017ed0 	.word	0x08017ed0
 801239c:	08017edc 	.word	0x08017edc
 80123a0:	08017f0c 	.word	0x08017f0c

080123a4 <rxSessionUpdate>:
 80123a4:	b5b0      	push	{r4, r5, r7, lr}
 80123a6:	b088      	sub	sp, #32
 80123a8:	af02      	add	r7, sp, #8
 80123aa:	60f8      	str	r0, [r7, #12]
 80123ac:	60b9      	str	r1, [r7, #8]
 80123ae:	607a      	str	r2, [r7, #4]
 80123b0:	70fb      	strb	r3, [r7, #3]
 80123b2:	68fb      	ldr	r3, [r7, #12]
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d106      	bne.n	80123c6 <rxSessionUpdate+0x22>
 80123b8:	4b6d      	ldr	r3, [pc, #436]	; (8012570 <rxSessionUpdate+0x1cc>)
 80123ba:	4a6e      	ldr	r2, [pc, #440]	; (8012574 <rxSessionUpdate+0x1d0>)
 80123bc:	f240 3137 	movw	r1, #823	; 0x337
 80123c0:	486d      	ldr	r0, [pc, #436]	; (8012578 <rxSessionUpdate+0x1d4>)
 80123c2:	f000 fd73 	bl	8012eac <__assert_func>
 80123c6:	68bb      	ldr	r3, [r7, #8]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d106      	bne.n	80123da <rxSessionUpdate+0x36>
 80123cc:	4b6b      	ldr	r3, [pc, #428]	; (801257c <rxSessionUpdate+0x1d8>)
 80123ce:	4a69      	ldr	r2, [pc, #420]	; (8012574 <rxSessionUpdate+0x1d0>)
 80123d0:	f44f 714e 	mov.w	r1, #824	; 0x338
 80123d4:	4868      	ldr	r0, [pc, #416]	; (8012578 <rxSessionUpdate+0x1d4>)
 80123d6:	f000 fd69 	bl	8012eac <__assert_func>
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d106      	bne.n	80123ee <rxSessionUpdate+0x4a>
 80123e0:	4b67      	ldr	r3, [pc, #412]	; (8012580 <rxSessionUpdate+0x1dc>)
 80123e2:	4a64      	ldr	r2, [pc, #400]	; (8012574 <rxSessionUpdate+0x1d0>)
 80123e4:	f240 3139 	movw	r1, #825	; 0x339
 80123e8:	4863      	ldr	r0, [pc, #396]	; (8012578 <rxSessionUpdate+0x1d4>)
 80123ea:	f000 fd5f 	bl	8012eac <__assert_func>
 80123ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	d106      	bne.n	8012402 <rxSessionUpdate+0x5e>
 80123f4:	4b63      	ldr	r3, [pc, #396]	; (8012584 <rxSessionUpdate+0x1e0>)
 80123f6:	4a5f      	ldr	r2, [pc, #380]	; (8012574 <rxSessionUpdate+0x1d0>)
 80123f8:	f240 313a 	movw	r1, #826	; 0x33a
 80123fc:	485e      	ldr	r0, [pc, #376]	; (8012578 <rxSessionUpdate+0x1d4>)
 80123fe:	f000 fd55 	bl	8012eac <__assert_func>
 8012402:	68bb      	ldr	r3, [r7, #8]
 8012404:	7d9b      	ldrb	r3, [r3, #22]
 8012406:	2b1f      	cmp	r3, #31
 8012408:	d906      	bls.n	8012418 <rxSessionUpdate+0x74>
 801240a:	4b5f      	ldr	r3, [pc, #380]	; (8012588 <rxSessionUpdate+0x1e4>)
 801240c:	4a59      	ldr	r2, [pc, #356]	; (8012574 <rxSessionUpdate+0x1d0>)
 801240e:	f240 313b 	movw	r1, #827	; 0x33b
 8012412:	4859      	ldr	r0, [pc, #356]	; (8012578 <rxSessionUpdate+0x1d4>)
 8012414:	f000 fd4a 	bl	8012eac <__assert_func>
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	7b9b      	ldrb	r3, [r3, #14]
 801241c:	2b1f      	cmp	r3, #31
 801241e:	d906      	bls.n	801242e <rxSessionUpdate+0x8a>
 8012420:	4b5a      	ldr	r3, [pc, #360]	; (801258c <rxSessionUpdate+0x1e8>)
 8012422:	4a54      	ldr	r2, [pc, #336]	; (8012574 <rxSessionUpdate+0x1d0>)
 8012424:	f44f 714f 	mov.w	r1, #828	; 0x33c
 8012428:	4853      	ldr	r0, [pc, #332]	; (8012578 <rxSessionUpdate+0x1d4>)
 801242a:	f000 fd3f 	bl	8012eac <__assert_func>
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012434:	68b9      	ldr	r1, [r7, #8]
 8012436:	e9d1 0100 	ldrd	r0, r1, [r1]
 801243a:	4290      	cmp	r0, r2
 801243c:	eb71 0303 	sbcs.w	r3, r1, r3
 8012440:	d20f      	bcs.n	8012462 <rxSessionUpdate+0xbe>
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012448:	68bb      	ldr	r3, [r7, #8]
 801244a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801244e:	1a84      	subs	r4, r0, r2
 8012450:	eb61 0503 	sbc.w	r5, r1, r3
 8012454:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8012458:	42a2      	cmp	r2, r4
 801245a:	41ab      	sbcs	r3, r5
 801245c:	d201      	bcs.n	8012462 <rxSessionUpdate+0xbe>
 801245e:	2301      	movs	r3, #1
 8012460:	e000      	b.n	8012464 <rxSessionUpdate+0xc0>
 8012462:	2300      	movs	r3, #0
 8012464:	75bb      	strb	r3, [r7, #22]
 8012466:	7dbb      	ldrb	r3, [r7, #22]
 8012468:	f003 0301 	and.w	r3, r3, #1
 801246c:	75bb      	strb	r3, [r7, #22]
 801246e:	68bb      	ldr	r3, [r7, #8]
 8012470:	7d9a      	ldrb	r2, [r3, #22]
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	7b9b      	ldrb	r3, [r3, #14]
 8012476:	4619      	mov	r1, r3
 8012478:	4610      	mov	r0, r2
 801247a:	f7ff fcf9 	bl	8011e70 <rxComputeTransferIDDifference>
 801247e:	4603      	mov	r3, r0
 8012480:	2b01      	cmp	r3, #1
 8012482:	bf8c      	ite	hi
 8012484:	2301      	movhi	r3, #1
 8012486:	2300      	movls	r3, #0
 8012488:	757b      	strb	r3, [r7, #21]
 801248a:	7dbb      	ldrb	r3, [r7, #22]
 801248c:	2b00      	cmp	r3, #0
 801248e:	d10b      	bne.n	80124a8 <rxSessionUpdate+0x104>
 8012490:	68bb      	ldr	r3, [r7, #8]
 8012492:	7ddb      	ldrb	r3, [r3, #23]
 8012494:	78fa      	ldrb	r2, [r7, #3]
 8012496:	429a      	cmp	r2, r3
 8012498:	d108      	bne.n	80124ac <rxSessionUpdate+0x108>
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	7bdb      	ldrb	r3, [r3, #15]
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d004      	beq.n	80124ac <rxSessionUpdate+0x108>
 80124a2:	7d7b      	ldrb	r3, [r7, #21]
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d001      	beq.n	80124ac <rxSessionUpdate+0x108>
 80124a8:	2301      	movs	r3, #1
 80124aa:	e000      	b.n	80124ae <rxSessionUpdate+0x10a>
 80124ac:	2300      	movs	r3, #0
 80124ae:	753b      	strb	r3, [r7, #20]
 80124b0:	7d3b      	ldrb	r3, [r7, #20]
 80124b2:	f003 0301 	and.w	r3, r3, #1
 80124b6:	753b      	strb	r3, [r7, #20]
 80124b8:	7d3b      	ldrb	r3, [r7, #20]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d013      	beq.n	80124e6 <rxSessionUpdate+0x142>
 80124be:	68bb      	ldr	r3, [r7, #8]
 80124c0:	2200      	movs	r2, #0
 80124c2:	609a      	str	r2, [r3, #8]
 80124c4:	68bb      	ldr	r3, [r7, #8]
 80124c6:	2200      	movs	r2, #0
 80124c8:	60da      	str	r2, [r3, #12]
 80124ca:	68bb      	ldr	r3, [r7, #8]
 80124cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80124d0:	829a      	strh	r2, [r3, #20]
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	7b9a      	ldrb	r2, [r3, #14]
 80124d6:	68bb      	ldr	r3, [r7, #8]
 80124d8:	759a      	strb	r2, [r3, #22]
 80124da:	68bb      	ldr	r3, [r7, #8]
 80124dc:	2201      	movs	r2, #1
 80124de:	761a      	strb	r2, [r3, #24]
 80124e0:	68bb      	ldr	r3, [r7, #8]
 80124e2:	78fa      	ldrb	r2, [r7, #3]
 80124e4:	75da      	strb	r2, [r3, #23]
 80124e6:	2300      	movs	r3, #0
 80124e8:	75fb      	strb	r3, [r7, #23]
 80124ea:	7d3b      	ldrb	r3, [r7, #20]
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d00b      	beq.n	8012508 <rxSessionUpdate+0x164>
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	7bdb      	ldrb	r3, [r3, #15]
 80124f4:	f083 0301 	eor.w	r3, r3, #1
 80124f8:	b2db      	uxtb	r3, r3
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d004      	beq.n	8012508 <rxSessionUpdate+0x164>
 80124fe:	68b9      	ldr	r1, [r7, #8]
 8012500:	68f8      	ldr	r0, [r7, #12]
 8012502:	f7ff fde3 	bl	80120cc <rxSessionRestart>
 8012506:	e02c      	b.n	8012562 <rxSessionUpdate+0x1be>
 8012508:	68bb      	ldr	r3, [r7, #8]
 801250a:	7ddb      	ldrb	r3, [r3, #23]
 801250c:	78fa      	ldrb	r2, [r7, #3]
 801250e:	429a      	cmp	r2, r3
 8012510:	bf0c      	ite	eq
 8012512:	2301      	moveq	r3, #1
 8012514:	2300      	movne	r3, #0
 8012516:	74fb      	strb	r3, [r7, #19]
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	7c5a      	ldrb	r2, [r3, #17]
 801251c:	68bb      	ldr	r3, [r7, #8]
 801251e:	7e1b      	ldrb	r3, [r3, #24]
 8012520:	429a      	cmp	r2, r3
 8012522:	bf0c      	ite	eq
 8012524:	2301      	moveq	r3, #1
 8012526:	2300      	movne	r3, #0
 8012528:	74bb      	strb	r3, [r7, #18]
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	7b9a      	ldrb	r2, [r3, #14]
 801252e:	68bb      	ldr	r3, [r7, #8]
 8012530:	7d9b      	ldrb	r3, [r3, #22]
 8012532:	429a      	cmp	r2, r3
 8012534:	bf0c      	ite	eq
 8012536:	2301      	moveq	r3, #1
 8012538:	2300      	movne	r3, #0
 801253a:	747b      	strb	r3, [r7, #17]
 801253c:	7cfb      	ldrb	r3, [r7, #19]
 801253e:	2b00      	cmp	r3, #0
 8012540:	d00f      	beq.n	8012562 <rxSessionUpdate+0x1be>
 8012542:	7cbb      	ldrb	r3, [r7, #18]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d00c      	beq.n	8012562 <rxSessionUpdate+0x1be>
 8012548:	7c7b      	ldrb	r3, [r7, #17]
 801254a:	2b00      	cmp	r3, #0
 801254c:	d009      	beq.n	8012562 <rxSessionUpdate+0x1be>
 801254e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012550:	9300      	str	r3, [sp, #0]
 8012552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012554:	687a      	ldr	r2, [r7, #4]
 8012556:	68b9      	ldr	r1, [r7, #8]
 8012558:	68f8      	ldr	r0, [r7, #12]
 801255a:	f7ff fdfd 	bl	8012158 <rxSessionAcceptFrame>
 801255e:	4603      	mov	r3, r0
 8012560:	75fb      	strb	r3, [r7, #23]
 8012562:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012566:	4618      	mov	r0, r3
 8012568:	3718      	adds	r7, #24
 801256a:	46bd      	mov	sp, r7
 801256c:	bdb0      	pop	{r4, r5, r7, pc}
 801256e:	bf00      	nop
 8012570:	08017a6c 	.word	0x08017a6c
 8012574:	080187a4 	.word	0x080187a4
 8012578:	080178a8 	.word	0x080178a8
 801257c:	08017dc8 	.word	0x08017dc8
 8012580:	08017d00 	.word	0x08017d00
 8012584:	08017d7c 	.word	0x08017d7c
 8012588:	08017f44 	.word	0x08017f44
 801258c:	08017e9c 	.word	0x08017e9c

08012590 <rxAcceptFrame>:
 8012590:	b5b0      	push	{r4, r5, r7, lr}
 8012592:	b08c      	sub	sp, #48	; 0x30
 8012594:	af04      	add	r7, sp, #16
 8012596:	60f8      	str	r0, [r7, #12]
 8012598:	60b9      	str	r1, [r7, #8]
 801259a:	607a      	str	r2, [r7, #4]
 801259c:	70fb      	strb	r3, [r7, #3]
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	2b00      	cmp	r3, #0
 80125a2:	d106      	bne.n	80125b2 <rxAcceptFrame+0x22>
 80125a4:	4b85      	ldr	r3, [pc, #532]	; (80127bc <rxAcceptFrame+0x22c>)
 80125a6:	4a86      	ldr	r2, [pc, #536]	; (80127c0 <rxAcceptFrame+0x230>)
 80125a8:	f44f 715a 	mov.w	r1, #872	; 0x368
 80125ac:	4885      	ldr	r0, [pc, #532]	; (80127c4 <rxAcceptFrame+0x234>)
 80125ae:	f000 fc7d 	bl	8012eac <__assert_func>
 80125b2:	68bb      	ldr	r3, [r7, #8]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d106      	bne.n	80125c6 <rxAcceptFrame+0x36>
 80125b8:	4b83      	ldr	r3, [pc, #524]	; (80127c8 <rxAcceptFrame+0x238>)
 80125ba:	4a81      	ldr	r2, [pc, #516]	; (80127c0 <rxAcceptFrame+0x230>)
 80125bc:	f240 3169 	movw	r1, #873	; 0x369
 80125c0:	4880      	ldr	r0, [pc, #512]	; (80127c4 <rxAcceptFrame+0x234>)
 80125c2:	f000 fc73 	bl	8012eac <__assert_func>
 80125c6:	68bb      	ldr	r3, [r7, #8]
 80125c8:	8b9a      	ldrh	r2, [r3, #28]
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	895b      	ldrh	r3, [r3, #10]
 80125ce:	429a      	cmp	r2, r3
 80125d0:	d006      	beq.n	80125e0 <rxAcceptFrame+0x50>
 80125d2:	4b7e      	ldr	r3, [pc, #504]	; (80127cc <rxAcceptFrame+0x23c>)
 80125d4:	4a7a      	ldr	r2, [pc, #488]	; (80127c0 <rxAcceptFrame+0x230>)
 80125d6:	f240 316a 	movw	r1, #874	; 0x36a
 80125da:	487a      	ldr	r0, [pc, #488]	; (80127c4 <rxAcceptFrame+0x234>)
 80125dc:	f000 fc66 	bl	8012eac <__assert_func>
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d106      	bne.n	80125f4 <rxAcceptFrame+0x64>
 80125e6:	4b7a      	ldr	r3, [pc, #488]	; (80127d0 <rxAcceptFrame+0x240>)
 80125e8:	4a75      	ldr	r2, [pc, #468]	; (80127c0 <rxAcceptFrame+0x230>)
 80125ea:	f240 316b 	movw	r1, #875	; 0x36b
 80125ee:	4875      	ldr	r0, [pc, #468]	; (80127c4 <rxAcceptFrame+0x234>)
 80125f0:	f000 fc5c 	bl	8012eac <__assert_func>
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	699b      	ldr	r3, [r3, #24]
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d106      	bne.n	801260a <rxAcceptFrame+0x7a>
 80125fc:	4b75      	ldr	r3, [pc, #468]	; (80127d4 <rxAcceptFrame+0x244>)
 80125fe:	4a70      	ldr	r2, [pc, #448]	; (80127c0 <rxAcceptFrame+0x230>)
 8012600:	f44f 715b 	mov.w	r1, #876	; 0x36c
 8012604:	486f      	ldr	r0, [pc, #444]	; (80127c4 <rxAcceptFrame+0x234>)
 8012606:	f000 fc51 	bl	8012eac <__assert_func>
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	7b9b      	ldrb	r3, [r3, #14]
 801260e:	2b1f      	cmp	r3, #31
 8012610:	d906      	bls.n	8012620 <rxAcceptFrame+0x90>
 8012612:	4b71      	ldr	r3, [pc, #452]	; (80127d8 <rxAcceptFrame+0x248>)
 8012614:	4a6a      	ldr	r2, [pc, #424]	; (80127c0 <rxAcceptFrame+0x230>)
 8012616:	f240 316d 	movw	r1, #877	; 0x36d
 801261a:	486a      	ldr	r0, [pc, #424]	; (80127c4 <rxAcceptFrame+0x234>)
 801261c:	f000 fc46 	bl	8012eac <__assert_func>
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	7b5b      	ldrb	r3, [r3, #13]
 8012624:	2bff      	cmp	r3, #255	; 0xff
 8012626:	d00c      	beq.n	8012642 <rxAcceptFrame+0xb2>
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	791a      	ldrb	r2, [r3, #4]
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	7b5b      	ldrb	r3, [r3, #13]
 8012630:	429a      	cmp	r2, r3
 8012632:	d006      	beq.n	8012642 <rxAcceptFrame+0xb2>
 8012634:	4b69      	ldr	r3, [pc, #420]	; (80127dc <rxAcceptFrame+0x24c>)
 8012636:	4a62      	ldr	r2, [pc, #392]	; (80127c0 <rxAcceptFrame+0x230>)
 8012638:	f240 316e 	movw	r1, #878	; 0x36e
 801263c:	4861      	ldr	r0, [pc, #388]	; (80127c4 <rxAcceptFrame+0x234>)
 801263e:	f000 fc35 	bl	8012eac <__assert_func>
 8012642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012644:	2b00      	cmp	r3, #0
 8012646:	d106      	bne.n	8012656 <rxAcceptFrame+0xc6>
 8012648:	4b65      	ldr	r3, [pc, #404]	; (80127e0 <rxAcceptFrame+0x250>)
 801264a:	4a5d      	ldr	r2, [pc, #372]	; (80127c0 <rxAcceptFrame+0x230>)
 801264c:	f240 316f 	movw	r1, #879	; 0x36f
 8012650:	485c      	ldr	r0, [pc, #368]	; (80127c4 <rxAcceptFrame+0x234>)
 8012652:	f000 fc2b 	bl	8012eac <__assert_func>
 8012656:	2300      	movs	r3, #0
 8012658:	77fb      	strb	r3, [r7, #31]
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	7b1b      	ldrb	r3, [r3, #12]
 801265e:	b25b      	sxtb	r3, r3
 8012660:	2b00      	cmp	r3, #0
 8012662:	db6c      	blt.n	801273e <rxAcceptFrame+0x1ae>
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	7b1b      	ldrb	r3, [r3, #12]
 8012668:	68ba      	ldr	r2, [r7, #8]
 801266a:	3308      	adds	r3, #8
 801266c:	009b      	lsls	r3, r3, #2
 801266e:	4413      	add	r3, r2
 8012670:	685b      	ldr	r3, [r3, #4]
 8012672:	2b00      	cmp	r3, #0
 8012674:	d134      	bne.n	80126e0 <rxAcceptFrame+0x150>
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	7bdb      	ldrb	r3, [r3, #15]
 801267a:	2b00      	cmp	r3, #0
 801267c:	d030      	beq.n	80126e0 <rxAcceptFrame+0x150>
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	689b      	ldr	r3, [r3, #8]
 8012682:	2120      	movs	r1, #32
 8012684:	68f8      	ldr	r0, [r7, #12]
 8012686:	4798      	blx	r3
 8012688:	6138      	str	r0, [r7, #16]
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	7b1b      	ldrb	r3, [r3, #12]
 801268e:	68ba      	ldr	r2, [r7, #8]
 8012690:	3308      	adds	r3, #8
 8012692:	009b      	lsls	r3, r3, #2
 8012694:	4413      	add	r3, r2
 8012696:	693a      	ldr	r2, [r7, #16]
 8012698:	605a      	str	r2, [r3, #4]
 801269a:	693b      	ldr	r3, [r7, #16]
 801269c:	2b00      	cmp	r3, #0
 801269e:	d01d      	beq.n	80126dc <rxAcceptFrame+0x14c>
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126a6:	6939      	ldr	r1, [r7, #16]
 80126a8:	e9c1 2300 	strd	r2, r3, [r1]
 80126ac:	693b      	ldr	r3, [r7, #16]
 80126ae:	2200      	movs	r2, #0
 80126b0:	609a      	str	r2, [r3, #8]
 80126b2:	693b      	ldr	r3, [r7, #16]
 80126b4:	2200      	movs	r2, #0
 80126b6:	60da      	str	r2, [r3, #12]
 80126b8:	693b      	ldr	r3, [r7, #16]
 80126ba:	2200      	movs	r2, #0
 80126bc:	611a      	str	r2, [r3, #16]
 80126be:	693b      	ldr	r3, [r7, #16]
 80126c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80126c4:	829a      	strh	r2, [r3, #20]
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	7b9a      	ldrb	r2, [r3, #14]
 80126ca:	693b      	ldr	r3, [r7, #16]
 80126cc:	759a      	strb	r2, [r3, #22]
 80126ce:	693b      	ldr	r3, [r7, #16]
 80126d0:	78fa      	ldrb	r2, [r7, #3]
 80126d2:	75da      	strb	r2, [r3, #23]
 80126d4:	693b      	ldr	r3, [r7, #16]
 80126d6:	2201      	movs	r2, #1
 80126d8:	761a      	strb	r2, [r3, #24]
 80126da:	e001      	b.n	80126e0 <rxAcceptFrame+0x150>
 80126dc:	23fd      	movs	r3, #253	; 0xfd
 80126de:	77fb      	strb	r3, [r7, #31]
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	7b1b      	ldrb	r3, [r3, #12]
 80126e4:	68ba      	ldr	r2, [r7, #8]
 80126e6:	3308      	adds	r3, #8
 80126e8:	009b      	lsls	r3, r3, #2
 80126ea:	4413      	add	r3, r2
 80126ec:	685b      	ldr	r3, [r3, #4]
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d05e      	beq.n	80127b0 <rxAcceptFrame+0x220>
 80126f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d006      	beq.n	8012708 <rxAcceptFrame+0x178>
 80126fa:	4b3a      	ldr	r3, [pc, #232]	; (80127e4 <rxAcceptFrame+0x254>)
 80126fc:	4a30      	ldr	r2, [pc, #192]	; (80127c0 <rxAcceptFrame+0x230>)
 80126fe:	f240 318e 	movw	r1, #910	; 0x38e
 8012702:	4830      	ldr	r0, [pc, #192]	; (80127c4 <rxAcceptFrame+0x234>)
 8012704:	f000 fbd2 	bl	8012eac <__assert_func>
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	7b1b      	ldrb	r3, [r3, #12]
 801270c:	68ba      	ldr	r2, [r7, #8]
 801270e:	3308      	adds	r3, #8
 8012710:	009b      	lsls	r3, r3, #2
 8012712:	4413      	add	r3, r2
 8012714:	685c      	ldr	r4, [r3, #4]
 8012716:	68bb      	ldr	r3, [r7, #8]
 8012718:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801271c:	68b9      	ldr	r1, [r7, #8]
 801271e:	6989      	ldr	r1, [r1, #24]
 8012720:	78fd      	ldrb	r5, [r7, #3]
 8012722:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012724:	9003      	str	r0, [sp, #12]
 8012726:	9102      	str	r1, [sp, #8]
 8012728:	e9cd 2300 	strd	r2, r3, [sp]
 801272c:	462b      	mov	r3, r5
 801272e:	687a      	ldr	r2, [r7, #4]
 8012730:	4621      	mov	r1, r4
 8012732:	68f8      	ldr	r0, [r7, #12]
 8012734:	f7ff fe36 	bl	80123a4 <rxSessionUpdate>
 8012738:	4603      	mov	r3, r0
 801273a:	77fb      	strb	r3, [r7, #31]
 801273c:	e038      	b.n	80127b0 <rxAcceptFrame+0x220>
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	7b1b      	ldrb	r3, [r3, #12]
 8012742:	2bff      	cmp	r3, #255	; 0xff
 8012744:	d006      	beq.n	8012754 <rxAcceptFrame+0x1c4>
 8012746:	4b28      	ldr	r3, [pc, #160]	; (80127e8 <rxAcceptFrame+0x258>)
 8012748:	4a1d      	ldr	r2, [pc, #116]	; (80127c0 <rxAcceptFrame+0x230>)
 801274a:	f240 319a 	movw	r1, #922	; 0x39a
 801274e:	481d      	ldr	r0, [pc, #116]	; (80127c4 <rxAcceptFrame+0x234>)
 8012750:	f000 fbac 	bl	8012eac <__assert_func>
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	695a      	ldr	r2, [r3, #20]
 8012758:	68bb      	ldr	r3, [r7, #8]
 801275a:	699b      	ldr	r3, [r3, #24]
 801275c:	4293      	cmp	r3, r2
 801275e:	bf28      	it	cs
 8012760:	4613      	movcs	r3, r2
 8012762:	61bb      	str	r3, [r7, #24]
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	689b      	ldr	r3, [r3, #8]
 8012768:	69b9      	ldr	r1, [r7, #24]
 801276a:	68f8      	ldr	r0, [r7, #12]
 801276c:	4798      	blx	r3
 801276e:	6178      	str	r0, [r7, #20]
 8012770:	697b      	ldr	r3, [r7, #20]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d01a      	beq.n	80127ac <rxAcceptFrame+0x21c>
 8012776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012778:	4619      	mov	r1, r3
 801277a:	6878      	ldr	r0, [r7, #4]
 801277c:	f7ff fb32 	bl	8011de4 <rxInitTransferMetadataFromFrame>
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012786:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012788:	e9c1 2302 	strd	r2, r3, [r1, #8]
 801278c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801278e:	69ba      	ldr	r2, [r7, #24]
 8012790:	611a      	str	r2, [r3, #16]
 8012792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012794:	697a      	ldr	r2, [r7, #20]
 8012796:	615a      	str	r2, [r3, #20]
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	699b      	ldr	r3, [r3, #24]
 801279c:	69ba      	ldr	r2, [r7, #24]
 801279e:	4619      	mov	r1, r3
 80127a0:	6978      	ldr	r0, [r7, #20]
 80127a2:	f001 fd2c 	bl	80141fe <memcpy>
 80127a6:	2301      	movs	r3, #1
 80127a8:	77fb      	strb	r3, [r7, #31]
 80127aa:	e001      	b.n	80127b0 <rxAcceptFrame+0x220>
 80127ac:	23fd      	movs	r3, #253	; 0xfd
 80127ae:	77fb      	strb	r3, [r7, #31]
 80127b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80127b4:	4618      	mov	r0, r3
 80127b6:	3720      	adds	r7, #32
 80127b8:	46bd      	mov	sp, r7
 80127ba:	bdb0      	pop	{r4, r5, r7, pc}
 80127bc:	08017a6c 	.word	0x08017a6c
 80127c0:	08018794 	.word	0x08018794
 80127c4:	080178a8 	.word	0x080178a8
 80127c8:	08017f6c 	.word	0x08017f6c
 80127cc:	08017f88 	.word	0x08017f88
 80127d0:	08017d00 	.word	0x08017d00
 80127d4:	08017d5c 	.word	0x08017d5c
 80127d8:	08017e9c 	.word	0x08017e9c
 80127dc:	08017fb0 	.word	0x08017fb0
 80127e0:	08017d7c 	.word	0x08017d7c
 80127e4:	08018008 	.word	0x08018008
 80127e8:	08018014 	.word	0x08018014

080127ec <rxSubscriptionPredicateOnPortID>:
 80127ec:	b480      	push	{r7}
 80127ee:	b085      	sub	sp, #20
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	6078      	str	r0, [r7, #4]
 80127f4:	6039      	str	r1, [r7, #0]
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	881b      	ldrh	r3, [r3, #0]
 80127fa:	81fb      	strh	r3, [r7, #14]
 80127fc:	683b      	ldr	r3, [r7, #0]
 80127fe:	8b9b      	ldrh	r3, [r3, #28]
 8012800:	81bb      	strh	r3, [r7, #12]
 8012802:	89fa      	ldrh	r2, [r7, #14]
 8012804:	89bb      	ldrh	r3, [r7, #12]
 8012806:	429a      	cmp	r2, r3
 8012808:	d00a      	beq.n	8012820 <rxSubscriptionPredicateOnPortID+0x34>
 801280a:	89fa      	ldrh	r2, [r7, #14]
 801280c:	89bb      	ldrh	r3, [r7, #12]
 801280e:	429a      	cmp	r2, r3
 8012810:	bf8c      	ite	hi
 8012812:	2301      	movhi	r3, #1
 8012814:	2300      	movls	r3, #0
 8012816:	b2db      	uxtb	r3, r3
 8012818:	461a      	mov	r2, r3
 801281a:	4b05      	ldr	r3, [pc, #20]	; (8012830 <rxSubscriptionPredicateOnPortID+0x44>)
 801281c:	569b      	ldrsb	r3, [r3, r2]
 801281e:	e000      	b.n	8012822 <rxSubscriptionPredicateOnPortID+0x36>
 8012820:	2300      	movs	r3, #0
 8012822:	4618      	mov	r0, r3
 8012824:	3714      	adds	r7, #20
 8012826:	46bd      	mov	sp, r7
 8012828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801282c:	4770      	bx	lr
 801282e:	bf00      	nop
 8012830:	08018780 	.word	0x08018780

08012834 <rxSubscriptionPredicateOnStruct>:
 8012834:	b580      	push	{r7, lr}
 8012836:	b082      	sub	sp, #8
 8012838:	af00      	add	r7, sp, #0
 801283a:	6078      	str	r0, [r7, #4]
 801283c:	6039      	str	r1, [r7, #0]
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	331c      	adds	r3, #28
 8012842:	6839      	ldr	r1, [r7, #0]
 8012844:	4618      	mov	r0, r3
 8012846:	f7ff ffd1 	bl	80127ec <rxSubscriptionPredicateOnPortID>
 801284a:	4603      	mov	r3, r0
 801284c:	4618      	mov	r0, r3
 801284e:	3708      	adds	r7, #8
 8012850:	46bd      	mov	sp, r7
 8012852:	bd80      	pop	{r7, pc}

08012854 <canardInit>:
 8012854:	b5b0      	push	{r4, r5, r7, lr}
 8012856:	b08c      	sub	sp, #48	; 0x30
 8012858:	af00      	add	r7, sp, #0
 801285a:	60f8      	str	r0, [r7, #12]
 801285c:	60b9      	str	r1, [r7, #8]
 801285e:	607a      	str	r2, [r7, #4]
 8012860:	68bb      	ldr	r3, [r7, #8]
 8012862:	2b00      	cmp	r3, #0
 8012864:	d106      	bne.n	8012874 <canardInit+0x20>
 8012866:	4b16      	ldr	r3, [pc, #88]	; (80128c0 <canardInit+0x6c>)
 8012868:	4a16      	ldr	r2, [pc, #88]	; (80128c4 <canardInit+0x70>)
 801286a:	f240 31d6 	movw	r1, #982	; 0x3d6
 801286e:	4816      	ldr	r0, [pc, #88]	; (80128c8 <canardInit+0x74>)
 8012870:	f000 fb1c 	bl	8012eac <__assert_func>
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	2b00      	cmp	r3, #0
 8012878:	d106      	bne.n	8012888 <canardInit+0x34>
 801287a:	4b14      	ldr	r3, [pc, #80]	; (80128cc <canardInit+0x78>)
 801287c:	4a11      	ldr	r2, [pc, #68]	; (80128c4 <canardInit+0x70>)
 801287e:	f240 31d7 	movw	r1, #983	; 0x3d7
 8012882:	4811      	ldr	r0, [pc, #68]	; (80128c8 <canardInit+0x74>)
 8012884:	f000 fb12 	bl	8012eac <__assert_func>
 8012888:	2300      	movs	r3, #0
 801288a:	617b      	str	r3, [r7, #20]
 801288c:	23ff      	movs	r3, #255	; 0xff
 801288e:	763b      	strb	r3, [r7, #24]
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	61fb      	str	r3, [r7, #28]
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	623b      	str	r3, [r7, #32]
 8012898:	2300      	movs	r3, #0
 801289a:	627b      	str	r3, [r7, #36]	; 0x24
 801289c:	2300      	movs	r3, #0
 801289e:	62bb      	str	r3, [r7, #40]	; 0x28
 80128a0:	2300      	movs	r3, #0
 80128a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	461d      	mov	r5, r3
 80128a8:	f107 0414 	add.w	r4, r7, #20
 80128ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80128ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80128b0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80128b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80128b8:	68f8      	ldr	r0, [r7, #12]
 80128ba:	3730      	adds	r7, #48	; 0x30
 80128bc:	46bd      	mov	sp, r7
 80128be:	bdb0      	pop	{r4, r5, r7, pc}
 80128c0:	08018034 	.word	0x08018034
 80128c4:	08018608 	.word	0x08018608
 80128c8:	080178a8 	.word	0x080178a8
 80128cc:	08018054 	.word	0x08018054

080128d0 <canardTxInit>:
 80128d0:	b4b0      	push	{r4, r5, r7}
 80128d2:	b08b      	sub	sp, #44	; 0x2c
 80128d4:	af00      	add	r7, sp, #0
 80128d6:	60f8      	str	r0, [r7, #12]
 80128d8:	60b9      	str	r1, [r7, #8]
 80128da:	607a      	str	r2, [r7, #4]
 80128dc:	68bb      	ldr	r3, [r7, #8]
 80128de:	617b      	str	r3, [r7, #20]
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	61bb      	str	r3, [r7, #24]
 80128e4:	2300      	movs	r3, #0
 80128e6:	61fb      	str	r3, [r7, #28]
 80128e8:	2300      	movs	r3, #0
 80128ea:	623b      	str	r3, [r7, #32]
 80128ec:	2300      	movs	r3, #0
 80128ee:	627b      	str	r3, [r7, #36]	; 0x24
 80128f0:	68fb      	ldr	r3, [r7, #12]
 80128f2:	461d      	mov	r5, r3
 80128f4:	f107 0414 	add.w	r4, r7, #20
 80128f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80128fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80128fc:	6823      	ldr	r3, [r4, #0]
 80128fe:	602b      	str	r3, [r5, #0]
 8012900:	68f8      	ldr	r0, [r7, #12]
 8012902:	372c      	adds	r7, #44	; 0x2c
 8012904:	46bd      	mov	sp, r7
 8012906:	bcb0      	pop	{r4, r5, r7}
 8012908:	4770      	bx	lr
	...

0801290c <canardTxPush>:
 801290c:	b580      	push	{r7, lr}
 801290e:	b08e      	sub	sp, #56	; 0x38
 8012910:	af06      	add	r7, sp, #24
 8012912:	60f8      	str	r0, [r7, #12]
 8012914:	60b9      	str	r1, [r7, #8]
 8012916:	e9c7 2300 	strd	r2, r3, [r7]
 801291a:	f06f 0301 	mvn.w	r3, #1
 801291e:	61fb      	str	r3, [r7, #28]
 8012920:	68bb      	ldr	r3, [r7, #8]
 8012922:	2b00      	cmp	r3, #0
 8012924:	d062      	beq.n	80129ec <canardTxPush+0xe0>
 8012926:	68fb      	ldr	r3, [r7, #12]
 8012928:	2b00      	cmp	r3, #0
 801292a:	d05f      	beq.n	80129ec <canardTxPush+0xe0>
 801292c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801292e:	2b00      	cmp	r3, #0
 8012930:	d05c      	beq.n	80129ec <canardTxPush+0xe0>
 8012932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012934:	2b00      	cmp	r3, #0
 8012936:	d102      	bne.n	801293e <canardTxPush+0x32>
 8012938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801293a:	2b00      	cmp	r3, #0
 801293c:	d156      	bne.n	80129ec <canardTxPush+0xe0>
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	685b      	ldr	r3, [r3, #4]
 8012942:	4618      	mov	r0, r3
 8012944:	f7fe fc02 	bl	801114c <adjustPresentationLayerMTU>
 8012948:	61b8      	str	r0, [r7, #24]
 801294a:	68bb      	ldr	r3, [r7, #8]
 801294c:	791a      	ldrb	r2, [r3, #4]
 801294e:	69bb      	ldr	r3, [r7, #24]
 8012950:	9300      	str	r3, [sp, #0]
 8012952:	4613      	mov	r3, r2
 8012954:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012956:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012958:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801295a:	f7fe fc27 	bl	80111ac <txMakeCANID>
 801295e:	6178      	str	r0, [r7, #20]
 8012960:	697b      	ldr	r3, [r7, #20]
 8012962:	2b00      	cmp	r3, #0
 8012964:	db40      	blt.n	80129e8 <canardTxPush+0xdc>
 8012966:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012968:	69bb      	ldr	r3, [r7, #24]
 801296a:	429a      	cmp	r2, r3
 801296c:	d81c      	bhi.n	80129a8 <canardTxPush+0x9c>
 801296e:	697b      	ldr	r3, [r7, #20]
 8012970:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012972:	7952      	ldrb	r2, [r2, #5]
 8012974:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012976:	9103      	str	r1, [sp, #12]
 8012978:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801297a:	9102      	str	r1, [sp, #8]
 801297c:	9201      	str	r2, [sp, #4]
 801297e:	9300      	str	r3, [sp, #0]
 8012980:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012984:	68b9      	ldr	r1, [r7, #8]
 8012986:	68f8      	ldr	r0, [r7, #12]
 8012988:	f7fe fdda 	bl	8011540 <txPushSingleFrame>
 801298c:	61f8      	str	r0, [r7, #28]
 801298e:	69fb      	ldr	r3, [r7, #28]
 8012990:	2b00      	cmp	r3, #0
 8012992:	db2b      	blt.n	80129ec <canardTxPush+0xe0>
 8012994:	69fb      	ldr	r3, [r7, #28]
 8012996:	2b01      	cmp	r3, #1
 8012998:	d028      	beq.n	80129ec <canardTxPush+0xe0>
 801299a:	4b1c      	ldr	r3, [pc, #112]	; (8012a0c <canardTxPush+0x100>)
 801299c:	4a1c      	ldr	r2, [pc, #112]	; (8012a10 <canardTxPush+0x104>)
 801299e:	f240 4105 	movw	r1, #1029	; 0x405
 80129a2:	481c      	ldr	r0, [pc, #112]	; (8012a14 <canardTxPush+0x108>)
 80129a4:	f000 fa82 	bl	8012eac <__assert_func>
 80129a8:	697b      	ldr	r3, [r7, #20]
 80129aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80129ac:	7952      	ldrb	r2, [r2, #5]
 80129ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80129b0:	9105      	str	r1, [sp, #20]
 80129b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80129b4:	9104      	str	r1, [sp, #16]
 80129b6:	9203      	str	r2, [sp, #12]
 80129b8:	9302      	str	r3, [sp, #8]
 80129ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80129be:	e9cd 2300 	strd	r2, r3, [sp]
 80129c2:	69ba      	ldr	r2, [r7, #24]
 80129c4:	68b9      	ldr	r1, [r7, #8]
 80129c6:	68f8      	ldr	r0, [r7, #12]
 80129c8:	f7fe ffd4 	bl	8011974 <txPushMultiFrame>
 80129cc:	61f8      	str	r0, [r7, #28]
 80129ce:	69fb      	ldr	r3, [r7, #28]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	db0b      	blt.n	80129ec <canardTxPush+0xe0>
 80129d4:	69fb      	ldr	r3, [r7, #28]
 80129d6:	2b01      	cmp	r3, #1
 80129d8:	dc08      	bgt.n	80129ec <canardTxPush+0xe0>
 80129da:	4b0f      	ldr	r3, [pc, #60]	; (8012a18 <canardTxPush+0x10c>)
 80129dc:	4a0c      	ldr	r2, [pc, #48]	; (8012a10 <canardTxPush+0x104>)
 80129de:	f240 4111 	movw	r1, #1041	; 0x411
 80129e2:	480c      	ldr	r0, [pc, #48]	; (8012a14 <canardTxPush+0x108>)
 80129e4:	f000 fa62 	bl	8012eac <__assert_func>
 80129e8:	697b      	ldr	r3, [r7, #20]
 80129ea:	61fb      	str	r3, [r7, #28]
 80129ec:	69fb      	ldr	r3, [r7, #28]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d106      	bne.n	8012a00 <canardTxPush+0xf4>
 80129f2:	4b0a      	ldr	r3, [pc, #40]	; (8012a1c <canardTxPush+0x110>)
 80129f4:	4a06      	ldr	r2, [pc, #24]	; (8012a10 <canardTxPush+0x104>)
 80129f6:	f240 4119 	movw	r1, #1049	; 0x419
 80129fa:	4806      	ldr	r0, [pc, #24]	; (8012a14 <canardTxPush+0x108>)
 80129fc:	f000 fa56 	bl	8012eac <__assert_func>
 8012a00:	69fb      	ldr	r3, [r7, #28]
 8012a02:	4618      	mov	r0, r3
 8012a04:	3720      	adds	r7, #32
 8012a06:	46bd      	mov	sp, r7
 8012a08:	bd80      	pop	{r7, pc}
 8012a0a:	bf00      	nop
 8012a0c:	08017ba4 	.word	0x08017ba4
 8012a10:	08018614 	.word	0x08018614
 8012a14:	080178a8 	.word	0x080178a8
 8012a18:	08017ce8 	.word	0x08017ce8
 8012a1c:	08018070 	.word	0x08018070

08012a20 <canardTxPeek>:
 8012a20:	b580      	push	{r7, lr}
 8012a22:	b084      	sub	sp, #16
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	6078      	str	r0, [r7, #4]
 8012a28:	2300      	movs	r3, #0
 8012a2a:	60fb      	str	r3, [r7, #12]
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d006      	beq.n	8012a40 <canardTxPeek+0x20>
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	68db      	ldr	r3, [r3, #12]
 8012a36:	2100      	movs	r1, #0
 8012a38:	4618      	mov	r0, r3
 8012a3a:	f7fd ff1d 	bl	8010878 <cavlFindExtremum>
 8012a3e:	60f8      	str	r0, [r7, #12]
 8012a40:	68fb      	ldr	r3, [r7, #12]
 8012a42:	4618      	mov	r0, r3
 8012a44:	3710      	adds	r7, #16
 8012a46:	46bd      	mov	sp, r7
 8012a48:	bd80      	pop	{r7, pc}

08012a4a <canardTxPop>:
 8012a4a:	b580      	push	{r7, lr}
 8012a4c:	b084      	sub	sp, #16
 8012a4e:	af00      	add	r7, sp, #0
 8012a50:	6078      	str	r0, [r7, #4]
 8012a52:	6039      	str	r1, [r7, #0]
 8012a54:	2300      	movs	r3, #0
 8012a56:	60fb      	str	r3, [r7, #12]
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d010      	beq.n	8012a80 <canardTxPop+0x36>
 8012a5e:	683b      	ldr	r3, [r7, #0]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d00d      	beq.n	8012a80 <canardTxPop+0x36>
 8012a64:	683b      	ldr	r3, [r7, #0]
 8012a66:	60fb      	str	r3, [r7, #12]
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	330c      	adds	r3, #12
 8012a6c:	683a      	ldr	r2, [r7, #0]
 8012a6e:	4611      	mov	r1, r2
 8012a70:	4618      	mov	r0, r3
 8012a72:	f7fe f957 	bl	8010d24 <cavlRemove>
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	689b      	ldr	r3, [r3, #8]
 8012a7a:	1e5a      	subs	r2, r3, #1
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	609a      	str	r2, [r3, #8]
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	4618      	mov	r0, r3
 8012a84:	3710      	adds	r7, #16
 8012a86:	46bd      	mov	sp, r7
 8012a88:	bd80      	pop	{r7, pc}
	...

08012a8c <canardRxAccept>:
 8012a8c:	b580      	push	{r7, lr}
 8012a8e:	b090      	sub	sp, #64	; 0x40
 8012a90:	af02      	add	r7, sp, #8
 8012a92:	60f8      	str	r0, [r7, #12]
 8012a94:	e9c7 2300 	strd	r2, r3, [r7]
 8012a98:	23fe      	movs	r3, #254	; 0xfe
 8012a9a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d068      	beq.n	8012b76 <canardRxAccept+0xea>
 8012aa4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d065      	beq.n	8012b76 <canardRxAccept+0xea>
 8012aaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d062      	beq.n	8012b76 <canardRxAccept+0xea>
 8012ab0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8012ab8:	d25d      	bcs.n	8012b76 <canardRxAccept+0xea>
 8012aba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012abc:	689b      	ldr	r3, [r3, #8]
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d103      	bne.n	8012aca <canardRxAccept+0x3e>
 8012ac2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ac4:	685b      	ldr	r3, [r3, #4]
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d155      	bne.n	8012b76 <canardRxAccept+0xea>
 8012aca:	f107 0310 	add.w	r3, r7, #16
 8012ace:	2220      	movs	r2, #32
 8012ad0:	2100      	movs	r1, #0
 8012ad2:	4618      	mov	r0, r3
 8012ad4:	f001 faad 	bl	8014032 <memset>
 8012ad8:	f107 0310 	add.w	r3, r7, #16
 8012adc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8012ade:	e9d7 0100 	ldrd	r0, r1, [r7]
 8012ae2:	f7ff f83b 	bl	8011b5c <rxTryParseFrame>
 8012ae6:	4603      	mov	r3, r0
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d041      	beq.n	8012b70 <canardRxAccept+0xe4>
 8012aec:	7f7b      	ldrb	r3, [r7, #29]
 8012aee:	2bff      	cmp	r3, #255	; 0xff
 8012af0:	d004      	beq.n	8012afc <canardRxAccept+0x70>
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	791a      	ldrb	r2, [r3, #4]
 8012af6:	7f7b      	ldrb	r3, [r7, #29]
 8012af8:	429a      	cmp	r2, r3
 8012afa:	d135      	bne.n	8012b68 <canardRxAccept+0xdc>
 8012afc:	7e7b      	ldrb	r3, [r7, #25]
 8012afe:	3304      	adds	r3, #4
 8012b00:	009b      	lsls	r3, r3, #2
 8012b02:	68fa      	ldr	r2, [r7, #12]
 8012b04:	18d0      	adds	r0, r2, r3
 8012b06:	f107 0310 	add.w	r3, r7, #16
 8012b0a:	f103 010a 	add.w	r1, r3, #10
 8012b0e:	2300      	movs	r3, #0
 8012b10:	4a21      	ldr	r2, [pc, #132]	; (8012b98 <canardRxAccept+0x10c>)
 8012b12:	f7fe f889 	bl	8010c28 <cavlSearch>
 8012b16:	6338      	str	r0, [r7, #48]	; 0x30
 8012b18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d002      	beq.n	8012b24 <canardRxAccept+0x98>
 8012b1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012b20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012b22:	601a      	str	r2, [r3, #0]
 8012b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d01a      	beq.n	8012b60 <canardRxAccept+0xd4>
 8012b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b2c:	8b9a      	ldrh	r2, [r3, #28]
 8012b2e:	8b7b      	ldrh	r3, [r7, #26]
 8012b30:	429a      	cmp	r2, r3
 8012b32:	d006      	beq.n	8012b42 <canardRxAccept+0xb6>
 8012b34:	4b19      	ldr	r3, [pc, #100]	; (8012b9c <canardRxAccept+0x110>)
 8012b36:	4a1a      	ldr	r2, [pc, #104]	; (8012ba0 <canardRxAccept+0x114>)
 8012b38:	f240 415a 	movw	r1, #1114	; 0x45a
 8012b3c:	4819      	ldr	r0, [pc, #100]	; (8012ba4 <canardRxAccept+0x118>)
 8012b3e:	f000 f9b5 	bl	8012eac <__assert_func>
 8012b42:	f897 1044 	ldrb.w	r1, [r7, #68]	; 0x44
 8012b46:	f107 0210 	add.w	r2, r7, #16
 8012b4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012b4c:	9300      	str	r3, [sp, #0]
 8012b4e:	460b      	mov	r3, r1
 8012b50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012b52:	68f8      	ldr	r0, [r7, #12]
 8012b54:	f7ff fd1c 	bl	8012590 <rxAcceptFrame>
 8012b58:	4603      	mov	r3, r0
 8012b5a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012b5e:	e00a      	b.n	8012b76 <canardRxAccept+0xea>
 8012b60:	2300      	movs	r3, #0
 8012b62:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012b66:	e006      	b.n	8012b76 <canardRxAccept+0xea>
 8012b68:	2300      	movs	r3, #0
 8012b6a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012b6e:	e002      	b.n	8012b76 <canardRxAccept+0xea>
 8012b70:	2300      	movs	r3, #0
 8012b72:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012b76:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8012b7a:	2b01      	cmp	r3, #1
 8012b7c:	dd06      	ble.n	8012b8c <canardRxAccept+0x100>
 8012b7e:	4b0a      	ldr	r3, [pc, #40]	; (8012ba8 <canardRxAccept+0x11c>)
 8012b80:	4a07      	ldr	r2, [pc, #28]	; (8012ba0 <canardRxAccept+0x114>)
 8012b82:	f240 416c 	movw	r1, #1132	; 0x46c
 8012b86:	4807      	ldr	r0, [pc, #28]	; (8012ba4 <canardRxAccept+0x118>)
 8012b88:	f000 f990 	bl	8012eac <__assert_func>
 8012b8c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8012b90:	4618      	mov	r0, r3
 8012b92:	3738      	adds	r7, #56	; 0x38
 8012b94:	46bd      	mov	sp, r7
 8012b96:	bd80      	pop	{r7, pc}
 8012b98:	080127ed 	.word	0x080127ed
 8012b9c:	0801807c 	.word	0x0801807c
 8012ba0:	08018770 	.word	0x08018770
 8012ba4:	080178a8 	.word	0x080178a8
 8012ba8:	0801809c 	.word	0x0801809c

08012bac <canardRxSubscribe>:
 8012bac:	b580      	push	{r7, lr}
 8012bae:	b088      	sub	sp, #32
 8012bb0:	af00      	add	r7, sp, #0
 8012bb2:	60f8      	str	r0, [r7, #12]
 8012bb4:	607b      	str	r3, [r7, #4]
 8012bb6:	460b      	mov	r3, r1
 8012bb8:	72fb      	strb	r3, [r7, #11]
 8012bba:	4613      	mov	r3, r2
 8012bbc:	813b      	strh	r3, [r7, #8]
 8012bbe:	23fe      	movs	r3, #254	; 0xfe
 8012bc0:	77fb      	strb	r3, [r7, #31]
 8012bc2:	7afb      	ldrb	r3, [r7, #11]
 8012bc4:	617b      	str	r3, [r7, #20]
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d04a      	beq.n	8012c62 <canardRxSubscribe+0xb6>
 8012bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d047      	beq.n	8012c62 <canardRxSubscribe+0xb6>
 8012bd2:	697b      	ldr	r3, [r7, #20]
 8012bd4:	2b02      	cmp	r3, #2
 8012bd6:	d844      	bhi.n	8012c62 <canardRxSubscribe+0xb6>
 8012bd8:	893a      	ldrh	r2, [r7, #8]
 8012bda:	7afb      	ldrb	r3, [r7, #11]
 8012bdc:	4619      	mov	r1, r3
 8012bde:	68f8      	ldr	r0, [r7, #12]
 8012be0:	f000 f850 	bl	8012c84 <canardRxUnsubscribe>
 8012be4:	4603      	mov	r3, r0
 8012be6:	77fb      	strb	r3, [r7, #31]
 8012be8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	db38      	blt.n	8012c62 <canardRxSubscribe+0xb6>
 8012bf0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012bf2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8012bf6:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8012bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bfc:	687a      	ldr	r2, [r7, #4]
 8012bfe:	619a      	str	r2, [r3, #24]
 8012c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c02:	893a      	ldrh	r2, [r7, #8]
 8012c04:	839a      	strh	r2, [r3, #28]
 8012c06:	2300      	movs	r3, #0
 8012c08:	61bb      	str	r3, [r7, #24]
 8012c0a:	e009      	b.n	8012c20 <canardRxSubscribe+0x74>
 8012c0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012c0e:	69bb      	ldr	r3, [r7, #24]
 8012c10:	3308      	adds	r3, #8
 8012c12:	009b      	lsls	r3, r3, #2
 8012c14:	4413      	add	r3, r2
 8012c16:	2200      	movs	r2, #0
 8012c18:	605a      	str	r2, [r3, #4]
 8012c1a:	69bb      	ldr	r3, [r7, #24]
 8012c1c:	3301      	adds	r3, #1
 8012c1e:	61bb      	str	r3, [r7, #24]
 8012c20:	69bb      	ldr	r3, [r7, #24]
 8012c22:	2b7f      	cmp	r3, #127	; 0x7f
 8012c24:	d9f2      	bls.n	8012c0c <canardRxSubscribe+0x60>
 8012c26:	697b      	ldr	r3, [r7, #20]
 8012c28:	3304      	adds	r3, #4
 8012c2a:	009b      	lsls	r3, r3, #2
 8012c2c:	68fa      	ldr	r2, [r7, #12]
 8012c2e:	18d0      	adds	r0, r2, r3
 8012c30:	4b0f      	ldr	r3, [pc, #60]	; (8012c70 <canardRxSubscribe+0xc4>)
 8012c32:	4a10      	ldr	r2, [pc, #64]	; (8012c74 <canardRxSubscribe+0xc8>)
 8012c34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012c36:	f7fd fff7 	bl	8010c28 <cavlSearch>
 8012c3a:	6138      	str	r0, [r7, #16]
 8012c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c3e:	693a      	ldr	r2, [r7, #16]
 8012c40:	429a      	cmp	r2, r3
 8012c42:	d006      	beq.n	8012c52 <canardRxSubscribe+0xa6>
 8012c44:	4b0c      	ldr	r3, [pc, #48]	; (8012c78 <canardRxSubscribe+0xcc>)
 8012c46:	4a0d      	ldr	r2, [pc, #52]	; (8012c7c <canardRxSubscribe+0xd0>)
 8012c48:	f44f 6192 	mov.w	r1, #1168	; 0x490
 8012c4c:	480c      	ldr	r0, [pc, #48]	; (8012c80 <canardRxSubscribe+0xd4>)
 8012c4e:	f000 f92d 	bl	8012eac <__assert_func>
 8012c52:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	bfd4      	ite	le
 8012c5a:	2301      	movle	r3, #1
 8012c5c:	2300      	movgt	r3, #0
 8012c5e:	b2db      	uxtb	r3, r3
 8012c60:	77fb      	strb	r3, [r7, #31]
 8012c62:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012c66:	4618      	mov	r0, r3
 8012c68:	3720      	adds	r7, #32
 8012c6a:	46bd      	mov	sp, r7
 8012c6c:	bd80      	pop	{r7, pc}
 8012c6e:	bf00      	nop
 8012c70:	08010f89 	.word	0x08010f89
 8012c74:	08012835 	.word	0x08012835
 8012c78:	080180a8 	.word	0x080180a8
 8012c7c:	08018838 	.word	0x08018838
 8012c80:	080178a8 	.word	0x080178a8

08012c84 <canardRxUnsubscribe>:
 8012c84:	b580      	push	{r7, lr}
 8012c86:	b088      	sub	sp, #32
 8012c88:	af00      	add	r7, sp, #0
 8012c8a:	6078      	str	r0, [r7, #4]
 8012c8c:	460b      	mov	r3, r1
 8012c8e:	70fb      	strb	r3, [r7, #3]
 8012c90:	4613      	mov	r3, r2
 8012c92:	803b      	strh	r3, [r7, #0]
 8012c94:	23fe      	movs	r3, #254	; 0xfe
 8012c96:	77fb      	strb	r3, [r7, #31]
 8012c98:	78fb      	ldrb	r3, [r7, #3]
 8012c9a:	617b      	str	r3, [r7, #20]
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d05f      	beq.n	8012d62 <canardRxUnsubscribe+0xde>
 8012ca2:	697b      	ldr	r3, [r7, #20]
 8012ca4:	2b02      	cmp	r3, #2
 8012ca6:	d85c      	bhi.n	8012d62 <canardRxUnsubscribe+0xde>
 8012ca8:	883b      	ldrh	r3, [r7, #0]
 8012caa:	81fb      	strh	r3, [r7, #14]
 8012cac:	697b      	ldr	r3, [r7, #20]
 8012cae:	3304      	adds	r3, #4
 8012cb0:	009b      	lsls	r3, r3, #2
 8012cb2:	687a      	ldr	r2, [r7, #4]
 8012cb4:	18d0      	adds	r0, r2, r3
 8012cb6:	f107 010e 	add.w	r1, r7, #14
 8012cba:	2300      	movs	r3, #0
 8012cbc:	4a2c      	ldr	r2, [pc, #176]	; (8012d70 <canardRxUnsubscribe+0xec>)
 8012cbe:	f7fd ffb3 	bl	8010c28 <cavlSearch>
 8012cc2:	6138      	str	r0, [r7, #16]
 8012cc4:	693b      	ldr	r3, [r7, #16]
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d049      	beq.n	8012d5e <canardRxUnsubscribe+0xda>
 8012cca:	697b      	ldr	r3, [r7, #20]
 8012ccc:	3304      	adds	r3, #4
 8012cce:	009b      	lsls	r3, r3, #2
 8012cd0:	687a      	ldr	r2, [r7, #4]
 8012cd2:	4413      	add	r3, r2
 8012cd4:	693a      	ldr	r2, [r7, #16]
 8012cd6:	4611      	mov	r1, r2
 8012cd8:	4618      	mov	r0, r3
 8012cda:	f7fe f823 	bl	8010d24 <cavlRemove>
 8012cde:	693b      	ldr	r3, [r7, #16]
 8012ce0:	8b9b      	ldrh	r3, [r3, #28]
 8012ce2:	883a      	ldrh	r2, [r7, #0]
 8012ce4:	429a      	cmp	r2, r3
 8012ce6:	d006      	beq.n	8012cf6 <canardRxUnsubscribe+0x72>
 8012ce8:	4b22      	ldr	r3, [pc, #136]	; (8012d74 <canardRxUnsubscribe+0xf0>)
 8012cea:	4a23      	ldr	r2, [pc, #140]	; (8012d78 <canardRxUnsubscribe+0xf4>)
 8012cec:	f240 41a5 	movw	r1, #1189	; 0x4a5
 8012cf0:	4822      	ldr	r0, [pc, #136]	; (8012d7c <canardRxUnsubscribe+0xf8>)
 8012cf2:	f000 f8db 	bl	8012eac <__assert_func>
 8012cf6:	2301      	movs	r3, #1
 8012cf8:	77fb      	strb	r3, [r7, #31]
 8012cfa:	2300      	movs	r3, #0
 8012cfc:	61bb      	str	r3, [r7, #24]
 8012cfe:	e02a      	b.n	8012d56 <canardRxUnsubscribe+0xd2>
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	68da      	ldr	r2, [r3, #12]
 8012d04:	6939      	ldr	r1, [r7, #16]
 8012d06:	69bb      	ldr	r3, [r7, #24]
 8012d08:	3308      	adds	r3, #8
 8012d0a:	009b      	lsls	r3, r3, #2
 8012d0c:	440b      	add	r3, r1
 8012d0e:	685b      	ldr	r3, [r3, #4]
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d007      	beq.n	8012d24 <canardRxUnsubscribe+0xa0>
 8012d14:	6939      	ldr	r1, [r7, #16]
 8012d16:	69bb      	ldr	r3, [r7, #24]
 8012d18:	3308      	adds	r3, #8
 8012d1a:	009b      	lsls	r3, r3, #2
 8012d1c:	440b      	add	r3, r1
 8012d1e:	685b      	ldr	r3, [r3, #4]
 8012d20:	691b      	ldr	r3, [r3, #16]
 8012d22:	e000      	b.n	8012d26 <canardRxUnsubscribe+0xa2>
 8012d24:	2300      	movs	r3, #0
 8012d26:	4619      	mov	r1, r3
 8012d28:	6878      	ldr	r0, [r7, #4]
 8012d2a:	4790      	blx	r2
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	68da      	ldr	r2, [r3, #12]
 8012d30:	6939      	ldr	r1, [r7, #16]
 8012d32:	69bb      	ldr	r3, [r7, #24]
 8012d34:	3308      	adds	r3, #8
 8012d36:	009b      	lsls	r3, r3, #2
 8012d38:	440b      	add	r3, r1
 8012d3a:	685b      	ldr	r3, [r3, #4]
 8012d3c:	4619      	mov	r1, r3
 8012d3e:	6878      	ldr	r0, [r7, #4]
 8012d40:	4790      	blx	r2
 8012d42:	693a      	ldr	r2, [r7, #16]
 8012d44:	69bb      	ldr	r3, [r7, #24]
 8012d46:	3308      	adds	r3, #8
 8012d48:	009b      	lsls	r3, r3, #2
 8012d4a:	4413      	add	r3, r2
 8012d4c:	2200      	movs	r2, #0
 8012d4e:	605a      	str	r2, [r3, #4]
 8012d50:	69bb      	ldr	r3, [r7, #24]
 8012d52:	3301      	adds	r3, #1
 8012d54:	61bb      	str	r3, [r7, #24]
 8012d56:	69bb      	ldr	r3, [r7, #24]
 8012d58:	2b7f      	cmp	r3, #127	; 0x7f
 8012d5a:	d9d1      	bls.n	8012d00 <canardRxUnsubscribe+0x7c>
 8012d5c:	e001      	b.n	8012d62 <canardRxUnsubscribe+0xde>
 8012d5e:	2300      	movs	r3, #0
 8012d60:	77fb      	strb	r3, [r7, #31]
 8012d62:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012d66:	4618      	mov	r0, r3
 8012d68:	3720      	adds	r7, #32
 8012d6a:	46bd      	mov	sp, r7
 8012d6c:	bd80      	pop	{r7, pc}
 8012d6e:	bf00      	nop
 8012d70:	080127ed 	.word	0x080127ed
 8012d74:	080180c8 	.word	0x080180c8
 8012d78:	0801884c 	.word	0x0801884c
 8012d7c:	080178a8 	.word	0x080178a8

08012d80 <canardMakeFilterForSubject>:
 8012d80:	b480      	push	{r7}
 8012d82:	b085      	sub	sp, #20
 8012d84:	af00      	add	r7, sp, #0
 8012d86:	6078      	str	r0, [r7, #4]
 8012d88:	460b      	mov	r3, r1
 8012d8a:	807b      	strh	r3, [r7, #2]
 8012d8c:	f107 0308 	add.w	r3, r7, #8
 8012d90:	2200      	movs	r2, #0
 8012d92:	601a      	str	r2, [r3, #0]
 8012d94:	605a      	str	r2, [r3, #4]
 8012d96:	887b      	ldrh	r3, [r7, #2]
 8012d98:	021b      	lsls	r3, r3, #8
 8012d9a:	60bb      	str	r3, [r7, #8]
 8012d9c:	4b07      	ldr	r3, [pc, #28]	; (8012dbc <canardMakeFilterForSubject+0x3c>)
 8012d9e:	60fb      	str	r3, [r7, #12]
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	461a      	mov	r2, r3
 8012da4:	f107 0308 	add.w	r3, r7, #8
 8012da8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012dac:	e882 0003 	stmia.w	r2, {r0, r1}
 8012db0:	6878      	ldr	r0, [r7, #4]
 8012db2:	3714      	adds	r7, #20
 8012db4:	46bd      	mov	sp, r7
 8012db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dba:	4770      	bx	lr
 8012dbc:	021fff80 	.word	0x021fff80

08012dc0 <canardMakeFilterForServices>:
 8012dc0:	b480      	push	{r7}
 8012dc2:	b085      	sub	sp, #20
 8012dc4:	af00      	add	r7, sp, #0
 8012dc6:	6078      	str	r0, [r7, #4]
 8012dc8:	460b      	mov	r3, r1
 8012dca:	70fb      	strb	r3, [r7, #3]
 8012dcc:	f107 0308 	add.w	r3, r7, #8
 8012dd0:	2200      	movs	r2, #0
 8012dd2:	601a      	str	r2, [r3, #0]
 8012dd4:	605a      	str	r2, [r3, #4]
 8012dd6:	78fb      	ldrb	r3, [r7, #3]
 8012dd8:	01db      	lsls	r3, r3, #7
 8012dda:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8012dde:	60bb      	str	r3, [r7, #8]
 8012de0:	4b07      	ldr	r3, [pc, #28]	; (8012e00 <canardMakeFilterForServices+0x40>)
 8012de2:	60fb      	str	r3, [r7, #12]
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	461a      	mov	r2, r3
 8012de8:	f107 0308 	add.w	r3, r7, #8
 8012dec:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012df0:	e882 0003 	stmia.w	r2, {r0, r1}
 8012df4:	6878      	ldr	r0, [r7, #4]
 8012df6:	3714      	adds	r7, #20
 8012df8:	46bd      	mov	sp, r7
 8012dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dfe:	4770      	bx	lr
 8012e00:	02803f80 	.word	0x02803f80

08012e04 <canardConsolidateFilters>:
 8012e04:	b480      	push	{r7}
 8012e06:	b087      	sub	sp, #28
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	60f8      	str	r0, [r7, #12]
 8012e0c:	60b9      	str	r1, [r7, #8]
 8012e0e:	607a      	str	r2, [r7, #4]
 8012e10:	f107 0310 	add.w	r3, r7, #16
 8012e14:	2200      	movs	r2, #0
 8012e16:	601a      	str	r2, [r3, #0]
 8012e18:	605a      	str	r2, [r3, #4]
 8012e1a:	68bb      	ldr	r3, [r7, #8]
 8012e1c:	685a      	ldr	r2, [r3, #4]
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	685b      	ldr	r3, [r3, #4]
 8012e22:	401a      	ands	r2, r3
 8012e24:	68bb      	ldr	r3, [r7, #8]
 8012e26:	6819      	ldr	r1, [r3, #0]
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	404b      	eors	r3, r1
 8012e2e:	43db      	mvns	r3, r3
 8012e30:	4013      	ands	r3, r2
 8012e32:	617b      	str	r3, [r7, #20]
 8012e34:	68bb      	ldr	r3, [r7, #8]
 8012e36:	681a      	ldr	r2, [r3, #0]
 8012e38:	697b      	ldr	r3, [r7, #20]
 8012e3a:	4013      	ands	r3, r2
 8012e3c:	613b      	str	r3, [r7, #16]
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	461a      	mov	r2, r3
 8012e42:	f107 0310 	add.w	r3, r7, #16
 8012e46:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012e4a:	e882 0003 	stmia.w	r2, {r0, r1}
 8012e4e:	68f8      	ldr	r0, [r7, #12]
 8012e50:	371c      	adds	r7, #28
 8012e52:	46bd      	mov	sp, r7
 8012e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e58:	4770      	bx	lr

08012e5a <_ZdlPvj>:
 8012e5a:	f000 b814 	b.w	8012e86 <_ZdlPv>

08012e5e <_Znwj>:
 8012e5e:	2801      	cmp	r0, #1
 8012e60:	bf38      	it	cc
 8012e62:	2001      	movcc	r0, #1
 8012e64:	b510      	push	{r4, lr}
 8012e66:	4604      	mov	r4, r0
 8012e68:	4620      	mov	r0, r4
 8012e6a:	f000 f84f 	bl	8012f0c <malloc>
 8012e6e:	b100      	cbz	r0, 8012e72 <_Znwj+0x14>
 8012e70:	bd10      	pop	{r4, pc}
 8012e72:	f000 f80b 	bl	8012e8c <_ZSt15get_new_handlerv>
 8012e76:	b908      	cbnz	r0, 8012e7c <_Znwj+0x1e>
 8012e78:	f000 f810 	bl	8012e9c <abort>
 8012e7c:	4780      	blx	r0
 8012e7e:	e7f3      	b.n	8012e68 <_Znwj+0xa>

08012e80 <_ZSt25__throw_bad_function_callv>:
 8012e80:	b508      	push	{r3, lr}
 8012e82:	f000 f80b 	bl	8012e9c <abort>

08012e86 <_ZdlPv>:
 8012e86:	f000 b849 	b.w	8012f1c <free>
	...

08012e8c <_ZSt15get_new_handlerv>:
 8012e8c:	4b02      	ldr	r3, [pc, #8]	; (8012e98 <_ZSt15get_new_handlerv+0xc>)
 8012e8e:	6818      	ldr	r0, [r3, #0]
 8012e90:	f3bf 8f5b 	dmb	ish
 8012e94:	4770      	bx	lr
 8012e96:	bf00      	nop
 8012e98:	20000990 	.word	0x20000990

08012e9c <abort>:
 8012e9c:	b508      	push	{r3, lr}
 8012e9e:	2006      	movs	r0, #6
 8012ea0:	f001 f90a 	bl	80140b8 <raise>
 8012ea4:	2001      	movs	r0, #1
 8012ea6:	f7f6 fab9 	bl	800941c <_exit>
	...

08012eac <__assert_func>:
 8012eac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012eae:	4614      	mov	r4, r2
 8012eb0:	461a      	mov	r2, r3
 8012eb2:	4b09      	ldr	r3, [pc, #36]	; (8012ed8 <__assert_func+0x2c>)
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	4605      	mov	r5, r0
 8012eb8:	68d8      	ldr	r0, [r3, #12]
 8012eba:	b14c      	cbz	r4, 8012ed0 <__assert_func+0x24>
 8012ebc:	4b07      	ldr	r3, [pc, #28]	; (8012edc <__assert_func+0x30>)
 8012ebe:	9100      	str	r1, [sp, #0]
 8012ec0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012ec4:	4906      	ldr	r1, [pc, #24]	; (8012ee0 <__assert_func+0x34>)
 8012ec6:	462b      	mov	r3, r5
 8012ec8:	f000 fff6 	bl	8013eb8 <fiprintf>
 8012ecc:	f7ff ffe6 	bl	8012e9c <abort>
 8012ed0:	4b04      	ldr	r3, [pc, #16]	; (8012ee4 <__assert_func+0x38>)
 8012ed2:	461c      	mov	r4, r3
 8012ed4:	e7f3      	b.n	8012ebe <__assert_func+0x12>
 8012ed6:	bf00      	nop
 8012ed8:	200000d0 	.word	0x200000d0
 8012edc:	08018860 	.word	0x08018860
 8012ee0:	0801886d 	.word	0x0801886d
 8012ee4:	0801889b 	.word	0x0801889b

08012ee8 <exit>:
 8012ee8:	b508      	push	{r3, lr}
 8012eea:	4b06      	ldr	r3, [pc, #24]	; (8012f04 <exit+0x1c>)
 8012eec:	4604      	mov	r4, r0
 8012eee:	b113      	cbz	r3, 8012ef6 <exit+0xe>
 8012ef0:	2100      	movs	r1, #0
 8012ef2:	f3af 8000 	nop.w
 8012ef6:	4b04      	ldr	r3, [pc, #16]	; (8012f08 <exit+0x20>)
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	b103      	cbz	r3, 8012efe <exit+0x16>
 8012efc:	4798      	blx	r3
 8012efe:	4620      	mov	r0, r4
 8012f00:	f7f6 fa8c 	bl	800941c <_exit>
 8012f04:	00000000 	.word	0x00000000
 8012f08:	20000ad4 	.word	0x20000ad4

08012f0c <malloc>:
 8012f0c:	4b02      	ldr	r3, [pc, #8]	; (8012f18 <malloc+0xc>)
 8012f0e:	4601      	mov	r1, r0
 8012f10:	6818      	ldr	r0, [r3, #0]
 8012f12:	f000 b82b 	b.w	8012f6c <_malloc_r>
 8012f16:	bf00      	nop
 8012f18:	200000d0 	.word	0x200000d0

08012f1c <free>:
 8012f1c:	4b02      	ldr	r3, [pc, #8]	; (8012f28 <free+0xc>)
 8012f1e:	4601      	mov	r1, r0
 8012f20:	6818      	ldr	r0, [r3, #0]
 8012f22:	f001 bffb 	b.w	8014f1c <_free_r>
 8012f26:	bf00      	nop
 8012f28:	200000d0 	.word	0x200000d0

08012f2c <sbrk_aligned>:
 8012f2c:	b570      	push	{r4, r5, r6, lr}
 8012f2e:	4e0e      	ldr	r6, [pc, #56]	; (8012f68 <sbrk_aligned+0x3c>)
 8012f30:	460c      	mov	r4, r1
 8012f32:	6831      	ldr	r1, [r6, #0]
 8012f34:	4605      	mov	r5, r0
 8012f36:	b911      	cbnz	r1, 8012f3e <sbrk_aligned+0x12>
 8012f38:	f001 f912 	bl	8014160 <_sbrk_r>
 8012f3c:	6030      	str	r0, [r6, #0]
 8012f3e:	4621      	mov	r1, r4
 8012f40:	4628      	mov	r0, r5
 8012f42:	f001 f90d 	bl	8014160 <_sbrk_r>
 8012f46:	1c43      	adds	r3, r0, #1
 8012f48:	d00a      	beq.n	8012f60 <sbrk_aligned+0x34>
 8012f4a:	1cc4      	adds	r4, r0, #3
 8012f4c:	f024 0403 	bic.w	r4, r4, #3
 8012f50:	42a0      	cmp	r0, r4
 8012f52:	d007      	beq.n	8012f64 <sbrk_aligned+0x38>
 8012f54:	1a21      	subs	r1, r4, r0
 8012f56:	4628      	mov	r0, r5
 8012f58:	f001 f902 	bl	8014160 <_sbrk_r>
 8012f5c:	3001      	adds	r0, #1
 8012f5e:	d101      	bne.n	8012f64 <sbrk_aligned+0x38>
 8012f60:	f04f 34ff 	mov.w	r4, #4294967295
 8012f64:	4620      	mov	r0, r4
 8012f66:	bd70      	pop	{r4, r5, r6, pc}
 8012f68:	20000998 	.word	0x20000998

08012f6c <_malloc_r>:
 8012f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f70:	1ccd      	adds	r5, r1, #3
 8012f72:	f025 0503 	bic.w	r5, r5, #3
 8012f76:	3508      	adds	r5, #8
 8012f78:	2d0c      	cmp	r5, #12
 8012f7a:	bf38      	it	cc
 8012f7c:	250c      	movcc	r5, #12
 8012f7e:	2d00      	cmp	r5, #0
 8012f80:	4607      	mov	r7, r0
 8012f82:	db01      	blt.n	8012f88 <_malloc_r+0x1c>
 8012f84:	42a9      	cmp	r1, r5
 8012f86:	d905      	bls.n	8012f94 <_malloc_r+0x28>
 8012f88:	230c      	movs	r3, #12
 8012f8a:	603b      	str	r3, [r7, #0]
 8012f8c:	2600      	movs	r6, #0
 8012f8e:	4630      	mov	r0, r6
 8012f90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f94:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8013068 <_malloc_r+0xfc>
 8012f98:	f000 f868 	bl	801306c <__malloc_lock>
 8012f9c:	f8d8 3000 	ldr.w	r3, [r8]
 8012fa0:	461c      	mov	r4, r3
 8012fa2:	bb5c      	cbnz	r4, 8012ffc <_malloc_r+0x90>
 8012fa4:	4629      	mov	r1, r5
 8012fa6:	4638      	mov	r0, r7
 8012fa8:	f7ff ffc0 	bl	8012f2c <sbrk_aligned>
 8012fac:	1c43      	adds	r3, r0, #1
 8012fae:	4604      	mov	r4, r0
 8012fb0:	d155      	bne.n	801305e <_malloc_r+0xf2>
 8012fb2:	f8d8 4000 	ldr.w	r4, [r8]
 8012fb6:	4626      	mov	r6, r4
 8012fb8:	2e00      	cmp	r6, #0
 8012fba:	d145      	bne.n	8013048 <_malloc_r+0xdc>
 8012fbc:	2c00      	cmp	r4, #0
 8012fbe:	d048      	beq.n	8013052 <_malloc_r+0xe6>
 8012fc0:	6823      	ldr	r3, [r4, #0]
 8012fc2:	4631      	mov	r1, r6
 8012fc4:	4638      	mov	r0, r7
 8012fc6:	eb04 0903 	add.w	r9, r4, r3
 8012fca:	f001 f8c9 	bl	8014160 <_sbrk_r>
 8012fce:	4581      	cmp	r9, r0
 8012fd0:	d13f      	bne.n	8013052 <_malloc_r+0xe6>
 8012fd2:	6821      	ldr	r1, [r4, #0]
 8012fd4:	1a6d      	subs	r5, r5, r1
 8012fd6:	4629      	mov	r1, r5
 8012fd8:	4638      	mov	r0, r7
 8012fda:	f7ff ffa7 	bl	8012f2c <sbrk_aligned>
 8012fde:	3001      	adds	r0, #1
 8012fe0:	d037      	beq.n	8013052 <_malloc_r+0xe6>
 8012fe2:	6823      	ldr	r3, [r4, #0]
 8012fe4:	442b      	add	r3, r5
 8012fe6:	6023      	str	r3, [r4, #0]
 8012fe8:	f8d8 3000 	ldr.w	r3, [r8]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d038      	beq.n	8013062 <_malloc_r+0xf6>
 8012ff0:	685a      	ldr	r2, [r3, #4]
 8012ff2:	42a2      	cmp	r2, r4
 8012ff4:	d12b      	bne.n	801304e <_malloc_r+0xe2>
 8012ff6:	2200      	movs	r2, #0
 8012ff8:	605a      	str	r2, [r3, #4]
 8012ffa:	e00f      	b.n	801301c <_malloc_r+0xb0>
 8012ffc:	6822      	ldr	r2, [r4, #0]
 8012ffe:	1b52      	subs	r2, r2, r5
 8013000:	d41f      	bmi.n	8013042 <_malloc_r+0xd6>
 8013002:	2a0b      	cmp	r2, #11
 8013004:	d917      	bls.n	8013036 <_malloc_r+0xca>
 8013006:	1961      	adds	r1, r4, r5
 8013008:	42a3      	cmp	r3, r4
 801300a:	6025      	str	r5, [r4, #0]
 801300c:	bf18      	it	ne
 801300e:	6059      	strne	r1, [r3, #4]
 8013010:	6863      	ldr	r3, [r4, #4]
 8013012:	bf08      	it	eq
 8013014:	f8c8 1000 	streq.w	r1, [r8]
 8013018:	5162      	str	r2, [r4, r5]
 801301a:	604b      	str	r3, [r1, #4]
 801301c:	4638      	mov	r0, r7
 801301e:	f104 060b 	add.w	r6, r4, #11
 8013022:	f000 f829 	bl	8013078 <__malloc_unlock>
 8013026:	f026 0607 	bic.w	r6, r6, #7
 801302a:	1d23      	adds	r3, r4, #4
 801302c:	1af2      	subs	r2, r6, r3
 801302e:	d0ae      	beq.n	8012f8e <_malloc_r+0x22>
 8013030:	1b9b      	subs	r3, r3, r6
 8013032:	50a3      	str	r3, [r4, r2]
 8013034:	e7ab      	b.n	8012f8e <_malloc_r+0x22>
 8013036:	42a3      	cmp	r3, r4
 8013038:	6862      	ldr	r2, [r4, #4]
 801303a:	d1dd      	bne.n	8012ff8 <_malloc_r+0x8c>
 801303c:	f8c8 2000 	str.w	r2, [r8]
 8013040:	e7ec      	b.n	801301c <_malloc_r+0xb0>
 8013042:	4623      	mov	r3, r4
 8013044:	6864      	ldr	r4, [r4, #4]
 8013046:	e7ac      	b.n	8012fa2 <_malloc_r+0x36>
 8013048:	4634      	mov	r4, r6
 801304a:	6876      	ldr	r6, [r6, #4]
 801304c:	e7b4      	b.n	8012fb8 <_malloc_r+0x4c>
 801304e:	4613      	mov	r3, r2
 8013050:	e7cc      	b.n	8012fec <_malloc_r+0x80>
 8013052:	230c      	movs	r3, #12
 8013054:	603b      	str	r3, [r7, #0]
 8013056:	4638      	mov	r0, r7
 8013058:	f000 f80e 	bl	8013078 <__malloc_unlock>
 801305c:	e797      	b.n	8012f8e <_malloc_r+0x22>
 801305e:	6025      	str	r5, [r4, #0]
 8013060:	e7dc      	b.n	801301c <_malloc_r+0xb0>
 8013062:	605b      	str	r3, [r3, #4]
 8013064:	deff      	udf	#255	; 0xff
 8013066:	bf00      	nop
 8013068:	20000994 	.word	0x20000994

0801306c <__malloc_lock>:
 801306c:	4801      	ldr	r0, [pc, #4]	; (8013074 <__malloc_lock+0x8>)
 801306e:	f001 b8c4 	b.w	80141fa <__retarget_lock_acquire_recursive>
 8013072:	bf00      	nop
 8013074:	20000adc 	.word	0x20000adc

08013078 <__malloc_unlock>:
 8013078:	4801      	ldr	r0, [pc, #4]	; (8013080 <__malloc_unlock+0x8>)
 801307a:	f001 b8bf 	b.w	80141fc <__retarget_lock_release_recursive>
 801307e:	bf00      	nop
 8013080:	20000adc 	.word	0x20000adc

08013084 <__cvt>:
 8013084:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013088:	ec55 4b10 	vmov	r4, r5, d0
 801308c:	2d00      	cmp	r5, #0
 801308e:	460e      	mov	r6, r1
 8013090:	4619      	mov	r1, r3
 8013092:	462b      	mov	r3, r5
 8013094:	bfbb      	ittet	lt
 8013096:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801309a:	461d      	movlt	r5, r3
 801309c:	2300      	movge	r3, #0
 801309e:	232d      	movlt	r3, #45	; 0x2d
 80130a0:	700b      	strb	r3, [r1, #0]
 80130a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80130a4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80130a8:	4691      	mov	r9, r2
 80130aa:	f023 0820 	bic.w	r8, r3, #32
 80130ae:	bfbc      	itt	lt
 80130b0:	4622      	movlt	r2, r4
 80130b2:	4614      	movlt	r4, r2
 80130b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80130b8:	d005      	beq.n	80130c6 <__cvt+0x42>
 80130ba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80130be:	d100      	bne.n	80130c2 <__cvt+0x3e>
 80130c0:	3601      	adds	r6, #1
 80130c2:	2102      	movs	r1, #2
 80130c4:	e000      	b.n	80130c8 <__cvt+0x44>
 80130c6:	2103      	movs	r1, #3
 80130c8:	ab03      	add	r3, sp, #12
 80130ca:	9301      	str	r3, [sp, #4]
 80130cc:	ab02      	add	r3, sp, #8
 80130ce:	9300      	str	r3, [sp, #0]
 80130d0:	ec45 4b10 	vmov	d0, r4, r5
 80130d4:	4653      	mov	r3, sl
 80130d6:	4632      	mov	r2, r6
 80130d8:	f001 f92e 	bl	8014338 <_dtoa_r>
 80130dc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80130e0:	4607      	mov	r7, r0
 80130e2:	d102      	bne.n	80130ea <__cvt+0x66>
 80130e4:	f019 0f01 	tst.w	r9, #1
 80130e8:	d022      	beq.n	8013130 <__cvt+0xac>
 80130ea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80130ee:	eb07 0906 	add.w	r9, r7, r6
 80130f2:	d110      	bne.n	8013116 <__cvt+0x92>
 80130f4:	783b      	ldrb	r3, [r7, #0]
 80130f6:	2b30      	cmp	r3, #48	; 0x30
 80130f8:	d10a      	bne.n	8013110 <__cvt+0x8c>
 80130fa:	2200      	movs	r2, #0
 80130fc:	2300      	movs	r3, #0
 80130fe:	4620      	mov	r0, r4
 8013100:	4629      	mov	r1, r5
 8013102:	f7ed fd09 	bl	8000b18 <__aeabi_dcmpeq>
 8013106:	b918      	cbnz	r0, 8013110 <__cvt+0x8c>
 8013108:	f1c6 0601 	rsb	r6, r6, #1
 801310c:	f8ca 6000 	str.w	r6, [sl]
 8013110:	f8da 3000 	ldr.w	r3, [sl]
 8013114:	4499      	add	r9, r3
 8013116:	2200      	movs	r2, #0
 8013118:	2300      	movs	r3, #0
 801311a:	4620      	mov	r0, r4
 801311c:	4629      	mov	r1, r5
 801311e:	f7ed fcfb 	bl	8000b18 <__aeabi_dcmpeq>
 8013122:	b108      	cbz	r0, 8013128 <__cvt+0xa4>
 8013124:	f8cd 900c 	str.w	r9, [sp, #12]
 8013128:	2230      	movs	r2, #48	; 0x30
 801312a:	9b03      	ldr	r3, [sp, #12]
 801312c:	454b      	cmp	r3, r9
 801312e:	d307      	bcc.n	8013140 <__cvt+0xbc>
 8013130:	9b03      	ldr	r3, [sp, #12]
 8013132:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013134:	1bdb      	subs	r3, r3, r7
 8013136:	4638      	mov	r0, r7
 8013138:	6013      	str	r3, [r2, #0]
 801313a:	b004      	add	sp, #16
 801313c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013140:	1c59      	adds	r1, r3, #1
 8013142:	9103      	str	r1, [sp, #12]
 8013144:	701a      	strb	r2, [r3, #0]
 8013146:	e7f0      	b.n	801312a <__cvt+0xa6>

08013148 <__exponent>:
 8013148:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801314a:	4603      	mov	r3, r0
 801314c:	2900      	cmp	r1, #0
 801314e:	bfb8      	it	lt
 8013150:	4249      	neglt	r1, r1
 8013152:	f803 2b02 	strb.w	r2, [r3], #2
 8013156:	bfb4      	ite	lt
 8013158:	222d      	movlt	r2, #45	; 0x2d
 801315a:	222b      	movge	r2, #43	; 0x2b
 801315c:	2909      	cmp	r1, #9
 801315e:	7042      	strb	r2, [r0, #1]
 8013160:	dd2a      	ble.n	80131b8 <__exponent+0x70>
 8013162:	f10d 0207 	add.w	r2, sp, #7
 8013166:	4617      	mov	r7, r2
 8013168:	260a      	movs	r6, #10
 801316a:	4694      	mov	ip, r2
 801316c:	fb91 f5f6 	sdiv	r5, r1, r6
 8013170:	fb06 1415 	mls	r4, r6, r5, r1
 8013174:	3430      	adds	r4, #48	; 0x30
 8013176:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801317a:	460c      	mov	r4, r1
 801317c:	2c63      	cmp	r4, #99	; 0x63
 801317e:	f102 32ff 	add.w	r2, r2, #4294967295
 8013182:	4629      	mov	r1, r5
 8013184:	dcf1      	bgt.n	801316a <__exponent+0x22>
 8013186:	3130      	adds	r1, #48	; 0x30
 8013188:	f1ac 0402 	sub.w	r4, ip, #2
 801318c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013190:	1c41      	adds	r1, r0, #1
 8013192:	4622      	mov	r2, r4
 8013194:	42ba      	cmp	r2, r7
 8013196:	d30a      	bcc.n	80131ae <__exponent+0x66>
 8013198:	f10d 0209 	add.w	r2, sp, #9
 801319c:	eba2 020c 	sub.w	r2, r2, ip
 80131a0:	42bc      	cmp	r4, r7
 80131a2:	bf88      	it	hi
 80131a4:	2200      	movhi	r2, #0
 80131a6:	4413      	add	r3, r2
 80131a8:	1a18      	subs	r0, r3, r0
 80131aa:	b003      	add	sp, #12
 80131ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80131ae:	f812 5b01 	ldrb.w	r5, [r2], #1
 80131b2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80131b6:	e7ed      	b.n	8013194 <__exponent+0x4c>
 80131b8:	2330      	movs	r3, #48	; 0x30
 80131ba:	3130      	adds	r1, #48	; 0x30
 80131bc:	7083      	strb	r3, [r0, #2]
 80131be:	70c1      	strb	r1, [r0, #3]
 80131c0:	1d03      	adds	r3, r0, #4
 80131c2:	e7f1      	b.n	80131a8 <__exponent+0x60>

080131c4 <_printf_float>:
 80131c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131c8:	ed2d 8b02 	vpush	{d8}
 80131cc:	b08d      	sub	sp, #52	; 0x34
 80131ce:	460c      	mov	r4, r1
 80131d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80131d4:	4616      	mov	r6, r2
 80131d6:	461f      	mov	r7, r3
 80131d8:	4605      	mov	r5, r0
 80131da:	f000 ff75 	bl	80140c8 <_localeconv_r>
 80131de:	f8d0 a000 	ldr.w	sl, [r0]
 80131e2:	4650      	mov	r0, sl
 80131e4:	f7ed f86c 	bl	80002c0 <strlen>
 80131e8:	2300      	movs	r3, #0
 80131ea:	930a      	str	r3, [sp, #40]	; 0x28
 80131ec:	6823      	ldr	r3, [r4, #0]
 80131ee:	9305      	str	r3, [sp, #20]
 80131f0:	f8d8 3000 	ldr.w	r3, [r8]
 80131f4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80131f8:	3307      	adds	r3, #7
 80131fa:	f023 0307 	bic.w	r3, r3, #7
 80131fe:	f103 0208 	add.w	r2, r3, #8
 8013202:	f8c8 2000 	str.w	r2, [r8]
 8013206:	e9d3 8900 	ldrd	r8, r9, [r3]
 801320a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801320e:	9307      	str	r3, [sp, #28]
 8013210:	f8cd 8018 	str.w	r8, [sp, #24]
 8013214:	ee08 0a10 	vmov	s16, r0
 8013218:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 801321c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013220:	4b9e      	ldr	r3, [pc, #632]	; (801349c <_printf_float+0x2d8>)
 8013222:	f04f 32ff 	mov.w	r2, #4294967295
 8013226:	f7ed fca9 	bl	8000b7c <__aeabi_dcmpun>
 801322a:	bb88      	cbnz	r0, 8013290 <_printf_float+0xcc>
 801322c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013230:	4b9a      	ldr	r3, [pc, #616]	; (801349c <_printf_float+0x2d8>)
 8013232:	f04f 32ff 	mov.w	r2, #4294967295
 8013236:	f7ed fc83 	bl	8000b40 <__aeabi_dcmple>
 801323a:	bb48      	cbnz	r0, 8013290 <_printf_float+0xcc>
 801323c:	2200      	movs	r2, #0
 801323e:	2300      	movs	r3, #0
 8013240:	4640      	mov	r0, r8
 8013242:	4649      	mov	r1, r9
 8013244:	f7ed fc72 	bl	8000b2c <__aeabi_dcmplt>
 8013248:	b110      	cbz	r0, 8013250 <_printf_float+0x8c>
 801324a:	232d      	movs	r3, #45	; 0x2d
 801324c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013250:	4a93      	ldr	r2, [pc, #588]	; (80134a0 <_printf_float+0x2dc>)
 8013252:	4b94      	ldr	r3, [pc, #592]	; (80134a4 <_printf_float+0x2e0>)
 8013254:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8013258:	bf94      	ite	ls
 801325a:	4690      	movls	r8, r2
 801325c:	4698      	movhi	r8, r3
 801325e:	2303      	movs	r3, #3
 8013260:	6123      	str	r3, [r4, #16]
 8013262:	9b05      	ldr	r3, [sp, #20]
 8013264:	f023 0304 	bic.w	r3, r3, #4
 8013268:	6023      	str	r3, [r4, #0]
 801326a:	f04f 0900 	mov.w	r9, #0
 801326e:	9700      	str	r7, [sp, #0]
 8013270:	4633      	mov	r3, r6
 8013272:	aa0b      	add	r2, sp, #44	; 0x2c
 8013274:	4621      	mov	r1, r4
 8013276:	4628      	mov	r0, r5
 8013278:	f000 f9da 	bl	8013630 <_printf_common>
 801327c:	3001      	adds	r0, #1
 801327e:	f040 8090 	bne.w	80133a2 <_printf_float+0x1de>
 8013282:	f04f 30ff 	mov.w	r0, #4294967295
 8013286:	b00d      	add	sp, #52	; 0x34
 8013288:	ecbd 8b02 	vpop	{d8}
 801328c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013290:	4642      	mov	r2, r8
 8013292:	464b      	mov	r3, r9
 8013294:	4640      	mov	r0, r8
 8013296:	4649      	mov	r1, r9
 8013298:	f7ed fc70 	bl	8000b7c <__aeabi_dcmpun>
 801329c:	b140      	cbz	r0, 80132b0 <_printf_float+0xec>
 801329e:	464b      	mov	r3, r9
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	bfbc      	itt	lt
 80132a4:	232d      	movlt	r3, #45	; 0x2d
 80132a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80132aa:	4a7f      	ldr	r2, [pc, #508]	; (80134a8 <_printf_float+0x2e4>)
 80132ac:	4b7f      	ldr	r3, [pc, #508]	; (80134ac <_printf_float+0x2e8>)
 80132ae:	e7d1      	b.n	8013254 <_printf_float+0x90>
 80132b0:	6863      	ldr	r3, [r4, #4]
 80132b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80132b6:	9206      	str	r2, [sp, #24]
 80132b8:	1c5a      	adds	r2, r3, #1
 80132ba:	d13f      	bne.n	801333c <_printf_float+0x178>
 80132bc:	2306      	movs	r3, #6
 80132be:	6063      	str	r3, [r4, #4]
 80132c0:	9b05      	ldr	r3, [sp, #20]
 80132c2:	6861      	ldr	r1, [r4, #4]
 80132c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80132c8:	2300      	movs	r3, #0
 80132ca:	9303      	str	r3, [sp, #12]
 80132cc:	ab0a      	add	r3, sp, #40	; 0x28
 80132ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 80132d2:	ab09      	add	r3, sp, #36	; 0x24
 80132d4:	ec49 8b10 	vmov	d0, r8, r9
 80132d8:	9300      	str	r3, [sp, #0]
 80132da:	6022      	str	r2, [r4, #0]
 80132dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80132e0:	4628      	mov	r0, r5
 80132e2:	f7ff fecf 	bl	8013084 <__cvt>
 80132e6:	9b06      	ldr	r3, [sp, #24]
 80132e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80132ea:	2b47      	cmp	r3, #71	; 0x47
 80132ec:	4680      	mov	r8, r0
 80132ee:	d108      	bne.n	8013302 <_printf_float+0x13e>
 80132f0:	1cc8      	adds	r0, r1, #3
 80132f2:	db02      	blt.n	80132fa <_printf_float+0x136>
 80132f4:	6863      	ldr	r3, [r4, #4]
 80132f6:	4299      	cmp	r1, r3
 80132f8:	dd41      	ble.n	801337e <_printf_float+0x1ba>
 80132fa:	f1ab 0302 	sub.w	r3, fp, #2
 80132fe:	fa5f fb83 	uxtb.w	fp, r3
 8013302:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013306:	d820      	bhi.n	801334a <_printf_float+0x186>
 8013308:	3901      	subs	r1, #1
 801330a:	465a      	mov	r2, fp
 801330c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013310:	9109      	str	r1, [sp, #36]	; 0x24
 8013312:	f7ff ff19 	bl	8013148 <__exponent>
 8013316:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013318:	1813      	adds	r3, r2, r0
 801331a:	2a01      	cmp	r2, #1
 801331c:	4681      	mov	r9, r0
 801331e:	6123      	str	r3, [r4, #16]
 8013320:	dc02      	bgt.n	8013328 <_printf_float+0x164>
 8013322:	6822      	ldr	r2, [r4, #0]
 8013324:	07d2      	lsls	r2, r2, #31
 8013326:	d501      	bpl.n	801332c <_printf_float+0x168>
 8013328:	3301      	adds	r3, #1
 801332a:	6123      	str	r3, [r4, #16]
 801332c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013330:	2b00      	cmp	r3, #0
 8013332:	d09c      	beq.n	801326e <_printf_float+0xaa>
 8013334:	232d      	movs	r3, #45	; 0x2d
 8013336:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801333a:	e798      	b.n	801326e <_printf_float+0xaa>
 801333c:	9a06      	ldr	r2, [sp, #24]
 801333e:	2a47      	cmp	r2, #71	; 0x47
 8013340:	d1be      	bne.n	80132c0 <_printf_float+0xfc>
 8013342:	2b00      	cmp	r3, #0
 8013344:	d1bc      	bne.n	80132c0 <_printf_float+0xfc>
 8013346:	2301      	movs	r3, #1
 8013348:	e7b9      	b.n	80132be <_printf_float+0xfa>
 801334a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801334e:	d118      	bne.n	8013382 <_printf_float+0x1be>
 8013350:	2900      	cmp	r1, #0
 8013352:	6863      	ldr	r3, [r4, #4]
 8013354:	dd0b      	ble.n	801336e <_printf_float+0x1aa>
 8013356:	6121      	str	r1, [r4, #16]
 8013358:	b913      	cbnz	r3, 8013360 <_printf_float+0x19c>
 801335a:	6822      	ldr	r2, [r4, #0]
 801335c:	07d0      	lsls	r0, r2, #31
 801335e:	d502      	bpl.n	8013366 <_printf_float+0x1a2>
 8013360:	3301      	adds	r3, #1
 8013362:	440b      	add	r3, r1
 8013364:	6123      	str	r3, [r4, #16]
 8013366:	65a1      	str	r1, [r4, #88]	; 0x58
 8013368:	f04f 0900 	mov.w	r9, #0
 801336c:	e7de      	b.n	801332c <_printf_float+0x168>
 801336e:	b913      	cbnz	r3, 8013376 <_printf_float+0x1b2>
 8013370:	6822      	ldr	r2, [r4, #0]
 8013372:	07d2      	lsls	r2, r2, #31
 8013374:	d501      	bpl.n	801337a <_printf_float+0x1b6>
 8013376:	3302      	adds	r3, #2
 8013378:	e7f4      	b.n	8013364 <_printf_float+0x1a0>
 801337a:	2301      	movs	r3, #1
 801337c:	e7f2      	b.n	8013364 <_printf_float+0x1a0>
 801337e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8013382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013384:	4299      	cmp	r1, r3
 8013386:	db05      	blt.n	8013394 <_printf_float+0x1d0>
 8013388:	6823      	ldr	r3, [r4, #0]
 801338a:	6121      	str	r1, [r4, #16]
 801338c:	07d8      	lsls	r0, r3, #31
 801338e:	d5ea      	bpl.n	8013366 <_printf_float+0x1a2>
 8013390:	1c4b      	adds	r3, r1, #1
 8013392:	e7e7      	b.n	8013364 <_printf_float+0x1a0>
 8013394:	2900      	cmp	r1, #0
 8013396:	bfd4      	ite	le
 8013398:	f1c1 0202 	rsble	r2, r1, #2
 801339c:	2201      	movgt	r2, #1
 801339e:	4413      	add	r3, r2
 80133a0:	e7e0      	b.n	8013364 <_printf_float+0x1a0>
 80133a2:	6823      	ldr	r3, [r4, #0]
 80133a4:	055a      	lsls	r2, r3, #21
 80133a6:	d407      	bmi.n	80133b8 <_printf_float+0x1f4>
 80133a8:	6923      	ldr	r3, [r4, #16]
 80133aa:	4642      	mov	r2, r8
 80133ac:	4631      	mov	r1, r6
 80133ae:	4628      	mov	r0, r5
 80133b0:	47b8      	blx	r7
 80133b2:	3001      	adds	r0, #1
 80133b4:	d12c      	bne.n	8013410 <_printf_float+0x24c>
 80133b6:	e764      	b.n	8013282 <_printf_float+0xbe>
 80133b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80133bc:	f240 80e0 	bls.w	8013580 <_printf_float+0x3bc>
 80133c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80133c4:	2200      	movs	r2, #0
 80133c6:	2300      	movs	r3, #0
 80133c8:	f7ed fba6 	bl	8000b18 <__aeabi_dcmpeq>
 80133cc:	2800      	cmp	r0, #0
 80133ce:	d034      	beq.n	801343a <_printf_float+0x276>
 80133d0:	4a37      	ldr	r2, [pc, #220]	; (80134b0 <_printf_float+0x2ec>)
 80133d2:	2301      	movs	r3, #1
 80133d4:	4631      	mov	r1, r6
 80133d6:	4628      	mov	r0, r5
 80133d8:	47b8      	blx	r7
 80133da:	3001      	adds	r0, #1
 80133dc:	f43f af51 	beq.w	8013282 <_printf_float+0xbe>
 80133e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80133e4:	429a      	cmp	r2, r3
 80133e6:	db02      	blt.n	80133ee <_printf_float+0x22a>
 80133e8:	6823      	ldr	r3, [r4, #0]
 80133ea:	07d8      	lsls	r0, r3, #31
 80133ec:	d510      	bpl.n	8013410 <_printf_float+0x24c>
 80133ee:	ee18 3a10 	vmov	r3, s16
 80133f2:	4652      	mov	r2, sl
 80133f4:	4631      	mov	r1, r6
 80133f6:	4628      	mov	r0, r5
 80133f8:	47b8      	blx	r7
 80133fa:	3001      	adds	r0, #1
 80133fc:	f43f af41 	beq.w	8013282 <_printf_float+0xbe>
 8013400:	f04f 0800 	mov.w	r8, #0
 8013404:	f104 091a 	add.w	r9, r4, #26
 8013408:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801340a:	3b01      	subs	r3, #1
 801340c:	4543      	cmp	r3, r8
 801340e:	dc09      	bgt.n	8013424 <_printf_float+0x260>
 8013410:	6823      	ldr	r3, [r4, #0]
 8013412:	079b      	lsls	r3, r3, #30
 8013414:	f100 8107 	bmi.w	8013626 <_printf_float+0x462>
 8013418:	68e0      	ldr	r0, [r4, #12]
 801341a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801341c:	4298      	cmp	r0, r3
 801341e:	bfb8      	it	lt
 8013420:	4618      	movlt	r0, r3
 8013422:	e730      	b.n	8013286 <_printf_float+0xc2>
 8013424:	2301      	movs	r3, #1
 8013426:	464a      	mov	r2, r9
 8013428:	4631      	mov	r1, r6
 801342a:	4628      	mov	r0, r5
 801342c:	47b8      	blx	r7
 801342e:	3001      	adds	r0, #1
 8013430:	f43f af27 	beq.w	8013282 <_printf_float+0xbe>
 8013434:	f108 0801 	add.w	r8, r8, #1
 8013438:	e7e6      	b.n	8013408 <_printf_float+0x244>
 801343a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801343c:	2b00      	cmp	r3, #0
 801343e:	dc39      	bgt.n	80134b4 <_printf_float+0x2f0>
 8013440:	4a1b      	ldr	r2, [pc, #108]	; (80134b0 <_printf_float+0x2ec>)
 8013442:	2301      	movs	r3, #1
 8013444:	4631      	mov	r1, r6
 8013446:	4628      	mov	r0, r5
 8013448:	47b8      	blx	r7
 801344a:	3001      	adds	r0, #1
 801344c:	f43f af19 	beq.w	8013282 <_printf_float+0xbe>
 8013450:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013454:	4313      	orrs	r3, r2
 8013456:	d102      	bne.n	801345e <_printf_float+0x29a>
 8013458:	6823      	ldr	r3, [r4, #0]
 801345a:	07d9      	lsls	r1, r3, #31
 801345c:	d5d8      	bpl.n	8013410 <_printf_float+0x24c>
 801345e:	ee18 3a10 	vmov	r3, s16
 8013462:	4652      	mov	r2, sl
 8013464:	4631      	mov	r1, r6
 8013466:	4628      	mov	r0, r5
 8013468:	47b8      	blx	r7
 801346a:	3001      	adds	r0, #1
 801346c:	f43f af09 	beq.w	8013282 <_printf_float+0xbe>
 8013470:	f04f 0900 	mov.w	r9, #0
 8013474:	f104 0a1a 	add.w	sl, r4, #26
 8013478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801347a:	425b      	negs	r3, r3
 801347c:	454b      	cmp	r3, r9
 801347e:	dc01      	bgt.n	8013484 <_printf_float+0x2c0>
 8013480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013482:	e792      	b.n	80133aa <_printf_float+0x1e6>
 8013484:	2301      	movs	r3, #1
 8013486:	4652      	mov	r2, sl
 8013488:	4631      	mov	r1, r6
 801348a:	4628      	mov	r0, r5
 801348c:	47b8      	blx	r7
 801348e:	3001      	adds	r0, #1
 8013490:	f43f aef7 	beq.w	8013282 <_printf_float+0xbe>
 8013494:	f109 0901 	add.w	r9, r9, #1
 8013498:	e7ee      	b.n	8013478 <_printf_float+0x2b4>
 801349a:	bf00      	nop
 801349c:	7fefffff 	.word	0x7fefffff
 80134a0:	0801889c 	.word	0x0801889c
 80134a4:	080188a0 	.word	0x080188a0
 80134a8:	080188a4 	.word	0x080188a4
 80134ac:	080188a8 	.word	0x080188a8
 80134b0:	080188ac 	.word	0x080188ac
 80134b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80134b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80134b8:	429a      	cmp	r2, r3
 80134ba:	bfa8      	it	ge
 80134bc:	461a      	movge	r2, r3
 80134be:	2a00      	cmp	r2, #0
 80134c0:	4691      	mov	r9, r2
 80134c2:	dc37      	bgt.n	8013534 <_printf_float+0x370>
 80134c4:	f04f 0b00 	mov.w	fp, #0
 80134c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80134cc:	f104 021a 	add.w	r2, r4, #26
 80134d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80134d2:	9305      	str	r3, [sp, #20]
 80134d4:	eba3 0309 	sub.w	r3, r3, r9
 80134d8:	455b      	cmp	r3, fp
 80134da:	dc33      	bgt.n	8013544 <_printf_float+0x380>
 80134dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80134e0:	429a      	cmp	r2, r3
 80134e2:	db3b      	blt.n	801355c <_printf_float+0x398>
 80134e4:	6823      	ldr	r3, [r4, #0]
 80134e6:	07da      	lsls	r2, r3, #31
 80134e8:	d438      	bmi.n	801355c <_printf_float+0x398>
 80134ea:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80134ee:	eba2 0903 	sub.w	r9, r2, r3
 80134f2:	9b05      	ldr	r3, [sp, #20]
 80134f4:	1ad2      	subs	r2, r2, r3
 80134f6:	4591      	cmp	r9, r2
 80134f8:	bfa8      	it	ge
 80134fa:	4691      	movge	r9, r2
 80134fc:	f1b9 0f00 	cmp.w	r9, #0
 8013500:	dc35      	bgt.n	801356e <_printf_float+0x3aa>
 8013502:	f04f 0800 	mov.w	r8, #0
 8013506:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801350a:	f104 0a1a 	add.w	sl, r4, #26
 801350e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013512:	1a9b      	subs	r3, r3, r2
 8013514:	eba3 0309 	sub.w	r3, r3, r9
 8013518:	4543      	cmp	r3, r8
 801351a:	f77f af79 	ble.w	8013410 <_printf_float+0x24c>
 801351e:	2301      	movs	r3, #1
 8013520:	4652      	mov	r2, sl
 8013522:	4631      	mov	r1, r6
 8013524:	4628      	mov	r0, r5
 8013526:	47b8      	blx	r7
 8013528:	3001      	adds	r0, #1
 801352a:	f43f aeaa 	beq.w	8013282 <_printf_float+0xbe>
 801352e:	f108 0801 	add.w	r8, r8, #1
 8013532:	e7ec      	b.n	801350e <_printf_float+0x34a>
 8013534:	4613      	mov	r3, r2
 8013536:	4631      	mov	r1, r6
 8013538:	4642      	mov	r2, r8
 801353a:	4628      	mov	r0, r5
 801353c:	47b8      	blx	r7
 801353e:	3001      	adds	r0, #1
 8013540:	d1c0      	bne.n	80134c4 <_printf_float+0x300>
 8013542:	e69e      	b.n	8013282 <_printf_float+0xbe>
 8013544:	2301      	movs	r3, #1
 8013546:	4631      	mov	r1, r6
 8013548:	4628      	mov	r0, r5
 801354a:	9205      	str	r2, [sp, #20]
 801354c:	47b8      	blx	r7
 801354e:	3001      	adds	r0, #1
 8013550:	f43f ae97 	beq.w	8013282 <_printf_float+0xbe>
 8013554:	9a05      	ldr	r2, [sp, #20]
 8013556:	f10b 0b01 	add.w	fp, fp, #1
 801355a:	e7b9      	b.n	80134d0 <_printf_float+0x30c>
 801355c:	ee18 3a10 	vmov	r3, s16
 8013560:	4652      	mov	r2, sl
 8013562:	4631      	mov	r1, r6
 8013564:	4628      	mov	r0, r5
 8013566:	47b8      	blx	r7
 8013568:	3001      	adds	r0, #1
 801356a:	d1be      	bne.n	80134ea <_printf_float+0x326>
 801356c:	e689      	b.n	8013282 <_printf_float+0xbe>
 801356e:	9a05      	ldr	r2, [sp, #20]
 8013570:	464b      	mov	r3, r9
 8013572:	4442      	add	r2, r8
 8013574:	4631      	mov	r1, r6
 8013576:	4628      	mov	r0, r5
 8013578:	47b8      	blx	r7
 801357a:	3001      	adds	r0, #1
 801357c:	d1c1      	bne.n	8013502 <_printf_float+0x33e>
 801357e:	e680      	b.n	8013282 <_printf_float+0xbe>
 8013580:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013582:	2a01      	cmp	r2, #1
 8013584:	dc01      	bgt.n	801358a <_printf_float+0x3c6>
 8013586:	07db      	lsls	r3, r3, #31
 8013588:	d53a      	bpl.n	8013600 <_printf_float+0x43c>
 801358a:	2301      	movs	r3, #1
 801358c:	4642      	mov	r2, r8
 801358e:	4631      	mov	r1, r6
 8013590:	4628      	mov	r0, r5
 8013592:	47b8      	blx	r7
 8013594:	3001      	adds	r0, #1
 8013596:	f43f ae74 	beq.w	8013282 <_printf_float+0xbe>
 801359a:	ee18 3a10 	vmov	r3, s16
 801359e:	4652      	mov	r2, sl
 80135a0:	4631      	mov	r1, r6
 80135a2:	4628      	mov	r0, r5
 80135a4:	47b8      	blx	r7
 80135a6:	3001      	adds	r0, #1
 80135a8:	f43f ae6b 	beq.w	8013282 <_printf_float+0xbe>
 80135ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80135b0:	2200      	movs	r2, #0
 80135b2:	2300      	movs	r3, #0
 80135b4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80135b8:	f7ed faae 	bl	8000b18 <__aeabi_dcmpeq>
 80135bc:	b9d8      	cbnz	r0, 80135f6 <_printf_float+0x432>
 80135be:	f10a 33ff 	add.w	r3, sl, #4294967295
 80135c2:	f108 0201 	add.w	r2, r8, #1
 80135c6:	4631      	mov	r1, r6
 80135c8:	4628      	mov	r0, r5
 80135ca:	47b8      	blx	r7
 80135cc:	3001      	adds	r0, #1
 80135ce:	d10e      	bne.n	80135ee <_printf_float+0x42a>
 80135d0:	e657      	b.n	8013282 <_printf_float+0xbe>
 80135d2:	2301      	movs	r3, #1
 80135d4:	4652      	mov	r2, sl
 80135d6:	4631      	mov	r1, r6
 80135d8:	4628      	mov	r0, r5
 80135da:	47b8      	blx	r7
 80135dc:	3001      	adds	r0, #1
 80135de:	f43f ae50 	beq.w	8013282 <_printf_float+0xbe>
 80135e2:	f108 0801 	add.w	r8, r8, #1
 80135e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80135e8:	3b01      	subs	r3, #1
 80135ea:	4543      	cmp	r3, r8
 80135ec:	dcf1      	bgt.n	80135d2 <_printf_float+0x40e>
 80135ee:	464b      	mov	r3, r9
 80135f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80135f4:	e6da      	b.n	80133ac <_printf_float+0x1e8>
 80135f6:	f04f 0800 	mov.w	r8, #0
 80135fa:	f104 0a1a 	add.w	sl, r4, #26
 80135fe:	e7f2      	b.n	80135e6 <_printf_float+0x422>
 8013600:	2301      	movs	r3, #1
 8013602:	4642      	mov	r2, r8
 8013604:	e7df      	b.n	80135c6 <_printf_float+0x402>
 8013606:	2301      	movs	r3, #1
 8013608:	464a      	mov	r2, r9
 801360a:	4631      	mov	r1, r6
 801360c:	4628      	mov	r0, r5
 801360e:	47b8      	blx	r7
 8013610:	3001      	adds	r0, #1
 8013612:	f43f ae36 	beq.w	8013282 <_printf_float+0xbe>
 8013616:	f108 0801 	add.w	r8, r8, #1
 801361a:	68e3      	ldr	r3, [r4, #12]
 801361c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801361e:	1a5b      	subs	r3, r3, r1
 8013620:	4543      	cmp	r3, r8
 8013622:	dcf0      	bgt.n	8013606 <_printf_float+0x442>
 8013624:	e6f8      	b.n	8013418 <_printf_float+0x254>
 8013626:	f04f 0800 	mov.w	r8, #0
 801362a:	f104 0919 	add.w	r9, r4, #25
 801362e:	e7f4      	b.n	801361a <_printf_float+0x456>

08013630 <_printf_common>:
 8013630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013634:	4616      	mov	r6, r2
 8013636:	4699      	mov	r9, r3
 8013638:	688a      	ldr	r2, [r1, #8]
 801363a:	690b      	ldr	r3, [r1, #16]
 801363c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013640:	4293      	cmp	r3, r2
 8013642:	bfb8      	it	lt
 8013644:	4613      	movlt	r3, r2
 8013646:	6033      	str	r3, [r6, #0]
 8013648:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801364c:	4607      	mov	r7, r0
 801364e:	460c      	mov	r4, r1
 8013650:	b10a      	cbz	r2, 8013656 <_printf_common+0x26>
 8013652:	3301      	adds	r3, #1
 8013654:	6033      	str	r3, [r6, #0]
 8013656:	6823      	ldr	r3, [r4, #0]
 8013658:	0699      	lsls	r1, r3, #26
 801365a:	bf42      	ittt	mi
 801365c:	6833      	ldrmi	r3, [r6, #0]
 801365e:	3302      	addmi	r3, #2
 8013660:	6033      	strmi	r3, [r6, #0]
 8013662:	6825      	ldr	r5, [r4, #0]
 8013664:	f015 0506 	ands.w	r5, r5, #6
 8013668:	d106      	bne.n	8013678 <_printf_common+0x48>
 801366a:	f104 0a19 	add.w	sl, r4, #25
 801366e:	68e3      	ldr	r3, [r4, #12]
 8013670:	6832      	ldr	r2, [r6, #0]
 8013672:	1a9b      	subs	r3, r3, r2
 8013674:	42ab      	cmp	r3, r5
 8013676:	dc26      	bgt.n	80136c6 <_printf_common+0x96>
 8013678:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801367c:	1e13      	subs	r3, r2, #0
 801367e:	6822      	ldr	r2, [r4, #0]
 8013680:	bf18      	it	ne
 8013682:	2301      	movne	r3, #1
 8013684:	0692      	lsls	r2, r2, #26
 8013686:	d42b      	bmi.n	80136e0 <_printf_common+0xb0>
 8013688:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801368c:	4649      	mov	r1, r9
 801368e:	4638      	mov	r0, r7
 8013690:	47c0      	blx	r8
 8013692:	3001      	adds	r0, #1
 8013694:	d01e      	beq.n	80136d4 <_printf_common+0xa4>
 8013696:	6823      	ldr	r3, [r4, #0]
 8013698:	6922      	ldr	r2, [r4, #16]
 801369a:	f003 0306 	and.w	r3, r3, #6
 801369e:	2b04      	cmp	r3, #4
 80136a0:	bf02      	ittt	eq
 80136a2:	68e5      	ldreq	r5, [r4, #12]
 80136a4:	6833      	ldreq	r3, [r6, #0]
 80136a6:	1aed      	subeq	r5, r5, r3
 80136a8:	68a3      	ldr	r3, [r4, #8]
 80136aa:	bf0c      	ite	eq
 80136ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80136b0:	2500      	movne	r5, #0
 80136b2:	4293      	cmp	r3, r2
 80136b4:	bfc4      	itt	gt
 80136b6:	1a9b      	subgt	r3, r3, r2
 80136b8:	18ed      	addgt	r5, r5, r3
 80136ba:	2600      	movs	r6, #0
 80136bc:	341a      	adds	r4, #26
 80136be:	42b5      	cmp	r5, r6
 80136c0:	d11a      	bne.n	80136f8 <_printf_common+0xc8>
 80136c2:	2000      	movs	r0, #0
 80136c4:	e008      	b.n	80136d8 <_printf_common+0xa8>
 80136c6:	2301      	movs	r3, #1
 80136c8:	4652      	mov	r2, sl
 80136ca:	4649      	mov	r1, r9
 80136cc:	4638      	mov	r0, r7
 80136ce:	47c0      	blx	r8
 80136d0:	3001      	adds	r0, #1
 80136d2:	d103      	bne.n	80136dc <_printf_common+0xac>
 80136d4:	f04f 30ff 	mov.w	r0, #4294967295
 80136d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136dc:	3501      	adds	r5, #1
 80136de:	e7c6      	b.n	801366e <_printf_common+0x3e>
 80136e0:	18e1      	adds	r1, r4, r3
 80136e2:	1c5a      	adds	r2, r3, #1
 80136e4:	2030      	movs	r0, #48	; 0x30
 80136e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80136ea:	4422      	add	r2, r4
 80136ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80136f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80136f4:	3302      	adds	r3, #2
 80136f6:	e7c7      	b.n	8013688 <_printf_common+0x58>
 80136f8:	2301      	movs	r3, #1
 80136fa:	4622      	mov	r2, r4
 80136fc:	4649      	mov	r1, r9
 80136fe:	4638      	mov	r0, r7
 8013700:	47c0      	blx	r8
 8013702:	3001      	adds	r0, #1
 8013704:	d0e6      	beq.n	80136d4 <_printf_common+0xa4>
 8013706:	3601      	adds	r6, #1
 8013708:	e7d9      	b.n	80136be <_printf_common+0x8e>
	...

0801370c <_printf_i>:
 801370c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013710:	7e0f      	ldrb	r7, [r1, #24]
 8013712:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013714:	2f78      	cmp	r7, #120	; 0x78
 8013716:	4691      	mov	r9, r2
 8013718:	4680      	mov	r8, r0
 801371a:	460c      	mov	r4, r1
 801371c:	469a      	mov	sl, r3
 801371e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8013722:	d807      	bhi.n	8013734 <_printf_i+0x28>
 8013724:	2f62      	cmp	r7, #98	; 0x62
 8013726:	d80a      	bhi.n	801373e <_printf_i+0x32>
 8013728:	2f00      	cmp	r7, #0
 801372a:	f000 80d4 	beq.w	80138d6 <_printf_i+0x1ca>
 801372e:	2f58      	cmp	r7, #88	; 0x58
 8013730:	f000 80c0 	beq.w	80138b4 <_printf_i+0x1a8>
 8013734:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013738:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801373c:	e03a      	b.n	80137b4 <_printf_i+0xa8>
 801373e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013742:	2b15      	cmp	r3, #21
 8013744:	d8f6      	bhi.n	8013734 <_printf_i+0x28>
 8013746:	a101      	add	r1, pc, #4	; (adr r1, 801374c <_printf_i+0x40>)
 8013748:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801374c:	080137a5 	.word	0x080137a5
 8013750:	080137b9 	.word	0x080137b9
 8013754:	08013735 	.word	0x08013735
 8013758:	08013735 	.word	0x08013735
 801375c:	08013735 	.word	0x08013735
 8013760:	08013735 	.word	0x08013735
 8013764:	080137b9 	.word	0x080137b9
 8013768:	08013735 	.word	0x08013735
 801376c:	08013735 	.word	0x08013735
 8013770:	08013735 	.word	0x08013735
 8013774:	08013735 	.word	0x08013735
 8013778:	080138bd 	.word	0x080138bd
 801377c:	080137e5 	.word	0x080137e5
 8013780:	08013877 	.word	0x08013877
 8013784:	08013735 	.word	0x08013735
 8013788:	08013735 	.word	0x08013735
 801378c:	080138df 	.word	0x080138df
 8013790:	08013735 	.word	0x08013735
 8013794:	080137e5 	.word	0x080137e5
 8013798:	08013735 	.word	0x08013735
 801379c:	08013735 	.word	0x08013735
 80137a0:	0801387f 	.word	0x0801387f
 80137a4:	682b      	ldr	r3, [r5, #0]
 80137a6:	1d1a      	adds	r2, r3, #4
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	602a      	str	r2, [r5, #0]
 80137ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80137b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80137b4:	2301      	movs	r3, #1
 80137b6:	e09f      	b.n	80138f8 <_printf_i+0x1ec>
 80137b8:	6820      	ldr	r0, [r4, #0]
 80137ba:	682b      	ldr	r3, [r5, #0]
 80137bc:	0607      	lsls	r7, r0, #24
 80137be:	f103 0104 	add.w	r1, r3, #4
 80137c2:	6029      	str	r1, [r5, #0]
 80137c4:	d501      	bpl.n	80137ca <_printf_i+0xbe>
 80137c6:	681e      	ldr	r6, [r3, #0]
 80137c8:	e003      	b.n	80137d2 <_printf_i+0xc6>
 80137ca:	0646      	lsls	r6, r0, #25
 80137cc:	d5fb      	bpl.n	80137c6 <_printf_i+0xba>
 80137ce:	f9b3 6000 	ldrsh.w	r6, [r3]
 80137d2:	2e00      	cmp	r6, #0
 80137d4:	da03      	bge.n	80137de <_printf_i+0xd2>
 80137d6:	232d      	movs	r3, #45	; 0x2d
 80137d8:	4276      	negs	r6, r6
 80137da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80137de:	485a      	ldr	r0, [pc, #360]	; (8013948 <_printf_i+0x23c>)
 80137e0:	230a      	movs	r3, #10
 80137e2:	e012      	b.n	801380a <_printf_i+0xfe>
 80137e4:	682b      	ldr	r3, [r5, #0]
 80137e6:	6820      	ldr	r0, [r4, #0]
 80137e8:	1d19      	adds	r1, r3, #4
 80137ea:	6029      	str	r1, [r5, #0]
 80137ec:	0605      	lsls	r5, r0, #24
 80137ee:	d501      	bpl.n	80137f4 <_printf_i+0xe8>
 80137f0:	681e      	ldr	r6, [r3, #0]
 80137f2:	e002      	b.n	80137fa <_printf_i+0xee>
 80137f4:	0641      	lsls	r1, r0, #25
 80137f6:	d5fb      	bpl.n	80137f0 <_printf_i+0xe4>
 80137f8:	881e      	ldrh	r6, [r3, #0]
 80137fa:	4853      	ldr	r0, [pc, #332]	; (8013948 <_printf_i+0x23c>)
 80137fc:	2f6f      	cmp	r7, #111	; 0x6f
 80137fe:	bf0c      	ite	eq
 8013800:	2308      	moveq	r3, #8
 8013802:	230a      	movne	r3, #10
 8013804:	2100      	movs	r1, #0
 8013806:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801380a:	6865      	ldr	r5, [r4, #4]
 801380c:	60a5      	str	r5, [r4, #8]
 801380e:	2d00      	cmp	r5, #0
 8013810:	bfa2      	ittt	ge
 8013812:	6821      	ldrge	r1, [r4, #0]
 8013814:	f021 0104 	bicge.w	r1, r1, #4
 8013818:	6021      	strge	r1, [r4, #0]
 801381a:	b90e      	cbnz	r6, 8013820 <_printf_i+0x114>
 801381c:	2d00      	cmp	r5, #0
 801381e:	d04b      	beq.n	80138b8 <_printf_i+0x1ac>
 8013820:	4615      	mov	r5, r2
 8013822:	fbb6 f1f3 	udiv	r1, r6, r3
 8013826:	fb03 6711 	mls	r7, r3, r1, r6
 801382a:	5dc7      	ldrb	r7, [r0, r7]
 801382c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8013830:	4637      	mov	r7, r6
 8013832:	42bb      	cmp	r3, r7
 8013834:	460e      	mov	r6, r1
 8013836:	d9f4      	bls.n	8013822 <_printf_i+0x116>
 8013838:	2b08      	cmp	r3, #8
 801383a:	d10b      	bne.n	8013854 <_printf_i+0x148>
 801383c:	6823      	ldr	r3, [r4, #0]
 801383e:	07de      	lsls	r6, r3, #31
 8013840:	d508      	bpl.n	8013854 <_printf_i+0x148>
 8013842:	6923      	ldr	r3, [r4, #16]
 8013844:	6861      	ldr	r1, [r4, #4]
 8013846:	4299      	cmp	r1, r3
 8013848:	bfde      	ittt	le
 801384a:	2330      	movle	r3, #48	; 0x30
 801384c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013850:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013854:	1b52      	subs	r2, r2, r5
 8013856:	6122      	str	r2, [r4, #16]
 8013858:	f8cd a000 	str.w	sl, [sp]
 801385c:	464b      	mov	r3, r9
 801385e:	aa03      	add	r2, sp, #12
 8013860:	4621      	mov	r1, r4
 8013862:	4640      	mov	r0, r8
 8013864:	f7ff fee4 	bl	8013630 <_printf_common>
 8013868:	3001      	adds	r0, #1
 801386a:	d14a      	bne.n	8013902 <_printf_i+0x1f6>
 801386c:	f04f 30ff 	mov.w	r0, #4294967295
 8013870:	b004      	add	sp, #16
 8013872:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013876:	6823      	ldr	r3, [r4, #0]
 8013878:	f043 0320 	orr.w	r3, r3, #32
 801387c:	6023      	str	r3, [r4, #0]
 801387e:	4833      	ldr	r0, [pc, #204]	; (801394c <_printf_i+0x240>)
 8013880:	2778      	movs	r7, #120	; 0x78
 8013882:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8013886:	6823      	ldr	r3, [r4, #0]
 8013888:	6829      	ldr	r1, [r5, #0]
 801388a:	061f      	lsls	r7, r3, #24
 801388c:	f851 6b04 	ldr.w	r6, [r1], #4
 8013890:	d402      	bmi.n	8013898 <_printf_i+0x18c>
 8013892:	065f      	lsls	r7, r3, #25
 8013894:	bf48      	it	mi
 8013896:	b2b6      	uxthmi	r6, r6
 8013898:	07df      	lsls	r7, r3, #31
 801389a:	bf48      	it	mi
 801389c:	f043 0320 	orrmi.w	r3, r3, #32
 80138a0:	6029      	str	r1, [r5, #0]
 80138a2:	bf48      	it	mi
 80138a4:	6023      	strmi	r3, [r4, #0]
 80138a6:	b91e      	cbnz	r6, 80138b0 <_printf_i+0x1a4>
 80138a8:	6823      	ldr	r3, [r4, #0]
 80138aa:	f023 0320 	bic.w	r3, r3, #32
 80138ae:	6023      	str	r3, [r4, #0]
 80138b0:	2310      	movs	r3, #16
 80138b2:	e7a7      	b.n	8013804 <_printf_i+0xf8>
 80138b4:	4824      	ldr	r0, [pc, #144]	; (8013948 <_printf_i+0x23c>)
 80138b6:	e7e4      	b.n	8013882 <_printf_i+0x176>
 80138b8:	4615      	mov	r5, r2
 80138ba:	e7bd      	b.n	8013838 <_printf_i+0x12c>
 80138bc:	682b      	ldr	r3, [r5, #0]
 80138be:	6826      	ldr	r6, [r4, #0]
 80138c0:	6961      	ldr	r1, [r4, #20]
 80138c2:	1d18      	adds	r0, r3, #4
 80138c4:	6028      	str	r0, [r5, #0]
 80138c6:	0635      	lsls	r5, r6, #24
 80138c8:	681b      	ldr	r3, [r3, #0]
 80138ca:	d501      	bpl.n	80138d0 <_printf_i+0x1c4>
 80138cc:	6019      	str	r1, [r3, #0]
 80138ce:	e002      	b.n	80138d6 <_printf_i+0x1ca>
 80138d0:	0670      	lsls	r0, r6, #25
 80138d2:	d5fb      	bpl.n	80138cc <_printf_i+0x1c0>
 80138d4:	8019      	strh	r1, [r3, #0]
 80138d6:	2300      	movs	r3, #0
 80138d8:	6123      	str	r3, [r4, #16]
 80138da:	4615      	mov	r5, r2
 80138dc:	e7bc      	b.n	8013858 <_printf_i+0x14c>
 80138de:	682b      	ldr	r3, [r5, #0]
 80138e0:	1d1a      	adds	r2, r3, #4
 80138e2:	602a      	str	r2, [r5, #0]
 80138e4:	681d      	ldr	r5, [r3, #0]
 80138e6:	6862      	ldr	r2, [r4, #4]
 80138e8:	2100      	movs	r1, #0
 80138ea:	4628      	mov	r0, r5
 80138ec:	f7ec fc98 	bl	8000220 <memchr>
 80138f0:	b108      	cbz	r0, 80138f6 <_printf_i+0x1ea>
 80138f2:	1b40      	subs	r0, r0, r5
 80138f4:	6060      	str	r0, [r4, #4]
 80138f6:	6863      	ldr	r3, [r4, #4]
 80138f8:	6123      	str	r3, [r4, #16]
 80138fa:	2300      	movs	r3, #0
 80138fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013900:	e7aa      	b.n	8013858 <_printf_i+0x14c>
 8013902:	6923      	ldr	r3, [r4, #16]
 8013904:	462a      	mov	r2, r5
 8013906:	4649      	mov	r1, r9
 8013908:	4640      	mov	r0, r8
 801390a:	47d0      	blx	sl
 801390c:	3001      	adds	r0, #1
 801390e:	d0ad      	beq.n	801386c <_printf_i+0x160>
 8013910:	6823      	ldr	r3, [r4, #0]
 8013912:	079b      	lsls	r3, r3, #30
 8013914:	d413      	bmi.n	801393e <_printf_i+0x232>
 8013916:	68e0      	ldr	r0, [r4, #12]
 8013918:	9b03      	ldr	r3, [sp, #12]
 801391a:	4298      	cmp	r0, r3
 801391c:	bfb8      	it	lt
 801391e:	4618      	movlt	r0, r3
 8013920:	e7a6      	b.n	8013870 <_printf_i+0x164>
 8013922:	2301      	movs	r3, #1
 8013924:	4632      	mov	r2, r6
 8013926:	4649      	mov	r1, r9
 8013928:	4640      	mov	r0, r8
 801392a:	47d0      	blx	sl
 801392c:	3001      	adds	r0, #1
 801392e:	d09d      	beq.n	801386c <_printf_i+0x160>
 8013930:	3501      	adds	r5, #1
 8013932:	68e3      	ldr	r3, [r4, #12]
 8013934:	9903      	ldr	r1, [sp, #12]
 8013936:	1a5b      	subs	r3, r3, r1
 8013938:	42ab      	cmp	r3, r5
 801393a:	dcf2      	bgt.n	8013922 <_printf_i+0x216>
 801393c:	e7eb      	b.n	8013916 <_printf_i+0x20a>
 801393e:	2500      	movs	r5, #0
 8013940:	f104 0619 	add.w	r6, r4, #25
 8013944:	e7f5      	b.n	8013932 <_printf_i+0x226>
 8013946:	bf00      	nop
 8013948:	080188ae 	.word	0x080188ae
 801394c:	080188bf 	.word	0x080188bf

08013950 <_scanf_float>:
 8013950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013954:	b087      	sub	sp, #28
 8013956:	4617      	mov	r7, r2
 8013958:	9303      	str	r3, [sp, #12]
 801395a:	688b      	ldr	r3, [r1, #8]
 801395c:	1e5a      	subs	r2, r3, #1
 801395e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013962:	bf83      	ittte	hi
 8013964:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8013968:	195b      	addhi	r3, r3, r5
 801396a:	9302      	strhi	r3, [sp, #8]
 801396c:	2300      	movls	r3, #0
 801396e:	bf86      	itte	hi
 8013970:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013974:	608b      	strhi	r3, [r1, #8]
 8013976:	9302      	strls	r3, [sp, #8]
 8013978:	680b      	ldr	r3, [r1, #0]
 801397a:	468b      	mov	fp, r1
 801397c:	2500      	movs	r5, #0
 801397e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013982:	f84b 3b1c 	str.w	r3, [fp], #28
 8013986:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801398a:	4680      	mov	r8, r0
 801398c:	460c      	mov	r4, r1
 801398e:	465e      	mov	r6, fp
 8013990:	46aa      	mov	sl, r5
 8013992:	46a9      	mov	r9, r5
 8013994:	9501      	str	r5, [sp, #4]
 8013996:	68a2      	ldr	r2, [r4, #8]
 8013998:	b152      	cbz	r2, 80139b0 <_scanf_float+0x60>
 801399a:	683b      	ldr	r3, [r7, #0]
 801399c:	781b      	ldrb	r3, [r3, #0]
 801399e:	2b4e      	cmp	r3, #78	; 0x4e
 80139a0:	d864      	bhi.n	8013a6c <_scanf_float+0x11c>
 80139a2:	2b40      	cmp	r3, #64	; 0x40
 80139a4:	d83c      	bhi.n	8013a20 <_scanf_float+0xd0>
 80139a6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80139aa:	b2c8      	uxtb	r0, r1
 80139ac:	280e      	cmp	r0, #14
 80139ae:	d93a      	bls.n	8013a26 <_scanf_float+0xd6>
 80139b0:	f1b9 0f00 	cmp.w	r9, #0
 80139b4:	d003      	beq.n	80139be <_scanf_float+0x6e>
 80139b6:	6823      	ldr	r3, [r4, #0]
 80139b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80139bc:	6023      	str	r3, [r4, #0]
 80139be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80139c2:	f1ba 0f01 	cmp.w	sl, #1
 80139c6:	f200 8113 	bhi.w	8013bf0 <_scanf_float+0x2a0>
 80139ca:	455e      	cmp	r6, fp
 80139cc:	f200 8105 	bhi.w	8013bda <_scanf_float+0x28a>
 80139d0:	2501      	movs	r5, #1
 80139d2:	4628      	mov	r0, r5
 80139d4:	b007      	add	sp, #28
 80139d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139da:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80139de:	2a0d      	cmp	r2, #13
 80139e0:	d8e6      	bhi.n	80139b0 <_scanf_float+0x60>
 80139e2:	a101      	add	r1, pc, #4	; (adr r1, 80139e8 <_scanf_float+0x98>)
 80139e4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80139e8:	08013b27 	.word	0x08013b27
 80139ec:	080139b1 	.word	0x080139b1
 80139f0:	080139b1 	.word	0x080139b1
 80139f4:	080139b1 	.word	0x080139b1
 80139f8:	08013b87 	.word	0x08013b87
 80139fc:	08013b5f 	.word	0x08013b5f
 8013a00:	080139b1 	.word	0x080139b1
 8013a04:	080139b1 	.word	0x080139b1
 8013a08:	08013b35 	.word	0x08013b35
 8013a0c:	080139b1 	.word	0x080139b1
 8013a10:	080139b1 	.word	0x080139b1
 8013a14:	080139b1 	.word	0x080139b1
 8013a18:	080139b1 	.word	0x080139b1
 8013a1c:	08013aed 	.word	0x08013aed
 8013a20:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8013a24:	e7db      	b.n	80139de <_scanf_float+0x8e>
 8013a26:	290e      	cmp	r1, #14
 8013a28:	d8c2      	bhi.n	80139b0 <_scanf_float+0x60>
 8013a2a:	a001      	add	r0, pc, #4	; (adr r0, 8013a30 <_scanf_float+0xe0>)
 8013a2c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013a30:	08013adf 	.word	0x08013adf
 8013a34:	080139b1 	.word	0x080139b1
 8013a38:	08013adf 	.word	0x08013adf
 8013a3c:	08013b73 	.word	0x08013b73
 8013a40:	080139b1 	.word	0x080139b1
 8013a44:	08013a8d 	.word	0x08013a8d
 8013a48:	08013ac9 	.word	0x08013ac9
 8013a4c:	08013ac9 	.word	0x08013ac9
 8013a50:	08013ac9 	.word	0x08013ac9
 8013a54:	08013ac9 	.word	0x08013ac9
 8013a58:	08013ac9 	.word	0x08013ac9
 8013a5c:	08013ac9 	.word	0x08013ac9
 8013a60:	08013ac9 	.word	0x08013ac9
 8013a64:	08013ac9 	.word	0x08013ac9
 8013a68:	08013ac9 	.word	0x08013ac9
 8013a6c:	2b6e      	cmp	r3, #110	; 0x6e
 8013a6e:	d809      	bhi.n	8013a84 <_scanf_float+0x134>
 8013a70:	2b60      	cmp	r3, #96	; 0x60
 8013a72:	d8b2      	bhi.n	80139da <_scanf_float+0x8a>
 8013a74:	2b54      	cmp	r3, #84	; 0x54
 8013a76:	d077      	beq.n	8013b68 <_scanf_float+0x218>
 8013a78:	2b59      	cmp	r3, #89	; 0x59
 8013a7a:	d199      	bne.n	80139b0 <_scanf_float+0x60>
 8013a7c:	2d07      	cmp	r5, #7
 8013a7e:	d197      	bne.n	80139b0 <_scanf_float+0x60>
 8013a80:	2508      	movs	r5, #8
 8013a82:	e029      	b.n	8013ad8 <_scanf_float+0x188>
 8013a84:	2b74      	cmp	r3, #116	; 0x74
 8013a86:	d06f      	beq.n	8013b68 <_scanf_float+0x218>
 8013a88:	2b79      	cmp	r3, #121	; 0x79
 8013a8a:	e7f6      	b.n	8013a7a <_scanf_float+0x12a>
 8013a8c:	6821      	ldr	r1, [r4, #0]
 8013a8e:	05c8      	lsls	r0, r1, #23
 8013a90:	d51a      	bpl.n	8013ac8 <_scanf_float+0x178>
 8013a92:	9b02      	ldr	r3, [sp, #8]
 8013a94:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8013a98:	6021      	str	r1, [r4, #0]
 8013a9a:	f109 0901 	add.w	r9, r9, #1
 8013a9e:	b11b      	cbz	r3, 8013aa8 <_scanf_float+0x158>
 8013aa0:	3b01      	subs	r3, #1
 8013aa2:	3201      	adds	r2, #1
 8013aa4:	9302      	str	r3, [sp, #8]
 8013aa6:	60a2      	str	r2, [r4, #8]
 8013aa8:	68a3      	ldr	r3, [r4, #8]
 8013aaa:	3b01      	subs	r3, #1
 8013aac:	60a3      	str	r3, [r4, #8]
 8013aae:	6923      	ldr	r3, [r4, #16]
 8013ab0:	3301      	adds	r3, #1
 8013ab2:	6123      	str	r3, [r4, #16]
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	3b01      	subs	r3, #1
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	607b      	str	r3, [r7, #4]
 8013abc:	f340 8084 	ble.w	8013bc8 <_scanf_float+0x278>
 8013ac0:	683b      	ldr	r3, [r7, #0]
 8013ac2:	3301      	adds	r3, #1
 8013ac4:	603b      	str	r3, [r7, #0]
 8013ac6:	e766      	b.n	8013996 <_scanf_float+0x46>
 8013ac8:	eb1a 0f05 	cmn.w	sl, r5
 8013acc:	f47f af70 	bne.w	80139b0 <_scanf_float+0x60>
 8013ad0:	6822      	ldr	r2, [r4, #0]
 8013ad2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8013ad6:	6022      	str	r2, [r4, #0]
 8013ad8:	f806 3b01 	strb.w	r3, [r6], #1
 8013adc:	e7e4      	b.n	8013aa8 <_scanf_float+0x158>
 8013ade:	6822      	ldr	r2, [r4, #0]
 8013ae0:	0610      	lsls	r0, r2, #24
 8013ae2:	f57f af65 	bpl.w	80139b0 <_scanf_float+0x60>
 8013ae6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013aea:	e7f4      	b.n	8013ad6 <_scanf_float+0x186>
 8013aec:	f1ba 0f00 	cmp.w	sl, #0
 8013af0:	d10e      	bne.n	8013b10 <_scanf_float+0x1c0>
 8013af2:	f1b9 0f00 	cmp.w	r9, #0
 8013af6:	d10e      	bne.n	8013b16 <_scanf_float+0x1c6>
 8013af8:	6822      	ldr	r2, [r4, #0]
 8013afa:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013afe:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013b02:	d108      	bne.n	8013b16 <_scanf_float+0x1c6>
 8013b04:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013b08:	6022      	str	r2, [r4, #0]
 8013b0a:	f04f 0a01 	mov.w	sl, #1
 8013b0e:	e7e3      	b.n	8013ad8 <_scanf_float+0x188>
 8013b10:	f1ba 0f02 	cmp.w	sl, #2
 8013b14:	d055      	beq.n	8013bc2 <_scanf_float+0x272>
 8013b16:	2d01      	cmp	r5, #1
 8013b18:	d002      	beq.n	8013b20 <_scanf_float+0x1d0>
 8013b1a:	2d04      	cmp	r5, #4
 8013b1c:	f47f af48 	bne.w	80139b0 <_scanf_float+0x60>
 8013b20:	3501      	adds	r5, #1
 8013b22:	b2ed      	uxtb	r5, r5
 8013b24:	e7d8      	b.n	8013ad8 <_scanf_float+0x188>
 8013b26:	f1ba 0f01 	cmp.w	sl, #1
 8013b2a:	f47f af41 	bne.w	80139b0 <_scanf_float+0x60>
 8013b2e:	f04f 0a02 	mov.w	sl, #2
 8013b32:	e7d1      	b.n	8013ad8 <_scanf_float+0x188>
 8013b34:	b97d      	cbnz	r5, 8013b56 <_scanf_float+0x206>
 8013b36:	f1b9 0f00 	cmp.w	r9, #0
 8013b3a:	f47f af3c 	bne.w	80139b6 <_scanf_float+0x66>
 8013b3e:	6822      	ldr	r2, [r4, #0]
 8013b40:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013b44:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013b48:	f47f af39 	bne.w	80139be <_scanf_float+0x6e>
 8013b4c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013b50:	6022      	str	r2, [r4, #0]
 8013b52:	2501      	movs	r5, #1
 8013b54:	e7c0      	b.n	8013ad8 <_scanf_float+0x188>
 8013b56:	2d03      	cmp	r5, #3
 8013b58:	d0e2      	beq.n	8013b20 <_scanf_float+0x1d0>
 8013b5a:	2d05      	cmp	r5, #5
 8013b5c:	e7de      	b.n	8013b1c <_scanf_float+0x1cc>
 8013b5e:	2d02      	cmp	r5, #2
 8013b60:	f47f af26 	bne.w	80139b0 <_scanf_float+0x60>
 8013b64:	2503      	movs	r5, #3
 8013b66:	e7b7      	b.n	8013ad8 <_scanf_float+0x188>
 8013b68:	2d06      	cmp	r5, #6
 8013b6a:	f47f af21 	bne.w	80139b0 <_scanf_float+0x60>
 8013b6e:	2507      	movs	r5, #7
 8013b70:	e7b2      	b.n	8013ad8 <_scanf_float+0x188>
 8013b72:	6822      	ldr	r2, [r4, #0]
 8013b74:	0591      	lsls	r1, r2, #22
 8013b76:	f57f af1b 	bpl.w	80139b0 <_scanf_float+0x60>
 8013b7a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8013b7e:	6022      	str	r2, [r4, #0]
 8013b80:	f8cd 9004 	str.w	r9, [sp, #4]
 8013b84:	e7a8      	b.n	8013ad8 <_scanf_float+0x188>
 8013b86:	6822      	ldr	r2, [r4, #0]
 8013b88:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8013b8c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8013b90:	d006      	beq.n	8013ba0 <_scanf_float+0x250>
 8013b92:	0550      	lsls	r0, r2, #21
 8013b94:	f57f af0c 	bpl.w	80139b0 <_scanf_float+0x60>
 8013b98:	f1b9 0f00 	cmp.w	r9, #0
 8013b9c:	f43f af0f 	beq.w	80139be <_scanf_float+0x6e>
 8013ba0:	0591      	lsls	r1, r2, #22
 8013ba2:	bf58      	it	pl
 8013ba4:	9901      	ldrpl	r1, [sp, #4]
 8013ba6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013baa:	bf58      	it	pl
 8013bac:	eba9 0101 	subpl.w	r1, r9, r1
 8013bb0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8013bb4:	bf58      	it	pl
 8013bb6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8013bba:	6022      	str	r2, [r4, #0]
 8013bbc:	f04f 0900 	mov.w	r9, #0
 8013bc0:	e78a      	b.n	8013ad8 <_scanf_float+0x188>
 8013bc2:	f04f 0a03 	mov.w	sl, #3
 8013bc6:	e787      	b.n	8013ad8 <_scanf_float+0x188>
 8013bc8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013bcc:	4639      	mov	r1, r7
 8013bce:	4640      	mov	r0, r8
 8013bd0:	4798      	blx	r3
 8013bd2:	2800      	cmp	r0, #0
 8013bd4:	f43f aedf 	beq.w	8013996 <_scanf_float+0x46>
 8013bd8:	e6ea      	b.n	80139b0 <_scanf_float+0x60>
 8013bda:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013bde:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013be2:	463a      	mov	r2, r7
 8013be4:	4640      	mov	r0, r8
 8013be6:	4798      	blx	r3
 8013be8:	6923      	ldr	r3, [r4, #16]
 8013bea:	3b01      	subs	r3, #1
 8013bec:	6123      	str	r3, [r4, #16]
 8013bee:	e6ec      	b.n	80139ca <_scanf_float+0x7a>
 8013bf0:	1e6b      	subs	r3, r5, #1
 8013bf2:	2b06      	cmp	r3, #6
 8013bf4:	d825      	bhi.n	8013c42 <_scanf_float+0x2f2>
 8013bf6:	2d02      	cmp	r5, #2
 8013bf8:	d836      	bhi.n	8013c68 <_scanf_float+0x318>
 8013bfa:	455e      	cmp	r6, fp
 8013bfc:	f67f aee8 	bls.w	80139d0 <_scanf_float+0x80>
 8013c00:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013c04:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013c08:	463a      	mov	r2, r7
 8013c0a:	4640      	mov	r0, r8
 8013c0c:	4798      	blx	r3
 8013c0e:	6923      	ldr	r3, [r4, #16]
 8013c10:	3b01      	subs	r3, #1
 8013c12:	6123      	str	r3, [r4, #16]
 8013c14:	e7f1      	b.n	8013bfa <_scanf_float+0x2aa>
 8013c16:	9802      	ldr	r0, [sp, #8]
 8013c18:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013c1c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8013c20:	9002      	str	r0, [sp, #8]
 8013c22:	463a      	mov	r2, r7
 8013c24:	4640      	mov	r0, r8
 8013c26:	4798      	blx	r3
 8013c28:	6923      	ldr	r3, [r4, #16]
 8013c2a:	3b01      	subs	r3, #1
 8013c2c:	6123      	str	r3, [r4, #16]
 8013c2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013c32:	fa5f fa8a 	uxtb.w	sl, sl
 8013c36:	f1ba 0f02 	cmp.w	sl, #2
 8013c3a:	d1ec      	bne.n	8013c16 <_scanf_float+0x2c6>
 8013c3c:	3d03      	subs	r5, #3
 8013c3e:	b2ed      	uxtb	r5, r5
 8013c40:	1b76      	subs	r6, r6, r5
 8013c42:	6823      	ldr	r3, [r4, #0]
 8013c44:	05da      	lsls	r2, r3, #23
 8013c46:	d52f      	bpl.n	8013ca8 <_scanf_float+0x358>
 8013c48:	055b      	lsls	r3, r3, #21
 8013c4a:	d510      	bpl.n	8013c6e <_scanf_float+0x31e>
 8013c4c:	455e      	cmp	r6, fp
 8013c4e:	f67f aebf 	bls.w	80139d0 <_scanf_float+0x80>
 8013c52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013c56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013c5a:	463a      	mov	r2, r7
 8013c5c:	4640      	mov	r0, r8
 8013c5e:	4798      	blx	r3
 8013c60:	6923      	ldr	r3, [r4, #16]
 8013c62:	3b01      	subs	r3, #1
 8013c64:	6123      	str	r3, [r4, #16]
 8013c66:	e7f1      	b.n	8013c4c <_scanf_float+0x2fc>
 8013c68:	46aa      	mov	sl, r5
 8013c6a:	9602      	str	r6, [sp, #8]
 8013c6c:	e7df      	b.n	8013c2e <_scanf_float+0x2de>
 8013c6e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8013c72:	6923      	ldr	r3, [r4, #16]
 8013c74:	2965      	cmp	r1, #101	; 0x65
 8013c76:	f103 33ff 	add.w	r3, r3, #4294967295
 8013c7a:	f106 35ff 	add.w	r5, r6, #4294967295
 8013c7e:	6123      	str	r3, [r4, #16]
 8013c80:	d00c      	beq.n	8013c9c <_scanf_float+0x34c>
 8013c82:	2945      	cmp	r1, #69	; 0x45
 8013c84:	d00a      	beq.n	8013c9c <_scanf_float+0x34c>
 8013c86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013c8a:	463a      	mov	r2, r7
 8013c8c:	4640      	mov	r0, r8
 8013c8e:	4798      	blx	r3
 8013c90:	6923      	ldr	r3, [r4, #16]
 8013c92:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8013c96:	3b01      	subs	r3, #1
 8013c98:	1eb5      	subs	r5, r6, #2
 8013c9a:	6123      	str	r3, [r4, #16]
 8013c9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013ca0:	463a      	mov	r2, r7
 8013ca2:	4640      	mov	r0, r8
 8013ca4:	4798      	blx	r3
 8013ca6:	462e      	mov	r6, r5
 8013ca8:	6825      	ldr	r5, [r4, #0]
 8013caa:	f015 0510 	ands.w	r5, r5, #16
 8013cae:	d158      	bne.n	8013d62 <_scanf_float+0x412>
 8013cb0:	7035      	strb	r5, [r6, #0]
 8013cb2:	6823      	ldr	r3, [r4, #0]
 8013cb4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013cb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013cbc:	d11c      	bne.n	8013cf8 <_scanf_float+0x3a8>
 8013cbe:	9b01      	ldr	r3, [sp, #4]
 8013cc0:	454b      	cmp	r3, r9
 8013cc2:	eba3 0209 	sub.w	r2, r3, r9
 8013cc6:	d124      	bne.n	8013d12 <_scanf_float+0x3c2>
 8013cc8:	2200      	movs	r2, #0
 8013cca:	4659      	mov	r1, fp
 8013ccc:	4640      	mov	r0, r8
 8013cce:	f002 fc2b 	bl	8016528 <_strtod_r>
 8013cd2:	9b03      	ldr	r3, [sp, #12]
 8013cd4:	6821      	ldr	r1, [r4, #0]
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	f011 0f02 	tst.w	r1, #2
 8013cdc:	ec57 6b10 	vmov	r6, r7, d0
 8013ce0:	f103 0204 	add.w	r2, r3, #4
 8013ce4:	d020      	beq.n	8013d28 <_scanf_float+0x3d8>
 8013ce6:	9903      	ldr	r1, [sp, #12]
 8013ce8:	600a      	str	r2, [r1, #0]
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	e9c3 6700 	strd	r6, r7, [r3]
 8013cf0:	68e3      	ldr	r3, [r4, #12]
 8013cf2:	3301      	adds	r3, #1
 8013cf4:	60e3      	str	r3, [r4, #12]
 8013cf6:	e66c      	b.n	80139d2 <_scanf_float+0x82>
 8013cf8:	9b04      	ldr	r3, [sp, #16]
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d0e4      	beq.n	8013cc8 <_scanf_float+0x378>
 8013cfe:	9905      	ldr	r1, [sp, #20]
 8013d00:	230a      	movs	r3, #10
 8013d02:	462a      	mov	r2, r5
 8013d04:	3101      	adds	r1, #1
 8013d06:	4640      	mov	r0, r8
 8013d08:	f002 fc96 	bl	8016638 <_strtol_r>
 8013d0c:	9b04      	ldr	r3, [sp, #16]
 8013d0e:	9e05      	ldr	r6, [sp, #20]
 8013d10:	1ac2      	subs	r2, r0, r3
 8013d12:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013d16:	429e      	cmp	r6, r3
 8013d18:	bf28      	it	cs
 8013d1a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8013d1e:	4912      	ldr	r1, [pc, #72]	; (8013d68 <_scanf_float+0x418>)
 8013d20:	4630      	mov	r0, r6
 8013d22:	f000 f8f9 	bl	8013f18 <siprintf>
 8013d26:	e7cf      	b.n	8013cc8 <_scanf_float+0x378>
 8013d28:	f011 0f04 	tst.w	r1, #4
 8013d2c:	9903      	ldr	r1, [sp, #12]
 8013d2e:	600a      	str	r2, [r1, #0]
 8013d30:	d1db      	bne.n	8013cea <_scanf_float+0x39a>
 8013d32:	f8d3 8000 	ldr.w	r8, [r3]
 8013d36:	ee10 2a10 	vmov	r2, s0
 8013d3a:	ee10 0a10 	vmov	r0, s0
 8013d3e:	463b      	mov	r3, r7
 8013d40:	4639      	mov	r1, r7
 8013d42:	f7ec ff1b 	bl	8000b7c <__aeabi_dcmpun>
 8013d46:	b128      	cbz	r0, 8013d54 <_scanf_float+0x404>
 8013d48:	4808      	ldr	r0, [pc, #32]	; (8013d6c <_scanf_float+0x41c>)
 8013d4a:	f000 fa67 	bl	801421c <nanf>
 8013d4e:	ed88 0a00 	vstr	s0, [r8]
 8013d52:	e7cd      	b.n	8013cf0 <_scanf_float+0x3a0>
 8013d54:	4630      	mov	r0, r6
 8013d56:	4639      	mov	r1, r7
 8013d58:	f7ec ff6e 	bl	8000c38 <__aeabi_d2f>
 8013d5c:	f8c8 0000 	str.w	r0, [r8]
 8013d60:	e7c6      	b.n	8013cf0 <_scanf_float+0x3a0>
 8013d62:	2500      	movs	r5, #0
 8013d64:	e635      	b.n	80139d2 <_scanf_float+0x82>
 8013d66:	bf00      	nop
 8013d68:	080188d0 	.word	0x080188d0
 8013d6c:	0801889b 	.word	0x0801889b

08013d70 <std>:
 8013d70:	2300      	movs	r3, #0
 8013d72:	b510      	push	{r4, lr}
 8013d74:	4604      	mov	r4, r0
 8013d76:	e9c0 3300 	strd	r3, r3, [r0]
 8013d7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013d7e:	6083      	str	r3, [r0, #8]
 8013d80:	8181      	strh	r1, [r0, #12]
 8013d82:	6643      	str	r3, [r0, #100]	; 0x64
 8013d84:	81c2      	strh	r2, [r0, #14]
 8013d86:	6183      	str	r3, [r0, #24]
 8013d88:	4619      	mov	r1, r3
 8013d8a:	2208      	movs	r2, #8
 8013d8c:	305c      	adds	r0, #92	; 0x5c
 8013d8e:	f000 f950 	bl	8014032 <memset>
 8013d92:	4b0d      	ldr	r3, [pc, #52]	; (8013dc8 <std+0x58>)
 8013d94:	6263      	str	r3, [r4, #36]	; 0x24
 8013d96:	4b0d      	ldr	r3, [pc, #52]	; (8013dcc <std+0x5c>)
 8013d98:	62a3      	str	r3, [r4, #40]	; 0x28
 8013d9a:	4b0d      	ldr	r3, [pc, #52]	; (8013dd0 <std+0x60>)
 8013d9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013d9e:	4b0d      	ldr	r3, [pc, #52]	; (8013dd4 <std+0x64>)
 8013da0:	6323      	str	r3, [r4, #48]	; 0x30
 8013da2:	4b0d      	ldr	r3, [pc, #52]	; (8013dd8 <std+0x68>)
 8013da4:	6224      	str	r4, [r4, #32]
 8013da6:	429c      	cmp	r4, r3
 8013da8:	d006      	beq.n	8013db8 <std+0x48>
 8013daa:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8013dae:	4294      	cmp	r4, r2
 8013db0:	d002      	beq.n	8013db8 <std+0x48>
 8013db2:	33d0      	adds	r3, #208	; 0xd0
 8013db4:	429c      	cmp	r4, r3
 8013db6:	d105      	bne.n	8013dc4 <std+0x54>
 8013db8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013dc0:	f000 ba1a 	b.w	80141f8 <__retarget_lock_init_recursive>
 8013dc4:	bd10      	pop	{r4, pc}
 8013dc6:	bf00      	nop
 8013dc8:	08013f59 	.word	0x08013f59
 8013dcc:	08013f7b 	.word	0x08013f7b
 8013dd0:	08013fb3 	.word	0x08013fb3
 8013dd4:	08013fd7 	.word	0x08013fd7
 8013dd8:	2000099c 	.word	0x2000099c

08013ddc <stdio_exit_handler>:
 8013ddc:	4a02      	ldr	r2, [pc, #8]	; (8013de8 <stdio_exit_handler+0xc>)
 8013dde:	4903      	ldr	r1, [pc, #12]	; (8013dec <stdio_exit_handler+0x10>)
 8013de0:	4803      	ldr	r0, [pc, #12]	; (8013df0 <stdio_exit_handler+0x14>)
 8013de2:	f000 b87b 	b.w	8013edc <_fwalk_sglue>
 8013de6:	bf00      	nop
 8013de8:	20000078 	.word	0x20000078
 8013dec:	08016c81 	.word	0x08016c81
 8013df0:	20000084 	.word	0x20000084

08013df4 <cleanup_stdio>:
 8013df4:	6841      	ldr	r1, [r0, #4]
 8013df6:	4b0c      	ldr	r3, [pc, #48]	; (8013e28 <cleanup_stdio+0x34>)
 8013df8:	4299      	cmp	r1, r3
 8013dfa:	b510      	push	{r4, lr}
 8013dfc:	4604      	mov	r4, r0
 8013dfe:	d001      	beq.n	8013e04 <cleanup_stdio+0x10>
 8013e00:	f002 ff3e 	bl	8016c80 <_fflush_r>
 8013e04:	68a1      	ldr	r1, [r4, #8]
 8013e06:	4b09      	ldr	r3, [pc, #36]	; (8013e2c <cleanup_stdio+0x38>)
 8013e08:	4299      	cmp	r1, r3
 8013e0a:	d002      	beq.n	8013e12 <cleanup_stdio+0x1e>
 8013e0c:	4620      	mov	r0, r4
 8013e0e:	f002 ff37 	bl	8016c80 <_fflush_r>
 8013e12:	68e1      	ldr	r1, [r4, #12]
 8013e14:	4b06      	ldr	r3, [pc, #24]	; (8013e30 <cleanup_stdio+0x3c>)
 8013e16:	4299      	cmp	r1, r3
 8013e18:	d004      	beq.n	8013e24 <cleanup_stdio+0x30>
 8013e1a:	4620      	mov	r0, r4
 8013e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013e20:	f002 bf2e 	b.w	8016c80 <_fflush_r>
 8013e24:	bd10      	pop	{r4, pc}
 8013e26:	bf00      	nop
 8013e28:	2000099c 	.word	0x2000099c
 8013e2c:	20000a04 	.word	0x20000a04
 8013e30:	20000a6c 	.word	0x20000a6c

08013e34 <global_stdio_init.part.0>:
 8013e34:	b510      	push	{r4, lr}
 8013e36:	4b0b      	ldr	r3, [pc, #44]	; (8013e64 <global_stdio_init.part.0+0x30>)
 8013e38:	4c0b      	ldr	r4, [pc, #44]	; (8013e68 <global_stdio_init.part.0+0x34>)
 8013e3a:	4a0c      	ldr	r2, [pc, #48]	; (8013e6c <global_stdio_init.part.0+0x38>)
 8013e3c:	601a      	str	r2, [r3, #0]
 8013e3e:	4620      	mov	r0, r4
 8013e40:	2200      	movs	r2, #0
 8013e42:	2104      	movs	r1, #4
 8013e44:	f7ff ff94 	bl	8013d70 <std>
 8013e48:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8013e4c:	2201      	movs	r2, #1
 8013e4e:	2109      	movs	r1, #9
 8013e50:	f7ff ff8e 	bl	8013d70 <std>
 8013e54:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8013e58:	2202      	movs	r2, #2
 8013e5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013e5e:	2112      	movs	r1, #18
 8013e60:	f7ff bf86 	b.w	8013d70 <std>
 8013e64:	20000ad4 	.word	0x20000ad4
 8013e68:	2000099c 	.word	0x2000099c
 8013e6c:	08013ddd 	.word	0x08013ddd

08013e70 <__sfp_lock_acquire>:
 8013e70:	4801      	ldr	r0, [pc, #4]	; (8013e78 <__sfp_lock_acquire+0x8>)
 8013e72:	f000 b9c2 	b.w	80141fa <__retarget_lock_acquire_recursive>
 8013e76:	bf00      	nop
 8013e78:	20000add 	.word	0x20000add

08013e7c <__sfp_lock_release>:
 8013e7c:	4801      	ldr	r0, [pc, #4]	; (8013e84 <__sfp_lock_release+0x8>)
 8013e7e:	f000 b9bd 	b.w	80141fc <__retarget_lock_release_recursive>
 8013e82:	bf00      	nop
 8013e84:	20000add 	.word	0x20000add

08013e88 <__sinit>:
 8013e88:	b510      	push	{r4, lr}
 8013e8a:	4604      	mov	r4, r0
 8013e8c:	f7ff fff0 	bl	8013e70 <__sfp_lock_acquire>
 8013e90:	6a23      	ldr	r3, [r4, #32]
 8013e92:	b11b      	cbz	r3, 8013e9c <__sinit+0x14>
 8013e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013e98:	f7ff bff0 	b.w	8013e7c <__sfp_lock_release>
 8013e9c:	4b04      	ldr	r3, [pc, #16]	; (8013eb0 <__sinit+0x28>)
 8013e9e:	6223      	str	r3, [r4, #32]
 8013ea0:	4b04      	ldr	r3, [pc, #16]	; (8013eb4 <__sinit+0x2c>)
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d1f5      	bne.n	8013e94 <__sinit+0xc>
 8013ea8:	f7ff ffc4 	bl	8013e34 <global_stdio_init.part.0>
 8013eac:	e7f2      	b.n	8013e94 <__sinit+0xc>
 8013eae:	bf00      	nop
 8013eb0:	08013df5 	.word	0x08013df5
 8013eb4:	20000ad4 	.word	0x20000ad4

08013eb8 <fiprintf>:
 8013eb8:	b40e      	push	{r1, r2, r3}
 8013eba:	b503      	push	{r0, r1, lr}
 8013ebc:	4601      	mov	r1, r0
 8013ebe:	ab03      	add	r3, sp, #12
 8013ec0:	4805      	ldr	r0, [pc, #20]	; (8013ed8 <fiprintf+0x20>)
 8013ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ec6:	6800      	ldr	r0, [r0, #0]
 8013ec8:	9301      	str	r3, [sp, #4]
 8013eca:	f002 fd39 	bl	8016940 <_vfiprintf_r>
 8013ece:	b002      	add	sp, #8
 8013ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8013ed4:	b003      	add	sp, #12
 8013ed6:	4770      	bx	lr
 8013ed8:	200000d0 	.word	0x200000d0

08013edc <_fwalk_sglue>:
 8013edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ee0:	4607      	mov	r7, r0
 8013ee2:	4688      	mov	r8, r1
 8013ee4:	4614      	mov	r4, r2
 8013ee6:	2600      	movs	r6, #0
 8013ee8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013eec:	f1b9 0901 	subs.w	r9, r9, #1
 8013ef0:	d505      	bpl.n	8013efe <_fwalk_sglue+0x22>
 8013ef2:	6824      	ldr	r4, [r4, #0]
 8013ef4:	2c00      	cmp	r4, #0
 8013ef6:	d1f7      	bne.n	8013ee8 <_fwalk_sglue+0xc>
 8013ef8:	4630      	mov	r0, r6
 8013efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013efe:	89ab      	ldrh	r3, [r5, #12]
 8013f00:	2b01      	cmp	r3, #1
 8013f02:	d907      	bls.n	8013f14 <_fwalk_sglue+0x38>
 8013f04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013f08:	3301      	adds	r3, #1
 8013f0a:	d003      	beq.n	8013f14 <_fwalk_sglue+0x38>
 8013f0c:	4629      	mov	r1, r5
 8013f0e:	4638      	mov	r0, r7
 8013f10:	47c0      	blx	r8
 8013f12:	4306      	orrs	r6, r0
 8013f14:	3568      	adds	r5, #104	; 0x68
 8013f16:	e7e9      	b.n	8013eec <_fwalk_sglue+0x10>

08013f18 <siprintf>:
 8013f18:	b40e      	push	{r1, r2, r3}
 8013f1a:	b500      	push	{lr}
 8013f1c:	b09c      	sub	sp, #112	; 0x70
 8013f1e:	ab1d      	add	r3, sp, #116	; 0x74
 8013f20:	9002      	str	r0, [sp, #8]
 8013f22:	9006      	str	r0, [sp, #24]
 8013f24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013f28:	4809      	ldr	r0, [pc, #36]	; (8013f50 <siprintf+0x38>)
 8013f2a:	9107      	str	r1, [sp, #28]
 8013f2c:	9104      	str	r1, [sp, #16]
 8013f2e:	4909      	ldr	r1, [pc, #36]	; (8013f54 <siprintf+0x3c>)
 8013f30:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f34:	9105      	str	r1, [sp, #20]
 8013f36:	6800      	ldr	r0, [r0, #0]
 8013f38:	9301      	str	r3, [sp, #4]
 8013f3a:	a902      	add	r1, sp, #8
 8013f3c:	f002 fbd8 	bl	80166f0 <_svfiprintf_r>
 8013f40:	9b02      	ldr	r3, [sp, #8]
 8013f42:	2200      	movs	r2, #0
 8013f44:	701a      	strb	r2, [r3, #0]
 8013f46:	b01c      	add	sp, #112	; 0x70
 8013f48:	f85d eb04 	ldr.w	lr, [sp], #4
 8013f4c:	b003      	add	sp, #12
 8013f4e:	4770      	bx	lr
 8013f50:	200000d0 	.word	0x200000d0
 8013f54:	ffff0208 	.word	0xffff0208

08013f58 <__sread>:
 8013f58:	b510      	push	{r4, lr}
 8013f5a:	460c      	mov	r4, r1
 8013f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f60:	f000 f8d8 	bl	8014114 <_read_r>
 8013f64:	2800      	cmp	r0, #0
 8013f66:	bfab      	itete	ge
 8013f68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013f6a:	89a3      	ldrhlt	r3, [r4, #12]
 8013f6c:	181b      	addge	r3, r3, r0
 8013f6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013f72:	bfac      	ite	ge
 8013f74:	6563      	strge	r3, [r4, #84]	; 0x54
 8013f76:	81a3      	strhlt	r3, [r4, #12]
 8013f78:	bd10      	pop	{r4, pc}

08013f7a <__swrite>:
 8013f7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f7e:	461f      	mov	r7, r3
 8013f80:	898b      	ldrh	r3, [r1, #12]
 8013f82:	05db      	lsls	r3, r3, #23
 8013f84:	4605      	mov	r5, r0
 8013f86:	460c      	mov	r4, r1
 8013f88:	4616      	mov	r6, r2
 8013f8a:	d505      	bpl.n	8013f98 <__swrite+0x1e>
 8013f8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013f90:	2302      	movs	r3, #2
 8013f92:	2200      	movs	r2, #0
 8013f94:	f000 f8ac 	bl	80140f0 <_lseek_r>
 8013f98:	89a3      	ldrh	r3, [r4, #12]
 8013f9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013f9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013fa2:	81a3      	strh	r3, [r4, #12]
 8013fa4:	4632      	mov	r2, r6
 8013fa6:	463b      	mov	r3, r7
 8013fa8:	4628      	mov	r0, r5
 8013faa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fae:	f000 b8e7 	b.w	8014180 <_write_r>

08013fb2 <__sseek>:
 8013fb2:	b510      	push	{r4, lr}
 8013fb4:	460c      	mov	r4, r1
 8013fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fba:	f000 f899 	bl	80140f0 <_lseek_r>
 8013fbe:	1c43      	adds	r3, r0, #1
 8013fc0:	89a3      	ldrh	r3, [r4, #12]
 8013fc2:	bf15      	itete	ne
 8013fc4:	6560      	strne	r0, [r4, #84]	; 0x54
 8013fc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013fca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013fce:	81a3      	strheq	r3, [r4, #12]
 8013fd0:	bf18      	it	ne
 8013fd2:	81a3      	strhne	r3, [r4, #12]
 8013fd4:	bd10      	pop	{r4, pc}

08013fd6 <__sclose>:
 8013fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fda:	f000 b879 	b.w	80140d0 <_close_r>

08013fde <memcmp>:
 8013fde:	b510      	push	{r4, lr}
 8013fe0:	3901      	subs	r1, #1
 8013fe2:	4402      	add	r2, r0
 8013fe4:	4290      	cmp	r0, r2
 8013fe6:	d101      	bne.n	8013fec <memcmp+0xe>
 8013fe8:	2000      	movs	r0, #0
 8013fea:	e005      	b.n	8013ff8 <memcmp+0x1a>
 8013fec:	7803      	ldrb	r3, [r0, #0]
 8013fee:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013ff2:	42a3      	cmp	r3, r4
 8013ff4:	d001      	beq.n	8013ffa <memcmp+0x1c>
 8013ff6:	1b18      	subs	r0, r3, r4
 8013ff8:	bd10      	pop	{r4, pc}
 8013ffa:	3001      	adds	r0, #1
 8013ffc:	e7f2      	b.n	8013fe4 <memcmp+0x6>

08013ffe <memmove>:
 8013ffe:	4288      	cmp	r0, r1
 8014000:	b510      	push	{r4, lr}
 8014002:	eb01 0402 	add.w	r4, r1, r2
 8014006:	d902      	bls.n	801400e <memmove+0x10>
 8014008:	4284      	cmp	r4, r0
 801400a:	4623      	mov	r3, r4
 801400c:	d807      	bhi.n	801401e <memmove+0x20>
 801400e:	1e43      	subs	r3, r0, #1
 8014010:	42a1      	cmp	r1, r4
 8014012:	d008      	beq.n	8014026 <memmove+0x28>
 8014014:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014018:	f803 2f01 	strb.w	r2, [r3, #1]!
 801401c:	e7f8      	b.n	8014010 <memmove+0x12>
 801401e:	4402      	add	r2, r0
 8014020:	4601      	mov	r1, r0
 8014022:	428a      	cmp	r2, r1
 8014024:	d100      	bne.n	8014028 <memmove+0x2a>
 8014026:	bd10      	pop	{r4, pc}
 8014028:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801402c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014030:	e7f7      	b.n	8014022 <memmove+0x24>

08014032 <memset>:
 8014032:	4402      	add	r2, r0
 8014034:	4603      	mov	r3, r0
 8014036:	4293      	cmp	r3, r2
 8014038:	d100      	bne.n	801403c <memset+0xa>
 801403a:	4770      	bx	lr
 801403c:	f803 1b01 	strb.w	r1, [r3], #1
 8014040:	e7f9      	b.n	8014036 <memset+0x4>

08014042 <strncpy>:
 8014042:	b510      	push	{r4, lr}
 8014044:	3901      	subs	r1, #1
 8014046:	4603      	mov	r3, r0
 8014048:	b132      	cbz	r2, 8014058 <strncpy+0x16>
 801404a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801404e:	f803 4b01 	strb.w	r4, [r3], #1
 8014052:	3a01      	subs	r2, #1
 8014054:	2c00      	cmp	r4, #0
 8014056:	d1f7      	bne.n	8014048 <strncpy+0x6>
 8014058:	441a      	add	r2, r3
 801405a:	2100      	movs	r1, #0
 801405c:	4293      	cmp	r3, r2
 801405e:	d100      	bne.n	8014062 <strncpy+0x20>
 8014060:	bd10      	pop	{r4, pc}
 8014062:	f803 1b01 	strb.w	r1, [r3], #1
 8014066:	e7f9      	b.n	801405c <strncpy+0x1a>

08014068 <_raise_r>:
 8014068:	291f      	cmp	r1, #31
 801406a:	b538      	push	{r3, r4, r5, lr}
 801406c:	4604      	mov	r4, r0
 801406e:	460d      	mov	r5, r1
 8014070:	d904      	bls.n	801407c <_raise_r+0x14>
 8014072:	2316      	movs	r3, #22
 8014074:	6003      	str	r3, [r0, #0]
 8014076:	f04f 30ff 	mov.w	r0, #4294967295
 801407a:	bd38      	pop	{r3, r4, r5, pc}
 801407c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801407e:	b112      	cbz	r2, 8014086 <_raise_r+0x1e>
 8014080:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014084:	b94b      	cbnz	r3, 801409a <_raise_r+0x32>
 8014086:	4620      	mov	r0, r4
 8014088:	f000 f868 	bl	801415c <_getpid_r>
 801408c:	462a      	mov	r2, r5
 801408e:	4601      	mov	r1, r0
 8014090:	4620      	mov	r0, r4
 8014092:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014096:	f000 b84f 	b.w	8014138 <_kill_r>
 801409a:	2b01      	cmp	r3, #1
 801409c:	d00a      	beq.n	80140b4 <_raise_r+0x4c>
 801409e:	1c59      	adds	r1, r3, #1
 80140a0:	d103      	bne.n	80140aa <_raise_r+0x42>
 80140a2:	2316      	movs	r3, #22
 80140a4:	6003      	str	r3, [r0, #0]
 80140a6:	2001      	movs	r0, #1
 80140a8:	e7e7      	b.n	801407a <_raise_r+0x12>
 80140aa:	2400      	movs	r4, #0
 80140ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80140b0:	4628      	mov	r0, r5
 80140b2:	4798      	blx	r3
 80140b4:	2000      	movs	r0, #0
 80140b6:	e7e0      	b.n	801407a <_raise_r+0x12>

080140b8 <raise>:
 80140b8:	4b02      	ldr	r3, [pc, #8]	; (80140c4 <raise+0xc>)
 80140ba:	4601      	mov	r1, r0
 80140bc:	6818      	ldr	r0, [r3, #0]
 80140be:	f7ff bfd3 	b.w	8014068 <_raise_r>
 80140c2:	bf00      	nop
 80140c4:	200000d0 	.word	0x200000d0

080140c8 <_localeconv_r>:
 80140c8:	4800      	ldr	r0, [pc, #0]	; (80140cc <_localeconv_r+0x4>)
 80140ca:	4770      	bx	lr
 80140cc:	200001c4 	.word	0x200001c4

080140d0 <_close_r>:
 80140d0:	b538      	push	{r3, r4, r5, lr}
 80140d2:	4d06      	ldr	r5, [pc, #24]	; (80140ec <_close_r+0x1c>)
 80140d4:	2300      	movs	r3, #0
 80140d6:	4604      	mov	r4, r0
 80140d8:	4608      	mov	r0, r1
 80140da:	602b      	str	r3, [r5, #0]
 80140dc:	f7f5 f9e1 	bl	80094a2 <_close>
 80140e0:	1c43      	adds	r3, r0, #1
 80140e2:	d102      	bne.n	80140ea <_close_r+0x1a>
 80140e4:	682b      	ldr	r3, [r5, #0]
 80140e6:	b103      	cbz	r3, 80140ea <_close_r+0x1a>
 80140e8:	6023      	str	r3, [r4, #0]
 80140ea:	bd38      	pop	{r3, r4, r5, pc}
 80140ec:	20000ad8 	.word	0x20000ad8

080140f0 <_lseek_r>:
 80140f0:	b538      	push	{r3, r4, r5, lr}
 80140f2:	4d07      	ldr	r5, [pc, #28]	; (8014110 <_lseek_r+0x20>)
 80140f4:	4604      	mov	r4, r0
 80140f6:	4608      	mov	r0, r1
 80140f8:	4611      	mov	r1, r2
 80140fa:	2200      	movs	r2, #0
 80140fc:	602a      	str	r2, [r5, #0]
 80140fe:	461a      	mov	r2, r3
 8014100:	f7f5 f9f6 	bl	80094f0 <_lseek>
 8014104:	1c43      	adds	r3, r0, #1
 8014106:	d102      	bne.n	801410e <_lseek_r+0x1e>
 8014108:	682b      	ldr	r3, [r5, #0]
 801410a:	b103      	cbz	r3, 801410e <_lseek_r+0x1e>
 801410c:	6023      	str	r3, [r4, #0]
 801410e:	bd38      	pop	{r3, r4, r5, pc}
 8014110:	20000ad8 	.word	0x20000ad8

08014114 <_read_r>:
 8014114:	b538      	push	{r3, r4, r5, lr}
 8014116:	4d07      	ldr	r5, [pc, #28]	; (8014134 <_read_r+0x20>)
 8014118:	4604      	mov	r4, r0
 801411a:	4608      	mov	r0, r1
 801411c:	4611      	mov	r1, r2
 801411e:	2200      	movs	r2, #0
 8014120:	602a      	str	r2, [r5, #0]
 8014122:	461a      	mov	r2, r3
 8014124:	f7f5 f984 	bl	8009430 <_read>
 8014128:	1c43      	adds	r3, r0, #1
 801412a:	d102      	bne.n	8014132 <_read_r+0x1e>
 801412c:	682b      	ldr	r3, [r5, #0]
 801412e:	b103      	cbz	r3, 8014132 <_read_r+0x1e>
 8014130:	6023      	str	r3, [r4, #0]
 8014132:	bd38      	pop	{r3, r4, r5, pc}
 8014134:	20000ad8 	.word	0x20000ad8

08014138 <_kill_r>:
 8014138:	b538      	push	{r3, r4, r5, lr}
 801413a:	4d07      	ldr	r5, [pc, #28]	; (8014158 <_kill_r+0x20>)
 801413c:	2300      	movs	r3, #0
 801413e:	4604      	mov	r4, r0
 8014140:	4608      	mov	r0, r1
 8014142:	4611      	mov	r1, r2
 8014144:	602b      	str	r3, [r5, #0]
 8014146:	f7f5 f959 	bl	80093fc <_kill>
 801414a:	1c43      	adds	r3, r0, #1
 801414c:	d102      	bne.n	8014154 <_kill_r+0x1c>
 801414e:	682b      	ldr	r3, [r5, #0]
 8014150:	b103      	cbz	r3, 8014154 <_kill_r+0x1c>
 8014152:	6023      	str	r3, [r4, #0]
 8014154:	bd38      	pop	{r3, r4, r5, pc}
 8014156:	bf00      	nop
 8014158:	20000ad8 	.word	0x20000ad8

0801415c <_getpid_r>:
 801415c:	f7f5 b946 	b.w	80093ec <_getpid>

08014160 <_sbrk_r>:
 8014160:	b538      	push	{r3, r4, r5, lr}
 8014162:	4d06      	ldr	r5, [pc, #24]	; (801417c <_sbrk_r+0x1c>)
 8014164:	2300      	movs	r3, #0
 8014166:	4604      	mov	r4, r0
 8014168:	4608      	mov	r0, r1
 801416a:	602b      	str	r3, [r5, #0]
 801416c:	f7f5 f9ce 	bl	800950c <_sbrk>
 8014170:	1c43      	adds	r3, r0, #1
 8014172:	d102      	bne.n	801417a <_sbrk_r+0x1a>
 8014174:	682b      	ldr	r3, [r5, #0]
 8014176:	b103      	cbz	r3, 801417a <_sbrk_r+0x1a>
 8014178:	6023      	str	r3, [r4, #0]
 801417a:	bd38      	pop	{r3, r4, r5, pc}
 801417c:	20000ad8 	.word	0x20000ad8

08014180 <_write_r>:
 8014180:	b538      	push	{r3, r4, r5, lr}
 8014182:	4d07      	ldr	r5, [pc, #28]	; (80141a0 <_write_r+0x20>)
 8014184:	4604      	mov	r4, r0
 8014186:	4608      	mov	r0, r1
 8014188:	4611      	mov	r1, r2
 801418a:	2200      	movs	r2, #0
 801418c:	602a      	str	r2, [r5, #0]
 801418e:	461a      	mov	r2, r3
 8014190:	f7f5 f96b 	bl	800946a <_write>
 8014194:	1c43      	adds	r3, r0, #1
 8014196:	d102      	bne.n	801419e <_write_r+0x1e>
 8014198:	682b      	ldr	r3, [r5, #0]
 801419a:	b103      	cbz	r3, 801419e <_write_r+0x1e>
 801419c:	6023      	str	r3, [r4, #0]
 801419e:	bd38      	pop	{r3, r4, r5, pc}
 80141a0:	20000ad8 	.word	0x20000ad8

080141a4 <__errno>:
 80141a4:	4b01      	ldr	r3, [pc, #4]	; (80141ac <__errno+0x8>)
 80141a6:	6818      	ldr	r0, [r3, #0]
 80141a8:	4770      	bx	lr
 80141aa:	bf00      	nop
 80141ac:	200000d0 	.word	0x200000d0

080141b0 <__libc_init_array>:
 80141b0:	b570      	push	{r4, r5, r6, lr}
 80141b2:	4d0d      	ldr	r5, [pc, #52]	; (80141e8 <__libc_init_array+0x38>)
 80141b4:	4c0d      	ldr	r4, [pc, #52]	; (80141ec <__libc_init_array+0x3c>)
 80141b6:	1b64      	subs	r4, r4, r5
 80141b8:	10a4      	asrs	r4, r4, #2
 80141ba:	2600      	movs	r6, #0
 80141bc:	42a6      	cmp	r6, r4
 80141be:	d109      	bne.n	80141d4 <__libc_init_array+0x24>
 80141c0:	4d0b      	ldr	r5, [pc, #44]	; (80141f0 <__libc_init_array+0x40>)
 80141c2:	4c0c      	ldr	r4, [pc, #48]	; (80141f4 <__libc_init_array+0x44>)
 80141c4:	f003 fa7c 	bl	80176c0 <_init>
 80141c8:	1b64      	subs	r4, r4, r5
 80141ca:	10a4      	asrs	r4, r4, #2
 80141cc:	2600      	movs	r6, #0
 80141ce:	42a6      	cmp	r6, r4
 80141d0:	d105      	bne.n	80141de <__libc_init_array+0x2e>
 80141d2:	bd70      	pop	{r4, r5, r6, pc}
 80141d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80141d8:	4798      	blx	r3
 80141da:	3601      	adds	r6, #1
 80141dc:	e7ee      	b.n	80141bc <__libc_init_array+0xc>
 80141de:	f855 3b04 	ldr.w	r3, [r5], #4
 80141e2:	4798      	blx	r3
 80141e4:	3601      	adds	r6, #1
 80141e6:	e7f2      	b.n	80141ce <__libc_init_array+0x1e>
 80141e8:	08018c94 	.word	0x08018c94
 80141ec:	08018c94 	.word	0x08018c94
 80141f0:	08018c94 	.word	0x08018c94
 80141f4:	08018ca4 	.word	0x08018ca4

080141f8 <__retarget_lock_init_recursive>:
 80141f8:	4770      	bx	lr

080141fa <__retarget_lock_acquire_recursive>:
 80141fa:	4770      	bx	lr

080141fc <__retarget_lock_release_recursive>:
 80141fc:	4770      	bx	lr

080141fe <memcpy>:
 80141fe:	440a      	add	r2, r1
 8014200:	4291      	cmp	r1, r2
 8014202:	f100 33ff 	add.w	r3, r0, #4294967295
 8014206:	d100      	bne.n	801420a <memcpy+0xc>
 8014208:	4770      	bx	lr
 801420a:	b510      	push	{r4, lr}
 801420c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014210:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014214:	4291      	cmp	r1, r2
 8014216:	d1f9      	bne.n	801420c <memcpy+0xe>
 8014218:	bd10      	pop	{r4, pc}
	...

0801421c <nanf>:
 801421c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014224 <nanf+0x8>
 8014220:	4770      	bx	lr
 8014222:	bf00      	nop
 8014224:	7fc00000 	.word	0x7fc00000

08014228 <quorem>:
 8014228:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801422c:	6903      	ldr	r3, [r0, #16]
 801422e:	690c      	ldr	r4, [r1, #16]
 8014230:	42a3      	cmp	r3, r4
 8014232:	4607      	mov	r7, r0
 8014234:	db7e      	blt.n	8014334 <quorem+0x10c>
 8014236:	3c01      	subs	r4, #1
 8014238:	f101 0814 	add.w	r8, r1, #20
 801423c:	f100 0514 	add.w	r5, r0, #20
 8014240:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014244:	9301      	str	r3, [sp, #4]
 8014246:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801424a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801424e:	3301      	adds	r3, #1
 8014250:	429a      	cmp	r2, r3
 8014252:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8014256:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801425a:	fbb2 f6f3 	udiv	r6, r2, r3
 801425e:	d331      	bcc.n	80142c4 <quorem+0x9c>
 8014260:	f04f 0e00 	mov.w	lr, #0
 8014264:	4640      	mov	r0, r8
 8014266:	46ac      	mov	ip, r5
 8014268:	46f2      	mov	sl, lr
 801426a:	f850 2b04 	ldr.w	r2, [r0], #4
 801426e:	b293      	uxth	r3, r2
 8014270:	fb06 e303 	mla	r3, r6, r3, lr
 8014274:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8014278:	0c1a      	lsrs	r2, r3, #16
 801427a:	b29b      	uxth	r3, r3
 801427c:	ebaa 0303 	sub.w	r3, sl, r3
 8014280:	f8dc a000 	ldr.w	sl, [ip]
 8014284:	fa13 f38a 	uxtah	r3, r3, sl
 8014288:	fb06 220e 	mla	r2, r6, lr, r2
 801428c:	9300      	str	r3, [sp, #0]
 801428e:	9b00      	ldr	r3, [sp, #0]
 8014290:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8014294:	b292      	uxth	r2, r2
 8014296:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801429a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801429e:	f8bd 3000 	ldrh.w	r3, [sp]
 80142a2:	4581      	cmp	r9, r0
 80142a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80142a8:	f84c 3b04 	str.w	r3, [ip], #4
 80142ac:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80142b0:	d2db      	bcs.n	801426a <quorem+0x42>
 80142b2:	f855 300b 	ldr.w	r3, [r5, fp]
 80142b6:	b92b      	cbnz	r3, 80142c4 <quorem+0x9c>
 80142b8:	9b01      	ldr	r3, [sp, #4]
 80142ba:	3b04      	subs	r3, #4
 80142bc:	429d      	cmp	r5, r3
 80142be:	461a      	mov	r2, r3
 80142c0:	d32c      	bcc.n	801431c <quorem+0xf4>
 80142c2:	613c      	str	r4, [r7, #16]
 80142c4:	4638      	mov	r0, r7
 80142c6:	f001 f93b 	bl	8015540 <__mcmp>
 80142ca:	2800      	cmp	r0, #0
 80142cc:	db22      	blt.n	8014314 <quorem+0xec>
 80142ce:	3601      	adds	r6, #1
 80142d0:	4629      	mov	r1, r5
 80142d2:	2000      	movs	r0, #0
 80142d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80142d8:	f8d1 c000 	ldr.w	ip, [r1]
 80142dc:	b293      	uxth	r3, r2
 80142de:	1ac3      	subs	r3, r0, r3
 80142e0:	0c12      	lsrs	r2, r2, #16
 80142e2:	fa13 f38c 	uxtah	r3, r3, ip
 80142e6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80142ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80142ee:	b29b      	uxth	r3, r3
 80142f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80142f4:	45c1      	cmp	r9, r8
 80142f6:	f841 3b04 	str.w	r3, [r1], #4
 80142fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80142fe:	d2e9      	bcs.n	80142d4 <quorem+0xac>
 8014300:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014304:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014308:	b922      	cbnz	r2, 8014314 <quorem+0xec>
 801430a:	3b04      	subs	r3, #4
 801430c:	429d      	cmp	r5, r3
 801430e:	461a      	mov	r2, r3
 8014310:	d30a      	bcc.n	8014328 <quorem+0x100>
 8014312:	613c      	str	r4, [r7, #16]
 8014314:	4630      	mov	r0, r6
 8014316:	b003      	add	sp, #12
 8014318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801431c:	6812      	ldr	r2, [r2, #0]
 801431e:	3b04      	subs	r3, #4
 8014320:	2a00      	cmp	r2, #0
 8014322:	d1ce      	bne.n	80142c2 <quorem+0x9a>
 8014324:	3c01      	subs	r4, #1
 8014326:	e7c9      	b.n	80142bc <quorem+0x94>
 8014328:	6812      	ldr	r2, [r2, #0]
 801432a:	3b04      	subs	r3, #4
 801432c:	2a00      	cmp	r2, #0
 801432e:	d1f0      	bne.n	8014312 <quorem+0xea>
 8014330:	3c01      	subs	r4, #1
 8014332:	e7eb      	b.n	801430c <quorem+0xe4>
 8014334:	2000      	movs	r0, #0
 8014336:	e7ee      	b.n	8014316 <quorem+0xee>

08014338 <_dtoa_r>:
 8014338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801433c:	ed2d 8b04 	vpush	{d8-d9}
 8014340:	69c5      	ldr	r5, [r0, #28]
 8014342:	b093      	sub	sp, #76	; 0x4c
 8014344:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014348:	ec57 6b10 	vmov	r6, r7, d0
 801434c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014350:	9107      	str	r1, [sp, #28]
 8014352:	4604      	mov	r4, r0
 8014354:	920a      	str	r2, [sp, #40]	; 0x28
 8014356:	930d      	str	r3, [sp, #52]	; 0x34
 8014358:	b975      	cbnz	r5, 8014378 <_dtoa_r+0x40>
 801435a:	2010      	movs	r0, #16
 801435c:	f7fe fdd6 	bl	8012f0c <malloc>
 8014360:	4602      	mov	r2, r0
 8014362:	61e0      	str	r0, [r4, #28]
 8014364:	b920      	cbnz	r0, 8014370 <_dtoa_r+0x38>
 8014366:	4bae      	ldr	r3, [pc, #696]	; (8014620 <_dtoa_r+0x2e8>)
 8014368:	21ef      	movs	r1, #239	; 0xef
 801436a:	48ae      	ldr	r0, [pc, #696]	; (8014624 <_dtoa_r+0x2ec>)
 801436c:	f7fe fd9e 	bl	8012eac <__assert_func>
 8014370:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014374:	6005      	str	r5, [r0, #0]
 8014376:	60c5      	str	r5, [r0, #12]
 8014378:	69e3      	ldr	r3, [r4, #28]
 801437a:	6819      	ldr	r1, [r3, #0]
 801437c:	b151      	cbz	r1, 8014394 <_dtoa_r+0x5c>
 801437e:	685a      	ldr	r2, [r3, #4]
 8014380:	604a      	str	r2, [r1, #4]
 8014382:	2301      	movs	r3, #1
 8014384:	4093      	lsls	r3, r2
 8014386:	608b      	str	r3, [r1, #8]
 8014388:	4620      	mov	r0, r4
 801438a:	f000 fe53 	bl	8015034 <_Bfree>
 801438e:	69e3      	ldr	r3, [r4, #28]
 8014390:	2200      	movs	r2, #0
 8014392:	601a      	str	r2, [r3, #0]
 8014394:	1e3b      	subs	r3, r7, #0
 8014396:	bfbb      	ittet	lt
 8014398:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801439c:	9303      	strlt	r3, [sp, #12]
 801439e:	2300      	movge	r3, #0
 80143a0:	2201      	movlt	r2, #1
 80143a2:	bfac      	ite	ge
 80143a4:	f8c8 3000 	strge.w	r3, [r8]
 80143a8:	f8c8 2000 	strlt.w	r2, [r8]
 80143ac:	4b9e      	ldr	r3, [pc, #632]	; (8014628 <_dtoa_r+0x2f0>)
 80143ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80143b2:	ea33 0308 	bics.w	r3, r3, r8
 80143b6:	d11b      	bne.n	80143f0 <_dtoa_r+0xb8>
 80143b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80143ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80143be:	6013      	str	r3, [r2, #0]
 80143c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80143c4:	4333      	orrs	r3, r6
 80143c6:	f000 8593 	beq.w	8014ef0 <_dtoa_r+0xbb8>
 80143ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80143cc:	b963      	cbnz	r3, 80143e8 <_dtoa_r+0xb0>
 80143ce:	4b97      	ldr	r3, [pc, #604]	; (801462c <_dtoa_r+0x2f4>)
 80143d0:	e027      	b.n	8014422 <_dtoa_r+0xea>
 80143d2:	4b97      	ldr	r3, [pc, #604]	; (8014630 <_dtoa_r+0x2f8>)
 80143d4:	9300      	str	r3, [sp, #0]
 80143d6:	3308      	adds	r3, #8
 80143d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80143da:	6013      	str	r3, [r2, #0]
 80143dc:	9800      	ldr	r0, [sp, #0]
 80143de:	b013      	add	sp, #76	; 0x4c
 80143e0:	ecbd 8b04 	vpop	{d8-d9}
 80143e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143e8:	4b90      	ldr	r3, [pc, #576]	; (801462c <_dtoa_r+0x2f4>)
 80143ea:	9300      	str	r3, [sp, #0]
 80143ec:	3303      	adds	r3, #3
 80143ee:	e7f3      	b.n	80143d8 <_dtoa_r+0xa0>
 80143f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80143f4:	2200      	movs	r2, #0
 80143f6:	ec51 0b17 	vmov	r0, r1, d7
 80143fa:	eeb0 8a47 	vmov.f32	s16, s14
 80143fe:	eef0 8a67 	vmov.f32	s17, s15
 8014402:	2300      	movs	r3, #0
 8014404:	f7ec fb88 	bl	8000b18 <__aeabi_dcmpeq>
 8014408:	4681      	mov	r9, r0
 801440a:	b160      	cbz	r0, 8014426 <_dtoa_r+0xee>
 801440c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801440e:	2301      	movs	r3, #1
 8014410:	6013      	str	r3, [r2, #0]
 8014412:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014414:	2b00      	cmp	r3, #0
 8014416:	f000 8568 	beq.w	8014eea <_dtoa_r+0xbb2>
 801441a:	4b86      	ldr	r3, [pc, #536]	; (8014634 <_dtoa_r+0x2fc>)
 801441c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801441e:	6013      	str	r3, [r2, #0]
 8014420:	3b01      	subs	r3, #1
 8014422:	9300      	str	r3, [sp, #0]
 8014424:	e7da      	b.n	80143dc <_dtoa_r+0xa4>
 8014426:	aa10      	add	r2, sp, #64	; 0x40
 8014428:	a911      	add	r1, sp, #68	; 0x44
 801442a:	4620      	mov	r0, r4
 801442c:	eeb0 0a48 	vmov.f32	s0, s16
 8014430:	eef0 0a68 	vmov.f32	s1, s17
 8014434:	f001 f99a 	bl	801576c <__d2b>
 8014438:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801443c:	4682      	mov	sl, r0
 801443e:	2d00      	cmp	r5, #0
 8014440:	d07f      	beq.n	8014542 <_dtoa_r+0x20a>
 8014442:	ee18 3a90 	vmov	r3, s17
 8014446:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801444a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801444e:	ec51 0b18 	vmov	r0, r1, d8
 8014452:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014456:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801445a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 801445e:	4619      	mov	r1, r3
 8014460:	2200      	movs	r2, #0
 8014462:	4b75      	ldr	r3, [pc, #468]	; (8014638 <_dtoa_r+0x300>)
 8014464:	f7eb ff38 	bl	80002d8 <__aeabi_dsub>
 8014468:	a367      	add	r3, pc, #412	; (adr r3, 8014608 <_dtoa_r+0x2d0>)
 801446a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801446e:	f7ec f8eb 	bl	8000648 <__aeabi_dmul>
 8014472:	a367      	add	r3, pc, #412	; (adr r3, 8014610 <_dtoa_r+0x2d8>)
 8014474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014478:	f7eb ff30 	bl	80002dc <__adddf3>
 801447c:	4606      	mov	r6, r0
 801447e:	4628      	mov	r0, r5
 8014480:	460f      	mov	r7, r1
 8014482:	f7ec f877 	bl	8000574 <__aeabi_i2d>
 8014486:	a364      	add	r3, pc, #400	; (adr r3, 8014618 <_dtoa_r+0x2e0>)
 8014488:	e9d3 2300 	ldrd	r2, r3, [r3]
 801448c:	f7ec f8dc 	bl	8000648 <__aeabi_dmul>
 8014490:	4602      	mov	r2, r0
 8014492:	460b      	mov	r3, r1
 8014494:	4630      	mov	r0, r6
 8014496:	4639      	mov	r1, r7
 8014498:	f7eb ff20 	bl	80002dc <__adddf3>
 801449c:	4606      	mov	r6, r0
 801449e:	460f      	mov	r7, r1
 80144a0:	f7ec fb82 	bl	8000ba8 <__aeabi_d2iz>
 80144a4:	2200      	movs	r2, #0
 80144a6:	4683      	mov	fp, r0
 80144a8:	2300      	movs	r3, #0
 80144aa:	4630      	mov	r0, r6
 80144ac:	4639      	mov	r1, r7
 80144ae:	f7ec fb3d 	bl	8000b2c <__aeabi_dcmplt>
 80144b2:	b148      	cbz	r0, 80144c8 <_dtoa_r+0x190>
 80144b4:	4658      	mov	r0, fp
 80144b6:	f7ec f85d 	bl	8000574 <__aeabi_i2d>
 80144ba:	4632      	mov	r2, r6
 80144bc:	463b      	mov	r3, r7
 80144be:	f7ec fb2b 	bl	8000b18 <__aeabi_dcmpeq>
 80144c2:	b908      	cbnz	r0, 80144c8 <_dtoa_r+0x190>
 80144c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80144c8:	f1bb 0f16 	cmp.w	fp, #22
 80144cc:	d857      	bhi.n	801457e <_dtoa_r+0x246>
 80144ce:	4b5b      	ldr	r3, [pc, #364]	; (801463c <_dtoa_r+0x304>)
 80144d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80144d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144d8:	ec51 0b18 	vmov	r0, r1, d8
 80144dc:	f7ec fb26 	bl	8000b2c <__aeabi_dcmplt>
 80144e0:	2800      	cmp	r0, #0
 80144e2:	d04e      	beq.n	8014582 <_dtoa_r+0x24a>
 80144e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80144e8:	2300      	movs	r3, #0
 80144ea:	930c      	str	r3, [sp, #48]	; 0x30
 80144ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80144ee:	1b5b      	subs	r3, r3, r5
 80144f0:	1e5a      	subs	r2, r3, #1
 80144f2:	bf45      	ittet	mi
 80144f4:	f1c3 0301 	rsbmi	r3, r3, #1
 80144f8:	9305      	strmi	r3, [sp, #20]
 80144fa:	2300      	movpl	r3, #0
 80144fc:	2300      	movmi	r3, #0
 80144fe:	9206      	str	r2, [sp, #24]
 8014500:	bf54      	ite	pl
 8014502:	9305      	strpl	r3, [sp, #20]
 8014504:	9306      	strmi	r3, [sp, #24]
 8014506:	f1bb 0f00 	cmp.w	fp, #0
 801450a:	db3c      	blt.n	8014586 <_dtoa_r+0x24e>
 801450c:	9b06      	ldr	r3, [sp, #24]
 801450e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8014512:	445b      	add	r3, fp
 8014514:	9306      	str	r3, [sp, #24]
 8014516:	2300      	movs	r3, #0
 8014518:	9308      	str	r3, [sp, #32]
 801451a:	9b07      	ldr	r3, [sp, #28]
 801451c:	2b09      	cmp	r3, #9
 801451e:	d868      	bhi.n	80145f2 <_dtoa_r+0x2ba>
 8014520:	2b05      	cmp	r3, #5
 8014522:	bfc4      	itt	gt
 8014524:	3b04      	subgt	r3, #4
 8014526:	9307      	strgt	r3, [sp, #28]
 8014528:	9b07      	ldr	r3, [sp, #28]
 801452a:	f1a3 0302 	sub.w	r3, r3, #2
 801452e:	bfcc      	ite	gt
 8014530:	2500      	movgt	r5, #0
 8014532:	2501      	movle	r5, #1
 8014534:	2b03      	cmp	r3, #3
 8014536:	f200 8085 	bhi.w	8014644 <_dtoa_r+0x30c>
 801453a:	e8df f003 	tbb	[pc, r3]
 801453e:	3b2e      	.short	0x3b2e
 8014540:	5839      	.short	0x5839
 8014542:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8014546:	441d      	add	r5, r3
 8014548:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801454c:	2b20      	cmp	r3, #32
 801454e:	bfc1      	itttt	gt
 8014550:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8014554:	fa08 f803 	lslgt.w	r8, r8, r3
 8014558:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 801455c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8014560:	bfd6      	itet	le
 8014562:	f1c3 0320 	rsble	r3, r3, #32
 8014566:	ea48 0003 	orrgt.w	r0, r8, r3
 801456a:	fa06 f003 	lslle.w	r0, r6, r3
 801456e:	f7eb fff1 	bl	8000554 <__aeabi_ui2d>
 8014572:	2201      	movs	r2, #1
 8014574:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8014578:	3d01      	subs	r5, #1
 801457a:	920e      	str	r2, [sp, #56]	; 0x38
 801457c:	e76f      	b.n	801445e <_dtoa_r+0x126>
 801457e:	2301      	movs	r3, #1
 8014580:	e7b3      	b.n	80144ea <_dtoa_r+0x1b2>
 8014582:	900c      	str	r0, [sp, #48]	; 0x30
 8014584:	e7b2      	b.n	80144ec <_dtoa_r+0x1b4>
 8014586:	9b05      	ldr	r3, [sp, #20]
 8014588:	eba3 030b 	sub.w	r3, r3, fp
 801458c:	9305      	str	r3, [sp, #20]
 801458e:	f1cb 0300 	rsb	r3, fp, #0
 8014592:	9308      	str	r3, [sp, #32]
 8014594:	2300      	movs	r3, #0
 8014596:	930b      	str	r3, [sp, #44]	; 0x2c
 8014598:	e7bf      	b.n	801451a <_dtoa_r+0x1e2>
 801459a:	2300      	movs	r3, #0
 801459c:	9309      	str	r3, [sp, #36]	; 0x24
 801459e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	dc52      	bgt.n	801464a <_dtoa_r+0x312>
 80145a4:	2301      	movs	r3, #1
 80145a6:	9301      	str	r3, [sp, #4]
 80145a8:	9304      	str	r3, [sp, #16]
 80145aa:	461a      	mov	r2, r3
 80145ac:	920a      	str	r2, [sp, #40]	; 0x28
 80145ae:	e00b      	b.n	80145c8 <_dtoa_r+0x290>
 80145b0:	2301      	movs	r3, #1
 80145b2:	e7f3      	b.n	801459c <_dtoa_r+0x264>
 80145b4:	2300      	movs	r3, #0
 80145b6:	9309      	str	r3, [sp, #36]	; 0x24
 80145b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80145ba:	445b      	add	r3, fp
 80145bc:	9301      	str	r3, [sp, #4]
 80145be:	3301      	adds	r3, #1
 80145c0:	2b01      	cmp	r3, #1
 80145c2:	9304      	str	r3, [sp, #16]
 80145c4:	bfb8      	it	lt
 80145c6:	2301      	movlt	r3, #1
 80145c8:	69e0      	ldr	r0, [r4, #28]
 80145ca:	2100      	movs	r1, #0
 80145cc:	2204      	movs	r2, #4
 80145ce:	f102 0614 	add.w	r6, r2, #20
 80145d2:	429e      	cmp	r6, r3
 80145d4:	d93d      	bls.n	8014652 <_dtoa_r+0x31a>
 80145d6:	6041      	str	r1, [r0, #4]
 80145d8:	4620      	mov	r0, r4
 80145da:	f000 fceb 	bl	8014fb4 <_Balloc>
 80145de:	9000      	str	r0, [sp, #0]
 80145e0:	2800      	cmp	r0, #0
 80145e2:	d139      	bne.n	8014658 <_dtoa_r+0x320>
 80145e4:	4b16      	ldr	r3, [pc, #88]	; (8014640 <_dtoa_r+0x308>)
 80145e6:	4602      	mov	r2, r0
 80145e8:	f240 11af 	movw	r1, #431	; 0x1af
 80145ec:	e6bd      	b.n	801436a <_dtoa_r+0x32>
 80145ee:	2301      	movs	r3, #1
 80145f0:	e7e1      	b.n	80145b6 <_dtoa_r+0x27e>
 80145f2:	2501      	movs	r5, #1
 80145f4:	2300      	movs	r3, #0
 80145f6:	9307      	str	r3, [sp, #28]
 80145f8:	9509      	str	r5, [sp, #36]	; 0x24
 80145fa:	f04f 33ff 	mov.w	r3, #4294967295
 80145fe:	9301      	str	r3, [sp, #4]
 8014600:	9304      	str	r3, [sp, #16]
 8014602:	2200      	movs	r2, #0
 8014604:	2312      	movs	r3, #18
 8014606:	e7d1      	b.n	80145ac <_dtoa_r+0x274>
 8014608:	636f4361 	.word	0x636f4361
 801460c:	3fd287a7 	.word	0x3fd287a7
 8014610:	8b60c8b3 	.word	0x8b60c8b3
 8014614:	3fc68a28 	.word	0x3fc68a28
 8014618:	509f79fb 	.word	0x509f79fb
 801461c:	3fd34413 	.word	0x3fd34413
 8014620:	080188e2 	.word	0x080188e2
 8014624:	080188f9 	.word	0x080188f9
 8014628:	7ff00000 	.word	0x7ff00000
 801462c:	080188de 	.word	0x080188de
 8014630:	080188d5 	.word	0x080188d5
 8014634:	080188ad 	.word	0x080188ad
 8014638:	3ff80000 	.word	0x3ff80000
 801463c:	080189e8 	.word	0x080189e8
 8014640:	08018951 	.word	0x08018951
 8014644:	2301      	movs	r3, #1
 8014646:	9309      	str	r3, [sp, #36]	; 0x24
 8014648:	e7d7      	b.n	80145fa <_dtoa_r+0x2c2>
 801464a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801464c:	9301      	str	r3, [sp, #4]
 801464e:	9304      	str	r3, [sp, #16]
 8014650:	e7ba      	b.n	80145c8 <_dtoa_r+0x290>
 8014652:	3101      	adds	r1, #1
 8014654:	0052      	lsls	r2, r2, #1
 8014656:	e7ba      	b.n	80145ce <_dtoa_r+0x296>
 8014658:	69e3      	ldr	r3, [r4, #28]
 801465a:	9a00      	ldr	r2, [sp, #0]
 801465c:	601a      	str	r2, [r3, #0]
 801465e:	9b04      	ldr	r3, [sp, #16]
 8014660:	2b0e      	cmp	r3, #14
 8014662:	f200 80a8 	bhi.w	80147b6 <_dtoa_r+0x47e>
 8014666:	2d00      	cmp	r5, #0
 8014668:	f000 80a5 	beq.w	80147b6 <_dtoa_r+0x47e>
 801466c:	f1bb 0f00 	cmp.w	fp, #0
 8014670:	dd38      	ble.n	80146e4 <_dtoa_r+0x3ac>
 8014672:	4bc0      	ldr	r3, [pc, #768]	; (8014974 <_dtoa_r+0x63c>)
 8014674:	f00b 020f 	and.w	r2, fp, #15
 8014678:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801467c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8014680:	e9d3 6700 	ldrd	r6, r7, [r3]
 8014684:	ea4f 182b 	mov.w	r8, fp, asr #4
 8014688:	d019      	beq.n	80146be <_dtoa_r+0x386>
 801468a:	4bbb      	ldr	r3, [pc, #748]	; (8014978 <_dtoa_r+0x640>)
 801468c:	ec51 0b18 	vmov	r0, r1, d8
 8014690:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014694:	f7ec f902 	bl	800089c <__aeabi_ddiv>
 8014698:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801469c:	f008 080f 	and.w	r8, r8, #15
 80146a0:	2503      	movs	r5, #3
 80146a2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8014978 <_dtoa_r+0x640>
 80146a6:	f1b8 0f00 	cmp.w	r8, #0
 80146aa:	d10a      	bne.n	80146c2 <_dtoa_r+0x38a>
 80146ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80146b0:	4632      	mov	r2, r6
 80146b2:	463b      	mov	r3, r7
 80146b4:	f7ec f8f2 	bl	800089c <__aeabi_ddiv>
 80146b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146bc:	e02b      	b.n	8014716 <_dtoa_r+0x3de>
 80146be:	2502      	movs	r5, #2
 80146c0:	e7ef      	b.n	80146a2 <_dtoa_r+0x36a>
 80146c2:	f018 0f01 	tst.w	r8, #1
 80146c6:	d008      	beq.n	80146da <_dtoa_r+0x3a2>
 80146c8:	4630      	mov	r0, r6
 80146ca:	4639      	mov	r1, r7
 80146cc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80146d0:	f7eb ffba 	bl	8000648 <__aeabi_dmul>
 80146d4:	3501      	adds	r5, #1
 80146d6:	4606      	mov	r6, r0
 80146d8:	460f      	mov	r7, r1
 80146da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80146de:	f109 0908 	add.w	r9, r9, #8
 80146e2:	e7e0      	b.n	80146a6 <_dtoa_r+0x36e>
 80146e4:	f000 809f 	beq.w	8014826 <_dtoa_r+0x4ee>
 80146e8:	f1cb 0600 	rsb	r6, fp, #0
 80146ec:	4ba1      	ldr	r3, [pc, #644]	; (8014974 <_dtoa_r+0x63c>)
 80146ee:	4fa2      	ldr	r7, [pc, #648]	; (8014978 <_dtoa_r+0x640>)
 80146f0:	f006 020f 	and.w	r2, r6, #15
 80146f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80146f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146fc:	ec51 0b18 	vmov	r0, r1, d8
 8014700:	f7eb ffa2 	bl	8000648 <__aeabi_dmul>
 8014704:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014708:	1136      	asrs	r6, r6, #4
 801470a:	2300      	movs	r3, #0
 801470c:	2502      	movs	r5, #2
 801470e:	2e00      	cmp	r6, #0
 8014710:	d17e      	bne.n	8014810 <_dtoa_r+0x4d8>
 8014712:	2b00      	cmp	r3, #0
 8014714:	d1d0      	bne.n	80146b8 <_dtoa_r+0x380>
 8014716:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014718:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801471c:	2b00      	cmp	r3, #0
 801471e:	f000 8084 	beq.w	801482a <_dtoa_r+0x4f2>
 8014722:	4b96      	ldr	r3, [pc, #600]	; (801497c <_dtoa_r+0x644>)
 8014724:	2200      	movs	r2, #0
 8014726:	4640      	mov	r0, r8
 8014728:	4649      	mov	r1, r9
 801472a:	f7ec f9ff 	bl	8000b2c <__aeabi_dcmplt>
 801472e:	2800      	cmp	r0, #0
 8014730:	d07b      	beq.n	801482a <_dtoa_r+0x4f2>
 8014732:	9b04      	ldr	r3, [sp, #16]
 8014734:	2b00      	cmp	r3, #0
 8014736:	d078      	beq.n	801482a <_dtoa_r+0x4f2>
 8014738:	9b01      	ldr	r3, [sp, #4]
 801473a:	2b00      	cmp	r3, #0
 801473c:	dd39      	ble.n	80147b2 <_dtoa_r+0x47a>
 801473e:	4b90      	ldr	r3, [pc, #576]	; (8014980 <_dtoa_r+0x648>)
 8014740:	2200      	movs	r2, #0
 8014742:	4640      	mov	r0, r8
 8014744:	4649      	mov	r1, r9
 8014746:	f7eb ff7f 	bl	8000648 <__aeabi_dmul>
 801474a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801474e:	9e01      	ldr	r6, [sp, #4]
 8014750:	f10b 37ff 	add.w	r7, fp, #4294967295
 8014754:	3501      	adds	r5, #1
 8014756:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801475a:	4628      	mov	r0, r5
 801475c:	f7eb ff0a 	bl	8000574 <__aeabi_i2d>
 8014760:	4642      	mov	r2, r8
 8014762:	464b      	mov	r3, r9
 8014764:	f7eb ff70 	bl	8000648 <__aeabi_dmul>
 8014768:	4b86      	ldr	r3, [pc, #536]	; (8014984 <_dtoa_r+0x64c>)
 801476a:	2200      	movs	r2, #0
 801476c:	f7eb fdb6 	bl	80002dc <__adddf3>
 8014770:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8014774:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014778:	9303      	str	r3, [sp, #12]
 801477a:	2e00      	cmp	r6, #0
 801477c:	d158      	bne.n	8014830 <_dtoa_r+0x4f8>
 801477e:	4b82      	ldr	r3, [pc, #520]	; (8014988 <_dtoa_r+0x650>)
 8014780:	2200      	movs	r2, #0
 8014782:	4640      	mov	r0, r8
 8014784:	4649      	mov	r1, r9
 8014786:	f7eb fda7 	bl	80002d8 <__aeabi_dsub>
 801478a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801478e:	4680      	mov	r8, r0
 8014790:	4689      	mov	r9, r1
 8014792:	f7ec f9e9 	bl	8000b68 <__aeabi_dcmpgt>
 8014796:	2800      	cmp	r0, #0
 8014798:	f040 8296 	bne.w	8014cc8 <_dtoa_r+0x990>
 801479c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80147a0:	4640      	mov	r0, r8
 80147a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80147a6:	4649      	mov	r1, r9
 80147a8:	f7ec f9c0 	bl	8000b2c <__aeabi_dcmplt>
 80147ac:	2800      	cmp	r0, #0
 80147ae:	f040 8289 	bne.w	8014cc4 <_dtoa_r+0x98c>
 80147b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80147b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	f2c0 814e 	blt.w	8014a5a <_dtoa_r+0x722>
 80147be:	f1bb 0f0e 	cmp.w	fp, #14
 80147c2:	f300 814a 	bgt.w	8014a5a <_dtoa_r+0x722>
 80147c6:	4b6b      	ldr	r3, [pc, #428]	; (8014974 <_dtoa_r+0x63c>)
 80147c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80147cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80147d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	f280 80dc 	bge.w	8014990 <_dtoa_r+0x658>
 80147d8:	9b04      	ldr	r3, [sp, #16]
 80147da:	2b00      	cmp	r3, #0
 80147dc:	f300 80d8 	bgt.w	8014990 <_dtoa_r+0x658>
 80147e0:	f040 826f 	bne.w	8014cc2 <_dtoa_r+0x98a>
 80147e4:	4b68      	ldr	r3, [pc, #416]	; (8014988 <_dtoa_r+0x650>)
 80147e6:	2200      	movs	r2, #0
 80147e8:	4640      	mov	r0, r8
 80147ea:	4649      	mov	r1, r9
 80147ec:	f7eb ff2c 	bl	8000648 <__aeabi_dmul>
 80147f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80147f4:	f7ec f9ae 	bl	8000b54 <__aeabi_dcmpge>
 80147f8:	9e04      	ldr	r6, [sp, #16]
 80147fa:	4637      	mov	r7, r6
 80147fc:	2800      	cmp	r0, #0
 80147fe:	f040 8245 	bne.w	8014c8c <_dtoa_r+0x954>
 8014802:	9d00      	ldr	r5, [sp, #0]
 8014804:	2331      	movs	r3, #49	; 0x31
 8014806:	f805 3b01 	strb.w	r3, [r5], #1
 801480a:	f10b 0b01 	add.w	fp, fp, #1
 801480e:	e241      	b.n	8014c94 <_dtoa_r+0x95c>
 8014810:	07f2      	lsls	r2, r6, #31
 8014812:	d505      	bpl.n	8014820 <_dtoa_r+0x4e8>
 8014814:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014818:	f7eb ff16 	bl	8000648 <__aeabi_dmul>
 801481c:	3501      	adds	r5, #1
 801481e:	2301      	movs	r3, #1
 8014820:	1076      	asrs	r6, r6, #1
 8014822:	3708      	adds	r7, #8
 8014824:	e773      	b.n	801470e <_dtoa_r+0x3d6>
 8014826:	2502      	movs	r5, #2
 8014828:	e775      	b.n	8014716 <_dtoa_r+0x3de>
 801482a:	9e04      	ldr	r6, [sp, #16]
 801482c:	465f      	mov	r7, fp
 801482e:	e792      	b.n	8014756 <_dtoa_r+0x41e>
 8014830:	9900      	ldr	r1, [sp, #0]
 8014832:	4b50      	ldr	r3, [pc, #320]	; (8014974 <_dtoa_r+0x63c>)
 8014834:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014838:	4431      	add	r1, r6
 801483a:	9102      	str	r1, [sp, #8]
 801483c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801483e:	eeb0 9a47 	vmov.f32	s18, s14
 8014842:	eef0 9a67 	vmov.f32	s19, s15
 8014846:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801484a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801484e:	2900      	cmp	r1, #0
 8014850:	d044      	beq.n	80148dc <_dtoa_r+0x5a4>
 8014852:	494e      	ldr	r1, [pc, #312]	; (801498c <_dtoa_r+0x654>)
 8014854:	2000      	movs	r0, #0
 8014856:	f7ec f821 	bl	800089c <__aeabi_ddiv>
 801485a:	ec53 2b19 	vmov	r2, r3, d9
 801485e:	f7eb fd3b 	bl	80002d8 <__aeabi_dsub>
 8014862:	9d00      	ldr	r5, [sp, #0]
 8014864:	ec41 0b19 	vmov	d9, r0, r1
 8014868:	4649      	mov	r1, r9
 801486a:	4640      	mov	r0, r8
 801486c:	f7ec f99c 	bl	8000ba8 <__aeabi_d2iz>
 8014870:	4606      	mov	r6, r0
 8014872:	f7eb fe7f 	bl	8000574 <__aeabi_i2d>
 8014876:	4602      	mov	r2, r0
 8014878:	460b      	mov	r3, r1
 801487a:	4640      	mov	r0, r8
 801487c:	4649      	mov	r1, r9
 801487e:	f7eb fd2b 	bl	80002d8 <__aeabi_dsub>
 8014882:	3630      	adds	r6, #48	; 0x30
 8014884:	f805 6b01 	strb.w	r6, [r5], #1
 8014888:	ec53 2b19 	vmov	r2, r3, d9
 801488c:	4680      	mov	r8, r0
 801488e:	4689      	mov	r9, r1
 8014890:	f7ec f94c 	bl	8000b2c <__aeabi_dcmplt>
 8014894:	2800      	cmp	r0, #0
 8014896:	d164      	bne.n	8014962 <_dtoa_r+0x62a>
 8014898:	4642      	mov	r2, r8
 801489a:	464b      	mov	r3, r9
 801489c:	4937      	ldr	r1, [pc, #220]	; (801497c <_dtoa_r+0x644>)
 801489e:	2000      	movs	r0, #0
 80148a0:	f7eb fd1a 	bl	80002d8 <__aeabi_dsub>
 80148a4:	ec53 2b19 	vmov	r2, r3, d9
 80148a8:	f7ec f940 	bl	8000b2c <__aeabi_dcmplt>
 80148ac:	2800      	cmp	r0, #0
 80148ae:	f040 80b6 	bne.w	8014a1e <_dtoa_r+0x6e6>
 80148b2:	9b02      	ldr	r3, [sp, #8]
 80148b4:	429d      	cmp	r5, r3
 80148b6:	f43f af7c 	beq.w	80147b2 <_dtoa_r+0x47a>
 80148ba:	4b31      	ldr	r3, [pc, #196]	; (8014980 <_dtoa_r+0x648>)
 80148bc:	ec51 0b19 	vmov	r0, r1, d9
 80148c0:	2200      	movs	r2, #0
 80148c2:	f7eb fec1 	bl	8000648 <__aeabi_dmul>
 80148c6:	4b2e      	ldr	r3, [pc, #184]	; (8014980 <_dtoa_r+0x648>)
 80148c8:	ec41 0b19 	vmov	d9, r0, r1
 80148cc:	2200      	movs	r2, #0
 80148ce:	4640      	mov	r0, r8
 80148d0:	4649      	mov	r1, r9
 80148d2:	f7eb feb9 	bl	8000648 <__aeabi_dmul>
 80148d6:	4680      	mov	r8, r0
 80148d8:	4689      	mov	r9, r1
 80148da:	e7c5      	b.n	8014868 <_dtoa_r+0x530>
 80148dc:	ec51 0b17 	vmov	r0, r1, d7
 80148e0:	f7eb feb2 	bl	8000648 <__aeabi_dmul>
 80148e4:	9b02      	ldr	r3, [sp, #8]
 80148e6:	9d00      	ldr	r5, [sp, #0]
 80148e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80148ea:	ec41 0b19 	vmov	d9, r0, r1
 80148ee:	4649      	mov	r1, r9
 80148f0:	4640      	mov	r0, r8
 80148f2:	f7ec f959 	bl	8000ba8 <__aeabi_d2iz>
 80148f6:	4606      	mov	r6, r0
 80148f8:	f7eb fe3c 	bl	8000574 <__aeabi_i2d>
 80148fc:	3630      	adds	r6, #48	; 0x30
 80148fe:	4602      	mov	r2, r0
 8014900:	460b      	mov	r3, r1
 8014902:	4640      	mov	r0, r8
 8014904:	4649      	mov	r1, r9
 8014906:	f7eb fce7 	bl	80002d8 <__aeabi_dsub>
 801490a:	f805 6b01 	strb.w	r6, [r5], #1
 801490e:	9b02      	ldr	r3, [sp, #8]
 8014910:	429d      	cmp	r5, r3
 8014912:	4680      	mov	r8, r0
 8014914:	4689      	mov	r9, r1
 8014916:	f04f 0200 	mov.w	r2, #0
 801491a:	d124      	bne.n	8014966 <_dtoa_r+0x62e>
 801491c:	4b1b      	ldr	r3, [pc, #108]	; (801498c <_dtoa_r+0x654>)
 801491e:	ec51 0b19 	vmov	r0, r1, d9
 8014922:	f7eb fcdb 	bl	80002dc <__adddf3>
 8014926:	4602      	mov	r2, r0
 8014928:	460b      	mov	r3, r1
 801492a:	4640      	mov	r0, r8
 801492c:	4649      	mov	r1, r9
 801492e:	f7ec f91b 	bl	8000b68 <__aeabi_dcmpgt>
 8014932:	2800      	cmp	r0, #0
 8014934:	d173      	bne.n	8014a1e <_dtoa_r+0x6e6>
 8014936:	ec53 2b19 	vmov	r2, r3, d9
 801493a:	4914      	ldr	r1, [pc, #80]	; (801498c <_dtoa_r+0x654>)
 801493c:	2000      	movs	r0, #0
 801493e:	f7eb fccb 	bl	80002d8 <__aeabi_dsub>
 8014942:	4602      	mov	r2, r0
 8014944:	460b      	mov	r3, r1
 8014946:	4640      	mov	r0, r8
 8014948:	4649      	mov	r1, r9
 801494a:	f7ec f8ef 	bl	8000b2c <__aeabi_dcmplt>
 801494e:	2800      	cmp	r0, #0
 8014950:	f43f af2f 	beq.w	80147b2 <_dtoa_r+0x47a>
 8014954:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8014956:	1e6b      	subs	r3, r5, #1
 8014958:	930f      	str	r3, [sp, #60]	; 0x3c
 801495a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801495e:	2b30      	cmp	r3, #48	; 0x30
 8014960:	d0f8      	beq.n	8014954 <_dtoa_r+0x61c>
 8014962:	46bb      	mov	fp, r7
 8014964:	e04a      	b.n	80149fc <_dtoa_r+0x6c4>
 8014966:	4b06      	ldr	r3, [pc, #24]	; (8014980 <_dtoa_r+0x648>)
 8014968:	f7eb fe6e 	bl	8000648 <__aeabi_dmul>
 801496c:	4680      	mov	r8, r0
 801496e:	4689      	mov	r9, r1
 8014970:	e7bd      	b.n	80148ee <_dtoa_r+0x5b6>
 8014972:	bf00      	nop
 8014974:	080189e8 	.word	0x080189e8
 8014978:	080189c0 	.word	0x080189c0
 801497c:	3ff00000 	.word	0x3ff00000
 8014980:	40240000 	.word	0x40240000
 8014984:	401c0000 	.word	0x401c0000
 8014988:	40140000 	.word	0x40140000
 801498c:	3fe00000 	.word	0x3fe00000
 8014990:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014994:	9d00      	ldr	r5, [sp, #0]
 8014996:	4642      	mov	r2, r8
 8014998:	464b      	mov	r3, r9
 801499a:	4630      	mov	r0, r6
 801499c:	4639      	mov	r1, r7
 801499e:	f7eb ff7d 	bl	800089c <__aeabi_ddiv>
 80149a2:	f7ec f901 	bl	8000ba8 <__aeabi_d2iz>
 80149a6:	9001      	str	r0, [sp, #4]
 80149a8:	f7eb fde4 	bl	8000574 <__aeabi_i2d>
 80149ac:	4642      	mov	r2, r8
 80149ae:	464b      	mov	r3, r9
 80149b0:	f7eb fe4a 	bl	8000648 <__aeabi_dmul>
 80149b4:	4602      	mov	r2, r0
 80149b6:	460b      	mov	r3, r1
 80149b8:	4630      	mov	r0, r6
 80149ba:	4639      	mov	r1, r7
 80149bc:	f7eb fc8c 	bl	80002d8 <__aeabi_dsub>
 80149c0:	9e01      	ldr	r6, [sp, #4]
 80149c2:	9f04      	ldr	r7, [sp, #16]
 80149c4:	3630      	adds	r6, #48	; 0x30
 80149c6:	f805 6b01 	strb.w	r6, [r5], #1
 80149ca:	9e00      	ldr	r6, [sp, #0]
 80149cc:	1bae      	subs	r6, r5, r6
 80149ce:	42b7      	cmp	r7, r6
 80149d0:	4602      	mov	r2, r0
 80149d2:	460b      	mov	r3, r1
 80149d4:	d134      	bne.n	8014a40 <_dtoa_r+0x708>
 80149d6:	f7eb fc81 	bl	80002dc <__adddf3>
 80149da:	4642      	mov	r2, r8
 80149dc:	464b      	mov	r3, r9
 80149de:	4606      	mov	r6, r0
 80149e0:	460f      	mov	r7, r1
 80149e2:	f7ec f8c1 	bl	8000b68 <__aeabi_dcmpgt>
 80149e6:	b9c8      	cbnz	r0, 8014a1c <_dtoa_r+0x6e4>
 80149e8:	4642      	mov	r2, r8
 80149ea:	464b      	mov	r3, r9
 80149ec:	4630      	mov	r0, r6
 80149ee:	4639      	mov	r1, r7
 80149f0:	f7ec f892 	bl	8000b18 <__aeabi_dcmpeq>
 80149f4:	b110      	cbz	r0, 80149fc <_dtoa_r+0x6c4>
 80149f6:	9b01      	ldr	r3, [sp, #4]
 80149f8:	07db      	lsls	r3, r3, #31
 80149fa:	d40f      	bmi.n	8014a1c <_dtoa_r+0x6e4>
 80149fc:	4651      	mov	r1, sl
 80149fe:	4620      	mov	r0, r4
 8014a00:	f000 fb18 	bl	8015034 <_Bfree>
 8014a04:	2300      	movs	r3, #0
 8014a06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014a08:	702b      	strb	r3, [r5, #0]
 8014a0a:	f10b 0301 	add.w	r3, fp, #1
 8014a0e:	6013      	str	r3, [r2, #0]
 8014a10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	f43f ace2 	beq.w	80143dc <_dtoa_r+0xa4>
 8014a18:	601d      	str	r5, [r3, #0]
 8014a1a:	e4df      	b.n	80143dc <_dtoa_r+0xa4>
 8014a1c:	465f      	mov	r7, fp
 8014a1e:	462b      	mov	r3, r5
 8014a20:	461d      	mov	r5, r3
 8014a22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014a26:	2a39      	cmp	r2, #57	; 0x39
 8014a28:	d106      	bne.n	8014a38 <_dtoa_r+0x700>
 8014a2a:	9a00      	ldr	r2, [sp, #0]
 8014a2c:	429a      	cmp	r2, r3
 8014a2e:	d1f7      	bne.n	8014a20 <_dtoa_r+0x6e8>
 8014a30:	9900      	ldr	r1, [sp, #0]
 8014a32:	2230      	movs	r2, #48	; 0x30
 8014a34:	3701      	adds	r7, #1
 8014a36:	700a      	strb	r2, [r1, #0]
 8014a38:	781a      	ldrb	r2, [r3, #0]
 8014a3a:	3201      	adds	r2, #1
 8014a3c:	701a      	strb	r2, [r3, #0]
 8014a3e:	e790      	b.n	8014962 <_dtoa_r+0x62a>
 8014a40:	4ba3      	ldr	r3, [pc, #652]	; (8014cd0 <_dtoa_r+0x998>)
 8014a42:	2200      	movs	r2, #0
 8014a44:	f7eb fe00 	bl	8000648 <__aeabi_dmul>
 8014a48:	2200      	movs	r2, #0
 8014a4a:	2300      	movs	r3, #0
 8014a4c:	4606      	mov	r6, r0
 8014a4e:	460f      	mov	r7, r1
 8014a50:	f7ec f862 	bl	8000b18 <__aeabi_dcmpeq>
 8014a54:	2800      	cmp	r0, #0
 8014a56:	d09e      	beq.n	8014996 <_dtoa_r+0x65e>
 8014a58:	e7d0      	b.n	80149fc <_dtoa_r+0x6c4>
 8014a5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014a5c:	2a00      	cmp	r2, #0
 8014a5e:	f000 80ca 	beq.w	8014bf6 <_dtoa_r+0x8be>
 8014a62:	9a07      	ldr	r2, [sp, #28]
 8014a64:	2a01      	cmp	r2, #1
 8014a66:	f300 80ad 	bgt.w	8014bc4 <_dtoa_r+0x88c>
 8014a6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014a6c:	2a00      	cmp	r2, #0
 8014a6e:	f000 80a5 	beq.w	8014bbc <_dtoa_r+0x884>
 8014a72:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014a76:	9e08      	ldr	r6, [sp, #32]
 8014a78:	9d05      	ldr	r5, [sp, #20]
 8014a7a:	9a05      	ldr	r2, [sp, #20]
 8014a7c:	441a      	add	r2, r3
 8014a7e:	9205      	str	r2, [sp, #20]
 8014a80:	9a06      	ldr	r2, [sp, #24]
 8014a82:	2101      	movs	r1, #1
 8014a84:	441a      	add	r2, r3
 8014a86:	4620      	mov	r0, r4
 8014a88:	9206      	str	r2, [sp, #24]
 8014a8a:	f000 fbd3 	bl	8015234 <__i2b>
 8014a8e:	4607      	mov	r7, r0
 8014a90:	b165      	cbz	r5, 8014aac <_dtoa_r+0x774>
 8014a92:	9b06      	ldr	r3, [sp, #24]
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	dd09      	ble.n	8014aac <_dtoa_r+0x774>
 8014a98:	42ab      	cmp	r3, r5
 8014a9a:	9a05      	ldr	r2, [sp, #20]
 8014a9c:	bfa8      	it	ge
 8014a9e:	462b      	movge	r3, r5
 8014aa0:	1ad2      	subs	r2, r2, r3
 8014aa2:	9205      	str	r2, [sp, #20]
 8014aa4:	9a06      	ldr	r2, [sp, #24]
 8014aa6:	1aed      	subs	r5, r5, r3
 8014aa8:	1ad3      	subs	r3, r2, r3
 8014aaa:	9306      	str	r3, [sp, #24]
 8014aac:	9b08      	ldr	r3, [sp, #32]
 8014aae:	b1f3      	cbz	r3, 8014aee <_dtoa_r+0x7b6>
 8014ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014ab2:	2b00      	cmp	r3, #0
 8014ab4:	f000 80a3 	beq.w	8014bfe <_dtoa_r+0x8c6>
 8014ab8:	2e00      	cmp	r6, #0
 8014aba:	dd10      	ble.n	8014ade <_dtoa_r+0x7a6>
 8014abc:	4639      	mov	r1, r7
 8014abe:	4632      	mov	r2, r6
 8014ac0:	4620      	mov	r0, r4
 8014ac2:	f000 fc77 	bl	80153b4 <__pow5mult>
 8014ac6:	4652      	mov	r2, sl
 8014ac8:	4601      	mov	r1, r0
 8014aca:	4607      	mov	r7, r0
 8014acc:	4620      	mov	r0, r4
 8014ace:	f000 fbc7 	bl	8015260 <__multiply>
 8014ad2:	4651      	mov	r1, sl
 8014ad4:	4680      	mov	r8, r0
 8014ad6:	4620      	mov	r0, r4
 8014ad8:	f000 faac 	bl	8015034 <_Bfree>
 8014adc:	46c2      	mov	sl, r8
 8014ade:	9b08      	ldr	r3, [sp, #32]
 8014ae0:	1b9a      	subs	r2, r3, r6
 8014ae2:	d004      	beq.n	8014aee <_dtoa_r+0x7b6>
 8014ae4:	4651      	mov	r1, sl
 8014ae6:	4620      	mov	r0, r4
 8014ae8:	f000 fc64 	bl	80153b4 <__pow5mult>
 8014aec:	4682      	mov	sl, r0
 8014aee:	2101      	movs	r1, #1
 8014af0:	4620      	mov	r0, r4
 8014af2:	f000 fb9f 	bl	8015234 <__i2b>
 8014af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	4606      	mov	r6, r0
 8014afc:	f340 8081 	ble.w	8014c02 <_dtoa_r+0x8ca>
 8014b00:	461a      	mov	r2, r3
 8014b02:	4601      	mov	r1, r0
 8014b04:	4620      	mov	r0, r4
 8014b06:	f000 fc55 	bl	80153b4 <__pow5mult>
 8014b0a:	9b07      	ldr	r3, [sp, #28]
 8014b0c:	2b01      	cmp	r3, #1
 8014b0e:	4606      	mov	r6, r0
 8014b10:	dd7a      	ble.n	8014c08 <_dtoa_r+0x8d0>
 8014b12:	f04f 0800 	mov.w	r8, #0
 8014b16:	6933      	ldr	r3, [r6, #16]
 8014b18:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014b1c:	6918      	ldr	r0, [r3, #16]
 8014b1e:	f000 fb3b 	bl	8015198 <__hi0bits>
 8014b22:	f1c0 0020 	rsb	r0, r0, #32
 8014b26:	9b06      	ldr	r3, [sp, #24]
 8014b28:	4418      	add	r0, r3
 8014b2a:	f010 001f 	ands.w	r0, r0, #31
 8014b2e:	f000 8094 	beq.w	8014c5a <_dtoa_r+0x922>
 8014b32:	f1c0 0320 	rsb	r3, r0, #32
 8014b36:	2b04      	cmp	r3, #4
 8014b38:	f340 8085 	ble.w	8014c46 <_dtoa_r+0x90e>
 8014b3c:	9b05      	ldr	r3, [sp, #20]
 8014b3e:	f1c0 001c 	rsb	r0, r0, #28
 8014b42:	4403      	add	r3, r0
 8014b44:	9305      	str	r3, [sp, #20]
 8014b46:	9b06      	ldr	r3, [sp, #24]
 8014b48:	4403      	add	r3, r0
 8014b4a:	4405      	add	r5, r0
 8014b4c:	9306      	str	r3, [sp, #24]
 8014b4e:	9b05      	ldr	r3, [sp, #20]
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	dd05      	ble.n	8014b60 <_dtoa_r+0x828>
 8014b54:	4651      	mov	r1, sl
 8014b56:	461a      	mov	r2, r3
 8014b58:	4620      	mov	r0, r4
 8014b5a:	f000 fc85 	bl	8015468 <__lshift>
 8014b5e:	4682      	mov	sl, r0
 8014b60:	9b06      	ldr	r3, [sp, #24]
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	dd05      	ble.n	8014b72 <_dtoa_r+0x83a>
 8014b66:	4631      	mov	r1, r6
 8014b68:	461a      	mov	r2, r3
 8014b6a:	4620      	mov	r0, r4
 8014b6c:	f000 fc7c 	bl	8015468 <__lshift>
 8014b70:	4606      	mov	r6, r0
 8014b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d072      	beq.n	8014c5e <_dtoa_r+0x926>
 8014b78:	4631      	mov	r1, r6
 8014b7a:	4650      	mov	r0, sl
 8014b7c:	f000 fce0 	bl	8015540 <__mcmp>
 8014b80:	2800      	cmp	r0, #0
 8014b82:	da6c      	bge.n	8014c5e <_dtoa_r+0x926>
 8014b84:	2300      	movs	r3, #0
 8014b86:	4651      	mov	r1, sl
 8014b88:	220a      	movs	r2, #10
 8014b8a:	4620      	mov	r0, r4
 8014b8c:	f000 fa74 	bl	8015078 <__multadd>
 8014b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b92:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014b96:	4682      	mov	sl, r0
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	f000 81b0 	beq.w	8014efe <_dtoa_r+0xbc6>
 8014b9e:	2300      	movs	r3, #0
 8014ba0:	4639      	mov	r1, r7
 8014ba2:	220a      	movs	r2, #10
 8014ba4:	4620      	mov	r0, r4
 8014ba6:	f000 fa67 	bl	8015078 <__multadd>
 8014baa:	9b01      	ldr	r3, [sp, #4]
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	4607      	mov	r7, r0
 8014bb0:	f300 8096 	bgt.w	8014ce0 <_dtoa_r+0x9a8>
 8014bb4:	9b07      	ldr	r3, [sp, #28]
 8014bb6:	2b02      	cmp	r3, #2
 8014bb8:	dc59      	bgt.n	8014c6e <_dtoa_r+0x936>
 8014bba:	e091      	b.n	8014ce0 <_dtoa_r+0x9a8>
 8014bbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014bbe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014bc2:	e758      	b.n	8014a76 <_dtoa_r+0x73e>
 8014bc4:	9b04      	ldr	r3, [sp, #16]
 8014bc6:	1e5e      	subs	r6, r3, #1
 8014bc8:	9b08      	ldr	r3, [sp, #32]
 8014bca:	42b3      	cmp	r3, r6
 8014bcc:	bfbf      	itttt	lt
 8014bce:	9b08      	ldrlt	r3, [sp, #32]
 8014bd0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8014bd2:	9608      	strlt	r6, [sp, #32]
 8014bd4:	1af3      	sublt	r3, r6, r3
 8014bd6:	bfb4      	ite	lt
 8014bd8:	18d2      	addlt	r2, r2, r3
 8014bda:	1b9e      	subge	r6, r3, r6
 8014bdc:	9b04      	ldr	r3, [sp, #16]
 8014bde:	bfbc      	itt	lt
 8014be0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8014be2:	2600      	movlt	r6, #0
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	bfb7      	itett	lt
 8014be8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8014bec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8014bf0:	1a9d      	sublt	r5, r3, r2
 8014bf2:	2300      	movlt	r3, #0
 8014bf4:	e741      	b.n	8014a7a <_dtoa_r+0x742>
 8014bf6:	9e08      	ldr	r6, [sp, #32]
 8014bf8:	9d05      	ldr	r5, [sp, #20]
 8014bfa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8014bfc:	e748      	b.n	8014a90 <_dtoa_r+0x758>
 8014bfe:	9a08      	ldr	r2, [sp, #32]
 8014c00:	e770      	b.n	8014ae4 <_dtoa_r+0x7ac>
 8014c02:	9b07      	ldr	r3, [sp, #28]
 8014c04:	2b01      	cmp	r3, #1
 8014c06:	dc19      	bgt.n	8014c3c <_dtoa_r+0x904>
 8014c08:	9b02      	ldr	r3, [sp, #8]
 8014c0a:	b9bb      	cbnz	r3, 8014c3c <_dtoa_r+0x904>
 8014c0c:	9b03      	ldr	r3, [sp, #12]
 8014c0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014c12:	b99b      	cbnz	r3, 8014c3c <_dtoa_r+0x904>
 8014c14:	9b03      	ldr	r3, [sp, #12]
 8014c16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014c1a:	0d1b      	lsrs	r3, r3, #20
 8014c1c:	051b      	lsls	r3, r3, #20
 8014c1e:	b183      	cbz	r3, 8014c42 <_dtoa_r+0x90a>
 8014c20:	9b05      	ldr	r3, [sp, #20]
 8014c22:	3301      	adds	r3, #1
 8014c24:	9305      	str	r3, [sp, #20]
 8014c26:	9b06      	ldr	r3, [sp, #24]
 8014c28:	3301      	adds	r3, #1
 8014c2a:	9306      	str	r3, [sp, #24]
 8014c2c:	f04f 0801 	mov.w	r8, #1
 8014c30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	f47f af6f 	bne.w	8014b16 <_dtoa_r+0x7de>
 8014c38:	2001      	movs	r0, #1
 8014c3a:	e774      	b.n	8014b26 <_dtoa_r+0x7ee>
 8014c3c:	f04f 0800 	mov.w	r8, #0
 8014c40:	e7f6      	b.n	8014c30 <_dtoa_r+0x8f8>
 8014c42:	4698      	mov	r8, r3
 8014c44:	e7f4      	b.n	8014c30 <_dtoa_r+0x8f8>
 8014c46:	d082      	beq.n	8014b4e <_dtoa_r+0x816>
 8014c48:	9a05      	ldr	r2, [sp, #20]
 8014c4a:	331c      	adds	r3, #28
 8014c4c:	441a      	add	r2, r3
 8014c4e:	9205      	str	r2, [sp, #20]
 8014c50:	9a06      	ldr	r2, [sp, #24]
 8014c52:	441a      	add	r2, r3
 8014c54:	441d      	add	r5, r3
 8014c56:	9206      	str	r2, [sp, #24]
 8014c58:	e779      	b.n	8014b4e <_dtoa_r+0x816>
 8014c5a:	4603      	mov	r3, r0
 8014c5c:	e7f4      	b.n	8014c48 <_dtoa_r+0x910>
 8014c5e:	9b04      	ldr	r3, [sp, #16]
 8014c60:	2b00      	cmp	r3, #0
 8014c62:	dc37      	bgt.n	8014cd4 <_dtoa_r+0x99c>
 8014c64:	9b07      	ldr	r3, [sp, #28]
 8014c66:	2b02      	cmp	r3, #2
 8014c68:	dd34      	ble.n	8014cd4 <_dtoa_r+0x99c>
 8014c6a:	9b04      	ldr	r3, [sp, #16]
 8014c6c:	9301      	str	r3, [sp, #4]
 8014c6e:	9b01      	ldr	r3, [sp, #4]
 8014c70:	b963      	cbnz	r3, 8014c8c <_dtoa_r+0x954>
 8014c72:	4631      	mov	r1, r6
 8014c74:	2205      	movs	r2, #5
 8014c76:	4620      	mov	r0, r4
 8014c78:	f000 f9fe 	bl	8015078 <__multadd>
 8014c7c:	4601      	mov	r1, r0
 8014c7e:	4606      	mov	r6, r0
 8014c80:	4650      	mov	r0, sl
 8014c82:	f000 fc5d 	bl	8015540 <__mcmp>
 8014c86:	2800      	cmp	r0, #0
 8014c88:	f73f adbb 	bgt.w	8014802 <_dtoa_r+0x4ca>
 8014c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014c8e:	9d00      	ldr	r5, [sp, #0]
 8014c90:	ea6f 0b03 	mvn.w	fp, r3
 8014c94:	f04f 0800 	mov.w	r8, #0
 8014c98:	4631      	mov	r1, r6
 8014c9a:	4620      	mov	r0, r4
 8014c9c:	f000 f9ca 	bl	8015034 <_Bfree>
 8014ca0:	2f00      	cmp	r7, #0
 8014ca2:	f43f aeab 	beq.w	80149fc <_dtoa_r+0x6c4>
 8014ca6:	f1b8 0f00 	cmp.w	r8, #0
 8014caa:	d005      	beq.n	8014cb8 <_dtoa_r+0x980>
 8014cac:	45b8      	cmp	r8, r7
 8014cae:	d003      	beq.n	8014cb8 <_dtoa_r+0x980>
 8014cb0:	4641      	mov	r1, r8
 8014cb2:	4620      	mov	r0, r4
 8014cb4:	f000 f9be 	bl	8015034 <_Bfree>
 8014cb8:	4639      	mov	r1, r7
 8014cba:	4620      	mov	r0, r4
 8014cbc:	f000 f9ba 	bl	8015034 <_Bfree>
 8014cc0:	e69c      	b.n	80149fc <_dtoa_r+0x6c4>
 8014cc2:	2600      	movs	r6, #0
 8014cc4:	4637      	mov	r7, r6
 8014cc6:	e7e1      	b.n	8014c8c <_dtoa_r+0x954>
 8014cc8:	46bb      	mov	fp, r7
 8014cca:	4637      	mov	r7, r6
 8014ccc:	e599      	b.n	8014802 <_dtoa_r+0x4ca>
 8014cce:	bf00      	nop
 8014cd0:	40240000 	.word	0x40240000
 8014cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	f000 80c8 	beq.w	8014e6c <_dtoa_r+0xb34>
 8014cdc:	9b04      	ldr	r3, [sp, #16]
 8014cde:	9301      	str	r3, [sp, #4]
 8014ce0:	2d00      	cmp	r5, #0
 8014ce2:	dd05      	ble.n	8014cf0 <_dtoa_r+0x9b8>
 8014ce4:	4639      	mov	r1, r7
 8014ce6:	462a      	mov	r2, r5
 8014ce8:	4620      	mov	r0, r4
 8014cea:	f000 fbbd 	bl	8015468 <__lshift>
 8014cee:	4607      	mov	r7, r0
 8014cf0:	f1b8 0f00 	cmp.w	r8, #0
 8014cf4:	d05b      	beq.n	8014dae <_dtoa_r+0xa76>
 8014cf6:	6879      	ldr	r1, [r7, #4]
 8014cf8:	4620      	mov	r0, r4
 8014cfa:	f000 f95b 	bl	8014fb4 <_Balloc>
 8014cfe:	4605      	mov	r5, r0
 8014d00:	b928      	cbnz	r0, 8014d0e <_dtoa_r+0x9d6>
 8014d02:	4b83      	ldr	r3, [pc, #524]	; (8014f10 <_dtoa_r+0xbd8>)
 8014d04:	4602      	mov	r2, r0
 8014d06:	f240 21ef 	movw	r1, #751	; 0x2ef
 8014d0a:	f7ff bb2e 	b.w	801436a <_dtoa_r+0x32>
 8014d0e:	693a      	ldr	r2, [r7, #16]
 8014d10:	3202      	adds	r2, #2
 8014d12:	0092      	lsls	r2, r2, #2
 8014d14:	f107 010c 	add.w	r1, r7, #12
 8014d18:	300c      	adds	r0, #12
 8014d1a:	f7ff fa70 	bl	80141fe <memcpy>
 8014d1e:	2201      	movs	r2, #1
 8014d20:	4629      	mov	r1, r5
 8014d22:	4620      	mov	r0, r4
 8014d24:	f000 fba0 	bl	8015468 <__lshift>
 8014d28:	9b00      	ldr	r3, [sp, #0]
 8014d2a:	3301      	adds	r3, #1
 8014d2c:	9304      	str	r3, [sp, #16]
 8014d2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014d32:	4413      	add	r3, r2
 8014d34:	9308      	str	r3, [sp, #32]
 8014d36:	9b02      	ldr	r3, [sp, #8]
 8014d38:	f003 0301 	and.w	r3, r3, #1
 8014d3c:	46b8      	mov	r8, r7
 8014d3e:	9306      	str	r3, [sp, #24]
 8014d40:	4607      	mov	r7, r0
 8014d42:	9b04      	ldr	r3, [sp, #16]
 8014d44:	4631      	mov	r1, r6
 8014d46:	3b01      	subs	r3, #1
 8014d48:	4650      	mov	r0, sl
 8014d4a:	9301      	str	r3, [sp, #4]
 8014d4c:	f7ff fa6c 	bl	8014228 <quorem>
 8014d50:	4641      	mov	r1, r8
 8014d52:	9002      	str	r0, [sp, #8]
 8014d54:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8014d58:	4650      	mov	r0, sl
 8014d5a:	f000 fbf1 	bl	8015540 <__mcmp>
 8014d5e:	463a      	mov	r2, r7
 8014d60:	9005      	str	r0, [sp, #20]
 8014d62:	4631      	mov	r1, r6
 8014d64:	4620      	mov	r0, r4
 8014d66:	f000 fc07 	bl	8015578 <__mdiff>
 8014d6a:	68c2      	ldr	r2, [r0, #12]
 8014d6c:	4605      	mov	r5, r0
 8014d6e:	bb02      	cbnz	r2, 8014db2 <_dtoa_r+0xa7a>
 8014d70:	4601      	mov	r1, r0
 8014d72:	4650      	mov	r0, sl
 8014d74:	f000 fbe4 	bl	8015540 <__mcmp>
 8014d78:	4602      	mov	r2, r0
 8014d7a:	4629      	mov	r1, r5
 8014d7c:	4620      	mov	r0, r4
 8014d7e:	9209      	str	r2, [sp, #36]	; 0x24
 8014d80:	f000 f958 	bl	8015034 <_Bfree>
 8014d84:	9b07      	ldr	r3, [sp, #28]
 8014d86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014d88:	9d04      	ldr	r5, [sp, #16]
 8014d8a:	ea43 0102 	orr.w	r1, r3, r2
 8014d8e:	9b06      	ldr	r3, [sp, #24]
 8014d90:	4319      	orrs	r1, r3
 8014d92:	d110      	bne.n	8014db6 <_dtoa_r+0xa7e>
 8014d94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014d98:	d029      	beq.n	8014dee <_dtoa_r+0xab6>
 8014d9a:	9b05      	ldr	r3, [sp, #20]
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	dd02      	ble.n	8014da6 <_dtoa_r+0xa6e>
 8014da0:	9b02      	ldr	r3, [sp, #8]
 8014da2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8014da6:	9b01      	ldr	r3, [sp, #4]
 8014da8:	f883 9000 	strb.w	r9, [r3]
 8014dac:	e774      	b.n	8014c98 <_dtoa_r+0x960>
 8014dae:	4638      	mov	r0, r7
 8014db0:	e7ba      	b.n	8014d28 <_dtoa_r+0x9f0>
 8014db2:	2201      	movs	r2, #1
 8014db4:	e7e1      	b.n	8014d7a <_dtoa_r+0xa42>
 8014db6:	9b05      	ldr	r3, [sp, #20]
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	db04      	blt.n	8014dc6 <_dtoa_r+0xa8e>
 8014dbc:	9907      	ldr	r1, [sp, #28]
 8014dbe:	430b      	orrs	r3, r1
 8014dc0:	9906      	ldr	r1, [sp, #24]
 8014dc2:	430b      	orrs	r3, r1
 8014dc4:	d120      	bne.n	8014e08 <_dtoa_r+0xad0>
 8014dc6:	2a00      	cmp	r2, #0
 8014dc8:	dded      	ble.n	8014da6 <_dtoa_r+0xa6e>
 8014dca:	4651      	mov	r1, sl
 8014dcc:	2201      	movs	r2, #1
 8014dce:	4620      	mov	r0, r4
 8014dd0:	f000 fb4a 	bl	8015468 <__lshift>
 8014dd4:	4631      	mov	r1, r6
 8014dd6:	4682      	mov	sl, r0
 8014dd8:	f000 fbb2 	bl	8015540 <__mcmp>
 8014ddc:	2800      	cmp	r0, #0
 8014dde:	dc03      	bgt.n	8014de8 <_dtoa_r+0xab0>
 8014de0:	d1e1      	bne.n	8014da6 <_dtoa_r+0xa6e>
 8014de2:	f019 0f01 	tst.w	r9, #1
 8014de6:	d0de      	beq.n	8014da6 <_dtoa_r+0xa6e>
 8014de8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014dec:	d1d8      	bne.n	8014da0 <_dtoa_r+0xa68>
 8014dee:	9a01      	ldr	r2, [sp, #4]
 8014df0:	2339      	movs	r3, #57	; 0x39
 8014df2:	7013      	strb	r3, [r2, #0]
 8014df4:	462b      	mov	r3, r5
 8014df6:	461d      	mov	r5, r3
 8014df8:	3b01      	subs	r3, #1
 8014dfa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014dfe:	2a39      	cmp	r2, #57	; 0x39
 8014e00:	d06c      	beq.n	8014edc <_dtoa_r+0xba4>
 8014e02:	3201      	adds	r2, #1
 8014e04:	701a      	strb	r2, [r3, #0]
 8014e06:	e747      	b.n	8014c98 <_dtoa_r+0x960>
 8014e08:	2a00      	cmp	r2, #0
 8014e0a:	dd07      	ble.n	8014e1c <_dtoa_r+0xae4>
 8014e0c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014e10:	d0ed      	beq.n	8014dee <_dtoa_r+0xab6>
 8014e12:	9a01      	ldr	r2, [sp, #4]
 8014e14:	f109 0301 	add.w	r3, r9, #1
 8014e18:	7013      	strb	r3, [r2, #0]
 8014e1a:	e73d      	b.n	8014c98 <_dtoa_r+0x960>
 8014e1c:	9b04      	ldr	r3, [sp, #16]
 8014e1e:	9a08      	ldr	r2, [sp, #32]
 8014e20:	f803 9c01 	strb.w	r9, [r3, #-1]
 8014e24:	4293      	cmp	r3, r2
 8014e26:	d043      	beq.n	8014eb0 <_dtoa_r+0xb78>
 8014e28:	4651      	mov	r1, sl
 8014e2a:	2300      	movs	r3, #0
 8014e2c:	220a      	movs	r2, #10
 8014e2e:	4620      	mov	r0, r4
 8014e30:	f000 f922 	bl	8015078 <__multadd>
 8014e34:	45b8      	cmp	r8, r7
 8014e36:	4682      	mov	sl, r0
 8014e38:	f04f 0300 	mov.w	r3, #0
 8014e3c:	f04f 020a 	mov.w	r2, #10
 8014e40:	4641      	mov	r1, r8
 8014e42:	4620      	mov	r0, r4
 8014e44:	d107      	bne.n	8014e56 <_dtoa_r+0xb1e>
 8014e46:	f000 f917 	bl	8015078 <__multadd>
 8014e4a:	4680      	mov	r8, r0
 8014e4c:	4607      	mov	r7, r0
 8014e4e:	9b04      	ldr	r3, [sp, #16]
 8014e50:	3301      	adds	r3, #1
 8014e52:	9304      	str	r3, [sp, #16]
 8014e54:	e775      	b.n	8014d42 <_dtoa_r+0xa0a>
 8014e56:	f000 f90f 	bl	8015078 <__multadd>
 8014e5a:	4639      	mov	r1, r7
 8014e5c:	4680      	mov	r8, r0
 8014e5e:	2300      	movs	r3, #0
 8014e60:	220a      	movs	r2, #10
 8014e62:	4620      	mov	r0, r4
 8014e64:	f000 f908 	bl	8015078 <__multadd>
 8014e68:	4607      	mov	r7, r0
 8014e6a:	e7f0      	b.n	8014e4e <_dtoa_r+0xb16>
 8014e6c:	9b04      	ldr	r3, [sp, #16]
 8014e6e:	9301      	str	r3, [sp, #4]
 8014e70:	9d00      	ldr	r5, [sp, #0]
 8014e72:	4631      	mov	r1, r6
 8014e74:	4650      	mov	r0, sl
 8014e76:	f7ff f9d7 	bl	8014228 <quorem>
 8014e7a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8014e7e:	9b00      	ldr	r3, [sp, #0]
 8014e80:	f805 9b01 	strb.w	r9, [r5], #1
 8014e84:	1aea      	subs	r2, r5, r3
 8014e86:	9b01      	ldr	r3, [sp, #4]
 8014e88:	4293      	cmp	r3, r2
 8014e8a:	dd07      	ble.n	8014e9c <_dtoa_r+0xb64>
 8014e8c:	4651      	mov	r1, sl
 8014e8e:	2300      	movs	r3, #0
 8014e90:	220a      	movs	r2, #10
 8014e92:	4620      	mov	r0, r4
 8014e94:	f000 f8f0 	bl	8015078 <__multadd>
 8014e98:	4682      	mov	sl, r0
 8014e9a:	e7ea      	b.n	8014e72 <_dtoa_r+0xb3a>
 8014e9c:	9b01      	ldr	r3, [sp, #4]
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	bfc8      	it	gt
 8014ea2:	461d      	movgt	r5, r3
 8014ea4:	9b00      	ldr	r3, [sp, #0]
 8014ea6:	bfd8      	it	le
 8014ea8:	2501      	movle	r5, #1
 8014eaa:	441d      	add	r5, r3
 8014eac:	f04f 0800 	mov.w	r8, #0
 8014eb0:	4651      	mov	r1, sl
 8014eb2:	2201      	movs	r2, #1
 8014eb4:	4620      	mov	r0, r4
 8014eb6:	f000 fad7 	bl	8015468 <__lshift>
 8014eba:	4631      	mov	r1, r6
 8014ebc:	4682      	mov	sl, r0
 8014ebe:	f000 fb3f 	bl	8015540 <__mcmp>
 8014ec2:	2800      	cmp	r0, #0
 8014ec4:	dc96      	bgt.n	8014df4 <_dtoa_r+0xabc>
 8014ec6:	d102      	bne.n	8014ece <_dtoa_r+0xb96>
 8014ec8:	f019 0f01 	tst.w	r9, #1
 8014ecc:	d192      	bne.n	8014df4 <_dtoa_r+0xabc>
 8014ece:	462b      	mov	r3, r5
 8014ed0:	461d      	mov	r5, r3
 8014ed2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014ed6:	2a30      	cmp	r2, #48	; 0x30
 8014ed8:	d0fa      	beq.n	8014ed0 <_dtoa_r+0xb98>
 8014eda:	e6dd      	b.n	8014c98 <_dtoa_r+0x960>
 8014edc:	9a00      	ldr	r2, [sp, #0]
 8014ede:	429a      	cmp	r2, r3
 8014ee0:	d189      	bne.n	8014df6 <_dtoa_r+0xabe>
 8014ee2:	f10b 0b01 	add.w	fp, fp, #1
 8014ee6:	2331      	movs	r3, #49	; 0x31
 8014ee8:	e796      	b.n	8014e18 <_dtoa_r+0xae0>
 8014eea:	4b0a      	ldr	r3, [pc, #40]	; (8014f14 <_dtoa_r+0xbdc>)
 8014eec:	f7ff ba99 	b.w	8014422 <_dtoa_r+0xea>
 8014ef0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014ef2:	2b00      	cmp	r3, #0
 8014ef4:	f47f aa6d 	bne.w	80143d2 <_dtoa_r+0x9a>
 8014ef8:	4b07      	ldr	r3, [pc, #28]	; (8014f18 <_dtoa_r+0xbe0>)
 8014efa:	f7ff ba92 	b.w	8014422 <_dtoa_r+0xea>
 8014efe:	9b01      	ldr	r3, [sp, #4]
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	dcb5      	bgt.n	8014e70 <_dtoa_r+0xb38>
 8014f04:	9b07      	ldr	r3, [sp, #28]
 8014f06:	2b02      	cmp	r3, #2
 8014f08:	f73f aeb1 	bgt.w	8014c6e <_dtoa_r+0x936>
 8014f0c:	e7b0      	b.n	8014e70 <_dtoa_r+0xb38>
 8014f0e:	bf00      	nop
 8014f10:	08018951 	.word	0x08018951
 8014f14:	080188ac 	.word	0x080188ac
 8014f18:	080188d5 	.word	0x080188d5

08014f1c <_free_r>:
 8014f1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014f1e:	2900      	cmp	r1, #0
 8014f20:	d044      	beq.n	8014fac <_free_r+0x90>
 8014f22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f26:	9001      	str	r0, [sp, #4]
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	f1a1 0404 	sub.w	r4, r1, #4
 8014f2e:	bfb8      	it	lt
 8014f30:	18e4      	addlt	r4, r4, r3
 8014f32:	f7fe f89b 	bl	801306c <__malloc_lock>
 8014f36:	4a1e      	ldr	r2, [pc, #120]	; (8014fb0 <_free_r+0x94>)
 8014f38:	9801      	ldr	r0, [sp, #4]
 8014f3a:	6813      	ldr	r3, [r2, #0]
 8014f3c:	b933      	cbnz	r3, 8014f4c <_free_r+0x30>
 8014f3e:	6063      	str	r3, [r4, #4]
 8014f40:	6014      	str	r4, [r2, #0]
 8014f42:	b003      	add	sp, #12
 8014f44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014f48:	f7fe b896 	b.w	8013078 <__malloc_unlock>
 8014f4c:	42a3      	cmp	r3, r4
 8014f4e:	d908      	bls.n	8014f62 <_free_r+0x46>
 8014f50:	6825      	ldr	r5, [r4, #0]
 8014f52:	1961      	adds	r1, r4, r5
 8014f54:	428b      	cmp	r3, r1
 8014f56:	bf01      	itttt	eq
 8014f58:	6819      	ldreq	r1, [r3, #0]
 8014f5a:	685b      	ldreq	r3, [r3, #4]
 8014f5c:	1949      	addeq	r1, r1, r5
 8014f5e:	6021      	streq	r1, [r4, #0]
 8014f60:	e7ed      	b.n	8014f3e <_free_r+0x22>
 8014f62:	461a      	mov	r2, r3
 8014f64:	685b      	ldr	r3, [r3, #4]
 8014f66:	b10b      	cbz	r3, 8014f6c <_free_r+0x50>
 8014f68:	42a3      	cmp	r3, r4
 8014f6a:	d9fa      	bls.n	8014f62 <_free_r+0x46>
 8014f6c:	6811      	ldr	r1, [r2, #0]
 8014f6e:	1855      	adds	r5, r2, r1
 8014f70:	42a5      	cmp	r5, r4
 8014f72:	d10b      	bne.n	8014f8c <_free_r+0x70>
 8014f74:	6824      	ldr	r4, [r4, #0]
 8014f76:	4421      	add	r1, r4
 8014f78:	1854      	adds	r4, r2, r1
 8014f7a:	42a3      	cmp	r3, r4
 8014f7c:	6011      	str	r1, [r2, #0]
 8014f7e:	d1e0      	bne.n	8014f42 <_free_r+0x26>
 8014f80:	681c      	ldr	r4, [r3, #0]
 8014f82:	685b      	ldr	r3, [r3, #4]
 8014f84:	6053      	str	r3, [r2, #4]
 8014f86:	440c      	add	r4, r1
 8014f88:	6014      	str	r4, [r2, #0]
 8014f8a:	e7da      	b.n	8014f42 <_free_r+0x26>
 8014f8c:	d902      	bls.n	8014f94 <_free_r+0x78>
 8014f8e:	230c      	movs	r3, #12
 8014f90:	6003      	str	r3, [r0, #0]
 8014f92:	e7d6      	b.n	8014f42 <_free_r+0x26>
 8014f94:	6825      	ldr	r5, [r4, #0]
 8014f96:	1961      	adds	r1, r4, r5
 8014f98:	428b      	cmp	r3, r1
 8014f9a:	bf04      	itt	eq
 8014f9c:	6819      	ldreq	r1, [r3, #0]
 8014f9e:	685b      	ldreq	r3, [r3, #4]
 8014fa0:	6063      	str	r3, [r4, #4]
 8014fa2:	bf04      	itt	eq
 8014fa4:	1949      	addeq	r1, r1, r5
 8014fa6:	6021      	streq	r1, [r4, #0]
 8014fa8:	6054      	str	r4, [r2, #4]
 8014faa:	e7ca      	b.n	8014f42 <_free_r+0x26>
 8014fac:	b003      	add	sp, #12
 8014fae:	bd30      	pop	{r4, r5, pc}
 8014fb0:	20000994 	.word	0x20000994

08014fb4 <_Balloc>:
 8014fb4:	b570      	push	{r4, r5, r6, lr}
 8014fb6:	69c6      	ldr	r6, [r0, #28]
 8014fb8:	4604      	mov	r4, r0
 8014fba:	460d      	mov	r5, r1
 8014fbc:	b976      	cbnz	r6, 8014fdc <_Balloc+0x28>
 8014fbe:	2010      	movs	r0, #16
 8014fc0:	f7fd ffa4 	bl	8012f0c <malloc>
 8014fc4:	4602      	mov	r2, r0
 8014fc6:	61e0      	str	r0, [r4, #28]
 8014fc8:	b920      	cbnz	r0, 8014fd4 <_Balloc+0x20>
 8014fca:	4b18      	ldr	r3, [pc, #96]	; (801502c <_Balloc+0x78>)
 8014fcc:	4818      	ldr	r0, [pc, #96]	; (8015030 <_Balloc+0x7c>)
 8014fce:	216b      	movs	r1, #107	; 0x6b
 8014fd0:	f7fd ff6c 	bl	8012eac <__assert_func>
 8014fd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014fd8:	6006      	str	r6, [r0, #0]
 8014fda:	60c6      	str	r6, [r0, #12]
 8014fdc:	69e6      	ldr	r6, [r4, #28]
 8014fde:	68f3      	ldr	r3, [r6, #12]
 8014fe0:	b183      	cbz	r3, 8015004 <_Balloc+0x50>
 8014fe2:	69e3      	ldr	r3, [r4, #28]
 8014fe4:	68db      	ldr	r3, [r3, #12]
 8014fe6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014fea:	b9b8      	cbnz	r0, 801501c <_Balloc+0x68>
 8014fec:	2101      	movs	r1, #1
 8014fee:	fa01 f605 	lsl.w	r6, r1, r5
 8014ff2:	1d72      	adds	r2, r6, #5
 8014ff4:	0092      	lsls	r2, r2, #2
 8014ff6:	4620      	mov	r0, r4
 8014ff8:	f001 ff1a 	bl	8016e30 <_calloc_r>
 8014ffc:	b160      	cbz	r0, 8015018 <_Balloc+0x64>
 8014ffe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015002:	e00e      	b.n	8015022 <_Balloc+0x6e>
 8015004:	2221      	movs	r2, #33	; 0x21
 8015006:	2104      	movs	r1, #4
 8015008:	4620      	mov	r0, r4
 801500a:	f001 ff11 	bl	8016e30 <_calloc_r>
 801500e:	69e3      	ldr	r3, [r4, #28]
 8015010:	60f0      	str	r0, [r6, #12]
 8015012:	68db      	ldr	r3, [r3, #12]
 8015014:	2b00      	cmp	r3, #0
 8015016:	d1e4      	bne.n	8014fe2 <_Balloc+0x2e>
 8015018:	2000      	movs	r0, #0
 801501a:	bd70      	pop	{r4, r5, r6, pc}
 801501c:	6802      	ldr	r2, [r0, #0]
 801501e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015022:	2300      	movs	r3, #0
 8015024:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015028:	e7f7      	b.n	801501a <_Balloc+0x66>
 801502a:	bf00      	nop
 801502c:	080188e2 	.word	0x080188e2
 8015030:	08018962 	.word	0x08018962

08015034 <_Bfree>:
 8015034:	b570      	push	{r4, r5, r6, lr}
 8015036:	69c6      	ldr	r6, [r0, #28]
 8015038:	4605      	mov	r5, r0
 801503a:	460c      	mov	r4, r1
 801503c:	b976      	cbnz	r6, 801505c <_Bfree+0x28>
 801503e:	2010      	movs	r0, #16
 8015040:	f7fd ff64 	bl	8012f0c <malloc>
 8015044:	4602      	mov	r2, r0
 8015046:	61e8      	str	r0, [r5, #28]
 8015048:	b920      	cbnz	r0, 8015054 <_Bfree+0x20>
 801504a:	4b09      	ldr	r3, [pc, #36]	; (8015070 <_Bfree+0x3c>)
 801504c:	4809      	ldr	r0, [pc, #36]	; (8015074 <_Bfree+0x40>)
 801504e:	218f      	movs	r1, #143	; 0x8f
 8015050:	f7fd ff2c 	bl	8012eac <__assert_func>
 8015054:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015058:	6006      	str	r6, [r0, #0]
 801505a:	60c6      	str	r6, [r0, #12]
 801505c:	b13c      	cbz	r4, 801506e <_Bfree+0x3a>
 801505e:	69eb      	ldr	r3, [r5, #28]
 8015060:	6862      	ldr	r2, [r4, #4]
 8015062:	68db      	ldr	r3, [r3, #12]
 8015064:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015068:	6021      	str	r1, [r4, #0]
 801506a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801506e:	bd70      	pop	{r4, r5, r6, pc}
 8015070:	080188e2 	.word	0x080188e2
 8015074:	08018962 	.word	0x08018962

08015078 <__multadd>:
 8015078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801507c:	690d      	ldr	r5, [r1, #16]
 801507e:	4607      	mov	r7, r0
 8015080:	460c      	mov	r4, r1
 8015082:	461e      	mov	r6, r3
 8015084:	f101 0c14 	add.w	ip, r1, #20
 8015088:	2000      	movs	r0, #0
 801508a:	f8dc 3000 	ldr.w	r3, [ip]
 801508e:	b299      	uxth	r1, r3
 8015090:	fb02 6101 	mla	r1, r2, r1, r6
 8015094:	0c1e      	lsrs	r6, r3, #16
 8015096:	0c0b      	lsrs	r3, r1, #16
 8015098:	fb02 3306 	mla	r3, r2, r6, r3
 801509c:	b289      	uxth	r1, r1
 801509e:	3001      	adds	r0, #1
 80150a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80150a4:	4285      	cmp	r5, r0
 80150a6:	f84c 1b04 	str.w	r1, [ip], #4
 80150aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80150ae:	dcec      	bgt.n	801508a <__multadd+0x12>
 80150b0:	b30e      	cbz	r6, 80150f6 <__multadd+0x7e>
 80150b2:	68a3      	ldr	r3, [r4, #8]
 80150b4:	42ab      	cmp	r3, r5
 80150b6:	dc19      	bgt.n	80150ec <__multadd+0x74>
 80150b8:	6861      	ldr	r1, [r4, #4]
 80150ba:	4638      	mov	r0, r7
 80150bc:	3101      	adds	r1, #1
 80150be:	f7ff ff79 	bl	8014fb4 <_Balloc>
 80150c2:	4680      	mov	r8, r0
 80150c4:	b928      	cbnz	r0, 80150d2 <__multadd+0x5a>
 80150c6:	4602      	mov	r2, r0
 80150c8:	4b0c      	ldr	r3, [pc, #48]	; (80150fc <__multadd+0x84>)
 80150ca:	480d      	ldr	r0, [pc, #52]	; (8015100 <__multadd+0x88>)
 80150cc:	21ba      	movs	r1, #186	; 0xba
 80150ce:	f7fd feed 	bl	8012eac <__assert_func>
 80150d2:	6922      	ldr	r2, [r4, #16]
 80150d4:	3202      	adds	r2, #2
 80150d6:	f104 010c 	add.w	r1, r4, #12
 80150da:	0092      	lsls	r2, r2, #2
 80150dc:	300c      	adds	r0, #12
 80150de:	f7ff f88e 	bl	80141fe <memcpy>
 80150e2:	4621      	mov	r1, r4
 80150e4:	4638      	mov	r0, r7
 80150e6:	f7ff ffa5 	bl	8015034 <_Bfree>
 80150ea:	4644      	mov	r4, r8
 80150ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80150f0:	3501      	adds	r5, #1
 80150f2:	615e      	str	r6, [r3, #20]
 80150f4:	6125      	str	r5, [r4, #16]
 80150f6:	4620      	mov	r0, r4
 80150f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150fc:	08018951 	.word	0x08018951
 8015100:	08018962 	.word	0x08018962

08015104 <__s2b>:
 8015104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015108:	460c      	mov	r4, r1
 801510a:	4615      	mov	r5, r2
 801510c:	461f      	mov	r7, r3
 801510e:	2209      	movs	r2, #9
 8015110:	3308      	adds	r3, #8
 8015112:	4606      	mov	r6, r0
 8015114:	fb93 f3f2 	sdiv	r3, r3, r2
 8015118:	2100      	movs	r1, #0
 801511a:	2201      	movs	r2, #1
 801511c:	429a      	cmp	r2, r3
 801511e:	db09      	blt.n	8015134 <__s2b+0x30>
 8015120:	4630      	mov	r0, r6
 8015122:	f7ff ff47 	bl	8014fb4 <_Balloc>
 8015126:	b940      	cbnz	r0, 801513a <__s2b+0x36>
 8015128:	4602      	mov	r2, r0
 801512a:	4b19      	ldr	r3, [pc, #100]	; (8015190 <__s2b+0x8c>)
 801512c:	4819      	ldr	r0, [pc, #100]	; (8015194 <__s2b+0x90>)
 801512e:	21d3      	movs	r1, #211	; 0xd3
 8015130:	f7fd febc 	bl	8012eac <__assert_func>
 8015134:	0052      	lsls	r2, r2, #1
 8015136:	3101      	adds	r1, #1
 8015138:	e7f0      	b.n	801511c <__s2b+0x18>
 801513a:	9b08      	ldr	r3, [sp, #32]
 801513c:	6143      	str	r3, [r0, #20]
 801513e:	2d09      	cmp	r5, #9
 8015140:	f04f 0301 	mov.w	r3, #1
 8015144:	6103      	str	r3, [r0, #16]
 8015146:	dd16      	ble.n	8015176 <__s2b+0x72>
 8015148:	f104 0909 	add.w	r9, r4, #9
 801514c:	46c8      	mov	r8, r9
 801514e:	442c      	add	r4, r5
 8015150:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015154:	4601      	mov	r1, r0
 8015156:	3b30      	subs	r3, #48	; 0x30
 8015158:	220a      	movs	r2, #10
 801515a:	4630      	mov	r0, r6
 801515c:	f7ff ff8c 	bl	8015078 <__multadd>
 8015160:	45a0      	cmp	r8, r4
 8015162:	d1f5      	bne.n	8015150 <__s2b+0x4c>
 8015164:	f1a5 0408 	sub.w	r4, r5, #8
 8015168:	444c      	add	r4, r9
 801516a:	1b2d      	subs	r5, r5, r4
 801516c:	1963      	adds	r3, r4, r5
 801516e:	42bb      	cmp	r3, r7
 8015170:	db04      	blt.n	801517c <__s2b+0x78>
 8015172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015176:	340a      	adds	r4, #10
 8015178:	2509      	movs	r5, #9
 801517a:	e7f6      	b.n	801516a <__s2b+0x66>
 801517c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015180:	4601      	mov	r1, r0
 8015182:	3b30      	subs	r3, #48	; 0x30
 8015184:	220a      	movs	r2, #10
 8015186:	4630      	mov	r0, r6
 8015188:	f7ff ff76 	bl	8015078 <__multadd>
 801518c:	e7ee      	b.n	801516c <__s2b+0x68>
 801518e:	bf00      	nop
 8015190:	08018951 	.word	0x08018951
 8015194:	08018962 	.word	0x08018962

08015198 <__hi0bits>:
 8015198:	0c03      	lsrs	r3, r0, #16
 801519a:	041b      	lsls	r3, r3, #16
 801519c:	b9d3      	cbnz	r3, 80151d4 <__hi0bits+0x3c>
 801519e:	0400      	lsls	r0, r0, #16
 80151a0:	2310      	movs	r3, #16
 80151a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80151a6:	bf04      	itt	eq
 80151a8:	0200      	lsleq	r0, r0, #8
 80151aa:	3308      	addeq	r3, #8
 80151ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80151b0:	bf04      	itt	eq
 80151b2:	0100      	lsleq	r0, r0, #4
 80151b4:	3304      	addeq	r3, #4
 80151b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80151ba:	bf04      	itt	eq
 80151bc:	0080      	lsleq	r0, r0, #2
 80151be:	3302      	addeq	r3, #2
 80151c0:	2800      	cmp	r0, #0
 80151c2:	db05      	blt.n	80151d0 <__hi0bits+0x38>
 80151c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80151c8:	f103 0301 	add.w	r3, r3, #1
 80151cc:	bf08      	it	eq
 80151ce:	2320      	moveq	r3, #32
 80151d0:	4618      	mov	r0, r3
 80151d2:	4770      	bx	lr
 80151d4:	2300      	movs	r3, #0
 80151d6:	e7e4      	b.n	80151a2 <__hi0bits+0xa>

080151d8 <__lo0bits>:
 80151d8:	6803      	ldr	r3, [r0, #0]
 80151da:	f013 0207 	ands.w	r2, r3, #7
 80151de:	d00c      	beq.n	80151fa <__lo0bits+0x22>
 80151e0:	07d9      	lsls	r1, r3, #31
 80151e2:	d422      	bmi.n	801522a <__lo0bits+0x52>
 80151e4:	079a      	lsls	r2, r3, #30
 80151e6:	bf49      	itett	mi
 80151e8:	085b      	lsrmi	r3, r3, #1
 80151ea:	089b      	lsrpl	r3, r3, #2
 80151ec:	6003      	strmi	r3, [r0, #0]
 80151ee:	2201      	movmi	r2, #1
 80151f0:	bf5c      	itt	pl
 80151f2:	6003      	strpl	r3, [r0, #0]
 80151f4:	2202      	movpl	r2, #2
 80151f6:	4610      	mov	r0, r2
 80151f8:	4770      	bx	lr
 80151fa:	b299      	uxth	r1, r3
 80151fc:	b909      	cbnz	r1, 8015202 <__lo0bits+0x2a>
 80151fe:	0c1b      	lsrs	r3, r3, #16
 8015200:	2210      	movs	r2, #16
 8015202:	b2d9      	uxtb	r1, r3
 8015204:	b909      	cbnz	r1, 801520a <__lo0bits+0x32>
 8015206:	3208      	adds	r2, #8
 8015208:	0a1b      	lsrs	r3, r3, #8
 801520a:	0719      	lsls	r1, r3, #28
 801520c:	bf04      	itt	eq
 801520e:	091b      	lsreq	r3, r3, #4
 8015210:	3204      	addeq	r2, #4
 8015212:	0799      	lsls	r1, r3, #30
 8015214:	bf04      	itt	eq
 8015216:	089b      	lsreq	r3, r3, #2
 8015218:	3202      	addeq	r2, #2
 801521a:	07d9      	lsls	r1, r3, #31
 801521c:	d403      	bmi.n	8015226 <__lo0bits+0x4e>
 801521e:	085b      	lsrs	r3, r3, #1
 8015220:	f102 0201 	add.w	r2, r2, #1
 8015224:	d003      	beq.n	801522e <__lo0bits+0x56>
 8015226:	6003      	str	r3, [r0, #0]
 8015228:	e7e5      	b.n	80151f6 <__lo0bits+0x1e>
 801522a:	2200      	movs	r2, #0
 801522c:	e7e3      	b.n	80151f6 <__lo0bits+0x1e>
 801522e:	2220      	movs	r2, #32
 8015230:	e7e1      	b.n	80151f6 <__lo0bits+0x1e>
	...

08015234 <__i2b>:
 8015234:	b510      	push	{r4, lr}
 8015236:	460c      	mov	r4, r1
 8015238:	2101      	movs	r1, #1
 801523a:	f7ff febb 	bl	8014fb4 <_Balloc>
 801523e:	4602      	mov	r2, r0
 8015240:	b928      	cbnz	r0, 801524e <__i2b+0x1a>
 8015242:	4b05      	ldr	r3, [pc, #20]	; (8015258 <__i2b+0x24>)
 8015244:	4805      	ldr	r0, [pc, #20]	; (801525c <__i2b+0x28>)
 8015246:	f240 1145 	movw	r1, #325	; 0x145
 801524a:	f7fd fe2f 	bl	8012eac <__assert_func>
 801524e:	2301      	movs	r3, #1
 8015250:	6144      	str	r4, [r0, #20]
 8015252:	6103      	str	r3, [r0, #16]
 8015254:	bd10      	pop	{r4, pc}
 8015256:	bf00      	nop
 8015258:	08018951 	.word	0x08018951
 801525c:	08018962 	.word	0x08018962

08015260 <__multiply>:
 8015260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015264:	4691      	mov	r9, r2
 8015266:	690a      	ldr	r2, [r1, #16]
 8015268:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801526c:	429a      	cmp	r2, r3
 801526e:	bfb8      	it	lt
 8015270:	460b      	movlt	r3, r1
 8015272:	460c      	mov	r4, r1
 8015274:	bfbc      	itt	lt
 8015276:	464c      	movlt	r4, r9
 8015278:	4699      	movlt	r9, r3
 801527a:	6927      	ldr	r7, [r4, #16]
 801527c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015280:	68a3      	ldr	r3, [r4, #8]
 8015282:	6861      	ldr	r1, [r4, #4]
 8015284:	eb07 060a 	add.w	r6, r7, sl
 8015288:	42b3      	cmp	r3, r6
 801528a:	b085      	sub	sp, #20
 801528c:	bfb8      	it	lt
 801528e:	3101      	addlt	r1, #1
 8015290:	f7ff fe90 	bl	8014fb4 <_Balloc>
 8015294:	b930      	cbnz	r0, 80152a4 <__multiply+0x44>
 8015296:	4602      	mov	r2, r0
 8015298:	4b44      	ldr	r3, [pc, #272]	; (80153ac <__multiply+0x14c>)
 801529a:	4845      	ldr	r0, [pc, #276]	; (80153b0 <__multiply+0x150>)
 801529c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80152a0:	f7fd fe04 	bl	8012eac <__assert_func>
 80152a4:	f100 0514 	add.w	r5, r0, #20
 80152a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80152ac:	462b      	mov	r3, r5
 80152ae:	2200      	movs	r2, #0
 80152b0:	4543      	cmp	r3, r8
 80152b2:	d321      	bcc.n	80152f8 <__multiply+0x98>
 80152b4:	f104 0314 	add.w	r3, r4, #20
 80152b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80152bc:	f109 0314 	add.w	r3, r9, #20
 80152c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80152c4:	9202      	str	r2, [sp, #8]
 80152c6:	1b3a      	subs	r2, r7, r4
 80152c8:	3a15      	subs	r2, #21
 80152ca:	f022 0203 	bic.w	r2, r2, #3
 80152ce:	3204      	adds	r2, #4
 80152d0:	f104 0115 	add.w	r1, r4, #21
 80152d4:	428f      	cmp	r7, r1
 80152d6:	bf38      	it	cc
 80152d8:	2204      	movcc	r2, #4
 80152da:	9201      	str	r2, [sp, #4]
 80152dc:	9a02      	ldr	r2, [sp, #8]
 80152de:	9303      	str	r3, [sp, #12]
 80152e0:	429a      	cmp	r2, r3
 80152e2:	d80c      	bhi.n	80152fe <__multiply+0x9e>
 80152e4:	2e00      	cmp	r6, #0
 80152e6:	dd03      	ble.n	80152f0 <__multiply+0x90>
 80152e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80152ec:	2b00      	cmp	r3, #0
 80152ee:	d05b      	beq.n	80153a8 <__multiply+0x148>
 80152f0:	6106      	str	r6, [r0, #16]
 80152f2:	b005      	add	sp, #20
 80152f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152f8:	f843 2b04 	str.w	r2, [r3], #4
 80152fc:	e7d8      	b.n	80152b0 <__multiply+0x50>
 80152fe:	f8b3 a000 	ldrh.w	sl, [r3]
 8015302:	f1ba 0f00 	cmp.w	sl, #0
 8015306:	d024      	beq.n	8015352 <__multiply+0xf2>
 8015308:	f104 0e14 	add.w	lr, r4, #20
 801530c:	46a9      	mov	r9, r5
 801530e:	f04f 0c00 	mov.w	ip, #0
 8015312:	f85e 2b04 	ldr.w	r2, [lr], #4
 8015316:	f8d9 1000 	ldr.w	r1, [r9]
 801531a:	fa1f fb82 	uxth.w	fp, r2
 801531e:	b289      	uxth	r1, r1
 8015320:	fb0a 110b 	mla	r1, sl, fp, r1
 8015324:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8015328:	f8d9 2000 	ldr.w	r2, [r9]
 801532c:	4461      	add	r1, ip
 801532e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8015332:	fb0a c20b 	mla	r2, sl, fp, ip
 8015336:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801533a:	b289      	uxth	r1, r1
 801533c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015340:	4577      	cmp	r7, lr
 8015342:	f849 1b04 	str.w	r1, [r9], #4
 8015346:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801534a:	d8e2      	bhi.n	8015312 <__multiply+0xb2>
 801534c:	9a01      	ldr	r2, [sp, #4]
 801534e:	f845 c002 	str.w	ip, [r5, r2]
 8015352:	9a03      	ldr	r2, [sp, #12]
 8015354:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8015358:	3304      	adds	r3, #4
 801535a:	f1b9 0f00 	cmp.w	r9, #0
 801535e:	d021      	beq.n	80153a4 <__multiply+0x144>
 8015360:	6829      	ldr	r1, [r5, #0]
 8015362:	f104 0c14 	add.w	ip, r4, #20
 8015366:	46ae      	mov	lr, r5
 8015368:	f04f 0a00 	mov.w	sl, #0
 801536c:	f8bc b000 	ldrh.w	fp, [ip]
 8015370:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8015374:	fb09 220b 	mla	r2, r9, fp, r2
 8015378:	4452      	add	r2, sl
 801537a:	b289      	uxth	r1, r1
 801537c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015380:	f84e 1b04 	str.w	r1, [lr], #4
 8015384:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015388:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801538c:	f8be 1000 	ldrh.w	r1, [lr]
 8015390:	fb09 110a 	mla	r1, r9, sl, r1
 8015394:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8015398:	4567      	cmp	r7, ip
 801539a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801539e:	d8e5      	bhi.n	801536c <__multiply+0x10c>
 80153a0:	9a01      	ldr	r2, [sp, #4]
 80153a2:	50a9      	str	r1, [r5, r2]
 80153a4:	3504      	adds	r5, #4
 80153a6:	e799      	b.n	80152dc <__multiply+0x7c>
 80153a8:	3e01      	subs	r6, #1
 80153aa:	e79b      	b.n	80152e4 <__multiply+0x84>
 80153ac:	08018951 	.word	0x08018951
 80153b0:	08018962 	.word	0x08018962

080153b4 <__pow5mult>:
 80153b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80153b8:	4615      	mov	r5, r2
 80153ba:	f012 0203 	ands.w	r2, r2, #3
 80153be:	4606      	mov	r6, r0
 80153c0:	460f      	mov	r7, r1
 80153c2:	d007      	beq.n	80153d4 <__pow5mult+0x20>
 80153c4:	4c25      	ldr	r4, [pc, #148]	; (801545c <__pow5mult+0xa8>)
 80153c6:	3a01      	subs	r2, #1
 80153c8:	2300      	movs	r3, #0
 80153ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80153ce:	f7ff fe53 	bl	8015078 <__multadd>
 80153d2:	4607      	mov	r7, r0
 80153d4:	10ad      	asrs	r5, r5, #2
 80153d6:	d03d      	beq.n	8015454 <__pow5mult+0xa0>
 80153d8:	69f4      	ldr	r4, [r6, #28]
 80153da:	b97c      	cbnz	r4, 80153fc <__pow5mult+0x48>
 80153dc:	2010      	movs	r0, #16
 80153de:	f7fd fd95 	bl	8012f0c <malloc>
 80153e2:	4602      	mov	r2, r0
 80153e4:	61f0      	str	r0, [r6, #28]
 80153e6:	b928      	cbnz	r0, 80153f4 <__pow5mult+0x40>
 80153e8:	4b1d      	ldr	r3, [pc, #116]	; (8015460 <__pow5mult+0xac>)
 80153ea:	481e      	ldr	r0, [pc, #120]	; (8015464 <__pow5mult+0xb0>)
 80153ec:	f240 11b3 	movw	r1, #435	; 0x1b3
 80153f0:	f7fd fd5c 	bl	8012eac <__assert_func>
 80153f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80153f8:	6004      	str	r4, [r0, #0]
 80153fa:	60c4      	str	r4, [r0, #12]
 80153fc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8015400:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015404:	b94c      	cbnz	r4, 801541a <__pow5mult+0x66>
 8015406:	f240 2171 	movw	r1, #625	; 0x271
 801540a:	4630      	mov	r0, r6
 801540c:	f7ff ff12 	bl	8015234 <__i2b>
 8015410:	2300      	movs	r3, #0
 8015412:	f8c8 0008 	str.w	r0, [r8, #8]
 8015416:	4604      	mov	r4, r0
 8015418:	6003      	str	r3, [r0, #0]
 801541a:	f04f 0900 	mov.w	r9, #0
 801541e:	07eb      	lsls	r3, r5, #31
 8015420:	d50a      	bpl.n	8015438 <__pow5mult+0x84>
 8015422:	4639      	mov	r1, r7
 8015424:	4622      	mov	r2, r4
 8015426:	4630      	mov	r0, r6
 8015428:	f7ff ff1a 	bl	8015260 <__multiply>
 801542c:	4639      	mov	r1, r7
 801542e:	4680      	mov	r8, r0
 8015430:	4630      	mov	r0, r6
 8015432:	f7ff fdff 	bl	8015034 <_Bfree>
 8015436:	4647      	mov	r7, r8
 8015438:	106d      	asrs	r5, r5, #1
 801543a:	d00b      	beq.n	8015454 <__pow5mult+0xa0>
 801543c:	6820      	ldr	r0, [r4, #0]
 801543e:	b938      	cbnz	r0, 8015450 <__pow5mult+0x9c>
 8015440:	4622      	mov	r2, r4
 8015442:	4621      	mov	r1, r4
 8015444:	4630      	mov	r0, r6
 8015446:	f7ff ff0b 	bl	8015260 <__multiply>
 801544a:	6020      	str	r0, [r4, #0]
 801544c:	f8c0 9000 	str.w	r9, [r0]
 8015450:	4604      	mov	r4, r0
 8015452:	e7e4      	b.n	801541e <__pow5mult+0x6a>
 8015454:	4638      	mov	r0, r7
 8015456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801545a:	bf00      	nop
 801545c:	08018ab0 	.word	0x08018ab0
 8015460:	080188e2 	.word	0x080188e2
 8015464:	08018962 	.word	0x08018962

08015468 <__lshift>:
 8015468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801546c:	460c      	mov	r4, r1
 801546e:	6849      	ldr	r1, [r1, #4]
 8015470:	6923      	ldr	r3, [r4, #16]
 8015472:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015476:	68a3      	ldr	r3, [r4, #8]
 8015478:	4607      	mov	r7, r0
 801547a:	4691      	mov	r9, r2
 801547c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015480:	f108 0601 	add.w	r6, r8, #1
 8015484:	42b3      	cmp	r3, r6
 8015486:	db0b      	blt.n	80154a0 <__lshift+0x38>
 8015488:	4638      	mov	r0, r7
 801548a:	f7ff fd93 	bl	8014fb4 <_Balloc>
 801548e:	4605      	mov	r5, r0
 8015490:	b948      	cbnz	r0, 80154a6 <__lshift+0x3e>
 8015492:	4602      	mov	r2, r0
 8015494:	4b28      	ldr	r3, [pc, #160]	; (8015538 <__lshift+0xd0>)
 8015496:	4829      	ldr	r0, [pc, #164]	; (801553c <__lshift+0xd4>)
 8015498:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801549c:	f7fd fd06 	bl	8012eac <__assert_func>
 80154a0:	3101      	adds	r1, #1
 80154a2:	005b      	lsls	r3, r3, #1
 80154a4:	e7ee      	b.n	8015484 <__lshift+0x1c>
 80154a6:	2300      	movs	r3, #0
 80154a8:	f100 0114 	add.w	r1, r0, #20
 80154ac:	f100 0210 	add.w	r2, r0, #16
 80154b0:	4618      	mov	r0, r3
 80154b2:	4553      	cmp	r3, sl
 80154b4:	db33      	blt.n	801551e <__lshift+0xb6>
 80154b6:	6920      	ldr	r0, [r4, #16]
 80154b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80154bc:	f104 0314 	add.w	r3, r4, #20
 80154c0:	f019 091f 	ands.w	r9, r9, #31
 80154c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80154c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80154cc:	d02b      	beq.n	8015526 <__lshift+0xbe>
 80154ce:	f1c9 0e20 	rsb	lr, r9, #32
 80154d2:	468a      	mov	sl, r1
 80154d4:	2200      	movs	r2, #0
 80154d6:	6818      	ldr	r0, [r3, #0]
 80154d8:	fa00 f009 	lsl.w	r0, r0, r9
 80154dc:	4310      	orrs	r0, r2
 80154de:	f84a 0b04 	str.w	r0, [sl], #4
 80154e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80154e6:	459c      	cmp	ip, r3
 80154e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80154ec:	d8f3      	bhi.n	80154d6 <__lshift+0x6e>
 80154ee:	ebac 0304 	sub.w	r3, ip, r4
 80154f2:	3b15      	subs	r3, #21
 80154f4:	f023 0303 	bic.w	r3, r3, #3
 80154f8:	3304      	adds	r3, #4
 80154fa:	f104 0015 	add.w	r0, r4, #21
 80154fe:	4584      	cmp	ip, r0
 8015500:	bf38      	it	cc
 8015502:	2304      	movcc	r3, #4
 8015504:	50ca      	str	r2, [r1, r3]
 8015506:	b10a      	cbz	r2, 801550c <__lshift+0xa4>
 8015508:	f108 0602 	add.w	r6, r8, #2
 801550c:	3e01      	subs	r6, #1
 801550e:	4638      	mov	r0, r7
 8015510:	612e      	str	r6, [r5, #16]
 8015512:	4621      	mov	r1, r4
 8015514:	f7ff fd8e 	bl	8015034 <_Bfree>
 8015518:	4628      	mov	r0, r5
 801551a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801551e:	f842 0f04 	str.w	r0, [r2, #4]!
 8015522:	3301      	adds	r3, #1
 8015524:	e7c5      	b.n	80154b2 <__lshift+0x4a>
 8015526:	3904      	subs	r1, #4
 8015528:	f853 2b04 	ldr.w	r2, [r3], #4
 801552c:	f841 2f04 	str.w	r2, [r1, #4]!
 8015530:	459c      	cmp	ip, r3
 8015532:	d8f9      	bhi.n	8015528 <__lshift+0xc0>
 8015534:	e7ea      	b.n	801550c <__lshift+0xa4>
 8015536:	bf00      	nop
 8015538:	08018951 	.word	0x08018951
 801553c:	08018962 	.word	0x08018962

08015540 <__mcmp>:
 8015540:	b530      	push	{r4, r5, lr}
 8015542:	6902      	ldr	r2, [r0, #16]
 8015544:	690c      	ldr	r4, [r1, #16]
 8015546:	1b12      	subs	r2, r2, r4
 8015548:	d10e      	bne.n	8015568 <__mcmp+0x28>
 801554a:	f100 0314 	add.w	r3, r0, #20
 801554e:	3114      	adds	r1, #20
 8015550:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015554:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015558:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801555c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015560:	42a5      	cmp	r5, r4
 8015562:	d003      	beq.n	801556c <__mcmp+0x2c>
 8015564:	d305      	bcc.n	8015572 <__mcmp+0x32>
 8015566:	2201      	movs	r2, #1
 8015568:	4610      	mov	r0, r2
 801556a:	bd30      	pop	{r4, r5, pc}
 801556c:	4283      	cmp	r3, r0
 801556e:	d3f3      	bcc.n	8015558 <__mcmp+0x18>
 8015570:	e7fa      	b.n	8015568 <__mcmp+0x28>
 8015572:	f04f 32ff 	mov.w	r2, #4294967295
 8015576:	e7f7      	b.n	8015568 <__mcmp+0x28>

08015578 <__mdiff>:
 8015578:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801557c:	460c      	mov	r4, r1
 801557e:	4606      	mov	r6, r0
 8015580:	4611      	mov	r1, r2
 8015582:	4620      	mov	r0, r4
 8015584:	4690      	mov	r8, r2
 8015586:	f7ff ffdb 	bl	8015540 <__mcmp>
 801558a:	1e05      	subs	r5, r0, #0
 801558c:	d110      	bne.n	80155b0 <__mdiff+0x38>
 801558e:	4629      	mov	r1, r5
 8015590:	4630      	mov	r0, r6
 8015592:	f7ff fd0f 	bl	8014fb4 <_Balloc>
 8015596:	b930      	cbnz	r0, 80155a6 <__mdiff+0x2e>
 8015598:	4b3a      	ldr	r3, [pc, #232]	; (8015684 <__mdiff+0x10c>)
 801559a:	4602      	mov	r2, r0
 801559c:	f240 2137 	movw	r1, #567	; 0x237
 80155a0:	4839      	ldr	r0, [pc, #228]	; (8015688 <__mdiff+0x110>)
 80155a2:	f7fd fc83 	bl	8012eac <__assert_func>
 80155a6:	2301      	movs	r3, #1
 80155a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80155ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155b0:	bfa4      	itt	ge
 80155b2:	4643      	movge	r3, r8
 80155b4:	46a0      	movge	r8, r4
 80155b6:	4630      	mov	r0, r6
 80155b8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80155bc:	bfa6      	itte	ge
 80155be:	461c      	movge	r4, r3
 80155c0:	2500      	movge	r5, #0
 80155c2:	2501      	movlt	r5, #1
 80155c4:	f7ff fcf6 	bl	8014fb4 <_Balloc>
 80155c8:	b920      	cbnz	r0, 80155d4 <__mdiff+0x5c>
 80155ca:	4b2e      	ldr	r3, [pc, #184]	; (8015684 <__mdiff+0x10c>)
 80155cc:	4602      	mov	r2, r0
 80155ce:	f240 2145 	movw	r1, #581	; 0x245
 80155d2:	e7e5      	b.n	80155a0 <__mdiff+0x28>
 80155d4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80155d8:	6926      	ldr	r6, [r4, #16]
 80155da:	60c5      	str	r5, [r0, #12]
 80155dc:	f104 0914 	add.w	r9, r4, #20
 80155e0:	f108 0514 	add.w	r5, r8, #20
 80155e4:	f100 0e14 	add.w	lr, r0, #20
 80155e8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80155ec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80155f0:	f108 0210 	add.w	r2, r8, #16
 80155f4:	46f2      	mov	sl, lr
 80155f6:	2100      	movs	r1, #0
 80155f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80155fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015600:	fa11 f88b 	uxtah	r8, r1, fp
 8015604:	b299      	uxth	r1, r3
 8015606:	0c1b      	lsrs	r3, r3, #16
 8015608:	eba8 0801 	sub.w	r8, r8, r1
 801560c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015610:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015614:	fa1f f888 	uxth.w	r8, r8
 8015618:	1419      	asrs	r1, r3, #16
 801561a:	454e      	cmp	r6, r9
 801561c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015620:	f84a 3b04 	str.w	r3, [sl], #4
 8015624:	d8e8      	bhi.n	80155f8 <__mdiff+0x80>
 8015626:	1b33      	subs	r3, r6, r4
 8015628:	3b15      	subs	r3, #21
 801562a:	f023 0303 	bic.w	r3, r3, #3
 801562e:	3304      	adds	r3, #4
 8015630:	3415      	adds	r4, #21
 8015632:	42a6      	cmp	r6, r4
 8015634:	bf38      	it	cc
 8015636:	2304      	movcc	r3, #4
 8015638:	441d      	add	r5, r3
 801563a:	4473      	add	r3, lr
 801563c:	469e      	mov	lr, r3
 801563e:	462e      	mov	r6, r5
 8015640:	4566      	cmp	r6, ip
 8015642:	d30e      	bcc.n	8015662 <__mdiff+0xea>
 8015644:	f10c 0203 	add.w	r2, ip, #3
 8015648:	1b52      	subs	r2, r2, r5
 801564a:	f022 0203 	bic.w	r2, r2, #3
 801564e:	3d03      	subs	r5, #3
 8015650:	45ac      	cmp	ip, r5
 8015652:	bf38      	it	cc
 8015654:	2200      	movcc	r2, #0
 8015656:	4413      	add	r3, r2
 8015658:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801565c:	b17a      	cbz	r2, 801567e <__mdiff+0x106>
 801565e:	6107      	str	r7, [r0, #16]
 8015660:	e7a4      	b.n	80155ac <__mdiff+0x34>
 8015662:	f856 8b04 	ldr.w	r8, [r6], #4
 8015666:	fa11 f288 	uxtah	r2, r1, r8
 801566a:	1414      	asrs	r4, r2, #16
 801566c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8015670:	b292      	uxth	r2, r2
 8015672:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8015676:	f84e 2b04 	str.w	r2, [lr], #4
 801567a:	1421      	asrs	r1, r4, #16
 801567c:	e7e0      	b.n	8015640 <__mdiff+0xc8>
 801567e:	3f01      	subs	r7, #1
 8015680:	e7ea      	b.n	8015658 <__mdiff+0xe0>
 8015682:	bf00      	nop
 8015684:	08018951 	.word	0x08018951
 8015688:	08018962 	.word	0x08018962

0801568c <__ulp>:
 801568c:	b082      	sub	sp, #8
 801568e:	ed8d 0b00 	vstr	d0, [sp]
 8015692:	9a01      	ldr	r2, [sp, #4]
 8015694:	4b0f      	ldr	r3, [pc, #60]	; (80156d4 <__ulp+0x48>)
 8015696:	4013      	ands	r3, r2
 8015698:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801569c:	2b00      	cmp	r3, #0
 801569e:	dc08      	bgt.n	80156b2 <__ulp+0x26>
 80156a0:	425b      	negs	r3, r3
 80156a2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80156a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80156aa:	da04      	bge.n	80156b6 <__ulp+0x2a>
 80156ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80156b0:	4113      	asrs	r3, r2
 80156b2:	2200      	movs	r2, #0
 80156b4:	e008      	b.n	80156c8 <__ulp+0x3c>
 80156b6:	f1a2 0314 	sub.w	r3, r2, #20
 80156ba:	2b1e      	cmp	r3, #30
 80156bc:	bfda      	itte	le
 80156be:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80156c2:	40da      	lsrle	r2, r3
 80156c4:	2201      	movgt	r2, #1
 80156c6:	2300      	movs	r3, #0
 80156c8:	4619      	mov	r1, r3
 80156ca:	4610      	mov	r0, r2
 80156cc:	ec41 0b10 	vmov	d0, r0, r1
 80156d0:	b002      	add	sp, #8
 80156d2:	4770      	bx	lr
 80156d4:	7ff00000 	.word	0x7ff00000

080156d8 <__b2d>:
 80156d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156dc:	6906      	ldr	r6, [r0, #16]
 80156de:	f100 0814 	add.w	r8, r0, #20
 80156e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80156e6:	1f37      	subs	r7, r6, #4
 80156e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80156ec:	4610      	mov	r0, r2
 80156ee:	f7ff fd53 	bl	8015198 <__hi0bits>
 80156f2:	f1c0 0320 	rsb	r3, r0, #32
 80156f6:	280a      	cmp	r0, #10
 80156f8:	600b      	str	r3, [r1, #0]
 80156fa:	491b      	ldr	r1, [pc, #108]	; (8015768 <__b2d+0x90>)
 80156fc:	dc15      	bgt.n	801572a <__b2d+0x52>
 80156fe:	f1c0 0c0b 	rsb	ip, r0, #11
 8015702:	fa22 f30c 	lsr.w	r3, r2, ip
 8015706:	45b8      	cmp	r8, r7
 8015708:	ea43 0501 	orr.w	r5, r3, r1
 801570c:	bf34      	ite	cc
 801570e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015712:	2300      	movcs	r3, #0
 8015714:	3015      	adds	r0, #21
 8015716:	fa02 f000 	lsl.w	r0, r2, r0
 801571a:	fa23 f30c 	lsr.w	r3, r3, ip
 801571e:	4303      	orrs	r3, r0
 8015720:	461c      	mov	r4, r3
 8015722:	ec45 4b10 	vmov	d0, r4, r5
 8015726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801572a:	45b8      	cmp	r8, r7
 801572c:	bf3a      	itte	cc
 801572e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015732:	f1a6 0708 	subcc.w	r7, r6, #8
 8015736:	2300      	movcs	r3, #0
 8015738:	380b      	subs	r0, #11
 801573a:	d012      	beq.n	8015762 <__b2d+0x8a>
 801573c:	f1c0 0120 	rsb	r1, r0, #32
 8015740:	fa23 f401 	lsr.w	r4, r3, r1
 8015744:	4082      	lsls	r2, r0
 8015746:	4322      	orrs	r2, r4
 8015748:	4547      	cmp	r7, r8
 801574a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801574e:	bf8c      	ite	hi
 8015750:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015754:	2200      	movls	r2, #0
 8015756:	4083      	lsls	r3, r0
 8015758:	40ca      	lsrs	r2, r1
 801575a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801575e:	4313      	orrs	r3, r2
 8015760:	e7de      	b.n	8015720 <__b2d+0x48>
 8015762:	ea42 0501 	orr.w	r5, r2, r1
 8015766:	e7db      	b.n	8015720 <__b2d+0x48>
 8015768:	3ff00000 	.word	0x3ff00000

0801576c <__d2b>:
 801576c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015770:	460f      	mov	r7, r1
 8015772:	2101      	movs	r1, #1
 8015774:	ec59 8b10 	vmov	r8, r9, d0
 8015778:	4616      	mov	r6, r2
 801577a:	f7ff fc1b 	bl	8014fb4 <_Balloc>
 801577e:	4604      	mov	r4, r0
 8015780:	b930      	cbnz	r0, 8015790 <__d2b+0x24>
 8015782:	4602      	mov	r2, r0
 8015784:	4b24      	ldr	r3, [pc, #144]	; (8015818 <__d2b+0xac>)
 8015786:	4825      	ldr	r0, [pc, #148]	; (801581c <__d2b+0xb0>)
 8015788:	f240 310f 	movw	r1, #783	; 0x30f
 801578c:	f7fd fb8e 	bl	8012eac <__assert_func>
 8015790:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015794:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015798:	bb2d      	cbnz	r5, 80157e6 <__d2b+0x7a>
 801579a:	9301      	str	r3, [sp, #4]
 801579c:	f1b8 0300 	subs.w	r3, r8, #0
 80157a0:	d026      	beq.n	80157f0 <__d2b+0x84>
 80157a2:	4668      	mov	r0, sp
 80157a4:	9300      	str	r3, [sp, #0]
 80157a6:	f7ff fd17 	bl	80151d8 <__lo0bits>
 80157aa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80157ae:	b1e8      	cbz	r0, 80157ec <__d2b+0x80>
 80157b0:	f1c0 0320 	rsb	r3, r0, #32
 80157b4:	fa02 f303 	lsl.w	r3, r2, r3
 80157b8:	430b      	orrs	r3, r1
 80157ba:	40c2      	lsrs	r2, r0
 80157bc:	6163      	str	r3, [r4, #20]
 80157be:	9201      	str	r2, [sp, #4]
 80157c0:	9b01      	ldr	r3, [sp, #4]
 80157c2:	61a3      	str	r3, [r4, #24]
 80157c4:	2b00      	cmp	r3, #0
 80157c6:	bf14      	ite	ne
 80157c8:	2202      	movne	r2, #2
 80157ca:	2201      	moveq	r2, #1
 80157cc:	6122      	str	r2, [r4, #16]
 80157ce:	b1bd      	cbz	r5, 8015800 <__d2b+0x94>
 80157d0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80157d4:	4405      	add	r5, r0
 80157d6:	603d      	str	r5, [r7, #0]
 80157d8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80157dc:	6030      	str	r0, [r6, #0]
 80157de:	4620      	mov	r0, r4
 80157e0:	b003      	add	sp, #12
 80157e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80157e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80157ea:	e7d6      	b.n	801579a <__d2b+0x2e>
 80157ec:	6161      	str	r1, [r4, #20]
 80157ee:	e7e7      	b.n	80157c0 <__d2b+0x54>
 80157f0:	a801      	add	r0, sp, #4
 80157f2:	f7ff fcf1 	bl	80151d8 <__lo0bits>
 80157f6:	9b01      	ldr	r3, [sp, #4]
 80157f8:	6163      	str	r3, [r4, #20]
 80157fa:	3020      	adds	r0, #32
 80157fc:	2201      	movs	r2, #1
 80157fe:	e7e5      	b.n	80157cc <__d2b+0x60>
 8015800:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015804:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015808:	6038      	str	r0, [r7, #0]
 801580a:	6918      	ldr	r0, [r3, #16]
 801580c:	f7ff fcc4 	bl	8015198 <__hi0bits>
 8015810:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015814:	e7e2      	b.n	80157dc <__d2b+0x70>
 8015816:	bf00      	nop
 8015818:	08018951 	.word	0x08018951
 801581c:	08018962 	.word	0x08018962

08015820 <__ratio>:
 8015820:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015824:	4688      	mov	r8, r1
 8015826:	4669      	mov	r1, sp
 8015828:	4681      	mov	r9, r0
 801582a:	f7ff ff55 	bl	80156d8 <__b2d>
 801582e:	a901      	add	r1, sp, #4
 8015830:	4640      	mov	r0, r8
 8015832:	ec55 4b10 	vmov	r4, r5, d0
 8015836:	f7ff ff4f 	bl	80156d8 <__b2d>
 801583a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801583e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015842:	eba3 0c02 	sub.w	ip, r3, r2
 8015846:	e9dd 3200 	ldrd	r3, r2, [sp]
 801584a:	1a9b      	subs	r3, r3, r2
 801584c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015850:	ec51 0b10 	vmov	r0, r1, d0
 8015854:	2b00      	cmp	r3, #0
 8015856:	bfd6      	itet	le
 8015858:	460a      	movle	r2, r1
 801585a:	462a      	movgt	r2, r5
 801585c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015860:	468b      	mov	fp, r1
 8015862:	462f      	mov	r7, r5
 8015864:	bfd4      	ite	le
 8015866:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801586a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801586e:	4620      	mov	r0, r4
 8015870:	ee10 2a10 	vmov	r2, s0
 8015874:	465b      	mov	r3, fp
 8015876:	4639      	mov	r1, r7
 8015878:	f7eb f810 	bl	800089c <__aeabi_ddiv>
 801587c:	ec41 0b10 	vmov	d0, r0, r1
 8015880:	b003      	add	sp, #12
 8015882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015886 <__copybits>:
 8015886:	3901      	subs	r1, #1
 8015888:	b570      	push	{r4, r5, r6, lr}
 801588a:	1149      	asrs	r1, r1, #5
 801588c:	6914      	ldr	r4, [r2, #16]
 801588e:	3101      	adds	r1, #1
 8015890:	f102 0314 	add.w	r3, r2, #20
 8015894:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015898:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801589c:	1f05      	subs	r5, r0, #4
 801589e:	42a3      	cmp	r3, r4
 80158a0:	d30c      	bcc.n	80158bc <__copybits+0x36>
 80158a2:	1aa3      	subs	r3, r4, r2
 80158a4:	3b11      	subs	r3, #17
 80158a6:	f023 0303 	bic.w	r3, r3, #3
 80158aa:	3211      	adds	r2, #17
 80158ac:	42a2      	cmp	r2, r4
 80158ae:	bf88      	it	hi
 80158b0:	2300      	movhi	r3, #0
 80158b2:	4418      	add	r0, r3
 80158b4:	2300      	movs	r3, #0
 80158b6:	4288      	cmp	r0, r1
 80158b8:	d305      	bcc.n	80158c6 <__copybits+0x40>
 80158ba:	bd70      	pop	{r4, r5, r6, pc}
 80158bc:	f853 6b04 	ldr.w	r6, [r3], #4
 80158c0:	f845 6f04 	str.w	r6, [r5, #4]!
 80158c4:	e7eb      	b.n	801589e <__copybits+0x18>
 80158c6:	f840 3b04 	str.w	r3, [r0], #4
 80158ca:	e7f4      	b.n	80158b6 <__copybits+0x30>

080158cc <__any_on>:
 80158cc:	f100 0214 	add.w	r2, r0, #20
 80158d0:	6900      	ldr	r0, [r0, #16]
 80158d2:	114b      	asrs	r3, r1, #5
 80158d4:	4298      	cmp	r0, r3
 80158d6:	b510      	push	{r4, lr}
 80158d8:	db11      	blt.n	80158fe <__any_on+0x32>
 80158da:	dd0a      	ble.n	80158f2 <__any_on+0x26>
 80158dc:	f011 011f 	ands.w	r1, r1, #31
 80158e0:	d007      	beq.n	80158f2 <__any_on+0x26>
 80158e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80158e6:	fa24 f001 	lsr.w	r0, r4, r1
 80158ea:	fa00 f101 	lsl.w	r1, r0, r1
 80158ee:	428c      	cmp	r4, r1
 80158f0:	d10b      	bne.n	801590a <__any_on+0x3e>
 80158f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80158f6:	4293      	cmp	r3, r2
 80158f8:	d803      	bhi.n	8015902 <__any_on+0x36>
 80158fa:	2000      	movs	r0, #0
 80158fc:	bd10      	pop	{r4, pc}
 80158fe:	4603      	mov	r3, r0
 8015900:	e7f7      	b.n	80158f2 <__any_on+0x26>
 8015902:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015906:	2900      	cmp	r1, #0
 8015908:	d0f5      	beq.n	80158f6 <__any_on+0x2a>
 801590a:	2001      	movs	r0, #1
 801590c:	e7f6      	b.n	80158fc <__any_on+0x30>

0801590e <sulp>:
 801590e:	b570      	push	{r4, r5, r6, lr}
 8015910:	4604      	mov	r4, r0
 8015912:	460d      	mov	r5, r1
 8015914:	ec45 4b10 	vmov	d0, r4, r5
 8015918:	4616      	mov	r6, r2
 801591a:	f7ff feb7 	bl	801568c <__ulp>
 801591e:	ec51 0b10 	vmov	r0, r1, d0
 8015922:	b17e      	cbz	r6, 8015944 <sulp+0x36>
 8015924:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015928:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801592c:	2b00      	cmp	r3, #0
 801592e:	dd09      	ble.n	8015944 <sulp+0x36>
 8015930:	051b      	lsls	r3, r3, #20
 8015932:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8015936:	2400      	movs	r4, #0
 8015938:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801593c:	4622      	mov	r2, r4
 801593e:	462b      	mov	r3, r5
 8015940:	f7ea fe82 	bl	8000648 <__aeabi_dmul>
 8015944:	bd70      	pop	{r4, r5, r6, pc}
	...

08015948 <_strtod_l>:
 8015948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801594c:	ed2d 8b02 	vpush	{d8}
 8015950:	b09b      	sub	sp, #108	; 0x6c
 8015952:	4604      	mov	r4, r0
 8015954:	9213      	str	r2, [sp, #76]	; 0x4c
 8015956:	2200      	movs	r2, #0
 8015958:	9216      	str	r2, [sp, #88]	; 0x58
 801595a:	460d      	mov	r5, r1
 801595c:	f04f 0800 	mov.w	r8, #0
 8015960:	f04f 0900 	mov.w	r9, #0
 8015964:	460a      	mov	r2, r1
 8015966:	9215      	str	r2, [sp, #84]	; 0x54
 8015968:	7811      	ldrb	r1, [r2, #0]
 801596a:	292b      	cmp	r1, #43	; 0x2b
 801596c:	d04c      	beq.n	8015a08 <_strtod_l+0xc0>
 801596e:	d83a      	bhi.n	80159e6 <_strtod_l+0x9e>
 8015970:	290d      	cmp	r1, #13
 8015972:	d834      	bhi.n	80159de <_strtod_l+0x96>
 8015974:	2908      	cmp	r1, #8
 8015976:	d834      	bhi.n	80159e2 <_strtod_l+0x9a>
 8015978:	2900      	cmp	r1, #0
 801597a:	d03d      	beq.n	80159f8 <_strtod_l+0xb0>
 801597c:	2200      	movs	r2, #0
 801597e:	920a      	str	r2, [sp, #40]	; 0x28
 8015980:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8015982:	7832      	ldrb	r2, [r6, #0]
 8015984:	2a30      	cmp	r2, #48	; 0x30
 8015986:	f040 80b4 	bne.w	8015af2 <_strtod_l+0x1aa>
 801598a:	7872      	ldrb	r2, [r6, #1]
 801598c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8015990:	2a58      	cmp	r2, #88	; 0x58
 8015992:	d170      	bne.n	8015a76 <_strtod_l+0x12e>
 8015994:	9302      	str	r3, [sp, #8]
 8015996:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015998:	9301      	str	r3, [sp, #4]
 801599a:	ab16      	add	r3, sp, #88	; 0x58
 801599c:	9300      	str	r3, [sp, #0]
 801599e:	4a8e      	ldr	r2, [pc, #568]	; (8015bd8 <_strtod_l+0x290>)
 80159a0:	ab17      	add	r3, sp, #92	; 0x5c
 80159a2:	a915      	add	r1, sp, #84	; 0x54
 80159a4:	4620      	mov	r0, r4
 80159a6:	f001 fac1 	bl	8016f2c <__gethex>
 80159aa:	f010 070f 	ands.w	r7, r0, #15
 80159ae:	4605      	mov	r5, r0
 80159b0:	d005      	beq.n	80159be <_strtod_l+0x76>
 80159b2:	2f06      	cmp	r7, #6
 80159b4:	d12a      	bne.n	8015a0c <_strtod_l+0xc4>
 80159b6:	3601      	adds	r6, #1
 80159b8:	2300      	movs	r3, #0
 80159ba:	9615      	str	r6, [sp, #84]	; 0x54
 80159bc:	930a      	str	r3, [sp, #40]	; 0x28
 80159be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	f040 857f 	bne.w	80164c4 <_strtod_l+0xb7c>
 80159c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80159c8:	b1db      	cbz	r3, 8015a02 <_strtod_l+0xba>
 80159ca:	4642      	mov	r2, r8
 80159cc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80159d0:	ec43 2b10 	vmov	d0, r2, r3
 80159d4:	b01b      	add	sp, #108	; 0x6c
 80159d6:	ecbd 8b02 	vpop	{d8}
 80159da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159de:	2920      	cmp	r1, #32
 80159e0:	d1cc      	bne.n	801597c <_strtod_l+0x34>
 80159e2:	3201      	adds	r2, #1
 80159e4:	e7bf      	b.n	8015966 <_strtod_l+0x1e>
 80159e6:	292d      	cmp	r1, #45	; 0x2d
 80159e8:	d1c8      	bne.n	801597c <_strtod_l+0x34>
 80159ea:	2101      	movs	r1, #1
 80159ec:	910a      	str	r1, [sp, #40]	; 0x28
 80159ee:	1c51      	adds	r1, r2, #1
 80159f0:	9115      	str	r1, [sp, #84]	; 0x54
 80159f2:	7852      	ldrb	r2, [r2, #1]
 80159f4:	2a00      	cmp	r2, #0
 80159f6:	d1c3      	bne.n	8015980 <_strtod_l+0x38>
 80159f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80159fa:	9515      	str	r5, [sp, #84]	; 0x54
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	f040 855f 	bne.w	80164c0 <_strtod_l+0xb78>
 8015a02:	4642      	mov	r2, r8
 8015a04:	464b      	mov	r3, r9
 8015a06:	e7e3      	b.n	80159d0 <_strtod_l+0x88>
 8015a08:	2100      	movs	r1, #0
 8015a0a:	e7ef      	b.n	80159ec <_strtod_l+0xa4>
 8015a0c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8015a0e:	b13a      	cbz	r2, 8015a20 <_strtod_l+0xd8>
 8015a10:	2135      	movs	r1, #53	; 0x35
 8015a12:	a818      	add	r0, sp, #96	; 0x60
 8015a14:	f7ff ff37 	bl	8015886 <__copybits>
 8015a18:	9916      	ldr	r1, [sp, #88]	; 0x58
 8015a1a:	4620      	mov	r0, r4
 8015a1c:	f7ff fb0a 	bl	8015034 <_Bfree>
 8015a20:	3f01      	subs	r7, #1
 8015a22:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015a24:	2f04      	cmp	r7, #4
 8015a26:	d806      	bhi.n	8015a36 <_strtod_l+0xee>
 8015a28:	e8df f007 	tbb	[pc, r7]
 8015a2c:	201d0314 	.word	0x201d0314
 8015a30:	14          	.byte	0x14
 8015a31:	00          	.byte	0x00
 8015a32:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8015a36:	05e9      	lsls	r1, r5, #23
 8015a38:	bf48      	it	mi
 8015a3a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8015a3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015a42:	0d1b      	lsrs	r3, r3, #20
 8015a44:	051b      	lsls	r3, r3, #20
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d1b9      	bne.n	80159be <_strtod_l+0x76>
 8015a4a:	f7fe fbab 	bl	80141a4 <__errno>
 8015a4e:	2322      	movs	r3, #34	; 0x22
 8015a50:	6003      	str	r3, [r0, #0]
 8015a52:	e7b4      	b.n	80159be <_strtod_l+0x76>
 8015a54:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8015a58:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015a5c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015a60:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8015a64:	e7e7      	b.n	8015a36 <_strtod_l+0xee>
 8015a66:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8015be0 <_strtod_l+0x298>
 8015a6a:	e7e4      	b.n	8015a36 <_strtod_l+0xee>
 8015a6c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8015a70:	f04f 38ff 	mov.w	r8, #4294967295
 8015a74:	e7df      	b.n	8015a36 <_strtod_l+0xee>
 8015a76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015a78:	1c5a      	adds	r2, r3, #1
 8015a7a:	9215      	str	r2, [sp, #84]	; 0x54
 8015a7c:	785b      	ldrb	r3, [r3, #1]
 8015a7e:	2b30      	cmp	r3, #48	; 0x30
 8015a80:	d0f9      	beq.n	8015a76 <_strtod_l+0x12e>
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d09b      	beq.n	80159be <_strtod_l+0x76>
 8015a86:	2301      	movs	r3, #1
 8015a88:	f04f 0a00 	mov.w	sl, #0
 8015a8c:	9304      	str	r3, [sp, #16]
 8015a8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015a90:	930b      	str	r3, [sp, #44]	; 0x2c
 8015a92:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8015a96:	46d3      	mov	fp, sl
 8015a98:	220a      	movs	r2, #10
 8015a9a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8015a9c:	7806      	ldrb	r6, [r0, #0]
 8015a9e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8015aa2:	b2d9      	uxtb	r1, r3
 8015aa4:	2909      	cmp	r1, #9
 8015aa6:	d926      	bls.n	8015af6 <_strtod_l+0x1ae>
 8015aa8:	494c      	ldr	r1, [pc, #304]	; (8015bdc <_strtod_l+0x294>)
 8015aaa:	2201      	movs	r2, #1
 8015aac:	f001 f9a6 	bl	8016dfc <strncmp>
 8015ab0:	2800      	cmp	r0, #0
 8015ab2:	d030      	beq.n	8015b16 <_strtod_l+0x1ce>
 8015ab4:	2000      	movs	r0, #0
 8015ab6:	4632      	mov	r2, r6
 8015ab8:	9005      	str	r0, [sp, #20]
 8015aba:	465e      	mov	r6, fp
 8015abc:	4603      	mov	r3, r0
 8015abe:	2a65      	cmp	r2, #101	; 0x65
 8015ac0:	d001      	beq.n	8015ac6 <_strtod_l+0x17e>
 8015ac2:	2a45      	cmp	r2, #69	; 0x45
 8015ac4:	d113      	bne.n	8015aee <_strtod_l+0x1a6>
 8015ac6:	b91e      	cbnz	r6, 8015ad0 <_strtod_l+0x188>
 8015ac8:	9a04      	ldr	r2, [sp, #16]
 8015aca:	4302      	orrs	r2, r0
 8015acc:	d094      	beq.n	80159f8 <_strtod_l+0xb0>
 8015ace:	2600      	movs	r6, #0
 8015ad0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8015ad2:	1c6a      	adds	r2, r5, #1
 8015ad4:	9215      	str	r2, [sp, #84]	; 0x54
 8015ad6:	786a      	ldrb	r2, [r5, #1]
 8015ad8:	2a2b      	cmp	r2, #43	; 0x2b
 8015ada:	d074      	beq.n	8015bc6 <_strtod_l+0x27e>
 8015adc:	2a2d      	cmp	r2, #45	; 0x2d
 8015ade:	d078      	beq.n	8015bd2 <_strtod_l+0x28a>
 8015ae0:	f04f 0c00 	mov.w	ip, #0
 8015ae4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8015ae8:	2909      	cmp	r1, #9
 8015aea:	d97f      	bls.n	8015bec <_strtod_l+0x2a4>
 8015aec:	9515      	str	r5, [sp, #84]	; 0x54
 8015aee:	2700      	movs	r7, #0
 8015af0:	e09e      	b.n	8015c30 <_strtod_l+0x2e8>
 8015af2:	2300      	movs	r3, #0
 8015af4:	e7c8      	b.n	8015a88 <_strtod_l+0x140>
 8015af6:	f1bb 0f08 	cmp.w	fp, #8
 8015afa:	bfd8      	it	le
 8015afc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8015afe:	f100 0001 	add.w	r0, r0, #1
 8015b02:	bfda      	itte	le
 8015b04:	fb02 3301 	mlale	r3, r2, r1, r3
 8015b08:	9309      	strle	r3, [sp, #36]	; 0x24
 8015b0a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8015b0e:	f10b 0b01 	add.w	fp, fp, #1
 8015b12:	9015      	str	r0, [sp, #84]	; 0x54
 8015b14:	e7c1      	b.n	8015a9a <_strtod_l+0x152>
 8015b16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b18:	1c5a      	adds	r2, r3, #1
 8015b1a:	9215      	str	r2, [sp, #84]	; 0x54
 8015b1c:	785a      	ldrb	r2, [r3, #1]
 8015b1e:	f1bb 0f00 	cmp.w	fp, #0
 8015b22:	d037      	beq.n	8015b94 <_strtod_l+0x24c>
 8015b24:	9005      	str	r0, [sp, #20]
 8015b26:	465e      	mov	r6, fp
 8015b28:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8015b2c:	2b09      	cmp	r3, #9
 8015b2e:	d912      	bls.n	8015b56 <_strtod_l+0x20e>
 8015b30:	2301      	movs	r3, #1
 8015b32:	e7c4      	b.n	8015abe <_strtod_l+0x176>
 8015b34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b36:	1c5a      	adds	r2, r3, #1
 8015b38:	9215      	str	r2, [sp, #84]	; 0x54
 8015b3a:	785a      	ldrb	r2, [r3, #1]
 8015b3c:	3001      	adds	r0, #1
 8015b3e:	2a30      	cmp	r2, #48	; 0x30
 8015b40:	d0f8      	beq.n	8015b34 <_strtod_l+0x1ec>
 8015b42:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8015b46:	2b08      	cmp	r3, #8
 8015b48:	f200 84c1 	bhi.w	80164ce <_strtod_l+0xb86>
 8015b4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b4e:	9005      	str	r0, [sp, #20]
 8015b50:	2000      	movs	r0, #0
 8015b52:	930b      	str	r3, [sp, #44]	; 0x2c
 8015b54:	4606      	mov	r6, r0
 8015b56:	3a30      	subs	r2, #48	; 0x30
 8015b58:	f100 0301 	add.w	r3, r0, #1
 8015b5c:	d014      	beq.n	8015b88 <_strtod_l+0x240>
 8015b5e:	9905      	ldr	r1, [sp, #20]
 8015b60:	4419      	add	r1, r3
 8015b62:	9105      	str	r1, [sp, #20]
 8015b64:	4633      	mov	r3, r6
 8015b66:	eb00 0c06 	add.w	ip, r0, r6
 8015b6a:	210a      	movs	r1, #10
 8015b6c:	4563      	cmp	r3, ip
 8015b6e:	d113      	bne.n	8015b98 <_strtod_l+0x250>
 8015b70:	1833      	adds	r3, r6, r0
 8015b72:	2b08      	cmp	r3, #8
 8015b74:	f106 0601 	add.w	r6, r6, #1
 8015b78:	4406      	add	r6, r0
 8015b7a:	dc1a      	bgt.n	8015bb2 <_strtod_l+0x26a>
 8015b7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015b7e:	230a      	movs	r3, #10
 8015b80:	fb03 2301 	mla	r3, r3, r1, r2
 8015b84:	9309      	str	r3, [sp, #36]	; 0x24
 8015b86:	2300      	movs	r3, #0
 8015b88:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015b8a:	1c51      	adds	r1, r2, #1
 8015b8c:	9115      	str	r1, [sp, #84]	; 0x54
 8015b8e:	7852      	ldrb	r2, [r2, #1]
 8015b90:	4618      	mov	r0, r3
 8015b92:	e7c9      	b.n	8015b28 <_strtod_l+0x1e0>
 8015b94:	4658      	mov	r0, fp
 8015b96:	e7d2      	b.n	8015b3e <_strtod_l+0x1f6>
 8015b98:	2b08      	cmp	r3, #8
 8015b9a:	f103 0301 	add.w	r3, r3, #1
 8015b9e:	dc03      	bgt.n	8015ba8 <_strtod_l+0x260>
 8015ba0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015ba2:	434f      	muls	r7, r1
 8015ba4:	9709      	str	r7, [sp, #36]	; 0x24
 8015ba6:	e7e1      	b.n	8015b6c <_strtod_l+0x224>
 8015ba8:	2b10      	cmp	r3, #16
 8015baa:	bfd8      	it	le
 8015bac:	fb01 fa0a 	mulle.w	sl, r1, sl
 8015bb0:	e7dc      	b.n	8015b6c <_strtod_l+0x224>
 8015bb2:	2e10      	cmp	r6, #16
 8015bb4:	bfdc      	itt	le
 8015bb6:	230a      	movle	r3, #10
 8015bb8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8015bbc:	e7e3      	b.n	8015b86 <_strtod_l+0x23e>
 8015bbe:	2300      	movs	r3, #0
 8015bc0:	9305      	str	r3, [sp, #20]
 8015bc2:	2301      	movs	r3, #1
 8015bc4:	e780      	b.n	8015ac8 <_strtod_l+0x180>
 8015bc6:	f04f 0c00 	mov.w	ip, #0
 8015bca:	1caa      	adds	r2, r5, #2
 8015bcc:	9215      	str	r2, [sp, #84]	; 0x54
 8015bce:	78aa      	ldrb	r2, [r5, #2]
 8015bd0:	e788      	b.n	8015ae4 <_strtod_l+0x19c>
 8015bd2:	f04f 0c01 	mov.w	ip, #1
 8015bd6:	e7f8      	b.n	8015bca <_strtod_l+0x282>
 8015bd8:	08018ac0 	.word	0x08018ac0
 8015bdc:	08018abc 	.word	0x08018abc
 8015be0:	7ff00000 	.word	0x7ff00000
 8015be4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015be6:	1c51      	adds	r1, r2, #1
 8015be8:	9115      	str	r1, [sp, #84]	; 0x54
 8015bea:	7852      	ldrb	r2, [r2, #1]
 8015bec:	2a30      	cmp	r2, #48	; 0x30
 8015bee:	d0f9      	beq.n	8015be4 <_strtod_l+0x29c>
 8015bf0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8015bf4:	2908      	cmp	r1, #8
 8015bf6:	f63f af7a 	bhi.w	8015aee <_strtod_l+0x1a6>
 8015bfa:	3a30      	subs	r2, #48	; 0x30
 8015bfc:	9208      	str	r2, [sp, #32]
 8015bfe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015c00:	920c      	str	r2, [sp, #48]	; 0x30
 8015c02:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8015c04:	1c57      	adds	r7, r2, #1
 8015c06:	9715      	str	r7, [sp, #84]	; 0x54
 8015c08:	7852      	ldrb	r2, [r2, #1]
 8015c0a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8015c0e:	f1be 0f09 	cmp.w	lr, #9
 8015c12:	d938      	bls.n	8015c86 <_strtod_l+0x33e>
 8015c14:	990c      	ldr	r1, [sp, #48]	; 0x30
 8015c16:	1a7f      	subs	r7, r7, r1
 8015c18:	2f08      	cmp	r7, #8
 8015c1a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8015c1e:	dc03      	bgt.n	8015c28 <_strtod_l+0x2e0>
 8015c20:	9908      	ldr	r1, [sp, #32]
 8015c22:	428f      	cmp	r7, r1
 8015c24:	bfa8      	it	ge
 8015c26:	460f      	movge	r7, r1
 8015c28:	f1bc 0f00 	cmp.w	ip, #0
 8015c2c:	d000      	beq.n	8015c30 <_strtod_l+0x2e8>
 8015c2e:	427f      	negs	r7, r7
 8015c30:	2e00      	cmp	r6, #0
 8015c32:	d14f      	bne.n	8015cd4 <_strtod_l+0x38c>
 8015c34:	9904      	ldr	r1, [sp, #16]
 8015c36:	4301      	orrs	r1, r0
 8015c38:	f47f aec1 	bne.w	80159be <_strtod_l+0x76>
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	f47f aedb 	bne.w	80159f8 <_strtod_l+0xb0>
 8015c42:	2a69      	cmp	r2, #105	; 0x69
 8015c44:	d029      	beq.n	8015c9a <_strtod_l+0x352>
 8015c46:	dc26      	bgt.n	8015c96 <_strtod_l+0x34e>
 8015c48:	2a49      	cmp	r2, #73	; 0x49
 8015c4a:	d026      	beq.n	8015c9a <_strtod_l+0x352>
 8015c4c:	2a4e      	cmp	r2, #78	; 0x4e
 8015c4e:	f47f aed3 	bne.w	80159f8 <_strtod_l+0xb0>
 8015c52:	499b      	ldr	r1, [pc, #620]	; (8015ec0 <_strtod_l+0x578>)
 8015c54:	a815      	add	r0, sp, #84	; 0x54
 8015c56:	f001 fba9 	bl	80173ac <__match>
 8015c5a:	2800      	cmp	r0, #0
 8015c5c:	f43f aecc 	beq.w	80159f8 <_strtod_l+0xb0>
 8015c60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015c62:	781b      	ldrb	r3, [r3, #0]
 8015c64:	2b28      	cmp	r3, #40	; 0x28
 8015c66:	d12f      	bne.n	8015cc8 <_strtod_l+0x380>
 8015c68:	4996      	ldr	r1, [pc, #600]	; (8015ec4 <_strtod_l+0x57c>)
 8015c6a:	aa18      	add	r2, sp, #96	; 0x60
 8015c6c:	a815      	add	r0, sp, #84	; 0x54
 8015c6e:	f001 fbb1 	bl	80173d4 <__hexnan>
 8015c72:	2805      	cmp	r0, #5
 8015c74:	d128      	bne.n	8015cc8 <_strtod_l+0x380>
 8015c76:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015c78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8015c7c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8015c80:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8015c84:	e69b      	b.n	80159be <_strtod_l+0x76>
 8015c86:	9f08      	ldr	r7, [sp, #32]
 8015c88:	210a      	movs	r1, #10
 8015c8a:	fb01 2107 	mla	r1, r1, r7, r2
 8015c8e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8015c92:	9208      	str	r2, [sp, #32]
 8015c94:	e7b5      	b.n	8015c02 <_strtod_l+0x2ba>
 8015c96:	2a6e      	cmp	r2, #110	; 0x6e
 8015c98:	e7d9      	b.n	8015c4e <_strtod_l+0x306>
 8015c9a:	498b      	ldr	r1, [pc, #556]	; (8015ec8 <_strtod_l+0x580>)
 8015c9c:	a815      	add	r0, sp, #84	; 0x54
 8015c9e:	f001 fb85 	bl	80173ac <__match>
 8015ca2:	2800      	cmp	r0, #0
 8015ca4:	f43f aea8 	beq.w	80159f8 <_strtod_l+0xb0>
 8015ca8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015caa:	4988      	ldr	r1, [pc, #544]	; (8015ecc <_strtod_l+0x584>)
 8015cac:	3b01      	subs	r3, #1
 8015cae:	a815      	add	r0, sp, #84	; 0x54
 8015cb0:	9315      	str	r3, [sp, #84]	; 0x54
 8015cb2:	f001 fb7b 	bl	80173ac <__match>
 8015cb6:	b910      	cbnz	r0, 8015cbe <_strtod_l+0x376>
 8015cb8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015cba:	3301      	adds	r3, #1
 8015cbc:	9315      	str	r3, [sp, #84]	; 0x54
 8015cbe:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8015edc <_strtod_l+0x594>
 8015cc2:	f04f 0800 	mov.w	r8, #0
 8015cc6:	e67a      	b.n	80159be <_strtod_l+0x76>
 8015cc8:	4881      	ldr	r0, [pc, #516]	; (8015ed0 <_strtod_l+0x588>)
 8015cca:	f001 f8a9 	bl	8016e20 <nan>
 8015cce:	ec59 8b10 	vmov	r8, r9, d0
 8015cd2:	e674      	b.n	80159be <_strtod_l+0x76>
 8015cd4:	9b05      	ldr	r3, [sp, #20]
 8015cd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015cd8:	1afb      	subs	r3, r7, r3
 8015cda:	f1bb 0f00 	cmp.w	fp, #0
 8015cde:	bf08      	it	eq
 8015ce0:	46b3      	moveq	fp, r6
 8015ce2:	2e10      	cmp	r6, #16
 8015ce4:	9308      	str	r3, [sp, #32]
 8015ce6:	4635      	mov	r5, r6
 8015ce8:	bfa8      	it	ge
 8015cea:	2510      	movge	r5, #16
 8015cec:	f7ea fc32 	bl	8000554 <__aeabi_ui2d>
 8015cf0:	2e09      	cmp	r6, #9
 8015cf2:	4680      	mov	r8, r0
 8015cf4:	4689      	mov	r9, r1
 8015cf6:	dd13      	ble.n	8015d20 <_strtod_l+0x3d8>
 8015cf8:	4b76      	ldr	r3, [pc, #472]	; (8015ed4 <_strtod_l+0x58c>)
 8015cfa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8015cfe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8015d02:	f7ea fca1 	bl	8000648 <__aeabi_dmul>
 8015d06:	4680      	mov	r8, r0
 8015d08:	4650      	mov	r0, sl
 8015d0a:	4689      	mov	r9, r1
 8015d0c:	f7ea fc22 	bl	8000554 <__aeabi_ui2d>
 8015d10:	4602      	mov	r2, r0
 8015d12:	460b      	mov	r3, r1
 8015d14:	4640      	mov	r0, r8
 8015d16:	4649      	mov	r1, r9
 8015d18:	f7ea fae0 	bl	80002dc <__adddf3>
 8015d1c:	4680      	mov	r8, r0
 8015d1e:	4689      	mov	r9, r1
 8015d20:	2e0f      	cmp	r6, #15
 8015d22:	dc38      	bgt.n	8015d96 <_strtod_l+0x44e>
 8015d24:	9b08      	ldr	r3, [sp, #32]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	f43f ae49 	beq.w	80159be <_strtod_l+0x76>
 8015d2c:	dd24      	ble.n	8015d78 <_strtod_l+0x430>
 8015d2e:	2b16      	cmp	r3, #22
 8015d30:	dc0b      	bgt.n	8015d4a <_strtod_l+0x402>
 8015d32:	4968      	ldr	r1, [pc, #416]	; (8015ed4 <_strtod_l+0x58c>)
 8015d34:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015d38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015d3c:	4642      	mov	r2, r8
 8015d3e:	464b      	mov	r3, r9
 8015d40:	f7ea fc82 	bl	8000648 <__aeabi_dmul>
 8015d44:	4680      	mov	r8, r0
 8015d46:	4689      	mov	r9, r1
 8015d48:	e639      	b.n	80159be <_strtod_l+0x76>
 8015d4a:	9a08      	ldr	r2, [sp, #32]
 8015d4c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8015d50:	4293      	cmp	r3, r2
 8015d52:	db20      	blt.n	8015d96 <_strtod_l+0x44e>
 8015d54:	4c5f      	ldr	r4, [pc, #380]	; (8015ed4 <_strtod_l+0x58c>)
 8015d56:	f1c6 060f 	rsb	r6, r6, #15
 8015d5a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8015d5e:	4642      	mov	r2, r8
 8015d60:	464b      	mov	r3, r9
 8015d62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015d66:	f7ea fc6f 	bl	8000648 <__aeabi_dmul>
 8015d6a:	9b08      	ldr	r3, [sp, #32]
 8015d6c:	1b9e      	subs	r6, r3, r6
 8015d6e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8015d72:	e9d4 2300 	ldrd	r2, r3, [r4]
 8015d76:	e7e3      	b.n	8015d40 <_strtod_l+0x3f8>
 8015d78:	9b08      	ldr	r3, [sp, #32]
 8015d7a:	3316      	adds	r3, #22
 8015d7c:	db0b      	blt.n	8015d96 <_strtod_l+0x44e>
 8015d7e:	9b05      	ldr	r3, [sp, #20]
 8015d80:	1bdf      	subs	r7, r3, r7
 8015d82:	4b54      	ldr	r3, [pc, #336]	; (8015ed4 <_strtod_l+0x58c>)
 8015d84:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8015d88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015d8c:	4640      	mov	r0, r8
 8015d8e:	4649      	mov	r1, r9
 8015d90:	f7ea fd84 	bl	800089c <__aeabi_ddiv>
 8015d94:	e7d6      	b.n	8015d44 <_strtod_l+0x3fc>
 8015d96:	9b08      	ldr	r3, [sp, #32]
 8015d98:	1b75      	subs	r5, r6, r5
 8015d9a:	441d      	add	r5, r3
 8015d9c:	2d00      	cmp	r5, #0
 8015d9e:	dd70      	ble.n	8015e82 <_strtod_l+0x53a>
 8015da0:	f015 030f 	ands.w	r3, r5, #15
 8015da4:	d00a      	beq.n	8015dbc <_strtod_l+0x474>
 8015da6:	494b      	ldr	r1, [pc, #300]	; (8015ed4 <_strtod_l+0x58c>)
 8015da8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015dac:	4642      	mov	r2, r8
 8015dae:	464b      	mov	r3, r9
 8015db0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015db4:	f7ea fc48 	bl	8000648 <__aeabi_dmul>
 8015db8:	4680      	mov	r8, r0
 8015dba:	4689      	mov	r9, r1
 8015dbc:	f035 050f 	bics.w	r5, r5, #15
 8015dc0:	d04d      	beq.n	8015e5e <_strtod_l+0x516>
 8015dc2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8015dc6:	dd22      	ble.n	8015e0e <_strtod_l+0x4c6>
 8015dc8:	2500      	movs	r5, #0
 8015dca:	46ab      	mov	fp, r5
 8015dcc:	9509      	str	r5, [sp, #36]	; 0x24
 8015dce:	9505      	str	r5, [sp, #20]
 8015dd0:	2322      	movs	r3, #34	; 0x22
 8015dd2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8015edc <_strtod_l+0x594>
 8015dd6:	6023      	str	r3, [r4, #0]
 8015dd8:	f04f 0800 	mov.w	r8, #0
 8015ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015dde:	2b00      	cmp	r3, #0
 8015de0:	f43f aded 	beq.w	80159be <_strtod_l+0x76>
 8015de4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8015de6:	4620      	mov	r0, r4
 8015de8:	f7ff f924 	bl	8015034 <_Bfree>
 8015dec:	9905      	ldr	r1, [sp, #20]
 8015dee:	4620      	mov	r0, r4
 8015df0:	f7ff f920 	bl	8015034 <_Bfree>
 8015df4:	4659      	mov	r1, fp
 8015df6:	4620      	mov	r0, r4
 8015df8:	f7ff f91c 	bl	8015034 <_Bfree>
 8015dfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015dfe:	4620      	mov	r0, r4
 8015e00:	f7ff f918 	bl	8015034 <_Bfree>
 8015e04:	4629      	mov	r1, r5
 8015e06:	4620      	mov	r0, r4
 8015e08:	f7ff f914 	bl	8015034 <_Bfree>
 8015e0c:	e5d7      	b.n	80159be <_strtod_l+0x76>
 8015e0e:	4b32      	ldr	r3, [pc, #200]	; (8015ed8 <_strtod_l+0x590>)
 8015e10:	9304      	str	r3, [sp, #16]
 8015e12:	2300      	movs	r3, #0
 8015e14:	112d      	asrs	r5, r5, #4
 8015e16:	4640      	mov	r0, r8
 8015e18:	4649      	mov	r1, r9
 8015e1a:	469a      	mov	sl, r3
 8015e1c:	2d01      	cmp	r5, #1
 8015e1e:	dc21      	bgt.n	8015e64 <_strtod_l+0x51c>
 8015e20:	b10b      	cbz	r3, 8015e26 <_strtod_l+0x4de>
 8015e22:	4680      	mov	r8, r0
 8015e24:	4689      	mov	r9, r1
 8015e26:	492c      	ldr	r1, [pc, #176]	; (8015ed8 <_strtod_l+0x590>)
 8015e28:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8015e2c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8015e30:	4642      	mov	r2, r8
 8015e32:	464b      	mov	r3, r9
 8015e34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015e38:	f7ea fc06 	bl	8000648 <__aeabi_dmul>
 8015e3c:	4b27      	ldr	r3, [pc, #156]	; (8015edc <_strtod_l+0x594>)
 8015e3e:	460a      	mov	r2, r1
 8015e40:	400b      	ands	r3, r1
 8015e42:	4927      	ldr	r1, [pc, #156]	; (8015ee0 <_strtod_l+0x598>)
 8015e44:	428b      	cmp	r3, r1
 8015e46:	4680      	mov	r8, r0
 8015e48:	d8be      	bhi.n	8015dc8 <_strtod_l+0x480>
 8015e4a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8015e4e:	428b      	cmp	r3, r1
 8015e50:	bf86      	itte	hi
 8015e52:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8015ee4 <_strtod_l+0x59c>
 8015e56:	f04f 38ff 	movhi.w	r8, #4294967295
 8015e5a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8015e5e:	2300      	movs	r3, #0
 8015e60:	9304      	str	r3, [sp, #16]
 8015e62:	e07b      	b.n	8015f5c <_strtod_l+0x614>
 8015e64:	07ea      	lsls	r2, r5, #31
 8015e66:	d505      	bpl.n	8015e74 <_strtod_l+0x52c>
 8015e68:	9b04      	ldr	r3, [sp, #16]
 8015e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e6e:	f7ea fbeb 	bl	8000648 <__aeabi_dmul>
 8015e72:	2301      	movs	r3, #1
 8015e74:	9a04      	ldr	r2, [sp, #16]
 8015e76:	3208      	adds	r2, #8
 8015e78:	f10a 0a01 	add.w	sl, sl, #1
 8015e7c:	106d      	asrs	r5, r5, #1
 8015e7e:	9204      	str	r2, [sp, #16]
 8015e80:	e7cc      	b.n	8015e1c <_strtod_l+0x4d4>
 8015e82:	d0ec      	beq.n	8015e5e <_strtod_l+0x516>
 8015e84:	426d      	negs	r5, r5
 8015e86:	f015 020f 	ands.w	r2, r5, #15
 8015e8a:	d00a      	beq.n	8015ea2 <_strtod_l+0x55a>
 8015e8c:	4b11      	ldr	r3, [pc, #68]	; (8015ed4 <_strtod_l+0x58c>)
 8015e8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015e92:	4640      	mov	r0, r8
 8015e94:	4649      	mov	r1, r9
 8015e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e9a:	f7ea fcff 	bl	800089c <__aeabi_ddiv>
 8015e9e:	4680      	mov	r8, r0
 8015ea0:	4689      	mov	r9, r1
 8015ea2:	112d      	asrs	r5, r5, #4
 8015ea4:	d0db      	beq.n	8015e5e <_strtod_l+0x516>
 8015ea6:	2d1f      	cmp	r5, #31
 8015ea8:	dd1e      	ble.n	8015ee8 <_strtod_l+0x5a0>
 8015eaa:	2500      	movs	r5, #0
 8015eac:	46ab      	mov	fp, r5
 8015eae:	9509      	str	r5, [sp, #36]	; 0x24
 8015eb0:	9505      	str	r5, [sp, #20]
 8015eb2:	2322      	movs	r3, #34	; 0x22
 8015eb4:	f04f 0800 	mov.w	r8, #0
 8015eb8:	f04f 0900 	mov.w	r9, #0
 8015ebc:	6023      	str	r3, [r4, #0]
 8015ebe:	e78d      	b.n	8015ddc <_strtod_l+0x494>
 8015ec0:	080188a9 	.word	0x080188a9
 8015ec4:	08018ad4 	.word	0x08018ad4
 8015ec8:	080188a1 	.word	0x080188a1
 8015ecc:	080188d8 	.word	0x080188d8
 8015ed0:	0801889b 	.word	0x0801889b
 8015ed4:	080189e8 	.word	0x080189e8
 8015ed8:	080189c0 	.word	0x080189c0
 8015edc:	7ff00000 	.word	0x7ff00000
 8015ee0:	7ca00000 	.word	0x7ca00000
 8015ee4:	7fefffff 	.word	0x7fefffff
 8015ee8:	f015 0310 	ands.w	r3, r5, #16
 8015eec:	bf18      	it	ne
 8015eee:	236a      	movne	r3, #106	; 0x6a
 8015ef0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8016294 <_strtod_l+0x94c>
 8015ef4:	9304      	str	r3, [sp, #16]
 8015ef6:	4640      	mov	r0, r8
 8015ef8:	4649      	mov	r1, r9
 8015efa:	2300      	movs	r3, #0
 8015efc:	07ea      	lsls	r2, r5, #31
 8015efe:	d504      	bpl.n	8015f0a <_strtod_l+0x5c2>
 8015f00:	e9da 2300 	ldrd	r2, r3, [sl]
 8015f04:	f7ea fba0 	bl	8000648 <__aeabi_dmul>
 8015f08:	2301      	movs	r3, #1
 8015f0a:	106d      	asrs	r5, r5, #1
 8015f0c:	f10a 0a08 	add.w	sl, sl, #8
 8015f10:	d1f4      	bne.n	8015efc <_strtod_l+0x5b4>
 8015f12:	b10b      	cbz	r3, 8015f18 <_strtod_l+0x5d0>
 8015f14:	4680      	mov	r8, r0
 8015f16:	4689      	mov	r9, r1
 8015f18:	9b04      	ldr	r3, [sp, #16]
 8015f1a:	b1bb      	cbz	r3, 8015f4c <_strtod_l+0x604>
 8015f1c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8015f20:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	4649      	mov	r1, r9
 8015f28:	dd10      	ble.n	8015f4c <_strtod_l+0x604>
 8015f2a:	2b1f      	cmp	r3, #31
 8015f2c:	f340 811e 	ble.w	801616c <_strtod_l+0x824>
 8015f30:	2b34      	cmp	r3, #52	; 0x34
 8015f32:	bfde      	ittt	le
 8015f34:	f04f 33ff 	movle.w	r3, #4294967295
 8015f38:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8015f3c:	4093      	lslle	r3, r2
 8015f3e:	f04f 0800 	mov.w	r8, #0
 8015f42:	bfcc      	ite	gt
 8015f44:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8015f48:	ea03 0901 	andle.w	r9, r3, r1
 8015f4c:	2200      	movs	r2, #0
 8015f4e:	2300      	movs	r3, #0
 8015f50:	4640      	mov	r0, r8
 8015f52:	4649      	mov	r1, r9
 8015f54:	f7ea fde0 	bl	8000b18 <__aeabi_dcmpeq>
 8015f58:	2800      	cmp	r0, #0
 8015f5a:	d1a6      	bne.n	8015eaa <_strtod_l+0x562>
 8015f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f5e:	9300      	str	r3, [sp, #0]
 8015f60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8015f62:	4633      	mov	r3, r6
 8015f64:	465a      	mov	r2, fp
 8015f66:	4620      	mov	r0, r4
 8015f68:	f7ff f8cc 	bl	8015104 <__s2b>
 8015f6c:	9009      	str	r0, [sp, #36]	; 0x24
 8015f6e:	2800      	cmp	r0, #0
 8015f70:	f43f af2a 	beq.w	8015dc8 <_strtod_l+0x480>
 8015f74:	9a08      	ldr	r2, [sp, #32]
 8015f76:	9b05      	ldr	r3, [sp, #20]
 8015f78:	2a00      	cmp	r2, #0
 8015f7a:	eba3 0307 	sub.w	r3, r3, r7
 8015f7e:	bfa8      	it	ge
 8015f80:	2300      	movge	r3, #0
 8015f82:	930c      	str	r3, [sp, #48]	; 0x30
 8015f84:	2500      	movs	r5, #0
 8015f86:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8015f8a:	9312      	str	r3, [sp, #72]	; 0x48
 8015f8c:	46ab      	mov	fp, r5
 8015f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f90:	4620      	mov	r0, r4
 8015f92:	6859      	ldr	r1, [r3, #4]
 8015f94:	f7ff f80e 	bl	8014fb4 <_Balloc>
 8015f98:	9005      	str	r0, [sp, #20]
 8015f9a:	2800      	cmp	r0, #0
 8015f9c:	f43f af18 	beq.w	8015dd0 <_strtod_l+0x488>
 8015fa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015fa2:	691a      	ldr	r2, [r3, #16]
 8015fa4:	3202      	adds	r2, #2
 8015fa6:	f103 010c 	add.w	r1, r3, #12
 8015faa:	0092      	lsls	r2, r2, #2
 8015fac:	300c      	adds	r0, #12
 8015fae:	f7fe f926 	bl	80141fe <memcpy>
 8015fb2:	ec49 8b10 	vmov	d0, r8, r9
 8015fb6:	aa18      	add	r2, sp, #96	; 0x60
 8015fb8:	a917      	add	r1, sp, #92	; 0x5c
 8015fba:	4620      	mov	r0, r4
 8015fbc:	f7ff fbd6 	bl	801576c <__d2b>
 8015fc0:	ec49 8b18 	vmov	d8, r8, r9
 8015fc4:	9016      	str	r0, [sp, #88]	; 0x58
 8015fc6:	2800      	cmp	r0, #0
 8015fc8:	f43f af02 	beq.w	8015dd0 <_strtod_l+0x488>
 8015fcc:	2101      	movs	r1, #1
 8015fce:	4620      	mov	r0, r4
 8015fd0:	f7ff f930 	bl	8015234 <__i2b>
 8015fd4:	4683      	mov	fp, r0
 8015fd6:	2800      	cmp	r0, #0
 8015fd8:	f43f aefa 	beq.w	8015dd0 <_strtod_l+0x488>
 8015fdc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8015fde:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8015fe0:	2e00      	cmp	r6, #0
 8015fe2:	bfab      	itete	ge
 8015fe4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8015fe6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8015fe8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8015fea:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8015fee:	bfac      	ite	ge
 8015ff0:	eb06 0a03 	addge.w	sl, r6, r3
 8015ff4:	1b9f      	sublt	r7, r3, r6
 8015ff6:	9b04      	ldr	r3, [sp, #16]
 8015ff8:	1af6      	subs	r6, r6, r3
 8015ffa:	4416      	add	r6, r2
 8015ffc:	4ba0      	ldr	r3, [pc, #640]	; (8016280 <_strtod_l+0x938>)
 8015ffe:	3e01      	subs	r6, #1
 8016000:	429e      	cmp	r6, r3
 8016002:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8016006:	f280 80c4 	bge.w	8016192 <_strtod_l+0x84a>
 801600a:	1b9b      	subs	r3, r3, r6
 801600c:	2b1f      	cmp	r3, #31
 801600e:	eba2 0203 	sub.w	r2, r2, r3
 8016012:	f04f 0101 	mov.w	r1, #1
 8016016:	f300 80b0 	bgt.w	801617a <_strtod_l+0x832>
 801601a:	fa01 f303 	lsl.w	r3, r1, r3
 801601e:	930e      	str	r3, [sp, #56]	; 0x38
 8016020:	2300      	movs	r3, #0
 8016022:	930d      	str	r3, [sp, #52]	; 0x34
 8016024:	eb0a 0602 	add.w	r6, sl, r2
 8016028:	9b04      	ldr	r3, [sp, #16]
 801602a:	45b2      	cmp	sl, r6
 801602c:	4417      	add	r7, r2
 801602e:	441f      	add	r7, r3
 8016030:	4653      	mov	r3, sl
 8016032:	bfa8      	it	ge
 8016034:	4633      	movge	r3, r6
 8016036:	42bb      	cmp	r3, r7
 8016038:	bfa8      	it	ge
 801603a:	463b      	movge	r3, r7
 801603c:	2b00      	cmp	r3, #0
 801603e:	bfc2      	ittt	gt
 8016040:	1af6      	subgt	r6, r6, r3
 8016042:	1aff      	subgt	r7, r7, r3
 8016044:	ebaa 0a03 	subgt.w	sl, sl, r3
 8016048:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801604a:	2b00      	cmp	r3, #0
 801604c:	dd17      	ble.n	801607e <_strtod_l+0x736>
 801604e:	4659      	mov	r1, fp
 8016050:	461a      	mov	r2, r3
 8016052:	4620      	mov	r0, r4
 8016054:	f7ff f9ae 	bl	80153b4 <__pow5mult>
 8016058:	4683      	mov	fp, r0
 801605a:	2800      	cmp	r0, #0
 801605c:	f43f aeb8 	beq.w	8015dd0 <_strtod_l+0x488>
 8016060:	4601      	mov	r1, r0
 8016062:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8016064:	4620      	mov	r0, r4
 8016066:	f7ff f8fb 	bl	8015260 <__multiply>
 801606a:	900b      	str	r0, [sp, #44]	; 0x2c
 801606c:	2800      	cmp	r0, #0
 801606e:	f43f aeaf 	beq.w	8015dd0 <_strtod_l+0x488>
 8016072:	9916      	ldr	r1, [sp, #88]	; 0x58
 8016074:	4620      	mov	r0, r4
 8016076:	f7fe ffdd 	bl	8015034 <_Bfree>
 801607a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801607c:	9316      	str	r3, [sp, #88]	; 0x58
 801607e:	2e00      	cmp	r6, #0
 8016080:	f300 808c 	bgt.w	801619c <_strtod_l+0x854>
 8016084:	9b08      	ldr	r3, [sp, #32]
 8016086:	2b00      	cmp	r3, #0
 8016088:	dd08      	ble.n	801609c <_strtod_l+0x754>
 801608a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801608c:	9905      	ldr	r1, [sp, #20]
 801608e:	4620      	mov	r0, r4
 8016090:	f7ff f990 	bl	80153b4 <__pow5mult>
 8016094:	9005      	str	r0, [sp, #20]
 8016096:	2800      	cmp	r0, #0
 8016098:	f43f ae9a 	beq.w	8015dd0 <_strtod_l+0x488>
 801609c:	2f00      	cmp	r7, #0
 801609e:	dd08      	ble.n	80160b2 <_strtod_l+0x76a>
 80160a0:	9905      	ldr	r1, [sp, #20]
 80160a2:	463a      	mov	r2, r7
 80160a4:	4620      	mov	r0, r4
 80160a6:	f7ff f9df 	bl	8015468 <__lshift>
 80160aa:	9005      	str	r0, [sp, #20]
 80160ac:	2800      	cmp	r0, #0
 80160ae:	f43f ae8f 	beq.w	8015dd0 <_strtod_l+0x488>
 80160b2:	f1ba 0f00 	cmp.w	sl, #0
 80160b6:	dd08      	ble.n	80160ca <_strtod_l+0x782>
 80160b8:	4659      	mov	r1, fp
 80160ba:	4652      	mov	r2, sl
 80160bc:	4620      	mov	r0, r4
 80160be:	f7ff f9d3 	bl	8015468 <__lshift>
 80160c2:	4683      	mov	fp, r0
 80160c4:	2800      	cmp	r0, #0
 80160c6:	f43f ae83 	beq.w	8015dd0 <_strtod_l+0x488>
 80160ca:	9a05      	ldr	r2, [sp, #20]
 80160cc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80160ce:	4620      	mov	r0, r4
 80160d0:	f7ff fa52 	bl	8015578 <__mdiff>
 80160d4:	4605      	mov	r5, r0
 80160d6:	2800      	cmp	r0, #0
 80160d8:	f43f ae7a 	beq.w	8015dd0 <_strtod_l+0x488>
 80160dc:	68c3      	ldr	r3, [r0, #12]
 80160de:	930b      	str	r3, [sp, #44]	; 0x2c
 80160e0:	2300      	movs	r3, #0
 80160e2:	60c3      	str	r3, [r0, #12]
 80160e4:	4659      	mov	r1, fp
 80160e6:	f7ff fa2b 	bl	8015540 <__mcmp>
 80160ea:	2800      	cmp	r0, #0
 80160ec:	da60      	bge.n	80161b0 <_strtod_l+0x868>
 80160ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80160f0:	ea53 0308 	orrs.w	r3, r3, r8
 80160f4:	f040 8084 	bne.w	8016200 <_strtod_l+0x8b8>
 80160f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d17f      	bne.n	8016200 <_strtod_l+0x8b8>
 8016100:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8016104:	0d1b      	lsrs	r3, r3, #20
 8016106:	051b      	lsls	r3, r3, #20
 8016108:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801610c:	d978      	bls.n	8016200 <_strtod_l+0x8b8>
 801610e:	696b      	ldr	r3, [r5, #20]
 8016110:	b913      	cbnz	r3, 8016118 <_strtod_l+0x7d0>
 8016112:	692b      	ldr	r3, [r5, #16]
 8016114:	2b01      	cmp	r3, #1
 8016116:	dd73      	ble.n	8016200 <_strtod_l+0x8b8>
 8016118:	4629      	mov	r1, r5
 801611a:	2201      	movs	r2, #1
 801611c:	4620      	mov	r0, r4
 801611e:	f7ff f9a3 	bl	8015468 <__lshift>
 8016122:	4659      	mov	r1, fp
 8016124:	4605      	mov	r5, r0
 8016126:	f7ff fa0b 	bl	8015540 <__mcmp>
 801612a:	2800      	cmp	r0, #0
 801612c:	dd68      	ble.n	8016200 <_strtod_l+0x8b8>
 801612e:	9904      	ldr	r1, [sp, #16]
 8016130:	4a54      	ldr	r2, [pc, #336]	; (8016284 <_strtod_l+0x93c>)
 8016132:	464b      	mov	r3, r9
 8016134:	2900      	cmp	r1, #0
 8016136:	f000 8084 	beq.w	8016242 <_strtod_l+0x8fa>
 801613a:	ea02 0109 	and.w	r1, r2, r9
 801613e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016142:	dc7e      	bgt.n	8016242 <_strtod_l+0x8fa>
 8016144:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016148:	f77f aeb3 	ble.w	8015eb2 <_strtod_l+0x56a>
 801614c:	4b4e      	ldr	r3, [pc, #312]	; (8016288 <_strtod_l+0x940>)
 801614e:	4640      	mov	r0, r8
 8016150:	4649      	mov	r1, r9
 8016152:	2200      	movs	r2, #0
 8016154:	f7ea fa78 	bl	8000648 <__aeabi_dmul>
 8016158:	4b4a      	ldr	r3, [pc, #296]	; (8016284 <_strtod_l+0x93c>)
 801615a:	400b      	ands	r3, r1
 801615c:	4680      	mov	r8, r0
 801615e:	4689      	mov	r9, r1
 8016160:	2b00      	cmp	r3, #0
 8016162:	f47f ae3f 	bne.w	8015de4 <_strtod_l+0x49c>
 8016166:	2322      	movs	r3, #34	; 0x22
 8016168:	6023      	str	r3, [r4, #0]
 801616a:	e63b      	b.n	8015de4 <_strtod_l+0x49c>
 801616c:	f04f 32ff 	mov.w	r2, #4294967295
 8016170:	fa02 f303 	lsl.w	r3, r2, r3
 8016174:	ea03 0808 	and.w	r8, r3, r8
 8016178:	e6e8      	b.n	8015f4c <_strtod_l+0x604>
 801617a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801617e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8016182:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016186:	36e2      	adds	r6, #226	; 0xe2
 8016188:	fa01 f306 	lsl.w	r3, r1, r6
 801618c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8016190:	e748      	b.n	8016024 <_strtod_l+0x6dc>
 8016192:	2100      	movs	r1, #0
 8016194:	2301      	movs	r3, #1
 8016196:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801619a:	e743      	b.n	8016024 <_strtod_l+0x6dc>
 801619c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801619e:	4632      	mov	r2, r6
 80161a0:	4620      	mov	r0, r4
 80161a2:	f7ff f961 	bl	8015468 <__lshift>
 80161a6:	9016      	str	r0, [sp, #88]	; 0x58
 80161a8:	2800      	cmp	r0, #0
 80161aa:	f47f af6b 	bne.w	8016084 <_strtod_l+0x73c>
 80161ae:	e60f      	b.n	8015dd0 <_strtod_l+0x488>
 80161b0:	46ca      	mov	sl, r9
 80161b2:	d171      	bne.n	8016298 <_strtod_l+0x950>
 80161b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80161b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80161ba:	b352      	cbz	r2, 8016212 <_strtod_l+0x8ca>
 80161bc:	4a33      	ldr	r2, [pc, #204]	; (801628c <_strtod_l+0x944>)
 80161be:	4293      	cmp	r3, r2
 80161c0:	d12a      	bne.n	8016218 <_strtod_l+0x8d0>
 80161c2:	9b04      	ldr	r3, [sp, #16]
 80161c4:	4641      	mov	r1, r8
 80161c6:	b1fb      	cbz	r3, 8016208 <_strtod_l+0x8c0>
 80161c8:	4b2e      	ldr	r3, [pc, #184]	; (8016284 <_strtod_l+0x93c>)
 80161ca:	ea09 0303 	and.w	r3, r9, r3
 80161ce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80161d2:	f04f 32ff 	mov.w	r2, #4294967295
 80161d6:	d81a      	bhi.n	801620e <_strtod_l+0x8c6>
 80161d8:	0d1b      	lsrs	r3, r3, #20
 80161da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80161de:	fa02 f303 	lsl.w	r3, r2, r3
 80161e2:	4299      	cmp	r1, r3
 80161e4:	d118      	bne.n	8016218 <_strtod_l+0x8d0>
 80161e6:	4b2a      	ldr	r3, [pc, #168]	; (8016290 <_strtod_l+0x948>)
 80161e8:	459a      	cmp	sl, r3
 80161ea:	d102      	bne.n	80161f2 <_strtod_l+0x8aa>
 80161ec:	3101      	adds	r1, #1
 80161ee:	f43f adef 	beq.w	8015dd0 <_strtod_l+0x488>
 80161f2:	4b24      	ldr	r3, [pc, #144]	; (8016284 <_strtod_l+0x93c>)
 80161f4:	ea0a 0303 	and.w	r3, sl, r3
 80161f8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80161fc:	f04f 0800 	mov.w	r8, #0
 8016200:	9b04      	ldr	r3, [sp, #16]
 8016202:	2b00      	cmp	r3, #0
 8016204:	d1a2      	bne.n	801614c <_strtod_l+0x804>
 8016206:	e5ed      	b.n	8015de4 <_strtod_l+0x49c>
 8016208:	f04f 33ff 	mov.w	r3, #4294967295
 801620c:	e7e9      	b.n	80161e2 <_strtod_l+0x89a>
 801620e:	4613      	mov	r3, r2
 8016210:	e7e7      	b.n	80161e2 <_strtod_l+0x89a>
 8016212:	ea53 0308 	orrs.w	r3, r3, r8
 8016216:	d08a      	beq.n	801612e <_strtod_l+0x7e6>
 8016218:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801621a:	b1e3      	cbz	r3, 8016256 <_strtod_l+0x90e>
 801621c:	ea13 0f0a 	tst.w	r3, sl
 8016220:	d0ee      	beq.n	8016200 <_strtod_l+0x8b8>
 8016222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016224:	9a04      	ldr	r2, [sp, #16]
 8016226:	4640      	mov	r0, r8
 8016228:	4649      	mov	r1, r9
 801622a:	b1c3      	cbz	r3, 801625e <_strtod_l+0x916>
 801622c:	f7ff fb6f 	bl	801590e <sulp>
 8016230:	4602      	mov	r2, r0
 8016232:	460b      	mov	r3, r1
 8016234:	ec51 0b18 	vmov	r0, r1, d8
 8016238:	f7ea f850 	bl	80002dc <__adddf3>
 801623c:	4680      	mov	r8, r0
 801623e:	4689      	mov	r9, r1
 8016240:	e7de      	b.n	8016200 <_strtod_l+0x8b8>
 8016242:	4013      	ands	r3, r2
 8016244:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016248:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801624c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8016250:	f04f 38ff 	mov.w	r8, #4294967295
 8016254:	e7d4      	b.n	8016200 <_strtod_l+0x8b8>
 8016256:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016258:	ea13 0f08 	tst.w	r3, r8
 801625c:	e7e0      	b.n	8016220 <_strtod_l+0x8d8>
 801625e:	f7ff fb56 	bl	801590e <sulp>
 8016262:	4602      	mov	r2, r0
 8016264:	460b      	mov	r3, r1
 8016266:	ec51 0b18 	vmov	r0, r1, d8
 801626a:	f7ea f835 	bl	80002d8 <__aeabi_dsub>
 801626e:	2200      	movs	r2, #0
 8016270:	2300      	movs	r3, #0
 8016272:	4680      	mov	r8, r0
 8016274:	4689      	mov	r9, r1
 8016276:	f7ea fc4f 	bl	8000b18 <__aeabi_dcmpeq>
 801627a:	2800      	cmp	r0, #0
 801627c:	d0c0      	beq.n	8016200 <_strtod_l+0x8b8>
 801627e:	e618      	b.n	8015eb2 <_strtod_l+0x56a>
 8016280:	fffffc02 	.word	0xfffffc02
 8016284:	7ff00000 	.word	0x7ff00000
 8016288:	39500000 	.word	0x39500000
 801628c:	000fffff 	.word	0x000fffff
 8016290:	7fefffff 	.word	0x7fefffff
 8016294:	08018ae8 	.word	0x08018ae8
 8016298:	4659      	mov	r1, fp
 801629a:	4628      	mov	r0, r5
 801629c:	f7ff fac0 	bl	8015820 <__ratio>
 80162a0:	ec57 6b10 	vmov	r6, r7, d0
 80162a4:	ee10 0a10 	vmov	r0, s0
 80162a8:	2200      	movs	r2, #0
 80162aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80162ae:	4639      	mov	r1, r7
 80162b0:	f7ea fc46 	bl	8000b40 <__aeabi_dcmple>
 80162b4:	2800      	cmp	r0, #0
 80162b6:	d071      	beq.n	801639c <_strtod_l+0xa54>
 80162b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80162ba:	2b00      	cmp	r3, #0
 80162bc:	d17c      	bne.n	80163b8 <_strtod_l+0xa70>
 80162be:	f1b8 0f00 	cmp.w	r8, #0
 80162c2:	d15a      	bne.n	801637a <_strtod_l+0xa32>
 80162c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80162c8:	2b00      	cmp	r3, #0
 80162ca:	d15d      	bne.n	8016388 <_strtod_l+0xa40>
 80162cc:	4b90      	ldr	r3, [pc, #576]	; (8016510 <_strtod_l+0xbc8>)
 80162ce:	2200      	movs	r2, #0
 80162d0:	4630      	mov	r0, r6
 80162d2:	4639      	mov	r1, r7
 80162d4:	f7ea fc2a 	bl	8000b2c <__aeabi_dcmplt>
 80162d8:	2800      	cmp	r0, #0
 80162da:	d15c      	bne.n	8016396 <_strtod_l+0xa4e>
 80162dc:	4630      	mov	r0, r6
 80162de:	4639      	mov	r1, r7
 80162e0:	4b8c      	ldr	r3, [pc, #560]	; (8016514 <_strtod_l+0xbcc>)
 80162e2:	2200      	movs	r2, #0
 80162e4:	f7ea f9b0 	bl	8000648 <__aeabi_dmul>
 80162e8:	4606      	mov	r6, r0
 80162ea:	460f      	mov	r7, r1
 80162ec:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80162f0:	9606      	str	r6, [sp, #24]
 80162f2:	9307      	str	r3, [sp, #28]
 80162f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80162f8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80162fc:	4b86      	ldr	r3, [pc, #536]	; (8016518 <_strtod_l+0xbd0>)
 80162fe:	ea0a 0303 	and.w	r3, sl, r3
 8016302:	930d      	str	r3, [sp, #52]	; 0x34
 8016304:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016306:	4b85      	ldr	r3, [pc, #532]	; (801651c <_strtod_l+0xbd4>)
 8016308:	429a      	cmp	r2, r3
 801630a:	f040 8090 	bne.w	801642e <_strtod_l+0xae6>
 801630e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8016312:	ec49 8b10 	vmov	d0, r8, r9
 8016316:	f7ff f9b9 	bl	801568c <__ulp>
 801631a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801631e:	ec51 0b10 	vmov	r0, r1, d0
 8016322:	f7ea f991 	bl	8000648 <__aeabi_dmul>
 8016326:	4642      	mov	r2, r8
 8016328:	464b      	mov	r3, r9
 801632a:	f7e9 ffd7 	bl	80002dc <__adddf3>
 801632e:	460b      	mov	r3, r1
 8016330:	4979      	ldr	r1, [pc, #484]	; (8016518 <_strtod_l+0xbd0>)
 8016332:	4a7b      	ldr	r2, [pc, #492]	; (8016520 <_strtod_l+0xbd8>)
 8016334:	4019      	ands	r1, r3
 8016336:	4291      	cmp	r1, r2
 8016338:	4680      	mov	r8, r0
 801633a:	d944      	bls.n	80163c6 <_strtod_l+0xa7e>
 801633c:	ee18 2a90 	vmov	r2, s17
 8016340:	4b78      	ldr	r3, [pc, #480]	; (8016524 <_strtod_l+0xbdc>)
 8016342:	429a      	cmp	r2, r3
 8016344:	d104      	bne.n	8016350 <_strtod_l+0xa08>
 8016346:	ee18 3a10 	vmov	r3, s16
 801634a:	3301      	adds	r3, #1
 801634c:	f43f ad40 	beq.w	8015dd0 <_strtod_l+0x488>
 8016350:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8016524 <_strtod_l+0xbdc>
 8016354:	f04f 38ff 	mov.w	r8, #4294967295
 8016358:	9916      	ldr	r1, [sp, #88]	; 0x58
 801635a:	4620      	mov	r0, r4
 801635c:	f7fe fe6a 	bl	8015034 <_Bfree>
 8016360:	9905      	ldr	r1, [sp, #20]
 8016362:	4620      	mov	r0, r4
 8016364:	f7fe fe66 	bl	8015034 <_Bfree>
 8016368:	4659      	mov	r1, fp
 801636a:	4620      	mov	r0, r4
 801636c:	f7fe fe62 	bl	8015034 <_Bfree>
 8016370:	4629      	mov	r1, r5
 8016372:	4620      	mov	r0, r4
 8016374:	f7fe fe5e 	bl	8015034 <_Bfree>
 8016378:	e609      	b.n	8015f8e <_strtod_l+0x646>
 801637a:	f1b8 0f01 	cmp.w	r8, #1
 801637e:	d103      	bne.n	8016388 <_strtod_l+0xa40>
 8016380:	f1b9 0f00 	cmp.w	r9, #0
 8016384:	f43f ad95 	beq.w	8015eb2 <_strtod_l+0x56a>
 8016388:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80164e0 <_strtod_l+0xb98>
 801638c:	4f60      	ldr	r7, [pc, #384]	; (8016510 <_strtod_l+0xbc8>)
 801638e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016392:	2600      	movs	r6, #0
 8016394:	e7ae      	b.n	80162f4 <_strtod_l+0x9ac>
 8016396:	4f5f      	ldr	r7, [pc, #380]	; (8016514 <_strtod_l+0xbcc>)
 8016398:	2600      	movs	r6, #0
 801639a:	e7a7      	b.n	80162ec <_strtod_l+0x9a4>
 801639c:	4b5d      	ldr	r3, [pc, #372]	; (8016514 <_strtod_l+0xbcc>)
 801639e:	4630      	mov	r0, r6
 80163a0:	4639      	mov	r1, r7
 80163a2:	2200      	movs	r2, #0
 80163a4:	f7ea f950 	bl	8000648 <__aeabi_dmul>
 80163a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80163aa:	4606      	mov	r6, r0
 80163ac:	460f      	mov	r7, r1
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d09c      	beq.n	80162ec <_strtod_l+0x9a4>
 80163b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80163b6:	e79d      	b.n	80162f4 <_strtod_l+0x9ac>
 80163b8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80164e8 <_strtod_l+0xba0>
 80163bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80163c0:	ec57 6b17 	vmov	r6, r7, d7
 80163c4:	e796      	b.n	80162f4 <_strtod_l+0x9ac>
 80163c6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80163ca:	9b04      	ldr	r3, [sp, #16]
 80163cc:	46ca      	mov	sl, r9
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d1c2      	bne.n	8016358 <_strtod_l+0xa10>
 80163d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80163d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80163d8:	0d1b      	lsrs	r3, r3, #20
 80163da:	051b      	lsls	r3, r3, #20
 80163dc:	429a      	cmp	r2, r3
 80163de:	d1bb      	bne.n	8016358 <_strtod_l+0xa10>
 80163e0:	4630      	mov	r0, r6
 80163e2:	4639      	mov	r1, r7
 80163e4:	f7ea fc90 	bl	8000d08 <__aeabi_d2lz>
 80163e8:	f7ea f900 	bl	80005ec <__aeabi_l2d>
 80163ec:	4602      	mov	r2, r0
 80163ee:	460b      	mov	r3, r1
 80163f0:	4630      	mov	r0, r6
 80163f2:	4639      	mov	r1, r7
 80163f4:	f7e9 ff70 	bl	80002d8 <__aeabi_dsub>
 80163f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80163fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80163fe:	ea43 0308 	orr.w	r3, r3, r8
 8016402:	4313      	orrs	r3, r2
 8016404:	4606      	mov	r6, r0
 8016406:	460f      	mov	r7, r1
 8016408:	d054      	beq.n	80164b4 <_strtod_l+0xb6c>
 801640a:	a339      	add	r3, pc, #228	; (adr r3, 80164f0 <_strtod_l+0xba8>)
 801640c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016410:	f7ea fb8c 	bl	8000b2c <__aeabi_dcmplt>
 8016414:	2800      	cmp	r0, #0
 8016416:	f47f ace5 	bne.w	8015de4 <_strtod_l+0x49c>
 801641a:	a337      	add	r3, pc, #220	; (adr r3, 80164f8 <_strtod_l+0xbb0>)
 801641c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016420:	4630      	mov	r0, r6
 8016422:	4639      	mov	r1, r7
 8016424:	f7ea fba0 	bl	8000b68 <__aeabi_dcmpgt>
 8016428:	2800      	cmp	r0, #0
 801642a:	d095      	beq.n	8016358 <_strtod_l+0xa10>
 801642c:	e4da      	b.n	8015de4 <_strtod_l+0x49c>
 801642e:	9b04      	ldr	r3, [sp, #16]
 8016430:	b333      	cbz	r3, 8016480 <_strtod_l+0xb38>
 8016432:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016434:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016438:	d822      	bhi.n	8016480 <_strtod_l+0xb38>
 801643a:	a331      	add	r3, pc, #196	; (adr r3, 8016500 <_strtod_l+0xbb8>)
 801643c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016440:	4630      	mov	r0, r6
 8016442:	4639      	mov	r1, r7
 8016444:	f7ea fb7c 	bl	8000b40 <__aeabi_dcmple>
 8016448:	b1a0      	cbz	r0, 8016474 <_strtod_l+0xb2c>
 801644a:	4639      	mov	r1, r7
 801644c:	4630      	mov	r0, r6
 801644e:	f7ea fbd3 	bl	8000bf8 <__aeabi_d2uiz>
 8016452:	2801      	cmp	r0, #1
 8016454:	bf38      	it	cc
 8016456:	2001      	movcc	r0, #1
 8016458:	f7ea f87c 	bl	8000554 <__aeabi_ui2d>
 801645c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801645e:	4606      	mov	r6, r0
 8016460:	460f      	mov	r7, r1
 8016462:	bb23      	cbnz	r3, 80164ae <_strtod_l+0xb66>
 8016464:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016468:	9010      	str	r0, [sp, #64]	; 0x40
 801646a:	9311      	str	r3, [sp, #68]	; 0x44
 801646c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016470:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8016474:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016476:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016478:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801647c:	1a9b      	subs	r3, r3, r2
 801647e:	930f      	str	r3, [sp, #60]	; 0x3c
 8016480:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016484:	eeb0 0a48 	vmov.f32	s0, s16
 8016488:	eef0 0a68 	vmov.f32	s1, s17
 801648c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8016490:	f7ff f8fc 	bl	801568c <__ulp>
 8016494:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016498:	ec53 2b10 	vmov	r2, r3, d0
 801649c:	f7ea f8d4 	bl	8000648 <__aeabi_dmul>
 80164a0:	ec53 2b18 	vmov	r2, r3, d8
 80164a4:	f7e9 ff1a 	bl	80002dc <__adddf3>
 80164a8:	4680      	mov	r8, r0
 80164aa:	4689      	mov	r9, r1
 80164ac:	e78d      	b.n	80163ca <_strtod_l+0xa82>
 80164ae:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80164b2:	e7db      	b.n	801646c <_strtod_l+0xb24>
 80164b4:	a314      	add	r3, pc, #80	; (adr r3, 8016508 <_strtod_l+0xbc0>)
 80164b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164ba:	f7ea fb37 	bl	8000b2c <__aeabi_dcmplt>
 80164be:	e7b3      	b.n	8016428 <_strtod_l+0xae0>
 80164c0:	2300      	movs	r3, #0
 80164c2:	930a      	str	r3, [sp, #40]	; 0x28
 80164c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80164c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80164c8:	6013      	str	r3, [r2, #0]
 80164ca:	f7ff ba7c 	b.w	80159c6 <_strtod_l+0x7e>
 80164ce:	2a65      	cmp	r2, #101	; 0x65
 80164d0:	f43f ab75 	beq.w	8015bbe <_strtod_l+0x276>
 80164d4:	2a45      	cmp	r2, #69	; 0x45
 80164d6:	f43f ab72 	beq.w	8015bbe <_strtod_l+0x276>
 80164da:	2301      	movs	r3, #1
 80164dc:	f7ff bbaa 	b.w	8015c34 <_strtod_l+0x2ec>
 80164e0:	00000000 	.word	0x00000000
 80164e4:	bff00000 	.word	0xbff00000
 80164e8:	00000000 	.word	0x00000000
 80164ec:	3ff00000 	.word	0x3ff00000
 80164f0:	94a03595 	.word	0x94a03595
 80164f4:	3fdfffff 	.word	0x3fdfffff
 80164f8:	35afe535 	.word	0x35afe535
 80164fc:	3fe00000 	.word	0x3fe00000
 8016500:	ffc00000 	.word	0xffc00000
 8016504:	41dfffff 	.word	0x41dfffff
 8016508:	94a03595 	.word	0x94a03595
 801650c:	3fcfffff 	.word	0x3fcfffff
 8016510:	3ff00000 	.word	0x3ff00000
 8016514:	3fe00000 	.word	0x3fe00000
 8016518:	7ff00000 	.word	0x7ff00000
 801651c:	7fe00000 	.word	0x7fe00000
 8016520:	7c9fffff 	.word	0x7c9fffff
 8016524:	7fefffff 	.word	0x7fefffff

08016528 <_strtod_r>:
 8016528:	4b01      	ldr	r3, [pc, #4]	; (8016530 <_strtod_r+0x8>)
 801652a:	f7ff ba0d 	b.w	8015948 <_strtod_l>
 801652e:	bf00      	nop
 8016530:	200000d4 	.word	0x200000d4

08016534 <_strtol_l.constprop.0>:
 8016534:	2b01      	cmp	r3, #1
 8016536:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801653a:	d001      	beq.n	8016540 <_strtol_l.constprop.0+0xc>
 801653c:	2b24      	cmp	r3, #36	; 0x24
 801653e:	d906      	bls.n	801654e <_strtol_l.constprop.0+0x1a>
 8016540:	f7fd fe30 	bl	80141a4 <__errno>
 8016544:	2316      	movs	r3, #22
 8016546:	6003      	str	r3, [r0, #0]
 8016548:	2000      	movs	r0, #0
 801654a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801654e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8016634 <_strtol_l.constprop.0+0x100>
 8016552:	460d      	mov	r5, r1
 8016554:	462e      	mov	r6, r5
 8016556:	f815 4b01 	ldrb.w	r4, [r5], #1
 801655a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801655e:	f017 0708 	ands.w	r7, r7, #8
 8016562:	d1f7      	bne.n	8016554 <_strtol_l.constprop.0+0x20>
 8016564:	2c2d      	cmp	r4, #45	; 0x2d
 8016566:	d132      	bne.n	80165ce <_strtol_l.constprop.0+0x9a>
 8016568:	782c      	ldrb	r4, [r5, #0]
 801656a:	2701      	movs	r7, #1
 801656c:	1cb5      	adds	r5, r6, #2
 801656e:	2b00      	cmp	r3, #0
 8016570:	d05b      	beq.n	801662a <_strtol_l.constprop.0+0xf6>
 8016572:	2b10      	cmp	r3, #16
 8016574:	d109      	bne.n	801658a <_strtol_l.constprop.0+0x56>
 8016576:	2c30      	cmp	r4, #48	; 0x30
 8016578:	d107      	bne.n	801658a <_strtol_l.constprop.0+0x56>
 801657a:	782c      	ldrb	r4, [r5, #0]
 801657c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8016580:	2c58      	cmp	r4, #88	; 0x58
 8016582:	d14d      	bne.n	8016620 <_strtol_l.constprop.0+0xec>
 8016584:	786c      	ldrb	r4, [r5, #1]
 8016586:	2310      	movs	r3, #16
 8016588:	3502      	adds	r5, #2
 801658a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801658e:	f108 38ff 	add.w	r8, r8, #4294967295
 8016592:	f04f 0e00 	mov.w	lr, #0
 8016596:	fbb8 f9f3 	udiv	r9, r8, r3
 801659a:	4676      	mov	r6, lr
 801659c:	fb03 8a19 	mls	sl, r3, r9, r8
 80165a0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80165a4:	f1bc 0f09 	cmp.w	ip, #9
 80165a8:	d816      	bhi.n	80165d8 <_strtol_l.constprop.0+0xa4>
 80165aa:	4664      	mov	r4, ip
 80165ac:	42a3      	cmp	r3, r4
 80165ae:	dd24      	ble.n	80165fa <_strtol_l.constprop.0+0xc6>
 80165b0:	f1be 3fff 	cmp.w	lr, #4294967295
 80165b4:	d008      	beq.n	80165c8 <_strtol_l.constprop.0+0x94>
 80165b6:	45b1      	cmp	r9, r6
 80165b8:	d31c      	bcc.n	80165f4 <_strtol_l.constprop.0+0xc0>
 80165ba:	d101      	bne.n	80165c0 <_strtol_l.constprop.0+0x8c>
 80165bc:	45a2      	cmp	sl, r4
 80165be:	db19      	blt.n	80165f4 <_strtol_l.constprop.0+0xc0>
 80165c0:	fb06 4603 	mla	r6, r6, r3, r4
 80165c4:	f04f 0e01 	mov.w	lr, #1
 80165c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80165cc:	e7e8      	b.n	80165a0 <_strtol_l.constprop.0+0x6c>
 80165ce:	2c2b      	cmp	r4, #43	; 0x2b
 80165d0:	bf04      	itt	eq
 80165d2:	782c      	ldrbeq	r4, [r5, #0]
 80165d4:	1cb5      	addeq	r5, r6, #2
 80165d6:	e7ca      	b.n	801656e <_strtol_l.constprop.0+0x3a>
 80165d8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80165dc:	f1bc 0f19 	cmp.w	ip, #25
 80165e0:	d801      	bhi.n	80165e6 <_strtol_l.constprop.0+0xb2>
 80165e2:	3c37      	subs	r4, #55	; 0x37
 80165e4:	e7e2      	b.n	80165ac <_strtol_l.constprop.0+0x78>
 80165e6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80165ea:	f1bc 0f19 	cmp.w	ip, #25
 80165ee:	d804      	bhi.n	80165fa <_strtol_l.constprop.0+0xc6>
 80165f0:	3c57      	subs	r4, #87	; 0x57
 80165f2:	e7db      	b.n	80165ac <_strtol_l.constprop.0+0x78>
 80165f4:	f04f 3eff 	mov.w	lr, #4294967295
 80165f8:	e7e6      	b.n	80165c8 <_strtol_l.constprop.0+0x94>
 80165fa:	f1be 3fff 	cmp.w	lr, #4294967295
 80165fe:	d105      	bne.n	801660c <_strtol_l.constprop.0+0xd8>
 8016600:	2322      	movs	r3, #34	; 0x22
 8016602:	6003      	str	r3, [r0, #0]
 8016604:	4646      	mov	r6, r8
 8016606:	b942      	cbnz	r2, 801661a <_strtol_l.constprop.0+0xe6>
 8016608:	4630      	mov	r0, r6
 801660a:	e79e      	b.n	801654a <_strtol_l.constprop.0+0x16>
 801660c:	b107      	cbz	r7, 8016610 <_strtol_l.constprop.0+0xdc>
 801660e:	4276      	negs	r6, r6
 8016610:	2a00      	cmp	r2, #0
 8016612:	d0f9      	beq.n	8016608 <_strtol_l.constprop.0+0xd4>
 8016614:	f1be 0f00 	cmp.w	lr, #0
 8016618:	d000      	beq.n	801661c <_strtol_l.constprop.0+0xe8>
 801661a:	1e69      	subs	r1, r5, #1
 801661c:	6011      	str	r1, [r2, #0]
 801661e:	e7f3      	b.n	8016608 <_strtol_l.constprop.0+0xd4>
 8016620:	2430      	movs	r4, #48	; 0x30
 8016622:	2b00      	cmp	r3, #0
 8016624:	d1b1      	bne.n	801658a <_strtol_l.constprop.0+0x56>
 8016626:	2308      	movs	r3, #8
 8016628:	e7af      	b.n	801658a <_strtol_l.constprop.0+0x56>
 801662a:	2c30      	cmp	r4, #48	; 0x30
 801662c:	d0a5      	beq.n	801657a <_strtol_l.constprop.0+0x46>
 801662e:	230a      	movs	r3, #10
 8016630:	e7ab      	b.n	801658a <_strtol_l.constprop.0+0x56>
 8016632:	bf00      	nop
 8016634:	08018b11 	.word	0x08018b11

08016638 <_strtol_r>:
 8016638:	f7ff bf7c 	b.w	8016534 <_strtol_l.constprop.0>

0801663c <__ssputs_r>:
 801663c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016640:	688e      	ldr	r6, [r1, #8]
 8016642:	461f      	mov	r7, r3
 8016644:	42be      	cmp	r6, r7
 8016646:	680b      	ldr	r3, [r1, #0]
 8016648:	4682      	mov	sl, r0
 801664a:	460c      	mov	r4, r1
 801664c:	4690      	mov	r8, r2
 801664e:	d82c      	bhi.n	80166aa <__ssputs_r+0x6e>
 8016650:	898a      	ldrh	r2, [r1, #12]
 8016652:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016656:	d026      	beq.n	80166a6 <__ssputs_r+0x6a>
 8016658:	6965      	ldr	r5, [r4, #20]
 801665a:	6909      	ldr	r1, [r1, #16]
 801665c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016660:	eba3 0901 	sub.w	r9, r3, r1
 8016664:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016668:	1c7b      	adds	r3, r7, #1
 801666a:	444b      	add	r3, r9
 801666c:	106d      	asrs	r5, r5, #1
 801666e:	429d      	cmp	r5, r3
 8016670:	bf38      	it	cc
 8016672:	461d      	movcc	r5, r3
 8016674:	0553      	lsls	r3, r2, #21
 8016676:	d527      	bpl.n	80166c8 <__ssputs_r+0x8c>
 8016678:	4629      	mov	r1, r5
 801667a:	f7fc fc77 	bl	8012f6c <_malloc_r>
 801667e:	4606      	mov	r6, r0
 8016680:	b360      	cbz	r0, 80166dc <__ssputs_r+0xa0>
 8016682:	6921      	ldr	r1, [r4, #16]
 8016684:	464a      	mov	r2, r9
 8016686:	f7fd fdba 	bl	80141fe <memcpy>
 801668a:	89a3      	ldrh	r3, [r4, #12]
 801668c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016694:	81a3      	strh	r3, [r4, #12]
 8016696:	6126      	str	r6, [r4, #16]
 8016698:	6165      	str	r5, [r4, #20]
 801669a:	444e      	add	r6, r9
 801669c:	eba5 0509 	sub.w	r5, r5, r9
 80166a0:	6026      	str	r6, [r4, #0]
 80166a2:	60a5      	str	r5, [r4, #8]
 80166a4:	463e      	mov	r6, r7
 80166a6:	42be      	cmp	r6, r7
 80166a8:	d900      	bls.n	80166ac <__ssputs_r+0x70>
 80166aa:	463e      	mov	r6, r7
 80166ac:	6820      	ldr	r0, [r4, #0]
 80166ae:	4632      	mov	r2, r6
 80166b0:	4641      	mov	r1, r8
 80166b2:	f7fd fca4 	bl	8013ffe <memmove>
 80166b6:	68a3      	ldr	r3, [r4, #8]
 80166b8:	1b9b      	subs	r3, r3, r6
 80166ba:	60a3      	str	r3, [r4, #8]
 80166bc:	6823      	ldr	r3, [r4, #0]
 80166be:	4433      	add	r3, r6
 80166c0:	6023      	str	r3, [r4, #0]
 80166c2:	2000      	movs	r0, #0
 80166c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166c8:	462a      	mov	r2, r5
 80166ca:	f000 ff30 	bl	801752e <_realloc_r>
 80166ce:	4606      	mov	r6, r0
 80166d0:	2800      	cmp	r0, #0
 80166d2:	d1e0      	bne.n	8016696 <__ssputs_r+0x5a>
 80166d4:	6921      	ldr	r1, [r4, #16]
 80166d6:	4650      	mov	r0, sl
 80166d8:	f7fe fc20 	bl	8014f1c <_free_r>
 80166dc:	230c      	movs	r3, #12
 80166de:	f8ca 3000 	str.w	r3, [sl]
 80166e2:	89a3      	ldrh	r3, [r4, #12]
 80166e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80166e8:	81a3      	strh	r3, [r4, #12]
 80166ea:	f04f 30ff 	mov.w	r0, #4294967295
 80166ee:	e7e9      	b.n	80166c4 <__ssputs_r+0x88>

080166f0 <_svfiprintf_r>:
 80166f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166f4:	4698      	mov	r8, r3
 80166f6:	898b      	ldrh	r3, [r1, #12]
 80166f8:	061b      	lsls	r3, r3, #24
 80166fa:	b09d      	sub	sp, #116	; 0x74
 80166fc:	4607      	mov	r7, r0
 80166fe:	460d      	mov	r5, r1
 8016700:	4614      	mov	r4, r2
 8016702:	d50e      	bpl.n	8016722 <_svfiprintf_r+0x32>
 8016704:	690b      	ldr	r3, [r1, #16]
 8016706:	b963      	cbnz	r3, 8016722 <_svfiprintf_r+0x32>
 8016708:	2140      	movs	r1, #64	; 0x40
 801670a:	f7fc fc2f 	bl	8012f6c <_malloc_r>
 801670e:	6028      	str	r0, [r5, #0]
 8016710:	6128      	str	r0, [r5, #16]
 8016712:	b920      	cbnz	r0, 801671e <_svfiprintf_r+0x2e>
 8016714:	230c      	movs	r3, #12
 8016716:	603b      	str	r3, [r7, #0]
 8016718:	f04f 30ff 	mov.w	r0, #4294967295
 801671c:	e0d0      	b.n	80168c0 <_svfiprintf_r+0x1d0>
 801671e:	2340      	movs	r3, #64	; 0x40
 8016720:	616b      	str	r3, [r5, #20]
 8016722:	2300      	movs	r3, #0
 8016724:	9309      	str	r3, [sp, #36]	; 0x24
 8016726:	2320      	movs	r3, #32
 8016728:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801672c:	f8cd 800c 	str.w	r8, [sp, #12]
 8016730:	2330      	movs	r3, #48	; 0x30
 8016732:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80168d8 <_svfiprintf_r+0x1e8>
 8016736:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801673a:	f04f 0901 	mov.w	r9, #1
 801673e:	4623      	mov	r3, r4
 8016740:	469a      	mov	sl, r3
 8016742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016746:	b10a      	cbz	r2, 801674c <_svfiprintf_r+0x5c>
 8016748:	2a25      	cmp	r2, #37	; 0x25
 801674a:	d1f9      	bne.n	8016740 <_svfiprintf_r+0x50>
 801674c:	ebba 0b04 	subs.w	fp, sl, r4
 8016750:	d00b      	beq.n	801676a <_svfiprintf_r+0x7a>
 8016752:	465b      	mov	r3, fp
 8016754:	4622      	mov	r2, r4
 8016756:	4629      	mov	r1, r5
 8016758:	4638      	mov	r0, r7
 801675a:	f7ff ff6f 	bl	801663c <__ssputs_r>
 801675e:	3001      	adds	r0, #1
 8016760:	f000 80a9 	beq.w	80168b6 <_svfiprintf_r+0x1c6>
 8016764:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016766:	445a      	add	r2, fp
 8016768:	9209      	str	r2, [sp, #36]	; 0x24
 801676a:	f89a 3000 	ldrb.w	r3, [sl]
 801676e:	2b00      	cmp	r3, #0
 8016770:	f000 80a1 	beq.w	80168b6 <_svfiprintf_r+0x1c6>
 8016774:	2300      	movs	r3, #0
 8016776:	f04f 32ff 	mov.w	r2, #4294967295
 801677a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801677e:	f10a 0a01 	add.w	sl, sl, #1
 8016782:	9304      	str	r3, [sp, #16]
 8016784:	9307      	str	r3, [sp, #28]
 8016786:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801678a:	931a      	str	r3, [sp, #104]	; 0x68
 801678c:	4654      	mov	r4, sl
 801678e:	2205      	movs	r2, #5
 8016790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016794:	4850      	ldr	r0, [pc, #320]	; (80168d8 <_svfiprintf_r+0x1e8>)
 8016796:	f7e9 fd43 	bl	8000220 <memchr>
 801679a:	9a04      	ldr	r2, [sp, #16]
 801679c:	b9d8      	cbnz	r0, 80167d6 <_svfiprintf_r+0xe6>
 801679e:	06d0      	lsls	r0, r2, #27
 80167a0:	bf44      	itt	mi
 80167a2:	2320      	movmi	r3, #32
 80167a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80167a8:	0711      	lsls	r1, r2, #28
 80167aa:	bf44      	itt	mi
 80167ac:	232b      	movmi	r3, #43	; 0x2b
 80167ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80167b2:	f89a 3000 	ldrb.w	r3, [sl]
 80167b6:	2b2a      	cmp	r3, #42	; 0x2a
 80167b8:	d015      	beq.n	80167e6 <_svfiprintf_r+0xf6>
 80167ba:	9a07      	ldr	r2, [sp, #28]
 80167bc:	4654      	mov	r4, sl
 80167be:	2000      	movs	r0, #0
 80167c0:	f04f 0c0a 	mov.w	ip, #10
 80167c4:	4621      	mov	r1, r4
 80167c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80167ca:	3b30      	subs	r3, #48	; 0x30
 80167cc:	2b09      	cmp	r3, #9
 80167ce:	d94d      	bls.n	801686c <_svfiprintf_r+0x17c>
 80167d0:	b1b0      	cbz	r0, 8016800 <_svfiprintf_r+0x110>
 80167d2:	9207      	str	r2, [sp, #28]
 80167d4:	e014      	b.n	8016800 <_svfiprintf_r+0x110>
 80167d6:	eba0 0308 	sub.w	r3, r0, r8
 80167da:	fa09 f303 	lsl.w	r3, r9, r3
 80167de:	4313      	orrs	r3, r2
 80167e0:	9304      	str	r3, [sp, #16]
 80167e2:	46a2      	mov	sl, r4
 80167e4:	e7d2      	b.n	801678c <_svfiprintf_r+0x9c>
 80167e6:	9b03      	ldr	r3, [sp, #12]
 80167e8:	1d19      	adds	r1, r3, #4
 80167ea:	681b      	ldr	r3, [r3, #0]
 80167ec:	9103      	str	r1, [sp, #12]
 80167ee:	2b00      	cmp	r3, #0
 80167f0:	bfbb      	ittet	lt
 80167f2:	425b      	neglt	r3, r3
 80167f4:	f042 0202 	orrlt.w	r2, r2, #2
 80167f8:	9307      	strge	r3, [sp, #28]
 80167fa:	9307      	strlt	r3, [sp, #28]
 80167fc:	bfb8      	it	lt
 80167fe:	9204      	strlt	r2, [sp, #16]
 8016800:	7823      	ldrb	r3, [r4, #0]
 8016802:	2b2e      	cmp	r3, #46	; 0x2e
 8016804:	d10c      	bne.n	8016820 <_svfiprintf_r+0x130>
 8016806:	7863      	ldrb	r3, [r4, #1]
 8016808:	2b2a      	cmp	r3, #42	; 0x2a
 801680a:	d134      	bne.n	8016876 <_svfiprintf_r+0x186>
 801680c:	9b03      	ldr	r3, [sp, #12]
 801680e:	1d1a      	adds	r2, r3, #4
 8016810:	681b      	ldr	r3, [r3, #0]
 8016812:	9203      	str	r2, [sp, #12]
 8016814:	2b00      	cmp	r3, #0
 8016816:	bfb8      	it	lt
 8016818:	f04f 33ff 	movlt.w	r3, #4294967295
 801681c:	3402      	adds	r4, #2
 801681e:	9305      	str	r3, [sp, #20]
 8016820:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80168e8 <_svfiprintf_r+0x1f8>
 8016824:	7821      	ldrb	r1, [r4, #0]
 8016826:	2203      	movs	r2, #3
 8016828:	4650      	mov	r0, sl
 801682a:	f7e9 fcf9 	bl	8000220 <memchr>
 801682e:	b138      	cbz	r0, 8016840 <_svfiprintf_r+0x150>
 8016830:	9b04      	ldr	r3, [sp, #16]
 8016832:	eba0 000a 	sub.w	r0, r0, sl
 8016836:	2240      	movs	r2, #64	; 0x40
 8016838:	4082      	lsls	r2, r0
 801683a:	4313      	orrs	r3, r2
 801683c:	3401      	adds	r4, #1
 801683e:	9304      	str	r3, [sp, #16]
 8016840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016844:	4825      	ldr	r0, [pc, #148]	; (80168dc <_svfiprintf_r+0x1ec>)
 8016846:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801684a:	2206      	movs	r2, #6
 801684c:	f7e9 fce8 	bl	8000220 <memchr>
 8016850:	2800      	cmp	r0, #0
 8016852:	d038      	beq.n	80168c6 <_svfiprintf_r+0x1d6>
 8016854:	4b22      	ldr	r3, [pc, #136]	; (80168e0 <_svfiprintf_r+0x1f0>)
 8016856:	bb1b      	cbnz	r3, 80168a0 <_svfiprintf_r+0x1b0>
 8016858:	9b03      	ldr	r3, [sp, #12]
 801685a:	3307      	adds	r3, #7
 801685c:	f023 0307 	bic.w	r3, r3, #7
 8016860:	3308      	adds	r3, #8
 8016862:	9303      	str	r3, [sp, #12]
 8016864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016866:	4433      	add	r3, r6
 8016868:	9309      	str	r3, [sp, #36]	; 0x24
 801686a:	e768      	b.n	801673e <_svfiprintf_r+0x4e>
 801686c:	fb0c 3202 	mla	r2, ip, r2, r3
 8016870:	460c      	mov	r4, r1
 8016872:	2001      	movs	r0, #1
 8016874:	e7a6      	b.n	80167c4 <_svfiprintf_r+0xd4>
 8016876:	2300      	movs	r3, #0
 8016878:	3401      	adds	r4, #1
 801687a:	9305      	str	r3, [sp, #20]
 801687c:	4619      	mov	r1, r3
 801687e:	f04f 0c0a 	mov.w	ip, #10
 8016882:	4620      	mov	r0, r4
 8016884:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016888:	3a30      	subs	r2, #48	; 0x30
 801688a:	2a09      	cmp	r2, #9
 801688c:	d903      	bls.n	8016896 <_svfiprintf_r+0x1a6>
 801688e:	2b00      	cmp	r3, #0
 8016890:	d0c6      	beq.n	8016820 <_svfiprintf_r+0x130>
 8016892:	9105      	str	r1, [sp, #20]
 8016894:	e7c4      	b.n	8016820 <_svfiprintf_r+0x130>
 8016896:	fb0c 2101 	mla	r1, ip, r1, r2
 801689a:	4604      	mov	r4, r0
 801689c:	2301      	movs	r3, #1
 801689e:	e7f0      	b.n	8016882 <_svfiprintf_r+0x192>
 80168a0:	ab03      	add	r3, sp, #12
 80168a2:	9300      	str	r3, [sp, #0]
 80168a4:	462a      	mov	r2, r5
 80168a6:	4b0f      	ldr	r3, [pc, #60]	; (80168e4 <_svfiprintf_r+0x1f4>)
 80168a8:	a904      	add	r1, sp, #16
 80168aa:	4638      	mov	r0, r7
 80168ac:	f7fc fc8a 	bl	80131c4 <_printf_float>
 80168b0:	1c42      	adds	r2, r0, #1
 80168b2:	4606      	mov	r6, r0
 80168b4:	d1d6      	bne.n	8016864 <_svfiprintf_r+0x174>
 80168b6:	89ab      	ldrh	r3, [r5, #12]
 80168b8:	065b      	lsls	r3, r3, #25
 80168ba:	f53f af2d 	bmi.w	8016718 <_svfiprintf_r+0x28>
 80168be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80168c0:	b01d      	add	sp, #116	; 0x74
 80168c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168c6:	ab03      	add	r3, sp, #12
 80168c8:	9300      	str	r3, [sp, #0]
 80168ca:	462a      	mov	r2, r5
 80168cc:	4b05      	ldr	r3, [pc, #20]	; (80168e4 <_svfiprintf_r+0x1f4>)
 80168ce:	a904      	add	r1, sp, #16
 80168d0:	4638      	mov	r0, r7
 80168d2:	f7fc ff1b 	bl	801370c <_printf_i>
 80168d6:	e7eb      	b.n	80168b0 <_svfiprintf_r+0x1c0>
 80168d8:	08018c11 	.word	0x08018c11
 80168dc:	08018c1b 	.word	0x08018c1b
 80168e0:	080131c5 	.word	0x080131c5
 80168e4:	0801663d 	.word	0x0801663d
 80168e8:	08018c17 	.word	0x08018c17

080168ec <__sfputc_r>:
 80168ec:	6893      	ldr	r3, [r2, #8]
 80168ee:	3b01      	subs	r3, #1
 80168f0:	2b00      	cmp	r3, #0
 80168f2:	b410      	push	{r4}
 80168f4:	6093      	str	r3, [r2, #8]
 80168f6:	da08      	bge.n	801690a <__sfputc_r+0x1e>
 80168f8:	6994      	ldr	r4, [r2, #24]
 80168fa:	42a3      	cmp	r3, r4
 80168fc:	db01      	blt.n	8016902 <__sfputc_r+0x16>
 80168fe:	290a      	cmp	r1, #10
 8016900:	d103      	bne.n	801690a <__sfputc_r+0x1e>
 8016902:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016906:	f000 b9e3 	b.w	8016cd0 <__swbuf_r>
 801690a:	6813      	ldr	r3, [r2, #0]
 801690c:	1c58      	adds	r0, r3, #1
 801690e:	6010      	str	r0, [r2, #0]
 8016910:	7019      	strb	r1, [r3, #0]
 8016912:	4608      	mov	r0, r1
 8016914:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016918:	4770      	bx	lr

0801691a <__sfputs_r>:
 801691a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801691c:	4606      	mov	r6, r0
 801691e:	460f      	mov	r7, r1
 8016920:	4614      	mov	r4, r2
 8016922:	18d5      	adds	r5, r2, r3
 8016924:	42ac      	cmp	r4, r5
 8016926:	d101      	bne.n	801692c <__sfputs_r+0x12>
 8016928:	2000      	movs	r0, #0
 801692a:	e007      	b.n	801693c <__sfputs_r+0x22>
 801692c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016930:	463a      	mov	r2, r7
 8016932:	4630      	mov	r0, r6
 8016934:	f7ff ffda 	bl	80168ec <__sfputc_r>
 8016938:	1c43      	adds	r3, r0, #1
 801693a:	d1f3      	bne.n	8016924 <__sfputs_r+0xa>
 801693c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016940 <_vfiprintf_r>:
 8016940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016944:	460d      	mov	r5, r1
 8016946:	b09d      	sub	sp, #116	; 0x74
 8016948:	4614      	mov	r4, r2
 801694a:	4698      	mov	r8, r3
 801694c:	4606      	mov	r6, r0
 801694e:	b118      	cbz	r0, 8016958 <_vfiprintf_r+0x18>
 8016950:	6a03      	ldr	r3, [r0, #32]
 8016952:	b90b      	cbnz	r3, 8016958 <_vfiprintf_r+0x18>
 8016954:	f7fd fa98 	bl	8013e88 <__sinit>
 8016958:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801695a:	07d9      	lsls	r1, r3, #31
 801695c:	d405      	bmi.n	801696a <_vfiprintf_r+0x2a>
 801695e:	89ab      	ldrh	r3, [r5, #12]
 8016960:	059a      	lsls	r2, r3, #22
 8016962:	d402      	bmi.n	801696a <_vfiprintf_r+0x2a>
 8016964:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016966:	f7fd fc48 	bl	80141fa <__retarget_lock_acquire_recursive>
 801696a:	89ab      	ldrh	r3, [r5, #12]
 801696c:	071b      	lsls	r3, r3, #28
 801696e:	d501      	bpl.n	8016974 <_vfiprintf_r+0x34>
 8016970:	692b      	ldr	r3, [r5, #16]
 8016972:	b99b      	cbnz	r3, 801699c <_vfiprintf_r+0x5c>
 8016974:	4629      	mov	r1, r5
 8016976:	4630      	mov	r0, r6
 8016978:	f000 f9e8 	bl	8016d4c <__swsetup_r>
 801697c:	b170      	cbz	r0, 801699c <_vfiprintf_r+0x5c>
 801697e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016980:	07dc      	lsls	r4, r3, #31
 8016982:	d504      	bpl.n	801698e <_vfiprintf_r+0x4e>
 8016984:	f04f 30ff 	mov.w	r0, #4294967295
 8016988:	b01d      	add	sp, #116	; 0x74
 801698a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801698e:	89ab      	ldrh	r3, [r5, #12]
 8016990:	0598      	lsls	r0, r3, #22
 8016992:	d4f7      	bmi.n	8016984 <_vfiprintf_r+0x44>
 8016994:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016996:	f7fd fc31 	bl	80141fc <__retarget_lock_release_recursive>
 801699a:	e7f3      	b.n	8016984 <_vfiprintf_r+0x44>
 801699c:	2300      	movs	r3, #0
 801699e:	9309      	str	r3, [sp, #36]	; 0x24
 80169a0:	2320      	movs	r3, #32
 80169a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80169a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80169aa:	2330      	movs	r3, #48	; 0x30
 80169ac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8016b60 <_vfiprintf_r+0x220>
 80169b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80169b4:	f04f 0901 	mov.w	r9, #1
 80169b8:	4623      	mov	r3, r4
 80169ba:	469a      	mov	sl, r3
 80169bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80169c0:	b10a      	cbz	r2, 80169c6 <_vfiprintf_r+0x86>
 80169c2:	2a25      	cmp	r2, #37	; 0x25
 80169c4:	d1f9      	bne.n	80169ba <_vfiprintf_r+0x7a>
 80169c6:	ebba 0b04 	subs.w	fp, sl, r4
 80169ca:	d00b      	beq.n	80169e4 <_vfiprintf_r+0xa4>
 80169cc:	465b      	mov	r3, fp
 80169ce:	4622      	mov	r2, r4
 80169d0:	4629      	mov	r1, r5
 80169d2:	4630      	mov	r0, r6
 80169d4:	f7ff ffa1 	bl	801691a <__sfputs_r>
 80169d8:	3001      	adds	r0, #1
 80169da:	f000 80a9 	beq.w	8016b30 <_vfiprintf_r+0x1f0>
 80169de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80169e0:	445a      	add	r2, fp
 80169e2:	9209      	str	r2, [sp, #36]	; 0x24
 80169e4:	f89a 3000 	ldrb.w	r3, [sl]
 80169e8:	2b00      	cmp	r3, #0
 80169ea:	f000 80a1 	beq.w	8016b30 <_vfiprintf_r+0x1f0>
 80169ee:	2300      	movs	r3, #0
 80169f0:	f04f 32ff 	mov.w	r2, #4294967295
 80169f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80169f8:	f10a 0a01 	add.w	sl, sl, #1
 80169fc:	9304      	str	r3, [sp, #16]
 80169fe:	9307      	str	r3, [sp, #28]
 8016a00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016a04:	931a      	str	r3, [sp, #104]	; 0x68
 8016a06:	4654      	mov	r4, sl
 8016a08:	2205      	movs	r2, #5
 8016a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016a0e:	4854      	ldr	r0, [pc, #336]	; (8016b60 <_vfiprintf_r+0x220>)
 8016a10:	f7e9 fc06 	bl	8000220 <memchr>
 8016a14:	9a04      	ldr	r2, [sp, #16]
 8016a16:	b9d8      	cbnz	r0, 8016a50 <_vfiprintf_r+0x110>
 8016a18:	06d1      	lsls	r1, r2, #27
 8016a1a:	bf44      	itt	mi
 8016a1c:	2320      	movmi	r3, #32
 8016a1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016a22:	0713      	lsls	r3, r2, #28
 8016a24:	bf44      	itt	mi
 8016a26:	232b      	movmi	r3, #43	; 0x2b
 8016a28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8016a30:	2b2a      	cmp	r3, #42	; 0x2a
 8016a32:	d015      	beq.n	8016a60 <_vfiprintf_r+0x120>
 8016a34:	9a07      	ldr	r2, [sp, #28]
 8016a36:	4654      	mov	r4, sl
 8016a38:	2000      	movs	r0, #0
 8016a3a:	f04f 0c0a 	mov.w	ip, #10
 8016a3e:	4621      	mov	r1, r4
 8016a40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016a44:	3b30      	subs	r3, #48	; 0x30
 8016a46:	2b09      	cmp	r3, #9
 8016a48:	d94d      	bls.n	8016ae6 <_vfiprintf_r+0x1a6>
 8016a4a:	b1b0      	cbz	r0, 8016a7a <_vfiprintf_r+0x13a>
 8016a4c:	9207      	str	r2, [sp, #28]
 8016a4e:	e014      	b.n	8016a7a <_vfiprintf_r+0x13a>
 8016a50:	eba0 0308 	sub.w	r3, r0, r8
 8016a54:	fa09 f303 	lsl.w	r3, r9, r3
 8016a58:	4313      	orrs	r3, r2
 8016a5a:	9304      	str	r3, [sp, #16]
 8016a5c:	46a2      	mov	sl, r4
 8016a5e:	e7d2      	b.n	8016a06 <_vfiprintf_r+0xc6>
 8016a60:	9b03      	ldr	r3, [sp, #12]
 8016a62:	1d19      	adds	r1, r3, #4
 8016a64:	681b      	ldr	r3, [r3, #0]
 8016a66:	9103      	str	r1, [sp, #12]
 8016a68:	2b00      	cmp	r3, #0
 8016a6a:	bfbb      	ittet	lt
 8016a6c:	425b      	neglt	r3, r3
 8016a6e:	f042 0202 	orrlt.w	r2, r2, #2
 8016a72:	9307      	strge	r3, [sp, #28]
 8016a74:	9307      	strlt	r3, [sp, #28]
 8016a76:	bfb8      	it	lt
 8016a78:	9204      	strlt	r2, [sp, #16]
 8016a7a:	7823      	ldrb	r3, [r4, #0]
 8016a7c:	2b2e      	cmp	r3, #46	; 0x2e
 8016a7e:	d10c      	bne.n	8016a9a <_vfiprintf_r+0x15a>
 8016a80:	7863      	ldrb	r3, [r4, #1]
 8016a82:	2b2a      	cmp	r3, #42	; 0x2a
 8016a84:	d134      	bne.n	8016af0 <_vfiprintf_r+0x1b0>
 8016a86:	9b03      	ldr	r3, [sp, #12]
 8016a88:	1d1a      	adds	r2, r3, #4
 8016a8a:	681b      	ldr	r3, [r3, #0]
 8016a8c:	9203      	str	r2, [sp, #12]
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	bfb8      	it	lt
 8016a92:	f04f 33ff 	movlt.w	r3, #4294967295
 8016a96:	3402      	adds	r4, #2
 8016a98:	9305      	str	r3, [sp, #20]
 8016a9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8016b70 <_vfiprintf_r+0x230>
 8016a9e:	7821      	ldrb	r1, [r4, #0]
 8016aa0:	2203      	movs	r2, #3
 8016aa2:	4650      	mov	r0, sl
 8016aa4:	f7e9 fbbc 	bl	8000220 <memchr>
 8016aa8:	b138      	cbz	r0, 8016aba <_vfiprintf_r+0x17a>
 8016aaa:	9b04      	ldr	r3, [sp, #16]
 8016aac:	eba0 000a 	sub.w	r0, r0, sl
 8016ab0:	2240      	movs	r2, #64	; 0x40
 8016ab2:	4082      	lsls	r2, r0
 8016ab4:	4313      	orrs	r3, r2
 8016ab6:	3401      	adds	r4, #1
 8016ab8:	9304      	str	r3, [sp, #16]
 8016aba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016abe:	4829      	ldr	r0, [pc, #164]	; (8016b64 <_vfiprintf_r+0x224>)
 8016ac0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016ac4:	2206      	movs	r2, #6
 8016ac6:	f7e9 fbab 	bl	8000220 <memchr>
 8016aca:	2800      	cmp	r0, #0
 8016acc:	d03f      	beq.n	8016b4e <_vfiprintf_r+0x20e>
 8016ace:	4b26      	ldr	r3, [pc, #152]	; (8016b68 <_vfiprintf_r+0x228>)
 8016ad0:	bb1b      	cbnz	r3, 8016b1a <_vfiprintf_r+0x1da>
 8016ad2:	9b03      	ldr	r3, [sp, #12]
 8016ad4:	3307      	adds	r3, #7
 8016ad6:	f023 0307 	bic.w	r3, r3, #7
 8016ada:	3308      	adds	r3, #8
 8016adc:	9303      	str	r3, [sp, #12]
 8016ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016ae0:	443b      	add	r3, r7
 8016ae2:	9309      	str	r3, [sp, #36]	; 0x24
 8016ae4:	e768      	b.n	80169b8 <_vfiprintf_r+0x78>
 8016ae6:	fb0c 3202 	mla	r2, ip, r2, r3
 8016aea:	460c      	mov	r4, r1
 8016aec:	2001      	movs	r0, #1
 8016aee:	e7a6      	b.n	8016a3e <_vfiprintf_r+0xfe>
 8016af0:	2300      	movs	r3, #0
 8016af2:	3401      	adds	r4, #1
 8016af4:	9305      	str	r3, [sp, #20]
 8016af6:	4619      	mov	r1, r3
 8016af8:	f04f 0c0a 	mov.w	ip, #10
 8016afc:	4620      	mov	r0, r4
 8016afe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016b02:	3a30      	subs	r2, #48	; 0x30
 8016b04:	2a09      	cmp	r2, #9
 8016b06:	d903      	bls.n	8016b10 <_vfiprintf_r+0x1d0>
 8016b08:	2b00      	cmp	r3, #0
 8016b0a:	d0c6      	beq.n	8016a9a <_vfiprintf_r+0x15a>
 8016b0c:	9105      	str	r1, [sp, #20]
 8016b0e:	e7c4      	b.n	8016a9a <_vfiprintf_r+0x15a>
 8016b10:	fb0c 2101 	mla	r1, ip, r1, r2
 8016b14:	4604      	mov	r4, r0
 8016b16:	2301      	movs	r3, #1
 8016b18:	e7f0      	b.n	8016afc <_vfiprintf_r+0x1bc>
 8016b1a:	ab03      	add	r3, sp, #12
 8016b1c:	9300      	str	r3, [sp, #0]
 8016b1e:	462a      	mov	r2, r5
 8016b20:	4b12      	ldr	r3, [pc, #72]	; (8016b6c <_vfiprintf_r+0x22c>)
 8016b22:	a904      	add	r1, sp, #16
 8016b24:	4630      	mov	r0, r6
 8016b26:	f7fc fb4d 	bl	80131c4 <_printf_float>
 8016b2a:	4607      	mov	r7, r0
 8016b2c:	1c78      	adds	r0, r7, #1
 8016b2e:	d1d6      	bne.n	8016ade <_vfiprintf_r+0x19e>
 8016b30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016b32:	07d9      	lsls	r1, r3, #31
 8016b34:	d405      	bmi.n	8016b42 <_vfiprintf_r+0x202>
 8016b36:	89ab      	ldrh	r3, [r5, #12]
 8016b38:	059a      	lsls	r2, r3, #22
 8016b3a:	d402      	bmi.n	8016b42 <_vfiprintf_r+0x202>
 8016b3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016b3e:	f7fd fb5d 	bl	80141fc <__retarget_lock_release_recursive>
 8016b42:	89ab      	ldrh	r3, [r5, #12]
 8016b44:	065b      	lsls	r3, r3, #25
 8016b46:	f53f af1d 	bmi.w	8016984 <_vfiprintf_r+0x44>
 8016b4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016b4c:	e71c      	b.n	8016988 <_vfiprintf_r+0x48>
 8016b4e:	ab03      	add	r3, sp, #12
 8016b50:	9300      	str	r3, [sp, #0]
 8016b52:	462a      	mov	r2, r5
 8016b54:	4b05      	ldr	r3, [pc, #20]	; (8016b6c <_vfiprintf_r+0x22c>)
 8016b56:	a904      	add	r1, sp, #16
 8016b58:	4630      	mov	r0, r6
 8016b5a:	f7fc fdd7 	bl	801370c <_printf_i>
 8016b5e:	e7e4      	b.n	8016b2a <_vfiprintf_r+0x1ea>
 8016b60:	08018c11 	.word	0x08018c11
 8016b64:	08018c1b 	.word	0x08018c1b
 8016b68:	080131c5 	.word	0x080131c5
 8016b6c:	0801691b 	.word	0x0801691b
 8016b70:	08018c17 	.word	0x08018c17

08016b74 <__sflush_r>:
 8016b74:	898a      	ldrh	r2, [r1, #12]
 8016b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b7a:	4605      	mov	r5, r0
 8016b7c:	0710      	lsls	r0, r2, #28
 8016b7e:	460c      	mov	r4, r1
 8016b80:	d458      	bmi.n	8016c34 <__sflush_r+0xc0>
 8016b82:	684b      	ldr	r3, [r1, #4]
 8016b84:	2b00      	cmp	r3, #0
 8016b86:	dc05      	bgt.n	8016b94 <__sflush_r+0x20>
 8016b88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016b8a:	2b00      	cmp	r3, #0
 8016b8c:	dc02      	bgt.n	8016b94 <__sflush_r+0x20>
 8016b8e:	2000      	movs	r0, #0
 8016b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016b96:	2e00      	cmp	r6, #0
 8016b98:	d0f9      	beq.n	8016b8e <__sflush_r+0x1a>
 8016b9a:	2300      	movs	r3, #0
 8016b9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016ba0:	682f      	ldr	r7, [r5, #0]
 8016ba2:	6a21      	ldr	r1, [r4, #32]
 8016ba4:	602b      	str	r3, [r5, #0]
 8016ba6:	d032      	beq.n	8016c0e <__sflush_r+0x9a>
 8016ba8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016baa:	89a3      	ldrh	r3, [r4, #12]
 8016bac:	075a      	lsls	r2, r3, #29
 8016bae:	d505      	bpl.n	8016bbc <__sflush_r+0x48>
 8016bb0:	6863      	ldr	r3, [r4, #4]
 8016bb2:	1ac0      	subs	r0, r0, r3
 8016bb4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016bb6:	b10b      	cbz	r3, 8016bbc <__sflush_r+0x48>
 8016bb8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016bba:	1ac0      	subs	r0, r0, r3
 8016bbc:	2300      	movs	r3, #0
 8016bbe:	4602      	mov	r2, r0
 8016bc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016bc2:	6a21      	ldr	r1, [r4, #32]
 8016bc4:	4628      	mov	r0, r5
 8016bc6:	47b0      	blx	r6
 8016bc8:	1c43      	adds	r3, r0, #1
 8016bca:	89a3      	ldrh	r3, [r4, #12]
 8016bcc:	d106      	bne.n	8016bdc <__sflush_r+0x68>
 8016bce:	6829      	ldr	r1, [r5, #0]
 8016bd0:	291d      	cmp	r1, #29
 8016bd2:	d82b      	bhi.n	8016c2c <__sflush_r+0xb8>
 8016bd4:	4a29      	ldr	r2, [pc, #164]	; (8016c7c <__sflush_r+0x108>)
 8016bd6:	410a      	asrs	r2, r1
 8016bd8:	07d6      	lsls	r6, r2, #31
 8016bda:	d427      	bmi.n	8016c2c <__sflush_r+0xb8>
 8016bdc:	2200      	movs	r2, #0
 8016bde:	6062      	str	r2, [r4, #4]
 8016be0:	04d9      	lsls	r1, r3, #19
 8016be2:	6922      	ldr	r2, [r4, #16]
 8016be4:	6022      	str	r2, [r4, #0]
 8016be6:	d504      	bpl.n	8016bf2 <__sflush_r+0x7e>
 8016be8:	1c42      	adds	r2, r0, #1
 8016bea:	d101      	bne.n	8016bf0 <__sflush_r+0x7c>
 8016bec:	682b      	ldr	r3, [r5, #0]
 8016bee:	b903      	cbnz	r3, 8016bf2 <__sflush_r+0x7e>
 8016bf0:	6560      	str	r0, [r4, #84]	; 0x54
 8016bf2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016bf4:	602f      	str	r7, [r5, #0]
 8016bf6:	2900      	cmp	r1, #0
 8016bf8:	d0c9      	beq.n	8016b8e <__sflush_r+0x1a>
 8016bfa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016bfe:	4299      	cmp	r1, r3
 8016c00:	d002      	beq.n	8016c08 <__sflush_r+0x94>
 8016c02:	4628      	mov	r0, r5
 8016c04:	f7fe f98a 	bl	8014f1c <_free_r>
 8016c08:	2000      	movs	r0, #0
 8016c0a:	6360      	str	r0, [r4, #52]	; 0x34
 8016c0c:	e7c0      	b.n	8016b90 <__sflush_r+0x1c>
 8016c0e:	2301      	movs	r3, #1
 8016c10:	4628      	mov	r0, r5
 8016c12:	47b0      	blx	r6
 8016c14:	1c41      	adds	r1, r0, #1
 8016c16:	d1c8      	bne.n	8016baa <__sflush_r+0x36>
 8016c18:	682b      	ldr	r3, [r5, #0]
 8016c1a:	2b00      	cmp	r3, #0
 8016c1c:	d0c5      	beq.n	8016baa <__sflush_r+0x36>
 8016c1e:	2b1d      	cmp	r3, #29
 8016c20:	d001      	beq.n	8016c26 <__sflush_r+0xb2>
 8016c22:	2b16      	cmp	r3, #22
 8016c24:	d101      	bne.n	8016c2a <__sflush_r+0xb6>
 8016c26:	602f      	str	r7, [r5, #0]
 8016c28:	e7b1      	b.n	8016b8e <__sflush_r+0x1a>
 8016c2a:	89a3      	ldrh	r3, [r4, #12]
 8016c2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016c30:	81a3      	strh	r3, [r4, #12]
 8016c32:	e7ad      	b.n	8016b90 <__sflush_r+0x1c>
 8016c34:	690f      	ldr	r7, [r1, #16]
 8016c36:	2f00      	cmp	r7, #0
 8016c38:	d0a9      	beq.n	8016b8e <__sflush_r+0x1a>
 8016c3a:	0793      	lsls	r3, r2, #30
 8016c3c:	680e      	ldr	r6, [r1, #0]
 8016c3e:	bf08      	it	eq
 8016c40:	694b      	ldreq	r3, [r1, #20]
 8016c42:	600f      	str	r7, [r1, #0]
 8016c44:	bf18      	it	ne
 8016c46:	2300      	movne	r3, #0
 8016c48:	eba6 0807 	sub.w	r8, r6, r7
 8016c4c:	608b      	str	r3, [r1, #8]
 8016c4e:	f1b8 0f00 	cmp.w	r8, #0
 8016c52:	dd9c      	ble.n	8016b8e <__sflush_r+0x1a>
 8016c54:	6a21      	ldr	r1, [r4, #32]
 8016c56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016c58:	4643      	mov	r3, r8
 8016c5a:	463a      	mov	r2, r7
 8016c5c:	4628      	mov	r0, r5
 8016c5e:	47b0      	blx	r6
 8016c60:	2800      	cmp	r0, #0
 8016c62:	dc06      	bgt.n	8016c72 <__sflush_r+0xfe>
 8016c64:	89a3      	ldrh	r3, [r4, #12]
 8016c66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016c6a:	81a3      	strh	r3, [r4, #12]
 8016c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8016c70:	e78e      	b.n	8016b90 <__sflush_r+0x1c>
 8016c72:	4407      	add	r7, r0
 8016c74:	eba8 0800 	sub.w	r8, r8, r0
 8016c78:	e7e9      	b.n	8016c4e <__sflush_r+0xda>
 8016c7a:	bf00      	nop
 8016c7c:	dfbffffe 	.word	0xdfbffffe

08016c80 <_fflush_r>:
 8016c80:	b538      	push	{r3, r4, r5, lr}
 8016c82:	690b      	ldr	r3, [r1, #16]
 8016c84:	4605      	mov	r5, r0
 8016c86:	460c      	mov	r4, r1
 8016c88:	b913      	cbnz	r3, 8016c90 <_fflush_r+0x10>
 8016c8a:	2500      	movs	r5, #0
 8016c8c:	4628      	mov	r0, r5
 8016c8e:	bd38      	pop	{r3, r4, r5, pc}
 8016c90:	b118      	cbz	r0, 8016c9a <_fflush_r+0x1a>
 8016c92:	6a03      	ldr	r3, [r0, #32]
 8016c94:	b90b      	cbnz	r3, 8016c9a <_fflush_r+0x1a>
 8016c96:	f7fd f8f7 	bl	8013e88 <__sinit>
 8016c9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	d0f3      	beq.n	8016c8a <_fflush_r+0xa>
 8016ca2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016ca4:	07d0      	lsls	r0, r2, #31
 8016ca6:	d404      	bmi.n	8016cb2 <_fflush_r+0x32>
 8016ca8:	0599      	lsls	r1, r3, #22
 8016caa:	d402      	bmi.n	8016cb2 <_fflush_r+0x32>
 8016cac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016cae:	f7fd faa4 	bl	80141fa <__retarget_lock_acquire_recursive>
 8016cb2:	4628      	mov	r0, r5
 8016cb4:	4621      	mov	r1, r4
 8016cb6:	f7ff ff5d 	bl	8016b74 <__sflush_r>
 8016cba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016cbc:	07da      	lsls	r2, r3, #31
 8016cbe:	4605      	mov	r5, r0
 8016cc0:	d4e4      	bmi.n	8016c8c <_fflush_r+0xc>
 8016cc2:	89a3      	ldrh	r3, [r4, #12]
 8016cc4:	059b      	lsls	r3, r3, #22
 8016cc6:	d4e1      	bmi.n	8016c8c <_fflush_r+0xc>
 8016cc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016cca:	f7fd fa97 	bl	80141fc <__retarget_lock_release_recursive>
 8016cce:	e7dd      	b.n	8016c8c <_fflush_r+0xc>

08016cd0 <__swbuf_r>:
 8016cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016cd2:	460e      	mov	r6, r1
 8016cd4:	4614      	mov	r4, r2
 8016cd6:	4605      	mov	r5, r0
 8016cd8:	b118      	cbz	r0, 8016ce2 <__swbuf_r+0x12>
 8016cda:	6a03      	ldr	r3, [r0, #32]
 8016cdc:	b90b      	cbnz	r3, 8016ce2 <__swbuf_r+0x12>
 8016cde:	f7fd f8d3 	bl	8013e88 <__sinit>
 8016ce2:	69a3      	ldr	r3, [r4, #24]
 8016ce4:	60a3      	str	r3, [r4, #8]
 8016ce6:	89a3      	ldrh	r3, [r4, #12]
 8016ce8:	071a      	lsls	r2, r3, #28
 8016cea:	d525      	bpl.n	8016d38 <__swbuf_r+0x68>
 8016cec:	6923      	ldr	r3, [r4, #16]
 8016cee:	b31b      	cbz	r3, 8016d38 <__swbuf_r+0x68>
 8016cf0:	6823      	ldr	r3, [r4, #0]
 8016cf2:	6922      	ldr	r2, [r4, #16]
 8016cf4:	1a98      	subs	r0, r3, r2
 8016cf6:	6963      	ldr	r3, [r4, #20]
 8016cf8:	b2f6      	uxtb	r6, r6
 8016cfa:	4283      	cmp	r3, r0
 8016cfc:	4637      	mov	r7, r6
 8016cfe:	dc04      	bgt.n	8016d0a <__swbuf_r+0x3a>
 8016d00:	4621      	mov	r1, r4
 8016d02:	4628      	mov	r0, r5
 8016d04:	f7ff ffbc 	bl	8016c80 <_fflush_r>
 8016d08:	b9e0      	cbnz	r0, 8016d44 <__swbuf_r+0x74>
 8016d0a:	68a3      	ldr	r3, [r4, #8]
 8016d0c:	3b01      	subs	r3, #1
 8016d0e:	60a3      	str	r3, [r4, #8]
 8016d10:	6823      	ldr	r3, [r4, #0]
 8016d12:	1c5a      	adds	r2, r3, #1
 8016d14:	6022      	str	r2, [r4, #0]
 8016d16:	701e      	strb	r6, [r3, #0]
 8016d18:	6962      	ldr	r2, [r4, #20]
 8016d1a:	1c43      	adds	r3, r0, #1
 8016d1c:	429a      	cmp	r2, r3
 8016d1e:	d004      	beq.n	8016d2a <__swbuf_r+0x5a>
 8016d20:	89a3      	ldrh	r3, [r4, #12]
 8016d22:	07db      	lsls	r3, r3, #31
 8016d24:	d506      	bpl.n	8016d34 <__swbuf_r+0x64>
 8016d26:	2e0a      	cmp	r6, #10
 8016d28:	d104      	bne.n	8016d34 <__swbuf_r+0x64>
 8016d2a:	4621      	mov	r1, r4
 8016d2c:	4628      	mov	r0, r5
 8016d2e:	f7ff ffa7 	bl	8016c80 <_fflush_r>
 8016d32:	b938      	cbnz	r0, 8016d44 <__swbuf_r+0x74>
 8016d34:	4638      	mov	r0, r7
 8016d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d38:	4621      	mov	r1, r4
 8016d3a:	4628      	mov	r0, r5
 8016d3c:	f000 f806 	bl	8016d4c <__swsetup_r>
 8016d40:	2800      	cmp	r0, #0
 8016d42:	d0d5      	beq.n	8016cf0 <__swbuf_r+0x20>
 8016d44:	f04f 37ff 	mov.w	r7, #4294967295
 8016d48:	e7f4      	b.n	8016d34 <__swbuf_r+0x64>
	...

08016d4c <__swsetup_r>:
 8016d4c:	b538      	push	{r3, r4, r5, lr}
 8016d4e:	4b2a      	ldr	r3, [pc, #168]	; (8016df8 <__swsetup_r+0xac>)
 8016d50:	4605      	mov	r5, r0
 8016d52:	6818      	ldr	r0, [r3, #0]
 8016d54:	460c      	mov	r4, r1
 8016d56:	b118      	cbz	r0, 8016d60 <__swsetup_r+0x14>
 8016d58:	6a03      	ldr	r3, [r0, #32]
 8016d5a:	b90b      	cbnz	r3, 8016d60 <__swsetup_r+0x14>
 8016d5c:	f7fd f894 	bl	8013e88 <__sinit>
 8016d60:	89a3      	ldrh	r3, [r4, #12]
 8016d62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016d66:	0718      	lsls	r0, r3, #28
 8016d68:	d422      	bmi.n	8016db0 <__swsetup_r+0x64>
 8016d6a:	06d9      	lsls	r1, r3, #27
 8016d6c:	d407      	bmi.n	8016d7e <__swsetup_r+0x32>
 8016d6e:	2309      	movs	r3, #9
 8016d70:	602b      	str	r3, [r5, #0]
 8016d72:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8016d76:	81a3      	strh	r3, [r4, #12]
 8016d78:	f04f 30ff 	mov.w	r0, #4294967295
 8016d7c:	e034      	b.n	8016de8 <__swsetup_r+0x9c>
 8016d7e:	0758      	lsls	r0, r3, #29
 8016d80:	d512      	bpl.n	8016da8 <__swsetup_r+0x5c>
 8016d82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016d84:	b141      	cbz	r1, 8016d98 <__swsetup_r+0x4c>
 8016d86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016d8a:	4299      	cmp	r1, r3
 8016d8c:	d002      	beq.n	8016d94 <__swsetup_r+0x48>
 8016d8e:	4628      	mov	r0, r5
 8016d90:	f7fe f8c4 	bl	8014f1c <_free_r>
 8016d94:	2300      	movs	r3, #0
 8016d96:	6363      	str	r3, [r4, #52]	; 0x34
 8016d98:	89a3      	ldrh	r3, [r4, #12]
 8016d9a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8016d9e:	81a3      	strh	r3, [r4, #12]
 8016da0:	2300      	movs	r3, #0
 8016da2:	6063      	str	r3, [r4, #4]
 8016da4:	6923      	ldr	r3, [r4, #16]
 8016da6:	6023      	str	r3, [r4, #0]
 8016da8:	89a3      	ldrh	r3, [r4, #12]
 8016daa:	f043 0308 	orr.w	r3, r3, #8
 8016dae:	81a3      	strh	r3, [r4, #12]
 8016db0:	6923      	ldr	r3, [r4, #16]
 8016db2:	b94b      	cbnz	r3, 8016dc8 <__swsetup_r+0x7c>
 8016db4:	89a3      	ldrh	r3, [r4, #12]
 8016db6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016dba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016dbe:	d003      	beq.n	8016dc8 <__swsetup_r+0x7c>
 8016dc0:	4621      	mov	r1, r4
 8016dc2:	4628      	mov	r0, r5
 8016dc4:	f000 fc15 	bl	80175f2 <__smakebuf_r>
 8016dc8:	89a0      	ldrh	r0, [r4, #12]
 8016dca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016dce:	f010 0301 	ands.w	r3, r0, #1
 8016dd2:	d00a      	beq.n	8016dea <__swsetup_r+0x9e>
 8016dd4:	2300      	movs	r3, #0
 8016dd6:	60a3      	str	r3, [r4, #8]
 8016dd8:	6963      	ldr	r3, [r4, #20]
 8016dda:	425b      	negs	r3, r3
 8016ddc:	61a3      	str	r3, [r4, #24]
 8016dde:	6923      	ldr	r3, [r4, #16]
 8016de0:	b943      	cbnz	r3, 8016df4 <__swsetup_r+0xa8>
 8016de2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016de6:	d1c4      	bne.n	8016d72 <__swsetup_r+0x26>
 8016de8:	bd38      	pop	{r3, r4, r5, pc}
 8016dea:	0781      	lsls	r1, r0, #30
 8016dec:	bf58      	it	pl
 8016dee:	6963      	ldrpl	r3, [r4, #20]
 8016df0:	60a3      	str	r3, [r4, #8]
 8016df2:	e7f4      	b.n	8016dde <__swsetup_r+0x92>
 8016df4:	2000      	movs	r0, #0
 8016df6:	e7f7      	b.n	8016de8 <__swsetup_r+0x9c>
 8016df8:	200000d0 	.word	0x200000d0

08016dfc <strncmp>:
 8016dfc:	b510      	push	{r4, lr}
 8016dfe:	b16a      	cbz	r2, 8016e1c <strncmp+0x20>
 8016e00:	3901      	subs	r1, #1
 8016e02:	1884      	adds	r4, r0, r2
 8016e04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016e08:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8016e0c:	429a      	cmp	r2, r3
 8016e0e:	d103      	bne.n	8016e18 <strncmp+0x1c>
 8016e10:	42a0      	cmp	r0, r4
 8016e12:	d001      	beq.n	8016e18 <strncmp+0x1c>
 8016e14:	2a00      	cmp	r2, #0
 8016e16:	d1f5      	bne.n	8016e04 <strncmp+0x8>
 8016e18:	1ad0      	subs	r0, r2, r3
 8016e1a:	bd10      	pop	{r4, pc}
 8016e1c:	4610      	mov	r0, r2
 8016e1e:	e7fc      	b.n	8016e1a <strncmp+0x1e>

08016e20 <nan>:
 8016e20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016e28 <nan+0x8>
 8016e24:	4770      	bx	lr
 8016e26:	bf00      	nop
 8016e28:	00000000 	.word	0x00000000
 8016e2c:	7ff80000 	.word	0x7ff80000

08016e30 <_calloc_r>:
 8016e30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016e32:	fba1 2402 	umull	r2, r4, r1, r2
 8016e36:	b94c      	cbnz	r4, 8016e4c <_calloc_r+0x1c>
 8016e38:	4611      	mov	r1, r2
 8016e3a:	9201      	str	r2, [sp, #4]
 8016e3c:	f7fc f896 	bl	8012f6c <_malloc_r>
 8016e40:	9a01      	ldr	r2, [sp, #4]
 8016e42:	4605      	mov	r5, r0
 8016e44:	b930      	cbnz	r0, 8016e54 <_calloc_r+0x24>
 8016e46:	4628      	mov	r0, r5
 8016e48:	b003      	add	sp, #12
 8016e4a:	bd30      	pop	{r4, r5, pc}
 8016e4c:	220c      	movs	r2, #12
 8016e4e:	6002      	str	r2, [r0, #0]
 8016e50:	2500      	movs	r5, #0
 8016e52:	e7f8      	b.n	8016e46 <_calloc_r+0x16>
 8016e54:	4621      	mov	r1, r4
 8016e56:	f7fd f8ec 	bl	8014032 <memset>
 8016e5a:	e7f4      	b.n	8016e46 <_calloc_r+0x16>

08016e5c <rshift>:
 8016e5c:	6903      	ldr	r3, [r0, #16]
 8016e5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8016e62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016e66:	ea4f 1261 	mov.w	r2, r1, asr #5
 8016e6a:	f100 0414 	add.w	r4, r0, #20
 8016e6e:	dd45      	ble.n	8016efc <rshift+0xa0>
 8016e70:	f011 011f 	ands.w	r1, r1, #31
 8016e74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8016e78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8016e7c:	d10c      	bne.n	8016e98 <rshift+0x3c>
 8016e7e:	f100 0710 	add.w	r7, r0, #16
 8016e82:	4629      	mov	r1, r5
 8016e84:	42b1      	cmp	r1, r6
 8016e86:	d334      	bcc.n	8016ef2 <rshift+0x96>
 8016e88:	1a9b      	subs	r3, r3, r2
 8016e8a:	009b      	lsls	r3, r3, #2
 8016e8c:	1eea      	subs	r2, r5, #3
 8016e8e:	4296      	cmp	r6, r2
 8016e90:	bf38      	it	cc
 8016e92:	2300      	movcc	r3, #0
 8016e94:	4423      	add	r3, r4
 8016e96:	e015      	b.n	8016ec4 <rshift+0x68>
 8016e98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8016e9c:	f1c1 0820 	rsb	r8, r1, #32
 8016ea0:	40cf      	lsrs	r7, r1
 8016ea2:	f105 0e04 	add.w	lr, r5, #4
 8016ea6:	46a1      	mov	r9, r4
 8016ea8:	4576      	cmp	r6, lr
 8016eaa:	46f4      	mov	ip, lr
 8016eac:	d815      	bhi.n	8016eda <rshift+0x7e>
 8016eae:	1a9a      	subs	r2, r3, r2
 8016eb0:	0092      	lsls	r2, r2, #2
 8016eb2:	3a04      	subs	r2, #4
 8016eb4:	3501      	adds	r5, #1
 8016eb6:	42ae      	cmp	r6, r5
 8016eb8:	bf38      	it	cc
 8016eba:	2200      	movcc	r2, #0
 8016ebc:	18a3      	adds	r3, r4, r2
 8016ebe:	50a7      	str	r7, [r4, r2]
 8016ec0:	b107      	cbz	r7, 8016ec4 <rshift+0x68>
 8016ec2:	3304      	adds	r3, #4
 8016ec4:	1b1a      	subs	r2, r3, r4
 8016ec6:	42a3      	cmp	r3, r4
 8016ec8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016ecc:	bf08      	it	eq
 8016ece:	2300      	moveq	r3, #0
 8016ed0:	6102      	str	r2, [r0, #16]
 8016ed2:	bf08      	it	eq
 8016ed4:	6143      	streq	r3, [r0, #20]
 8016ed6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016eda:	f8dc c000 	ldr.w	ip, [ip]
 8016ede:	fa0c fc08 	lsl.w	ip, ip, r8
 8016ee2:	ea4c 0707 	orr.w	r7, ip, r7
 8016ee6:	f849 7b04 	str.w	r7, [r9], #4
 8016eea:	f85e 7b04 	ldr.w	r7, [lr], #4
 8016eee:	40cf      	lsrs	r7, r1
 8016ef0:	e7da      	b.n	8016ea8 <rshift+0x4c>
 8016ef2:	f851 cb04 	ldr.w	ip, [r1], #4
 8016ef6:	f847 cf04 	str.w	ip, [r7, #4]!
 8016efa:	e7c3      	b.n	8016e84 <rshift+0x28>
 8016efc:	4623      	mov	r3, r4
 8016efe:	e7e1      	b.n	8016ec4 <rshift+0x68>

08016f00 <__hexdig_fun>:
 8016f00:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016f04:	2b09      	cmp	r3, #9
 8016f06:	d802      	bhi.n	8016f0e <__hexdig_fun+0xe>
 8016f08:	3820      	subs	r0, #32
 8016f0a:	b2c0      	uxtb	r0, r0
 8016f0c:	4770      	bx	lr
 8016f0e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016f12:	2b05      	cmp	r3, #5
 8016f14:	d801      	bhi.n	8016f1a <__hexdig_fun+0x1a>
 8016f16:	3847      	subs	r0, #71	; 0x47
 8016f18:	e7f7      	b.n	8016f0a <__hexdig_fun+0xa>
 8016f1a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016f1e:	2b05      	cmp	r3, #5
 8016f20:	d801      	bhi.n	8016f26 <__hexdig_fun+0x26>
 8016f22:	3827      	subs	r0, #39	; 0x27
 8016f24:	e7f1      	b.n	8016f0a <__hexdig_fun+0xa>
 8016f26:	2000      	movs	r0, #0
 8016f28:	4770      	bx	lr
	...

08016f2c <__gethex>:
 8016f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f30:	4617      	mov	r7, r2
 8016f32:	680a      	ldr	r2, [r1, #0]
 8016f34:	b085      	sub	sp, #20
 8016f36:	f102 0b02 	add.w	fp, r2, #2
 8016f3a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8016f3e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8016f42:	4681      	mov	r9, r0
 8016f44:	468a      	mov	sl, r1
 8016f46:	9302      	str	r3, [sp, #8]
 8016f48:	32fe      	adds	r2, #254	; 0xfe
 8016f4a:	eb02 030b 	add.w	r3, r2, fp
 8016f4e:	46d8      	mov	r8, fp
 8016f50:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8016f54:	9301      	str	r3, [sp, #4]
 8016f56:	2830      	cmp	r0, #48	; 0x30
 8016f58:	d0f7      	beq.n	8016f4a <__gethex+0x1e>
 8016f5a:	f7ff ffd1 	bl	8016f00 <__hexdig_fun>
 8016f5e:	4604      	mov	r4, r0
 8016f60:	2800      	cmp	r0, #0
 8016f62:	d138      	bne.n	8016fd6 <__gethex+0xaa>
 8016f64:	49a7      	ldr	r1, [pc, #668]	; (8017204 <__gethex+0x2d8>)
 8016f66:	2201      	movs	r2, #1
 8016f68:	4640      	mov	r0, r8
 8016f6a:	f7ff ff47 	bl	8016dfc <strncmp>
 8016f6e:	4606      	mov	r6, r0
 8016f70:	2800      	cmp	r0, #0
 8016f72:	d169      	bne.n	8017048 <__gethex+0x11c>
 8016f74:	f898 0001 	ldrb.w	r0, [r8, #1]
 8016f78:	465d      	mov	r5, fp
 8016f7a:	f7ff ffc1 	bl	8016f00 <__hexdig_fun>
 8016f7e:	2800      	cmp	r0, #0
 8016f80:	d064      	beq.n	801704c <__gethex+0x120>
 8016f82:	465a      	mov	r2, fp
 8016f84:	7810      	ldrb	r0, [r2, #0]
 8016f86:	2830      	cmp	r0, #48	; 0x30
 8016f88:	4690      	mov	r8, r2
 8016f8a:	f102 0201 	add.w	r2, r2, #1
 8016f8e:	d0f9      	beq.n	8016f84 <__gethex+0x58>
 8016f90:	f7ff ffb6 	bl	8016f00 <__hexdig_fun>
 8016f94:	2301      	movs	r3, #1
 8016f96:	fab0 f480 	clz	r4, r0
 8016f9a:	0964      	lsrs	r4, r4, #5
 8016f9c:	465e      	mov	r6, fp
 8016f9e:	9301      	str	r3, [sp, #4]
 8016fa0:	4642      	mov	r2, r8
 8016fa2:	4615      	mov	r5, r2
 8016fa4:	3201      	adds	r2, #1
 8016fa6:	7828      	ldrb	r0, [r5, #0]
 8016fa8:	f7ff ffaa 	bl	8016f00 <__hexdig_fun>
 8016fac:	2800      	cmp	r0, #0
 8016fae:	d1f8      	bne.n	8016fa2 <__gethex+0x76>
 8016fb0:	4994      	ldr	r1, [pc, #592]	; (8017204 <__gethex+0x2d8>)
 8016fb2:	2201      	movs	r2, #1
 8016fb4:	4628      	mov	r0, r5
 8016fb6:	f7ff ff21 	bl	8016dfc <strncmp>
 8016fba:	b978      	cbnz	r0, 8016fdc <__gethex+0xb0>
 8016fbc:	b946      	cbnz	r6, 8016fd0 <__gethex+0xa4>
 8016fbe:	1c6e      	adds	r6, r5, #1
 8016fc0:	4632      	mov	r2, r6
 8016fc2:	4615      	mov	r5, r2
 8016fc4:	3201      	adds	r2, #1
 8016fc6:	7828      	ldrb	r0, [r5, #0]
 8016fc8:	f7ff ff9a 	bl	8016f00 <__hexdig_fun>
 8016fcc:	2800      	cmp	r0, #0
 8016fce:	d1f8      	bne.n	8016fc2 <__gethex+0x96>
 8016fd0:	1b73      	subs	r3, r6, r5
 8016fd2:	009e      	lsls	r6, r3, #2
 8016fd4:	e004      	b.n	8016fe0 <__gethex+0xb4>
 8016fd6:	2400      	movs	r4, #0
 8016fd8:	4626      	mov	r6, r4
 8016fda:	e7e1      	b.n	8016fa0 <__gethex+0x74>
 8016fdc:	2e00      	cmp	r6, #0
 8016fde:	d1f7      	bne.n	8016fd0 <__gethex+0xa4>
 8016fe0:	782b      	ldrb	r3, [r5, #0]
 8016fe2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016fe6:	2b50      	cmp	r3, #80	; 0x50
 8016fe8:	d13d      	bne.n	8017066 <__gethex+0x13a>
 8016fea:	786b      	ldrb	r3, [r5, #1]
 8016fec:	2b2b      	cmp	r3, #43	; 0x2b
 8016fee:	d02f      	beq.n	8017050 <__gethex+0x124>
 8016ff0:	2b2d      	cmp	r3, #45	; 0x2d
 8016ff2:	d031      	beq.n	8017058 <__gethex+0x12c>
 8016ff4:	1c69      	adds	r1, r5, #1
 8016ff6:	f04f 0b00 	mov.w	fp, #0
 8016ffa:	7808      	ldrb	r0, [r1, #0]
 8016ffc:	f7ff ff80 	bl	8016f00 <__hexdig_fun>
 8017000:	1e42      	subs	r2, r0, #1
 8017002:	b2d2      	uxtb	r2, r2
 8017004:	2a18      	cmp	r2, #24
 8017006:	d82e      	bhi.n	8017066 <__gethex+0x13a>
 8017008:	f1a0 0210 	sub.w	r2, r0, #16
 801700c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017010:	f7ff ff76 	bl	8016f00 <__hexdig_fun>
 8017014:	f100 3cff 	add.w	ip, r0, #4294967295
 8017018:	fa5f fc8c 	uxtb.w	ip, ip
 801701c:	f1bc 0f18 	cmp.w	ip, #24
 8017020:	d91d      	bls.n	801705e <__gethex+0x132>
 8017022:	f1bb 0f00 	cmp.w	fp, #0
 8017026:	d000      	beq.n	801702a <__gethex+0xfe>
 8017028:	4252      	negs	r2, r2
 801702a:	4416      	add	r6, r2
 801702c:	f8ca 1000 	str.w	r1, [sl]
 8017030:	b1dc      	cbz	r4, 801706a <__gethex+0x13e>
 8017032:	9b01      	ldr	r3, [sp, #4]
 8017034:	2b00      	cmp	r3, #0
 8017036:	bf14      	ite	ne
 8017038:	f04f 0800 	movne.w	r8, #0
 801703c:	f04f 0806 	moveq.w	r8, #6
 8017040:	4640      	mov	r0, r8
 8017042:	b005      	add	sp, #20
 8017044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017048:	4645      	mov	r5, r8
 801704a:	4626      	mov	r6, r4
 801704c:	2401      	movs	r4, #1
 801704e:	e7c7      	b.n	8016fe0 <__gethex+0xb4>
 8017050:	f04f 0b00 	mov.w	fp, #0
 8017054:	1ca9      	adds	r1, r5, #2
 8017056:	e7d0      	b.n	8016ffa <__gethex+0xce>
 8017058:	f04f 0b01 	mov.w	fp, #1
 801705c:	e7fa      	b.n	8017054 <__gethex+0x128>
 801705e:	230a      	movs	r3, #10
 8017060:	fb03 0002 	mla	r0, r3, r2, r0
 8017064:	e7d0      	b.n	8017008 <__gethex+0xdc>
 8017066:	4629      	mov	r1, r5
 8017068:	e7e0      	b.n	801702c <__gethex+0x100>
 801706a:	eba5 0308 	sub.w	r3, r5, r8
 801706e:	3b01      	subs	r3, #1
 8017070:	4621      	mov	r1, r4
 8017072:	2b07      	cmp	r3, #7
 8017074:	dc0a      	bgt.n	801708c <__gethex+0x160>
 8017076:	4648      	mov	r0, r9
 8017078:	f7fd ff9c 	bl	8014fb4 <_Balloc>
 801707c:	4604      	mov	r4, r0
 801707e:	b940      	cbnz	r0, 8017092 <__gethex+0x166>
 8017080:	4b61      	ldr	r3, [pc, #388]	; (8017208 <__gethex+0x2dc>)
 8017082:	4602      	mov	r2, r0
 8017084:	21e4      	movs	r1, #228	; 0xe4
 8017086:	4861      	ldr	r0, [pc, #388]	; (801720c <__gethex+0x2e0>)
 8017088:	f7fb ff10 	bl	8012eac <__assert_func>
 801708c:	3101      	adds	r1, #1
 801708e:	105b      	asrs	r3, r3, #1
 8017090:	e7ef      	b.n	8017072 <__gethex+0x146>
 8017092:	f100 0a14 	add.w	sl, r0, #20
 8017096:	2300      	movs	r3, #0
 8017098:	495a      	ldr	r1, [pc, #360]	; (8017204 <__gethex+0x2d8>)
 801709a:	f8cd a004 	str.w	sl, [sp, #4]
 801709e:	469b      	mov	fp, r3
 80170a0:	45a8      	cmp	r8, r5
 80170a2:	d342      	bcc.n	801712a <__gethex+0x1fe>
 80170a4:	9801      	ldr	r0, [sp, #4]
 80170a6:	f840 bb04 	str.w	fp, [r0], #4
 80170aa:	eba0 000a 	sub.w	r0, r0, sl
 80170ae:	1080      	asrs	r0, r0, #2
 80170b0:	6120      	str	r0, [r4, #16]
 80170b2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80170b6:	4658      	mov	r0, fp
 80170b8:	f7fe f86e 	bl	8015198 <__hi0bits>
 80170bc:	683d      	ldr	r5, [r7, #0]
 80170be:	eba8 0000 	sub.w	r0, r8, r0
 80170c2:	42a8      	cmp	r0, r5
 80170c4:	dd59      	ble.n	801717a <__gethex+0x24e>
 80170c6:	eba0 0805 	sub.w	r8, r0, r5
 80170ca:	4641      	mov	r1, r8
 80170cc:	4620      	mov	r0, r4
 80170ce:	f7fe fbfd 	bl	80158cc <__any_on>
 80170d2:	4683      	mov	fp, r0
 80170d4:	b1b8      	cbz	r0, 8017106 <__gethex+0x1da>
 80170d6:	f108 33ff 	add.w	r3, r8, #4294967295
 80170da:	1159      	asrs	r1, r3, #5
 80170dc:	f003 021f 	and.w	r2, r3, #31
 80170e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80170e4:	f04f 0b01 	mov.w	fp, #1
 80170e8:	fa0b f202 	lsl.w	r2, fp, r2
 80170ec:	420a      	tst	r2, r1
 80170ee:	d00a      	beq.n	8017106 <__gethex+0x1da>
 80170f0:	455b      	cmp	r3, fp
 80170f2:	dd06      	ble.n	8017102 <__gethex+0x1d6>
 80170f4:	f1a8 0102 	sub.w	r1, r8, #2
 80170f8:	4620      	mov	r0, r4
 80170fa:	f7fe fbe7 	bl	80158cc <__any_on>
 80170fe:	2800      	cmp	r0, #0
 8017100:	d138      	bne.n	8017174 <__gethex+0x248>
 8017102:	f04f 0b02 	mov.w	fp, #2
 8017106:	4641      	mov	r1, r8
 8017108:	4620      	mov	r0, r4
 801710a:	f7ff fea7 	bl	8016e5c <rshift>
 801710e:	4446      	add	r6, r8
 8017110:	68bb      	ldr	r3, [r7, #8]
 8017112:	42b3      	cmp	r3, r6
 8017114:	da41      	bge.n	801719a <__gethex+0x26e>
 8017116:	4621      	mov	r1, r4
 8017118:	4648      	mov	r0, r9
 801711a:	f7fd ff8b 	bl	8015034 <_Bfree>
 801711e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017120:	2300      	movs	r3, #0
 8017122:	6013      	str	r3, [r2, #0]
 8017124:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8017128:	e78a      	b.n	8017040 <__gethex+0x114>
 801712a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801712e:	2a2e      	cmp	r2, #46	; 0x2e
 8017130:	d014      	beq.n	801715c <__gethex+0x230>
 8017132:	2b20      	cmp	r3, #32
 8017134:	d106      	bne.n	8017144 <__gethex+0x218>
 8017136:	9b01      	ldr	r3, [sp, #4]
 8017138:	f843 bb04 	str.w	fp, [r3], #4
 801713c:	f04f 0b00 	mov.w	fp, #0
 8017140:	9301      	str	r3, [sp, #4]
 8017142:	465b      	mov	r3, fp
 8017144:	7828      	ldrb	r0, [r5, #0]
 8017146:	9303      	str	r3, [sp, #12]
 8017148:	f7ff feda 	bl	8016f00 <__hexdig_fun>
 801714c:	9b03      	ldr	r3, [sp, #12]
 801714e:	f000 000f 	and.w	r0, r0, #15
 8017152:	4098      	lsls	r0, r3
 8017154:	ea4b 0b00 	orr.w	fp, fp, r0
 8017158:	3304      	adds	r3, #4
 801715a:	e7a1      	b.n	80170a0 <__gethex+0x174>
 801715c:	45a8      	cmp	r8, r5
 801715e:	d8e8      	bhi.n	8017132 <__gethex+0x206>
 8017160:	2201      	movs	r2, #1
 8017162:	4628      	mov	r0, r5
 8017164:	9303      	str	r3, [sp, #12]
 8017166:	f7ff fe49 	bl	8016dfc <strncmp>
 801716a:	4926      	ldr	r1, [pc, #152]	; (8017204 <__gethex+0x2d8>)
 801716c:	9b03      	ldr	r3, [sp, #12]
 801716e:	2800      	cmp	r0, #0
 8017170:	d1df      	bne.n	8017132 <__gethex+0x206>
 8017172:	e795      	b.n	80170a0 <__gethex+0x174>
 8017174:	f04f 0b03 	mov.w	fp, #3
 8017178:	e7c5      	b.n	8017106 <__gethex+0x1da>
 801717a:	da0b      	bge.n	8017194 <__gethex+0x268>
 801717c:	eba5 0800 	sub.w	r8, r5, r0
 8017180:	4621      	mov	r1, r4
 8017182:	4642      	mov	r2, r8
 8017184:	4648      	mov	r0, r9
 8017186:	f7fe f96f 	bl	8015468 <__lshift>
 801718a:	eba6 0608 	sub.w	r6, r6, r8
 801718e:	4604      	mov	r4, r0
 8017190:	f100 0a14 	add.w	sl, r0, #20
 8017194:	f04f 0b00 	mov.w	fp, #0
 8017198:	e7ba      	b.n	8017110 <__gethex+0x1e4>
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	42b3      	cmp	r3, r6
 801719e:	dd73      	ble.n	8017288 <__gethex+0x35c>
 80171a0:	1b9e      	subs	r6, r3, r6
 80171a2:	42b5      	cmp	r5, r6
 80171a4:	dc34      	bgt.n	8017210 <__gethex+0x2e4>
 80171a6:	68fb      	ldr	r3, [r7, #12]
 80171a8:	2b02      	cmp	r3, #2
 80171aa:	d023      	beq.n	80171f4 <__gethex+0x2c8>
 80171ac:	2b03      	cmp	r3, #3
 80171ae:	d025      	beq.n	80171fc <__gethex+0x2d0>
 80171b0:	2b01      	cmp	r3, #1
 80171b2:	d115      	bne.n	80171e0 <__gethex+0x2b4>
 80171b4:	42b5      	cmp	r5, r6
 80171b6:	d113      	bne.n	80171e0 <__gethex+0x2b4>
 80171b8:	2d01      	cmp	r5, #1
 80171ba:	d10b      	bne.n	80171d4 <__gethex+0x2a8>
 80171bc:	9a02      	ldr	r2, [sp, #8]
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	6013      	str	r3, [r2, #0]
 80171c2:	2301      	movs	r3, #1
 80171c4:	6123      	str	r3, [r4, #16]
 80171c6:	f8ca 3000 	str.w	r3, [sl]
 80171ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80171cc:	f04f 0862 	mov.w	r8, #98	; 0x62
 80171d0:	601c      	str	r4, [r3, #0]
 80171d2:	e735      	b.n	8017040 <__gethex+0x114>
 80171d4:	1e69      	subs	r1, r5, #1
 80171d6:	4620      	mov	r0, r4
 80171d8:	f7fe fb78 	bl	80158cc <__any_on>
 80171dc:	2800      	cmp	r0, #0
 80171de:	d1ed      	bne.n	80171bc <__gethex+0x290>
 80171e0:	4621      	mov	r1, r4
 80171e2:	4648      	mov	r0, r9
 80171e4:	f7fd ff26 	bl	8015034 <_Bfree>
 80171e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80171ea:	2300      	movs	r3, #0
 80171ec:	6013      	str	r3, [r2, #0]
 80171ee:	f04f 0850 	mov.w	r8, #80	; 0x50
 80171f2:	e725      	b.n	8017040 <__gethex+0x114>
 80171f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80171f6:	2b00      	cmp	r3, #0
 80171f8:	d1f2      	bne.n	80171e0 <__gethex+0x2b4>
 80171fa:	e7df      	b.n	80171bc <__gethex+0x290>
 80171fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80171fe:	2b00      	cmp	r3, #0
 8017200:	d1dc      	bne.n	80171bc <__gethex+0x290>
 8017202:	e7ed      	b.n	80171e0 <__gethex+0x2b4>
 8017204:	08018abc 	.word	0x08018abc
 8017208:	08018951 	.word	0x08018951
 801720c:	08018c2a 	.word	0x08018c2a
 8017210:	f106 38ff 	add.w	r8, r6, #4294967295
 8017214:	f1bb 0f00 	cmp.w	fp, #0
 8017218:	d133      	bne.n	8017282 <__gethex+0x356>
 801721a:	f1b8 0f00 	cmp.w	r8, #0
 801721e:	d004      	beq.n	801722a <__gethex+0x2fe>
 8017220:	4641      	mov	r1, r8
 8017222:	4620      	mov	r0, r4
 8017224:	f7fe fb52 	bl	80158cc <__any_on>
 8017228:	4683      	mov	fp, r0
 801722a:	ea4f 1268 	mov.w	r2, r8, asr #5
 801722e:	2301      	movs	r3, #1
 8017230:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017234:	f008 081f 	and.w	r8, r8, #31
 8017238:	fa03 f308 	lsl.w	r3, r3, r8
 801723c:	4213      	tst	r3, r2
 801723e:	4631      	mov	r1, r6
 8017240:	4620      	mov	r0, r4
 8017242:	bf18      	it	ne
 8017244:	f04b 0b02 	orrne.w	fp, fp, #2
 8017248:	1bad      	subs	r5, r5, r6
 801724a:	f7ff fe07 	bl	8016e5c <rshift>
 801724e:	687e      	ldr	r6, [r7, #4]
 8017250:	f04f 0802 	mov.w	r8, #2
 8017254:	f1bb 0f00 	cmp.w	fp, #0
 8017258:	d04a      	beq.n	80172f0 <__gethex+0x3c4>
 801725a:	68fb      	ldr	r3, [r7, #12]
 801725c:	2b02      	cmp	r3, #2
 801725e:	d016      	beq.n	801728e <__gethex+0x362>
 8017260:	2b03      	cmp	r3, #3
 8017262:	d018      	beq.n	8017296 <__gethex+0x36a>
 8017264:	2b01      	cmp	r3, #1
 8017266:	d109      	bne.n	801727c <__gethex+0x350>
 8017268:	f01b 0f02 	tst.w	fp, #2
 801726c:	d006      	beq.n	801727c <__gethex+0x350>
 801726e:	f8da 3000 	ldr.w	r3, [sl]
 8017272:	ea4b 0b03 	orr.w	fp, fp, r3
 8017276:	f01b 0f01 	tst.w	fp, #1
 801727a:	d10f      	bne.n	801729c <__gethex+0x370>
 801727c:	f048 0810 	orr.w	r8, r8, #16
 8017280:	e036      	b.n	80172f0 <__gethex+0x3c4>
 8017282:	f04f 0b01 	mov.w	fp, #1
 8017286:	e7d0      	b.n	801722a <__gethex+0x2fe>
 8017288:	f04f 0801 	mov.w	r8, #1
 801728c:	e7e2      	b.n	8017254 <__gethex+0x328>
 801728e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017290:	f1c3 0301 	rsb	r3, r3, #1
 8017294:	930f      	str	r3, [sp, #60]	; 0x3c
 8017296:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017298:	2b00      	cmp	r3, #0
 801729a:	d0ef      	beq.n	801727c <__gethex+0x350>
 801729c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80172a0:	f104 0214 	add.w	r2, r4, #20
 80172a4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80172a8:	9301      	str	r3, [sp, #4]
 80172aa:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80172ae:	2300      	movs	r3, #0
 80172b0:	4694      	mov	ip, r2
 80172b2:	f852 1b04 	ldr.w	r1, [r2], #4
 80172b6:	f1b1 3fff 	cmp.w	r1, #4294967295
 80172ba:	d01e      	beq.n	80172fa <__gethex+0x3ce>
 80172bc:	3101      	adds	r1, #1
 80172be:	f8cc 1000 	str.w	r1, [ip]
 80172c2:	f1b8 0f02 	cmp.w	r8, #2
 80172c6:	f104 0214 	add.w	r2, r4, #20
 80172ca:	d13d      	bne.n	8017348 <__gethex+0x41c>
 80172cc:	683b      	ldr	r3, [r7, #0]
 80172ce:	3b01      	subs	r3, #1
 80172d0:	42ab      	cmp	r3, r5
 80172d2:	d10b      	bne.n	80172ec <__gethex+0x3c0>
 80172d4:	1169      	asrs	r1, r5, #5
 80172d6:	2301      	movs	r3, #1
 80172d8:	f005 051f 	and.w	r5, r5, #31
 80172dc:	fa03 f505 	lsl.w	r5, r3, r5
 80172e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80172e4:	421d      	tst	r5, r3
 80172e6:	bf18      	it	ne
 80172e8:	f04f 0801 	movne.w	r8, #1
 80172ec:	f048 0820 	orr.w	r8, r8, #32
 80172f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80172f2:	601c      	str	r4, [r3, #0]
 80172f4:	9b02      	ldr	r3, [sp, #8]
 80172f6:	601e      	str	r6, [r3, #0]
 80172f8:	e6a2      	b.n	8017040 <__gethex+0x114>
 80172fa:	4290      	cmp	r0, r2
 80172fc:	f842 3c04 	str.w	r3, [r2, #-4]
 8017300:	d8d6      	bhi.n	80172b0 <__gethex+0x384>
 8017302:	68a2      	ldr	r2, [r4, #8]
 8017304:	4593      	cmp	fp, r2
 8017306:	db17      	blt.n	8017338 <__gethex+0x40c>
 8017308:	6861      	ldr	r1, [r4, #4]
 801730a:	4648      	mov	r0, r9
 801730c:	3101      	adds	r1, #1
 801730e:	f7fd fe51 	bl	8014fb4 <_Balloc>
 8017312:	4682      	mov	sl, r0
 8017314:	b918      	cbnz	r0, 801731e <__gethex+0x3f2>
 8017316:	4b1b      	ldr	r3, [pc, #108]	; (8017384 <__gethex+0x458>)
 8017318:	4602      	mov	r2, r0
 801731a:	2184      	movs	r1, #132	; 0x84
 801731c:	e6b3      	b.n	8017086 <__gethex+0x15a>
 801731e:	6922      	ldr	r2, [r4, #16]
 8017320:	3202      	adds	r2, #2
 8017322:	f104 010c 	add.w	r1, r4, #12
 8017326:	0092      	lsls	r2, r2, #2
 8017328:	300c      	adds	r0, #12
 801732a:	f7fc ff68 	bl	80141fe <memcpy>
 801732e:	4621      	mov	r1, r4
 8017330:	4648      	mov	r0, r9
 8017332:	f7fd fe7f 	bl	8015034 <_Bfree>
 8017336:	4654      	mov	r4, sl
 8017338:	6922      	ldr	r2, [r4, #16]
 801733a:	1c51      	adds	r1, r2, #1
 801733c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8017340:	6121      	str	r1, [r4, #16]
 8017342:	2101      	movs	r1, #1
 8017344:	6151      	str	r1, [r2, #20]
 8017346:	e7bc      	b.n	80172c2 <__gethex+0x396>
 8017348:	6921      	ldr	r1, [r4, #16]
 801734a:	4559      	cmp	r1, fp
 801734c:	dd0b      	ble.n	8017366 <__gethex+0x43a>
 801734e:	2101      	movs	r1, #1
 8017350:	4620      	mov	r0, r4
 8017352:	f7ff fd83 	bl	8016e5c <rshift>
 8017356:	68bb      	ldr	r3, [r7, #8]
 8017358:	3601      	adds	r6, #1
 801735a:	42b3      	cmp	r3, r6
 801735c:	f6ff aedb 	blt.w	8017116 <__gethex+0x1ea>
 8017360:	f04f 0801 	mov.w	r8, #1
 8017364:	e7c2      	b.n	80172ec <__gethex+0x3c0>
 8017366:	f015 051f 	ands.w	r5, r5, #31
 801736a:	d0f9      	beq.n	8017360 <__gethex+0x434>
 801736c:	9b01      	ldr	r3, [sp, #4]
 801736e:	441a      	add	r2, r3
 8017370:	f1c5 0520 	rsb	r5, r5, #32
 8017374:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8017378:	f7fd ff0e 	bl	8015198 <__hi0bits>
 801737c:	42a8      	cmp	r0, r5
 801737e:	dbe6      	blt.n	801734e <__gethex+0x422>
 8017380:	e7ee      	b.n	8017360 <__gethex+0x434>
 8017382:	bf00      	nop
 8017384:	08018951 	.word	0x08018951

08017388 <L_shift>:
 8017388:	f1c2 0208 	rsb	r2, r2, #8
 801738c:	0092      	lsls	r2, r2, #2
 801738e:	b570      	push	{r4, r5, r6, lr}
 8017390:	f1c2 0620 	rsb	r6, r2, #32
 8017394:	6843      	ldr	r3, [r0, #4]
 8017396:	6804      	ldr	r4, [r0, #0]
 8017398:	fa03 f506 	lsl.w	r5, r3, r6
 801739c:	432c      	orrs	r4, r5
 801739e:	40d3      	lsrs	r3, r2
 80173a0:	6004      	str	r4, [r0, #0]
 80173a2:	f840 3f04 	str.w	r3, [r0, #4]!
 80173a6:	4288      	cmp	r0, r1
 80173a8:	d3f4      	bcc.n	8017394 <L_shift+0xc>
 80173aa:	bd70      	pop	{r4, r5, r6, pc}

080173ac <__match>:
 80173ac:	b530      	push	{r4, r5, lr}
 80173ae:	6803      	ldr	r3, [r0, #0]
 80173b0:	3301      	adds	r3, #1
 80173b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80173b6:	b914      	cbnz	r4, 80173be <__match+0x12>
 80173b8:	6003      	str	r3, [r0, #0]
 80173ba:	2001      	movs	r0, #1
 80173bc:	bd30      	pop	{r4, r5, pc}
 80173be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80173c2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80173c6:	2d19      	cmp	r5, #25
 80173c8:	bf98      	it	ls
 80173ca:	3220      	addls	r2, #32
 80173cc:	42a2      	cmp	r2, r4
 80173ce:	d0f0      	beq.n	80173b2 <__match+0x6>
 80173d0:	2000      	movs	r0, #0
 80173d2:	e7f3      	b.n	80173bc <__match+0x10>

080173d4 <__hexnan>:
 80173d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173d8:	680b      	ldr	r3, [r1, #0]
 80173da:	6801      	ldr	r1, [r0, #0]
 80173dc:	115e      	asrs	r6, r3, #5
 80173de:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80173e2:	f013 031f 	ands.w	r3, r3, #31
 80173e6:	b087      	sub	sp, #28
 80173e8:	bf18      	it	ne
 80173ea:	3604      	addne	r6, #4
 80173ec:	2500      	movs	r5, #0
 80173ee:	1f37      	subs	r7, r6, #4
 80173f0:	4682      	mov	sl, r0
 80173f2:	4690      	mov	r8, r2
 80173f4:	9301      	str	r3, [sp, #4]
 80173f6:	f846 5c04 	str.w	r5, [r6, #-4]
 80173fa:	46b9      	mov	r9, r7
 80173fc:	463c      	mov	r4, r7
 80173fe:	9502      	str	r5, [sp, #8]
 8017400:	46ab      	mov	fp, r5
 8017402:	784a      	ldrb	r2, [r1, #1]
 8017404:	1c4b      	adds	r3, r1, #1
 8017406:	9303      	str	r3, [sp, #12]
 8017408:	b342      	cbz	r2, 801745c <__hexnan+0x88>
 801740a:	4610      	mov	r0, r2
 801740c:	9105      	str	r1, [sp, #20]
 801740e:	9204      	str	r2, [sp, #16]
 8017410:	f7ff fd76 	bl	8016f00 <__hexdig_fun>
 8017414:	2800      	cmp	r0, #0
 8017416:	d14f      	bne.n	80174b8 <__hexnan+0xe4>
 8017418:	9a04      	ldr	r2, [sp, #16]
 801741a:	9905      	ldr	r1, [sp, #20]
 801741c:	2a20      	cmp	r2, #32
 801741e:	d818      	bhi.n	8017452 <__hexnan+0x7e>
 8017420:	9b02      	ldr	r3, [sp, #8]
 8017422:	459b      	cmp	fp, r3
 8017424:	dd13      	ble.n	801744e <__hexnan+0x7a>
 8017426:	454c      	cmp	r4, r9
 8017428:	d206      	bcs.n	8017438 <__hexnan+0x64>
 801742a:	2d07      	cmp	r5, #7
 801742c:	dc04      	bgt.n	8017438 <__hexnan+0x64>
 801742e:	462a      	mov	r2, r5
 8017430:	4649      	mov	r1, r9
 8017432:	4620      	mov	r0, r4
 8017434:	f7ff ffa8 	bl	8017388 <L_shift>
 8017438:	4544      	cmp	r4, r8
 801743a:	d950      	bls.n	80174de <__hexnan+0x10a>
 801743c:	2300      	movs	r3, #0
 801743e:	f1a4 0904 	sub.w	r9, r4, #4
 8017442:	f844 3c04 	str.w	r3, [r4, #-4]
 8017446:	f8cd b008 	str.w	fp, [sp, #8]
 801744a:	464c      	mov	r4, r9
 801744c:	461d      	mov	r5, r3
 801744e:	9903      	ldr	r1, [sp, #12]
 8017450:	e7d7      	b.n	8017402 <__hexnan+0x2e>
 8017452:	2a29      	cmp	r2, #41	; 0x29
 8017454:	d155      	bne.n	8017502 <__hexnan+0x12e>
 8017456:	3102      	adds	r1, #2
 8017458:	f8ca 1000 	str.w	r1, [sl]
 801745c:	f1bb 0f00 	cmp.w	fp, #0
 8017460:	d04f      	beq.n	8017502 <__hexnan+0x12e>
 8017462:	454c      	cmp	r4, r9
 8017464:	d206      	bcs.n	8017474 <__hexnan+0xa0>
 8017466:	2d07      	cmp	r5, #7
 8017468:	dc04      	bgt.n	8017474 <__hexnan+0xa0>
 801746a:	462a      	mov	r2, r5
 801746c:	4649      	mov	r1, r9
 801746e:	4620      	mov	r0, r4
 8017470:	f7ff ff8a 	bl	8017388 <L_shift>
 8017474:	4544      	cmp	r4, r8
 8017476:	d934      	bls.n	80174e2 <__hexnan+0x10e>
 8017478:	f1a8 0204 	sub.w	r2, r8, #4
 801747c:	4623      	mov	r3, r4
 801747e:	f853 1b04 	ldr.w	r1, [r3], #4
 8017482:	f842 1f04 	str.w	r1, [r2, #4]!
 8017486:	429f      	cmp	r7, r3
 8017488:	d2f9      	bcs.n	801747e <__hexnan+0xaa>
 801748a:	1b3b      	subs	r3, r7, r4
 801748c:	f023 0303 	bic.w	r3, r3, #3
 8017490:	3304      	adds	r3, #4
 8017492:	3e03      	subs	r6, #3
 8017494:	3401      	adds	r4, #1
 8017496:	42a6      	cmp	r6, r4
 8017498:	bf38      	it	cc
 801749a:	2304      	movcc	r3, #4
 801749c:	4443      	add	r3, r8
 801749e:	2200      	movs	r2, #0
 80174a0:	f843 2b04 	str.w	r2, [r3], #4
 80174a4:	429f      	cmp	r7, r3
 80174a6:	d2fb      	bcs.n	80174a0 <__hexnan+0xcc>
 80174a8:	683b      	ldr	r3, [r7, #0]
 80174aa:	b91b      	cbnz	r3, 80174b4 <__hexnan+0xe0>
 80174ac:	4547      	cmp	r7, r8
 80174ae:	d126      	bne.n	80174fe <__hexnan+0x12a>
 80174b0:	2301      	movs	r3, #1
 80174b2:	603b      	str	r3, [r7, #0]
 80174b4:	2005      	movs	r0, #5
 80174b6:	e025      	b.n	8017504 <__hexnan+0x130>
 80174b8:	3501      	adds	r5, #1
 80174ba:	2d08      	cmp	r5, #8
 80174bc:	f10b 0b01 	add.w	fp, fp, #1
 80174c0:	dd06      	ble.n	80174d0 <__hexnan+0xfc>
 80174c2:	4544      	cmp	r4, r8
 80174c4:	d9c3      	bls.n	801744e <__hexnan+0x7a>
 80174c6:	2300      	movs	r3, #0
 80174c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80174cc:	2501      	movs	r5, #1
 80174ce:	3c04      	subs	r4, #4
 80174d0:	6822      	ldr	r2, [r4, #0]
 80174d2:	f000 000f 	and.w	r0, r0, #15
 80174d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80174da:	6020      	str	r0, [r4, #0]
 80174dc:	e7b7      	b.n	801744e <__hexnan+0x7a>
 80174de:	2508      	movs	r5, #8
 80174e0:	e7b5      	b.n	801744e <__hexnan+0x7a>
 80174e2:	9b01      	ldr	r3, [sp, #4]
 80174e4:	2b00      	cmp	r3, #0
 80174e6:	d0df      	beq.n	80174a8 <__hexnan+0xd4>
 80174e8:	f1c3 0320 	rsb	r3, r3, #32
 80174ec:	f04f 32ff 	mov.w	r2, #4294967295
 80174f0:	40da      	lsrs	r2, r3
 80174f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80174f6:	4013      	ands	r3, r2
 80174f8:	f846 3c04 	str.w	r3, [r6, #-4]
 80174fc:	e7d4      	b.n	80174a8 <__hexnan+0xd4>
 80174fe:	3f04      	subs	r7, #4
 8017500:	e7d2      	b.n	80174a8 <__hexnan+0xd4>
 8017502:	2004      	movs	r0, #4
 8017504:	b007      	add	sp, #28
 8017506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801750a <__ascii_mbtowc>:
 801750a:	b082      	sub	sp, #8
 801750c:	b901      	cbnz	r1, 8017510 <__ascii_mbtowc+0x6>
 801750e:	a901      	add	r1, sp, #4
 8017510:	b142      	cbz	r2, 8017524 <__ascii_mbtowc+0x1a>
 8017512:	b14b      	cbz	r3, 8017528 <__ascii_mbtowc+0x1e>
 8017514:	7813      	ldrb	r3, [r2, #0]
 8017516:	600b      	str	r3, [r1, #0]
 8017518:	7812      	ldrb	r2, [r2, #0]
 801751a:	1e10      	subs	r0, r2, #0
 801751c:	bf18      	it	ne
 801751e:	2001      	movne	r0, #1
 8017520:	b002      	add	sp, #8
 8017522:	4770      	bx	lr
 8017524:	4610      	mov	r0, r2
 8017526:	e7fb      	b.n	8017520 <__ascii_mbtowc+0x16>
 8017528:	f06f 0001 	mvn.w	r0, #1
 801752c:	e7f8      	b.n	8017520 <__ascii_mbtowc+0x16>

0801752e <_realloc_r>:
 801752e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017532:	4680      	mov	r8, r0
 8017534:	4614      	mov	r4, r2
 8017536:	460e      	mov	r6, r1
 8017538:	b921      	cbnz	r1, 8017544 <_realloc_r+0x16>
 801753a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801753e:	4611      	mov	r1, r2
 8017540:	f7fb bd14 	b.w	8012f6c <_malloc_r>
 8017544:	b92a      	cbnz	r2, 8017552 <_realloc_r+0x24>
 8017546:	f7fd fce9 	bl	8014f1c <_free_r>
 801754a:	4625      	mov	r5, r4
 801754c:	4628      	mov	r0, r5
 801754e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017552:	f000 f8ad 	bl	80176b0 <_malloc_usable_size_r>
 8017556:	4284      	cmp	r4, r0
 8017558:	4607      	mov	r7, r0
 801755a:	d802      	bhi.n	8017562 <_realloc_r+0x34>
 801755c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017560:	d812      	bhi.n	8017588 <_realloc_r+0x5a>
 8017562:	4621      	mov	r1, r4
 8017564:	4640      	mov	r0, r8
 8017566:	f7fb fd01 	bl	8012f6c <_malloc_r>
 801756a:	4605      	mov	r5, r0
 801756c:	2800      	cmp	r0, #0
 801756e:	d0ed      	beq.n	801754c <_realloc_r+0x1e>
 8017570:	42bc      	cmp	r4, r7
 8017572:	4622      	mov	r2, r4
 8017574:	4631      	mov	r1, r6
 8017576:	bf28      	it	cs
 8017578:	463a      	movcs	r2, r7
 801757a:	f7fc fe40 	bl	80141fe <memcpy>
 801757e:	4631      	mov	r1, r6
 8017580:	4640      	mov	r0, r8
 8017582:	f7fd fccb 	bl	8014f1c <_free_r>
 8017586:	e7e1      	b.n	801754c <_realloc_r+0x1e>
 8017588:	4635      	mov	r5, r6
 801758a:	e7df      	b.n	801754c <_realloc_r+0x1e>

0801758c <__ascii_wctomb>:
 801758c:	b149      	cbz	r1, 80175a2 <__ascii_wctomb+0x16>
 801758e:	2aff      	cmp	r2, #255	; 0xff
 8017590:	bf85      	ittet	hi
 8017592:	238a      	movhi	r3, #138	; 0x8a
 8017594:	6003      	strhi	r3, [r0, #0]
 8017596:	700a      	strbls	r2, [r1, #0]
 8017598:	f04f 30ff 	movhi.w	r0, #4294967295
 801759c:	bf98      	it	ls
 801759e:	2001      	movls	r0, #1
 80175a0:	4770      	bx	lr
 80175a2:	4608      	mov	r0, r1
 80175a4:	4770      	bx	lr

080175a6 <__swhatbuf_r>:
 80175a6:	b570      	push	{r4, r5, r6, lr}
 80175a8:	460c      	mov	r4, r1
 80175aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80175ae:	2900      	cmp	r1, #0
 80175b0:	b096      	sub	sp, #88	; 0x58
 80175b2:	4615      	mov	r5, r2
 80175b4:	461e      	mov	r6, r3
 80175b6:	da0d      	bge.n	80175d4 <__swhatbuf_r+0x2e>
 80175b8:	89a3      	ldrh	r3, [r4, #12]
 80175ba:	f013 0f80 	tst.w	r3, #128	; 0x80
 80175be:	f04f 0100 	mov.w	r1, #0
 80175c2:	bf0c      	ite	eq
 80175c4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80175c8:	2340      	movne	r3, #64	; 0x40
 80175ca:	2000      	movs	r0, #0
 80175cc:	6031      	str	r1, [r6, #0]
 80175ce:	602b      	str	r3, [r5, #0]
 80175d0:	b016      	add	sp, #88	; 0x58
 80175d2:	bd70      	pop	{r4, r5, r6, pc}
 80175d4:	466a      	mov	r2, sp
 80175d6:	f000 f849 	bl	801766c <_fstat_r>
 80175da:	2800      	cmp	r0, #0
 80175dc:	dbec      	blt.n	80175b8 <__swhatbuf_r+0x12>
 80175de:	9901      	ldr	r1, [sp, #4]
 80175e0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80175e4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80175e8:	4259      	negs	r1, r3
 80175ea:	4159      	adcs	r1, r3
 80175ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80175f0:	e7eb      	b.n	80175ca <__swhatbuf_r+0x24>

080175f2 <__smakebuf_r>:
 80175f2:	898b      	ldrh	r3, [r1, #12]
 80175f4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80175f6:	079d      	lsls	r5, r3, #30
 80175f8:	4606      	mov	r6, r0
 80175fa:	460c      	mov	r4, r1
 80175fc:	d507      	bpl.n	801760e <__smakebuf_r+0x1c>
 80175fe:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017602:	6023      	str	r3, [r4, #0]
 8017604:	6123      	str	r3, [r4, #16]
 8017606:	2301      	movs	r3, #1
 8017608:	6163      	str	r3, [r4, #20]
 801760a:	b002      	add	sp, #8
 801760c:	bd70      	pop	{r4, r5, r6, pc}
 801760e:	ab01      	add	r3, sp, #4
 8017610:	466a      	mov	r2, sp
 8017612:	f7ff ffc8 	bl	80175a6 <__swhatbuf_r>
 8017616:	9900      	ldr	r1, [sp, #0]
 8017618:	4605      	mov	r5, r0
 801761a:	4630      	mov	r0, r6
 801761c:	f7fb fca6 	bl	8012f6c <_malloc_r>
 8017620:	b948      	cbnz	r0, 8017636 <__smakebuf_r+0x44>
 8017622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017626:	059a      	lsls	r2, r3, #22
 8017628:	d4ef      	bmi.n	801760a <__smakebuf_r+0x18>
 801762a:	f023 0303 	bic.w	r3, r3, #3
 801762e:	f043 0302 	orr.w	r3, r3, #2
 8017632:	81a3      	strh	r3, [r4, #12]
 8017634:	e7e3      	b.n	80175fe <__smakebuf_r+0xc>
 8017636:	89a3      	ldrh	r3, [r4, #12]
 8017638:	6020      	str	r0, [r4, #0]
 801763a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801763e:	81a3      	strh	r3, [r4, #12]
 8017640:	9b00      	ldr	r3, [sp, #0]
 8017642:	6163      	str	r3, [r4, #20]
 8017644:	9b01      	ldr	r3, [sp, #4]
 8017646:	6120      	str	r0, [r4, #16]
 8017648:	b15b      	cbz	r3, 8017662 <__smakebuf_r+0x70>
 801764a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801764e:	4630      	mov	r0, r6
 8017650:	f000 f81e 	bl	8017690 <_isatty_r>
 8017654:	b128      	cbz	r0, 8017662 <__smakebuf_r+0x70>
 8017656:	89a3      	ldrh	r3, [r4, #12]
 8017658:	f023 0303 	bic.w	r3, r3, #3
 801765c:	f043 0301 	orr.w	r3, r3, #1
 8017660:	81a3      	strh	r3, [r4, #12]
 8017662:	89a3      	ldrh	r3, [r4, #12]
 8017664:	431d      	orrs	r5, r3
 8017666:	81a5      	strh	r5, [r4, #12]
 8017668:	e7cf      	b.n	801760a <__smakebuf_r+0x18>
	...

0801766c <_fstat_r>:
 801766c:	b538      	push	{r3, r4, r5, lr}
 801766e:	4d07      	ldr	r5, [pc, #28]	; (801768c <_fstat_r+0x20>)
 8017670:	2300      	movs	r3, #0
 8017672:	4604      	mov	r4, r0
 8017674:	4608      	mov	r0, r1
 8017676:	4611      	mov	r1, r2
 8017678:	602b      	str	r3, [r5, #0]
 801767a:	f7f1 ff1e 	bl	80094ba <_fstat>
 801767e:	1c43      	adds	r3, r0, #1
 8017680:	d102      	bne.n	8017688 <_fstat_r+0x1c>
 8017682:	682b      	ldr	r3, [r5, #0]
 8017684:	b103      	cbz	r3, 8017688 <_fstat_r+0x1c>
 8017686:	6023      	str	r3, [r4, #0]
 8017688:	bd38      	pop	{r3, r4, r5, pc}
 801768a:	bf00      	nop
 801768c:	20000ad8 	.word	0x20000ad8

08017690 <_isatty_r>:
 8017690:	b538      	push	{r3, r4, r5, lr}
 8017692:	4d06      	ldr	r5, [pc, #24]	; (80176ac <_isatty_r+0x1c>)
 8017694:	2300      	movs	r3, #0
 8017696:	4604      	mov	r4, r0
 8017698:	4608      	mov	r0, r1
 801769a:	602b      	str	r3, [r5, #0]
 801769c:	f7f1 ff1d 	bl	80094da <_isatty>
 80176a0:	1c43      	adds	r3, r0, #1
 80176a2:	d102      	bne.n	80176aa <_isatty_r+0x1a>
 80176a4:	682b      	ldr	r3, [r5, #0]
 80176a6:	b103      	cbz	r3, 80176aa <_isatty_r+0x1a>
 80176a8:	6023      	str	r3, [r4, #0]
 80176aa:	bd38      	pop	{r3, r4, r5, pc}
 80176ac:	20000ad8 	.word	0x20000ad8

080176b0 <_malloc_usable_size_r>:
 80176b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80176b4:	1f18      	subs	r0, r3, #4
 80176b6:	2b00      	cmp	r3, #0
 80176b8:	bfbc      	itt	lt
 80176ba:	580b      	ldrlt	r3, [r1, r0]
 80176bc:	18c0      	addlt	r0, r0, r3
 80176be:	4770      	bx	lr

080176c0 <_init>:
 80176c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176c2:	bf00      	nop
 80176c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80176c6:	bc08      	pop	{r3}
 80176c8:	469e      	mov	lr, r3
 80176ca:	4770      	bx	lr

080176cc <_fini>:
 80176cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176ce:	bf00      	nop
 80176d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80176d2:	bc08      	pop	{r3}
 80176d4:	469e      	mov	lr, r3
 80176d6:	4770      	bx	lr
