
*** Running vivado
    with args -log pipeline_CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_CPU.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pipeline_CPU.tcl -notrace
Command: synth_design -top pipeline_CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 466.418 ; gain = 98.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline_CPU' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/pipeline_CPU.v:24]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/bzcEdit/vivada/CPU/CPU.runs/synth_1/.Xil/Vivado-12808-lojsnve/realtime/imem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imem' (1#1) [D:/bzcEdit/vivada/CPU/CPU.runs/synth_1/.Xil/Vivado-12808-lojsnve/realtime/imem_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (7) of module 'imem' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/pipeline_CPU.v:127]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/mux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/mux.v:24]
INFO: [Synth 8-6157] synthesizing module 'hazarddetection' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/hazarddetection.v:24]
INFO: [Synth 8-6155] done synthesizing module 'hazarddetection' (3#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/hazarddetection.v:24]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6085] Hierarchical reference on 'rf' stops possible memory inference [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/regfile.v:35]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/regfile.v:24]
INFO: [Synth 8-6157] synthesizing module 'forward' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/forwarding.v:24]
INFO: [Synth 8-6155] done synthesizing module 'forward' (5#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/forwarding.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux3' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/mux.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mux3' (6#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'cmp' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/cmp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cmp' (7#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/cmp.v:4]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/controller.v:14]
INFO: [Synth 8-226] default block is never used [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/controller.v:151]
INFO: [Synth 8-6155] done synthesizing module 'controller' (8#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/controller.v:14]
INFO: [Synth 8-6157] synthesizing module 'EXT' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/EXT.v:24]
INFO: [Synth 8-6155] done synthesizing module 'EXT' (9#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/EXT.v:24]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/mem.v:33]
INFO: [Synth 8-6085] Hierarchical reference on 'RAM' stops possible memory inference [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/mem.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/mem.v:52]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (11#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/mem.v:33]
INFO: [Synth 8-6085] Hierarchical reference on 'rf' stops possible memory inference [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/regfile.v:35]
INFO: [Synth 8-6085] Hierarchical reference on 'RAM' stops possible memory inference [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/mem.v:39]
INFO: [Synth 8-6157] synthesizing module 'seg7x16' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/seg7x16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7x16' (12#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/seg7x16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_CPU' (13#1) [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/pipeline_CPU.v:24]
WARNING: [Synth 8-3331] design controller has unconnected port clk
WARNING: [Synth 8-3331] design controller has unconnected port reset
WARNING: [Synth 8-3331] design pipeline_CPU has unconnected port sw_i[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 553.082 ; gain = 185.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 553.082 ; gain = 185.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 553.082 ; gain = 185.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'U_mem'
Finished Parsing XDC File [d:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'U_mem'
Parsing XDC File [D:/bzcEdit/vivada/CPU/icf.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[15]'. [D:/bzcEdit/vivada/CPU/icf.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [D:/bzcEdit/vivada/CPU/icf.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [D:/bzcEdit/vivada/CPU/icf.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [D:/bzcEdit/vivada/CPU/icf.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [D:/bzcEdit/vivada/CPU/icf.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [D:/bzcEdit/vivada/CPU/icf.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [D:/bzcEdit/vivada/CPU/icf.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [D:/bzcEdit/vivada/CPU/icf.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [D:/bzcEdit/vivada/CPU/icf.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [D:/bzcEdit/vivada/CPU/icf.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [D:/bzcEdit/vivada/CPU/icf.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [D:/bzcEdit/vivada/CPU/icf.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [D:/bzcEdit/vivada/CPU/icf.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [D:/bzcEdit/vivada/CPU/icf.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [D:/bzcEdit/vivada/CPU/icf.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [D:/bzcEdit/vivada/CPU/icf.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [D:/bzcEdit/vivada/CPU/icf.xdc:60]
Finished Parsing XDC File [D:/bzcEdit/vivada/CPU/icf.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/bzcEdit/vivada/CPU/icf.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pipeline_CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/bzcEdit/vivada/CPU/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.566 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 917.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.574 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 917.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 917.574 ; gain = 550.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 917.574 ; gain = 550.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 917.574 ; gain = 550.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "aluctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "o_seg_r" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'dmem_addr_reg' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/pipeline_CPU.v:286]
WARNING: [Synth 8-327] inferring latch for variable 'reg_addr_reg' [D:/bzcEdit/vivada/CPU/CPU.srcs/sources_1/new/pipeline_CPU.v:282]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 917.574 ; gain = 550.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |pipeline_CPU__GB0 |           1|     46384|
|2     |pipeline_CPU__GB1 |           1|     10028|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 42    
	                8 Bit    Registers := 129   
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 51    
	   4 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 576   
	   4 Input      8 Bit        Muxes := 128   
	   3 Input      8 Bit        Muxes := 52    
	  18 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipeline_CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module hazarddetection 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module forward__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module forward__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module mux3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module forward__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module forward 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module mux3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 128   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 575   
	   4 Input      8 Bit        Muxes := 128   
	   3 Input      8 Bit        Muxes := 52    
	   3 Input      2 Bit        Muxes := 4     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 39    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design pipeline_CPU has unconnected port sw_i[14]
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[62]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[54]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[46]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[38]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[61]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[53]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[45]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[37]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[60]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[52]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[44]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[36]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[57]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[49]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[41]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[33]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[59]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[51]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[43]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[35]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[56]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[48]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[40]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[32]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[58]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[50]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[42]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[34]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[63]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[55]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/u_seg7x16/i_data_store_reg[47]' (FDC) to 'i_0/u_seg7x16/i_data_store_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_seg7x16/\i_data_store_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/u_seg7x16/\o_seg_r_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1117.086 ; gain = 749.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |pipeline_CPU__GB0 |           1|     28596|
|2     |pipeline_CPU__GB1 |           1|      5824|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1117.086 ; gain = 749.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1117.086 ; gain = 749.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |pipeline_CPU__GB0 |           1|     28596|
|2     |pipeline_CPU__GB1 |           1|      5824|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1227.258 ; gain = 859.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1227.258 ; gain = 859.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1227.258 ; gain = 859.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1227.258 ; gain = 859.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1227.258 ; gain = 859.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1227.258 ; gain = 859.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1227.258 ; gain = 859.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |imem          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |imem   |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |    55|
|4     |LUT1   |    10|
|5     |LUT2   |   129|
|6     |LUT3   |  1506|
|7     |LUT4   |   551|
|8     |LUT5   |  1507|
|9     |LUT6   |  5892|
|10    |MUXF7  |  1385|
|11    |MUXF8  |   425|
|12    |FDCE   |    78|
|13    |FDE_1  |   681|
|14    |FDPE   |     7|
|15    |FDRE   |  1401|
|16    |FDSE   |     9|
|17    |FD_1   |   343|
|18    |LD     |    32|
|19    |IBUF   |    17|
|20    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+--------+------+
|      |Instance               |Module  |Cells |
+------+-----------------------+--------+------+
|1     |top                    |        | 14078|
|2     |  EXT                  |EXT     |    85|
|3     |  U_dmem               |dmem    |  7666|
|4     |  U_rf                 |regfile |  2492|
|5     |  mux_MemtoReg         |mux2    |   488|
|6     |  mux_alu_rs1_src      |mux3    |    34|
|7     |  mux_alu_rs2_src      |mux2_0  |    41|
|8     |  mux_alu_rs2_temp_src |mux3_1  |    31|
|9     |  mux_cmp_rs1_src      |mux3_2  |    39|
|10    |  mux_cmp_rs2_src      |mux3_3  |    40|
|11    |  u_seg7x16            |seg7x16 |  2461|
+------+-----------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1227.258 ; gain = 859.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1227.258 ; gain = 495.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1227.258 ; gain = 859.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2921 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1227.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1056 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 681 instances
  FD_1 => FDRE (inverted pins: C): 343 instances
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1227.258 ; gain = 871.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1227.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/bzcEdit/vivada/CPU/CPU.runs/synth_1/pipeline_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_CPU_utilization_synth.rpt -pb pipeline_CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 13:36:59 2024...
