// Seed: 3046437110
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
endmodule
module module_1 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  assign id_3 = id_3;
endmodule
`timescale 1ps / 1ps
