
;; Function HAL_NVIC_SetPriorityGrouping (HAL_NVIC_SetPriorityGrouping, funcdef_no=329, decl_uid=7656, cgraph_uid=333, symbol_order=332)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 127: local to bb 2 def dominates all uses has unique first use
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 124 uninteresting
Reg 117 uninteresting
Ignoring reg 120 with equiv init insn
Examining insn 20, def for 121
  all ok
Examining insn 21, def for 122
  all ok
Ignoring reg 123 with equiv init insn
Found def insn 35 for 127 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 14 (nil))
init_insns for 123: (insn_list:REG_DEP_TRUE 22 (nil))

Pass 1 for finding pseudo/allocno costs

    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a2(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r127,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 30(l0): point = 0
   Insn 39(l0): point = 2
   Insn 38(l0): point = 4
   Insn 24(l0): point = 6
   Insn 23(l0): point = 8
   Insn 21(l0): point = 10
   Insn 22(l0): point = 12
   Insn 20(l0): point = 14
   Insn 15(l0): point = 16
   Insn 35(l0): point = 18
   Insn 14(l0): point = 20
 a0(r120): [1..20]
 a1(r118): [1..4]
 a2(r117): [5..6]
 a3(r124): [7..8]
 a4(r122): [7..10]
 a5(r123): [9..12]
 a6(r113): [9..16]
 a7(r121): [11..14]
 a8(r127): [15..18]
Compressing live ranges: from 23 to 12 - 52%
Ranges after the compression:
 a0(r120): [0..11]
 a1(r118): [0..1]
 a2(r117): [2..3]
 a3(r124): [4..5]
 a4(r122): [4..7]
 a5(r123): [6..9]
 a6(r113): [6..11]
 a7(r121): [8..9]
 a8(r127): [10..11]
+++Allocating 72 bytes for conflict table (uncompressed size 72)
;; a0(r120,l0) conflicts: a1(r118,l0) a2(r117,l0) a3(r124,l0) a4(r122,l0) a5(r123,l0) a6(r113,l0) a7(r121,l0) a8(r127,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r118,l0) conflicts: a0(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r117,l0) conflicts: a0(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r124,l0) conflicts: a0(r120,l0) a4(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r122,l0) conflicts: a0(r120,l0) a3(r124,l0) a5(r123,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r123,l0) conflicts: a0(r120,l0) a4(r122,l0) a6(r113,l0) a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r113,l0) conflicts: a0(r120,l0) a4(r122,l0) a5(r123,l0) a7(r121,l0) a8(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r121,l0) conflicts: a0(r120,l0) a5(r123,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r127,l0) conflicts: a0(r120,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a7(r121)<->a8(r127)@125:shuffle
  cp1:a4(r122)<->a7(r121)@125:shuffle
  cp2:a3(r124)<->a6(r113)@125:shuffle
  cp3:a3(r124)<->a5(r123)@125:shuffle
  cp4:a2(r117)<->a4(r122)@125:shuffle
  cp5:a2(r117)<->a3(r124)@125:shuffle
  cp6:a1(r118)<->a2(r117)@125:shuffle
  pref0:a8(r127)<-hr0@2000
  regions=1, blocks=3, points=12
    allocnos=9 (big 0), copies=7, conflicts=0, ranges=9

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r120 1r118 2r117 3r124 4r122 5r123 6r113 7r121 8r127
    modified regnos: 113 117 118 120 121 122 123 124 127
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@436000
          2:( 1-12 14)@60000
      Allocno a0r120 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r127 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a7r121-a8r127 (freq=125):
        Result (freq=4000): a7r121(2000) a8r127(2000)
      Forming thread by copy 1:a4r122-a7r121 (freq=125):
        Result (freq=6000): a4r122(2000) a7r121(2000) a8r127(2000)
      Forming thread by copy 2:a3r124-a6r113 (freq=125):
        Result (freq=4000): a3r124(2000) a6r113(2000)
      Forming thread by copy 4:a2r117-a4r122 (freq=125):
        Result (freq=8000): a2r117(2000) a4r122(2000) a7r121(2000) a8r127(2000)
      Forming thread by copy 6:a1r118-a2r117 (freq=125):
        Result (freq=12000): a1r118(4000) a2r117(2000) a4r122(2000) a7r121(2000) a8r127(2000)
      Pushing a5(r123,l0)(cost 0)
      Pushing a0(r120,l0)(cost 0)
      Pushing a3(r124,l0)(cost 0)
      Pushing a6(r113,l0)(cost 0)
      Pushing a8(r127,l0)(cost 0)
      Pushing a7(r121,l0)(cost 0)
      Pushing a4(r122,l0)(cost 0)
      Pushing a2(r117,l0)(cost 0)
      Pushing a1(r118,l0)(cost 0)
      Popping a1(r118,l0)  -- assign reg 3
      Popping a2(r117,l0)  -- assign reg 3
      Popping a4(r122,l0)  -- assign reg 3
      Popping a7(r121,l0)  -- assign reg 3
      Popping a8(r127,l0)  -- assign reg 0
      Popping a6(r113,l0)  -- assign reg 2
      Popping a3(r124,l0)  -- assign reg 2
      Popping a0(r120,l0)  -- assign reg 1
      Popping a5(r123,l0)  -- assign reg 0
Disposition:
    6:r113 l0     2    2:r117 l0     3    1:r118 l0     3    0:r120 l0     1
    7:r121 l0     3    4:r122 l0     3    5:r123 l0     0    3:r124 l0     2
    8:r127 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_SetPriorityGrouping

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u,1e} r117={1d,1u} r118={2d,3u} r120={1d,2u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r127={1d,3u} 
;;    total ref usage 60{35d,24u,1e} in 27{27 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 25 2 NOTE_INSN_FUNCTION_BEG)
(note 25 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 25 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":166:3 -1
     (nil))
(debug_insn 7 6 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(insn 14 7 35 2 (set (reg/f:SI 120)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1653:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 35 14 8 2 (set (reg:SI 127)
        (reg:SI 0 r0 [ PriorityGroup ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":164:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ PriorityGroup ])
        (nil)))
(debug_insn 8 35 9 2 (var_location:SI PriorityGroup (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1648:22 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1650:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1651:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI PriorityGroupTmp (and:SI (reg:SI 127)
        (const_int 7 [0x7]))) "../Drivers/CMSIS/Include/core_cm4.h":1651:12 -1
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1653:3 -1
     (nil))
(insn 15 13 16 2 (set (reg/v:SI 113 [ reg_value ])
        (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1653:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 16 15 17 2 (var_location:SI reg_value (reg/v:SI 113 [ reg_value ])) "../Drivers/CMSIS/Include/core_cm4.h":1653:14 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1654:3 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI reg_value (and:SI (reg/v:SI 113 [ reg_value ])
        (const_int 63743 [0xf8ff]))) "../Drivers/CMSIS/Include/core_cm4.h":1654:13 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1655:3 -1
     (nil))
(insn 20 19 22 2 (set (reg:SI 121)
        (ashift:SI (reg:SI 127)
            (const_int 8 [0x8]))) "../Drivers/CMSIS/Include/core_cm4.h":1657:35 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 22 20 21 2 (set (reg:SI 123)
        (const_int 63743 [0xf8ff])) "../Drivers/CMSIS/Include/core_cm4.h":1654:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 63743 [0xf8ff])
        (nil)))
(insn 21 22 23 2 (set (reg:SI 122)
        (and:SI (reg:SI 121)
            (const_int 1792 [0x700]))) "../Drivers/CMSIS/Include/core_cm4.h":1657:35 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 23 21 24 2 (set (reg:SI 124 [ reg_value ])
        (and:SI (reg/v:SI 113 [ reg_value ])
            (reg:SI 123))) "../Drivers/CMSIS/Include/core_cm4.h":1654:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/v:SI 113 [ reg_value ])
            (expr_list:REG_EQUAL (and:SI (reg/v:SI 113 [ reg_value ])
                    (const_int 63743 [0xf8ff]))
                (nil)))))
(insn 24 23 38 2 (set (reg:SI 117 [ _7 ])
        (ior:SI (reg:SI 122)
            (reg:SI 124 [ reg_value ]))) "../Drivers/CMSIS/Include/core_cm4.h":1656:62 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ reg_value ])
        (expr_list:REG_DEAD (reg:SI 122)
            (nil))))
(insn 38 24 39 2 (set (reg/v:SI 118 [ reg_value ])
        (ior:SI (reg:SI 117 [ _7 ])
            (const_int 100139008 [0x5f80000]))) "../Drivers/CMSIS/Include/core_cm4.h":1655:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(insn 39 38 27 2 (set (reg/v:SI 118 [ reg_value ])
        (ior:SI (reg/v:SI 118 [ reg_value ])
            (const_int 131072 [0x20000]))) "../Drivers/CMSIS/Include/core_cm4.h":1655:14 106 {*iorsi3_insn}
     (nil))
(debug_insn 27 39 28 2 (var_location:SI reg_value (reg/v:SI 118 [ reg_value ])) "../Drivers/CMSIS/Include/core_cm4.h":1655:14 -1
     (nil))
(debug_insn 28 27 30 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1658:3 -1
     (nil))
(insn 30 28 31 2 (set (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (reg/v:SI 118 [ reg_value ])) "../Drivers/CMSIS/Include/core_cm4.h":1658:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg/v:SI 118 [ reg_value ])
            (nil))))
(debug_insn 31 30 32 2 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(debug_insn 32 31 40 2 (var_location:SI reg_value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":169:3 -1
     (nil))
(note 40 32 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_SetPriority (HAL_NVIC_SetPriority, funcdef_no=330, decl_uid=7660, cgraph_uid=334, symbol_order=333)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 140: local to bb 2 def dominates all uses has unique first use
Reg 166: local to bb 2 def dominates all uses has unique first use
Reg 131: local to bb 2 def dominates all uses has unique first use
Reg 167: local to bb 2 def dominates all uses has unique first use
Reg 133: def dominates all uses has unique first use
Reg 168: local to bb 2 def dominates all uses has unique first use
Reg 137 uninteresting (no unique first use)
Reg 138: def dominates all uses has unique first use
Reg 139: def dominates all uses has unique first use
Reg 142 uninteresting
Reg 144 uninteresting
Reg 143 uninteresting
Reg 147 uninteresting
Reg 146 uninteresting
Reg 149 uninteresting
Reg 150 uninteresting
Reg 130 uninteresting (no unique first use)
Reg 154: local to bb 6 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 160: local to bb 7 def dominates all uses has unique first use
Reg 162: local to bb 7 def dominates all uses has unique first use
Reg 121 uninteresting
Found def insn 17 for 131 to be not moveable
Reg 133 not local to one basic block
Reg 138 not local to one basic block
Reg 139 not local to one basic block
Ignoring reg 140 with equiv init insn
Examining insn 75, def for 154
  all ok
Examining insn 88, def for 160
  all ok
Examining insn 91, def for 162
  all ok
Found def insn 108 for 166 to be not moveable
Found def insn 109 for 167 to be not moveable
Found def insn 110 for 168 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 140: (insn_list:REG_DEP_TRUE 16 (nil))
init_insns for 144: (insn_list:REG_DEP_TRUE 42 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 50 (nil))

Pass 1 for finding pseudo/allocno costs

    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r166: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r164,l0) costs: LO_REGS:0,0 HI_REGS:820,820 CALLER_SAVE_REGS:820,820 EVEN_REG:820,820 GENERAL_REGS:820,820 VFP_D0_D7_REGS:24600,24600 VFP_LO_REGS:24600,24600 ALL_REGS:24600,24600 MEM:16400,16400
  a1(r121,l0) costs: GENERAL_REGS:0,0 MEM:8200,8200
  a2(r162,l0) costs: GENERAL_REGS:0,0 MEM:8200,8200
  a3(r160,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12300,12300 VFP_LO_REGS:12300,12300 ALL_REGS:12300,12300 MEM:8200,8200
  a4(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a6(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:35400,35400 VFP_LO_REGS:35400,35400 ALL_REGS:35400,35400 MEM:23600,23600
  a7(r115,l0) costs: GENERAL_REGS:0,0 MEM:11800,11800
  a8(r154,l0) costs: GENERAL_REGS:0,0 MEM:11800,11800
  a9(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:37500,37500 VFP_LO_REGS:37500,37500 ALL_REGS:37500,37500 MEM:25000,25000
  a10(r150,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a11(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:37500,37500 VFP_LO_REGS:37500,37500 ALL_REGS:37500,37500 MEM:25000,25000
  a12(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a13(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a14(r146,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a15(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a16(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a17(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a18(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a19(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a20(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a21(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a22(r168,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a23(r167,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a24(r166,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a25(r131,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a26(r140,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 96(l0): point = 1
   Insn 92(l0): point = 3
   Insn 120(l0): point = 5
   Insn 91(l0): point = 7
   Insn 88(l0): point = 9
   Insn 119(l0): point = 11
   Insn 117(l0): point = 14
   Insn 80(l0): point = 16
   Insn 76(l0): point = 18
   Insn 123(l0): point = 20
   Insn 75(l0): point = 22
   Insn 122(l0): point = 24
   Insn 70(l0): point = 27
   Insn 69(l0): point = 29
   Insn 55(l0): point = 31
   Insn 54(l0): point = 33
   Insn 53(l0): point = 35
   Insn 51(l0): point = 37
   Insn 50(l0): point = 39
   Insn 7(l0): point = 42
   Insn 6(l0): point = 44
   Insn 115(l0): point = 47
   Insn 45(l0): point = 49
   Insn 43(l0): point = 51
   Insn 42(l0): point = 53
   Insn 41(l0): point = 55
   Insn 39(l0): point = 58
   Insn 38(l0): point = 60
   Insn 35(l0): point = 62
   Insn 32(l0): point = 64
   Insn 4(l0): point = 66
   Insn 3(l0): point = 68
   Insn 2(l0): point = 70
   Insn 31(l0): point = 72
   Insn 110(l0): point = 74
   Insn 19(l0): point = 76
   Insn 109(l0): point = 78
   Insn 17(l0): point = 80
   Insn 108(l0): point = 82
   Insn 16(l0): point = 84
 a0(r164): [2..11]
 a1(r121): [2..3]
 a2(r162): [4..7]
 a3(r160): [6..9]
 a4(r130): [23..31] [8..13]
 a5(r137): [25..70] [10..13]
 a6(r156): [17..24]
 a7(r115): [17..18]
 a8(r154): [19..22]
 a9(r136): [47..49] [32..44]
 a10(r150): [32..33]
 a11(r125): [47..55] [34..42]
 a12(r149): [34..35]
 a13(r138): [36..68]
 a14(r146): [36..37]
 a15(r123): [38..72]
 a16(r147): [38..39]
 a17(r139): [50..66]
 a18(r143): [50..51]
 a19(r144): [52..53]
 a20(r133): [56..76]
 a21(r142): [61..62]
 a22(r168): [67..74]
 a23(r167): [69..78]
 a24(r166): [71..82]
 a25(r131): [77..80]
 a26(r140): [81..84]
Compressing live ranges: from 87 to 42 - 48%
Ranges after the compression:
 a0(r164): [0..7]
 a1(r121): [0..1]
 a2(r162): [2..3]
 a3(r160): [2..5]
 a4(r130): [12..15] [4..7]
 a5(r137): [14..35] [6..7]
 a6(r156): [8..13]
 a7(r115): [8..9]
 a8(r154): [10..11]
 a9(r136): [16..25]
 a10(r150): [16..17]
 a11(r125): [18..29]
 a12(r149): [18..19]
 a13(r138): [20..33]
 a14(r146): [20..21]
 a15(r123): [22..37]
 a16(r147): [22..23]
 a17(r139): [26..31]
 a18(r143): [26..27]
 a19(r144): [28..29]
 a20(r133): [30..37]
 a21(r142): [30..31]
 a22(r168): [32..37]
 a23(r167): [34..39]
 a24(r166): [36..41]
 a25(r131): [38..39]
 a26(r140): [40..41]
+++Allocating 216 bytes for conflict table (uncompressed size 216)
;; a0(r164,l0) conflicts: a1(r121,l0) a2(r162,l0) a3(r160,l0) a4(r130,l0) a5(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r121,l0) conflicts: a0(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r162,l0) conflicts: a0(r164,l0) a3(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r160,l0) conflicts: a0(r164,l0) a2(r162,l0) a4(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r130,l0) conflicts: a0(r164,l0) a3(r160,l0) a5(r137,l0) a6(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r137,l0) conflicts: a0(r164,l0) a4(r130,l0) a10(r150,l0) a9(r136,l0) a12(r149,l0) a11(r125,l0) a14(r146,l0) a13(r138,l0) a16(r147,l0) a15(r123,l0) a18(r143,l0) a17(r139,l0) a19(r144,l0) a21(r142,l0) a20(r133,l0) a22(r168,l0) a23(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r156,l0) conflicts: a4(r130,l0) a7(r115,l0) a8(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r115,l0) conflicts: a6(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r154,l0) conflicts: a6(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r136,l0) conflicts: a5(r137,l0) a10(r150,l0) a12(r149,l0) a11(r125,l0) a14(r146,l0) a13(r138,l0) a16(r147,l0) a15(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r150,l0) conflicts: a5(r137,l0) a9(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r125,l0) conflicts: a5(r137,l0) a9(r136,l0) a12(r149,l0) a14(r146,l0) a13(r138,l0) a16(r147,l0) a15(r123,l0) a18(r143,l0) a17(r139,l0) a19(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r149,l0) conflicts: a5(r137,l0) a9(r136,l0) a11(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r138,l0) conflicts: a5(r137,l0) a9(r136,l0) a11(r125,l0) a14(r146,l0) a16(r147,l0) a15(r123,l0) a18(r143,l0) a17(r139,l0) a19(r144,l0) a21(r142,l0) a20(r133,l0) a22(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r146,l0) conflicts: a5(r137,l0) a9(r136,l0) a11(r125,l0) a13(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r123,l0) conflicts: a5(r137,l0) a9(r136,l0) a11(r125,l0) a13(r138,l0) a16(r147,l0) a18(r143,l0) a17(r139,l0) a19(r144,l0) a21(r142,l0) a20(r133,l0) a22(r168,l0) a23(r167,l0) a24(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r147,l0) conflicts: a5(r137,l0) a9(r136,l0) a11(r125,l0) a13(r138,l0) a15(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r139,l0) conflicts: a5(r137,l0) a11(r125,l0) a13(r138,l0) a15(r123,l0) a18(r143,l0) a19(r144,l0) a21(r142,l0) a20(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r143,l0) conflicts: a5(r137,l0) a11(r125,l0) a13(r138,l0) a15(r123,l0) a17(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r144,l0) conflicts: a5(r137,l0) a11(r125,l0) a13(r138,l0) a15(r123,l0) a17(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r133,l0) conflicts: a5(r137,l0) a13(r138,l0) a15(r123,l0) a17(r139,l0) a21(r142,l0) a22(r168,l0) a23(r167,l0) a24(r166,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a21(r142,l0) conflicts: a5(r137,l0) a13(r138,l0) a15(r123,l0) a17(r139,l0) a20(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r168,l0) conflicts: a5(r137,l0) a13(r138,l0) a15(r123,l0) a20(r133,l0) a23(r167,l0) a24(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r167,l0) conflicts: a5(r137,l0) a15(r123,l0) a20(r133,l0) a22(r168,l0) a24(r166,l0) a25(r131,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a24(r166,l0) conflicts: a15(r123,l0) a20(r133,l0) a22(r168,l0) a23(r167,l0) a25(r131,l0) a26(r140,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a25(r131,l0) conflicts: a23(r167,l0) a24(r166,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2

;; a26(r140,l0) conflicts: a24(r166,l0)
;;     total conflict hard regs: 0-2
;;     conflict hard regs: 0-2


  cp0:a3(r160)<->a5(r137)@51:shuffle
  cp1:a2(r162)<->a4(r130)@51:shuffle
  cp2:a1(r121)<->a2(r162)@51:shuffle
  cp3:a5(r137)<->a6(r156)@73:shuffle
  cp4:a4(r130)<->a8(r154)@73:shuffle
  cp5:a7(r115)<->a8(r154)@73:shuffle
  cp6:a14(r146)<->a16(r147)@125:shuffle
  cp7:a14(r146)<->a15(r123)@125:shuffle
  cp8:a12(r149)<->a13(r138)@125:shuffle
  cp9:a12(r149)<->a14(r146)@125:shuffle
  cp10:a10(r150)<->a12(r149)@125:shuffle
  cp11:a10(r150)<->a11(r125)@125:shuffle
  cp12:a4(r130)<->a10(r150)@125:shuffle
  cp13:a4(r130)<->a9(r136)@125:shuffle
  cp14:a11(r125)<->a20(r133)@62:shuffle
  cp15:a18(r143)<->a19(r144)@62:shuffle
  cp16:a9(r136)<->a17(r139)@62:shuffle
  cp17:a9(r136)<->a18(r143)@62:shuffle
  cp18:a20(r133)<->a25(r131)@125:shuffle
  cp19:a5(r137)<->a24(r166)@1000:move
  cp20:a13(r138)<->a23(r167)@1000:move
  cp21:a17(r139)<->a22(r168)@1000:move
  pref0:a24(r166)<-hr0@2000
  pref1:a23(r167)<-hr1@2000
  pref2:a22(r168)<-hr2@2000
  regions=1, blocks=9, points=42
    allocnos=27 (big 0), copies=22, conflicts=0, ranges=29

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r164 1r121 2r162 3r160 4r130 5r137 6r156 7r115 8r154 9r136 10r150 11r125 12r149 13r138 14r146 15r123 16r147 17r139 18r143 19r144 20r133 21r142 22r168 23r167 24r166 25r131 26r140
    modified regnos: 115 121 123 125 130 131 133 136 137 138 139 140 142 143 144 146 147 149 150 154 156 160 162 164 166 167 168
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@882400
          2:( 0-1 3-12 14)@186000
            3:( 0 3-12 14)@156000
              4:( 3-12 14)@40000
      Allocno a0r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r133 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a21r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r168 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a23r167 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a24r166 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Allocno a25r131 of GENERAL_REGS(14) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15-106)
      Allocno a26r140 of GENERAL_REGS(14) has 11 avail. regs  3-12 14, node:  3-12 14 (confl regs =  0-2 13 15-106)
      Forming thread by copy 20:a13r138-a23r167 (freq=1000):
        Result (freq=4000): a13r138(2000) a23r167(2000)
      Forming thread by copy 21:a17r139-a22r168 (freq=1000):
        Result (freq=3500): a17r139(1500) a22r168(2000)
      Forming thread by copy 6:a14r146-a16r147 (freq=125):
        Result (freq=4000): a14r146(2000) a16r147(2000)
      Forming thread by copy 8:a12r149-a13r138 (freq=125):
        Result (freq=6000): a12r149(2000) a13r138(2000) a23r167(2000)
      Forming thread by copy 10:a10r150-a12r149 (freq=125):
        Result (freq=8000): a10r150(2000) a12r149(2000) a13r138(2000) a23r167(2000)
      Forming thread by copy 12:a4r130-a10r150 (freq=125):
        Result (freq=10000): a4r130(2000) a10r150(2000) a12r149(2000) a13r138(2000) a23r167(2000)
      Forming thread by copy 18:a20r133-a25r131 (freq=125):
        Result (freq=5500): a20r133(3500) a25r131(2000)
      Forming thread by copy 4:a4r130-a8r154 (freq=73):
        Result (freq=11180): a4r130(2000) a8r154(1180) a10r150(2000) a12r149(2000) a13r138(2000) a23r167(2000)
      Forming thread by copy 5:a7r115-a8r154 (freq=73):
        Result (freq=12360): a7r115(1180) a4r130(2000) a8r154(1180) a10r150(2000) a12r149(2000) a13r138(2000) a23r167(2000)
      Forming thread by copy 14:a11r125-a20r133 (freq=62):
        Result (freq=8000): a11r125(2500) a20r133(3500) a25r131(2000)
      Forming thread by copy 15:a18r143-a19r144 (freq=62):
        Result (freq=2000): a18r143(1000) a19r144(1000)
      Forming thread by copy 16:a9r136-a17r139 (freq=62):
        Result (freq=6000): a9r136(2500) a17r139(1500) a22r168(2000)
      Forming thread by copy 0:a3r160-a5r137 (freq=51):
        Result (freq=3820): a3r160(820) a5r137(3000)
      Forming thread by copy 1:a2r162-a4r130 (freq=51):
        Result (freq=13180): a2r162(820) a7r115(1180) a4r130(2000) a8r154(1180) a10r150(2000) a12r149(2000) a13r138(2000) a23r167(2000)
      Forming thread by copy 2:a1r121-a2r162 (freq=51):
        Result (freq=14000): a1r121(820) a2r162(820) a7r115(1180) a4r130(2000) a8r154(1180) a10r150(2000) a12r149(2000) a13r138(2000) a23r167(2000)
      Pushing a0(r164,l0)(cost 0)
      Pushing a26(r140,l0)(cost 0)
      Pushing a24(r166,l0)(cost 0)
      Pushing a21(r142,l0)(cost 0)
      Pushing a19(r144,l0)(cost 0)
      Pushing a18(r143,l0)(cost 0)
      Forming thread by copy 19:a5r137-a24r166 (freq=1000):
        Result (freq=5820): a3r160(820) a24r166(2000) a5r137(3000)
      Forming thread by copy 3:a5r137-a6r156 (freq=73):
        Result (freq=8180): a3r160(820) a6r156(2360) a24r166(2000) a5r137(3000)
        Making a5(r137,l0) colorable
      Pushing a6(r156,l0)(cost 0)
      Pushing a3(r160,l0)(cost 0)
      Pushing a15(r123,l0)(cost 0)
      Pushing a16(r147,l0)(cost 0)
      Pushing a14(r146,l0)(cost 0)
      Pushing a17(r139,l0)(cost 0)
      Pushing a22(r168,l0)(cost 0)
      Pushing a9(r136,l0)(cost 0)
      Pushing a25(r131,l0)(cost 0)
      Pushing a11(r125,l0)(cost 0)
      Pushing a20(r133,l0)(cost 0)
      Pushing a5(r137,l0)(cost 30000)
      Pushing a2(r162,l0)(cost 0)
      Pushing a1(r121,l0)(cost 0)
      Pushing a8(r154,l0)(cost 0)
      Pushing a7(r115,l0)(cost 0)
      Pushing a12(r149,l0)(cost 0)
      Pushing a10(r150,l0)(cost 0)
      Pushing a4(r130,l0)(cost 0)
      Pushing a13(r138,l0)(cost 0)
      Pushing a23(r167,l0)(cost 0)
      Popping a23(r167,l0)  -- assign reg 1
      Popping a13(r138,l0)  -- assign reg 1
      Popping a4(r130,l0)  -- assign reg 1
      Popping a10(r150,l0)  -- assign reg 1
      Popping a12(r149,l0)  -- assign reg 1
      Popping a7(r115,l0)  -- assign reg 1
      Popping a8(r154,l0)  -- assign reg 1
      Popping a1(r121,l0)  -- assign reg 1
      Popping a2(r162,l0)  -- assign reg 1
      Popping a5(r137,l0)  -- assign reg 0
      Popping a20(r133,l0)  -- assign reg 3
      Popping a11(r125,l0)  -- assign reg 3
      Popping a25(r131,l0)  -- assign reg 3
      Popping a9(r136,l0)  -- assign reg 2
      Popping a22(r168,l0)  -- assign reg 2
      Popping a17(r139,l0)  -- assign reg 2
      Popping a14(r146,l0)  -- assign reg 12
      Popping a16(r147,l0)  -- assign reg 12
      Popping a15(r123,l0)  -- assign reg 14
      Popping a3(r160,l0)  -- assign reg 0
      Popping a6(r156,l0)  -- assign reg 0
      Popping a18(r143,l0)  -- assign reg 12
      Popping a19(r144,l0)  -- assign reg 12
      Popping a21(r142,l0)  -- assign reg 12
      Popping a24(r166,l0)  -- assign reg 0
      Popping a26(r140,l0)  -- assign reg 3
      Popping a0(r164,l0)  -- assign reg 3
Disposition:
    7:r115 l0     1    1:r121 l0     1   15:r123 l0    14   11:r125 l0     3
    4:r130 l0     1   25:r131 l0     3   20:r133 l0     3    9:r136 l0     2
    5:r137 l0     0   13:r138 l0     1   17:r139 l0     2   26:r140 l0     3
   21:r142 l0    12   18:r143 l0    12   19:r144 l0    12   14:r146 l0    12
   16:r147 l0    12   12:r149 l0     1   10:r150 l0     1    8:r154 l0     1
    6:r156 l0     0    3:r160 l0     0    2:r162 l0     1    0:r164 l0     3
   24:r166 l0     0   23:r167 l0     1   22:r168 l0     2
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_SetPriority

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,8u} r103={1d,7u} r115={1d,1u} r121={1d,1u} r123={2d,3u,1e} r125={2d,3u,1e} r130={1d,3u} r131={1d,1u} r133={1d,6u} r136={2d,2u} r137={1d,4u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r154={1d,1u} r156={2d,2u} r160={1d,1u} r162={1d,1u} r164={2d,2u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 144{60d,82u,2e} in 74{74 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 8 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 5 10 2 NOTE_INSN_DELETED)
(debug_insn 10 18 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":187:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":190:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":191:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":193:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1667:26 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1669:3 -1
     (nil))
(insn 16 15 108 2 (set (reg/f:SI 140)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 108 16 17 2 (set (reg:SI 166)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(insn 17 108 109 2 (set (reg:SI 131 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))
(insn 109 17 19 2 (set (reg:SI 167)
        (reg:SI 1 r1 [ PreemptPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PreemptPriority ])
        (nil)))
(insn 19 109 20 2 (set (reg:SI 133 [ _29 ])
        (zero_extract:SI (reg:SI 131 [ _27 ])
            (const_int 3 [0x3])
            (const_int 8 [0x8]))) "../Drivers/CMSIS/Include/core_cm4.h":1669:11 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 131 [ _27 ])
        (nil)))
(debug_insn 20 19 21 2 (var_location:SI prioritygroup (reg:SI 133 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":193:19 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 22 21 110 2 (var_location:SI PriorityGroup (reg:SI 133 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(insn 110 22 31 2 (set (reg:SI 168)
        (reg:SI 2 r2 [ SubPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ SubPriority ])
        (nil)))
(insn 31 110 2 2 (set (reg/v:SI 123 [ PreemptPriorityBits ])
        (minus:SI (const_int 7 [0x7])
            (reg:SI 133 [ _29 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1862:31 45 {*arm_subsi3_insn}
     (nil))
(insn 2 31 3 2 (set (reg/v:SI 137 [ IRQn ])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 3 2 23 2 (set (reg/v:SI 138 [ PreemptPriority ])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(debug_insn 23 3 4 2 (var_location:SI PreemptPriority (reg/v:SI 138 [ PreemptPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(insn 4 23 24 2 (set (reg/v:SI 139 [ SubPriority ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 24 4 25 2 (var_location:SI SubPriority (reg/v:SI 139 [ SubPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1856:26 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1858:3 -1
     (nil))
(debug_insn 27 26 28 2 (var_location:SI PriorityGroupTmp (reg:SI 133 [ _29 ])) "../Drivers/CMSIS/Include/core_cm4.h":1858:12 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1859:3 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1860:3 -1
     (nil))
(debug_insn 30 29 32 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1862:3 -1
     (nil))
(insn 32 30 33 2 (parallel [
            (set (reg/v:SI 123 [ PreemptPriorityBits ])
                (umin:SI (reg/v:SI 123 [ PreemptPriorityBits ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1862:23 973 {*thumb2_uminsi3}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (nil)))
(debug_insn 33 32 34 2 (var_location:SI PreemptPriorityBits (reg/v:SI 123 [ PreemptPriorityBits ])) "../Drivers/CMSIS/Include/core_cm4.h":1862:23 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1863:3 -1
     (nil))
(insn 35 34 38 2 (set (reg:SI 142)
        (plus:SI (reg:SI 133 [ _29 ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:44 7 {*arm_addsi3}
     (nil))
(insn 38 35 39 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142)
            (const_int 6 [0x6]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(jump_insn 39 38 40 2 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 106)
(note 40 39 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 44 40 41 3 NOTE_INSN_DELETED)
(insn 41 44 42 3 (set (reg:SI 125 [ iftmp.0_17 ])
        (plus:SI (reg:SI 133 [ _29 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 133 [ _29 ])
        (nil)))
(insn 42 41 43 3 (set (reg:SI 144)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1867:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 43 42 45 3 (set (reg:SI 143)
        (ashift:SI (reg:SI 144)
            (reg:SI 125 [ iftmp.0_17 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1867:30 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
                (reg:SI 125 [ iftmp.0_17 ]))
            (nil))))
(insn 45 43 115 3 (set (reg:SI 136 [ _46 ])
        (and:SI (not:SI (reg:SI 143))
            (reg/v:SI 139 [ SubPriority ]))) "../Drivers/CMSIS/Include/core_cm4.h":1867:30 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v:SI 139 [ SubPriority ])
            (nil))))
(jump_insn 115 45 116 3 (set (pc)
        (label_ref 46)) 284 {*arm_jump}
     (nil)
 -> 46)
(barrier 116 115 106)
(code_label 106 116 105 4 9 (nil) [1 uses])
(note 105 106 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 105 7 4 (set (reg:SI 136 [ _46 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 46 4 (set (reg:SI 125 [ iftmp.0_17 ])
        (reg:SI 136 [ _46 ])) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(code_label 46 7 47 5 6 (nil) [1 uses])
(note 47 46 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 52 47 48 5 NOTE_INSN_DELETED)
(debug_insn 48 52 49 5 (var_location:SI SubPriorityBits (reg:SI 125 [ iftmp.0_17 ])) "../Drivers/CMSIS/Include/core_cm4.h":1863:23 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1865:3 -1
     (nil))
(insn 50 49 51 5 (set (reg:SI 147)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 51 50 53 5 (set (reg:SI 146)
        (ashift:SI (reg:SI 147)
            (reg/v:SI 123 [ PreemptPriorityBits ]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg/v:SI 123 [ PreemptPriorityBits ])
            (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
                    (reg/v:SI 123 [ PreemptPriorityBits ]))
                (nil)))))
(insn 53 51 54 5 (set (reg:SI 149)
        (and:SI (not:SI (reg:SI 146))
            (reg/v:SI 138 [ PreemptPriority ]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v:SI 138 [ PreemptPriority ])
            (nil))))
(insn 54 53 55 5 (set (reg:SI 150)
        (ashift:SI (reg:SI 149)
            (reg:SI 125 [ iftmp.0_17 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:82 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 125 [ iftmp.0_17 ])
            (nil))))
(insn 55 54 56 5 (set (reg:SI 130 [ _26 ])
        (ior:SI (reg:SI 150)
            (reg:SI 136 [ _46 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:102 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 136 [ _46 ])
            (nil))))
(debug_insn 56 55 57 5 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 57 56 58 5 (var_location:SI PreemptPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 58 57 59 5 (var_location:SI SubPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 59 58 60 5 (var_location:SI PreemptPriorityBits (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 60 59 61 5 (var_location:SI PriorityGroupTmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 61 60 62 5 (var_location:QI IRQn (subreg:QI (reg/v:SI 137 [ IRQn ]) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 62 61 63 5 (var_location:SI priority (reg:SI 130 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1809:22 -1
     (nil))
(debug_insn 64 63 69 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1811:3 -1
     (nil))
(insn 69 64 70 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 137 [ IRQn ])
            (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":1811:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 70 69 71 5 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1811:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 83)
(note 71 70 77 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 77 71 72 6 NOTE_INSN_DELETED)
(debug_insn 72 77 122 6 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1813:5 -1
     (nil))
(insn 122 72 75 6 (set (reg/f:SI 156)
        (plus:SI (reg/v:SI 137 [ IRQn ])
            (const_int -536870912 [0xffffffffe0000000]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 137 [ IRQn ])
        (nil)))
(insn 75 122 123 6 (set (reg:SI 154)
        (ashift:SI (reg:SI 130 [ _26 ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:48 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
        (nil)))
(insn 123 75 76 6 (set (reg/f:SI 156)
        (plus:SI (reg/f:SI 156)
            (const_int 57600 [0xe100]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 7 {*arm_addsi3}
     (nil))
(insn 76 123 80 6 (set (reg:SI 115 [ _7 ])
        (zero_extend:SI (subreg:QI (reg:SI 154) 0))) "../Drivers/CMSIS/Include/core_cm4.h":1813:48 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 80 76 117 6 (set (mem/v:QI (plus:SI (reg/f:SI 156)
                (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP[_6]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 115 [ _7 ]) 0)) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 115 [ _7 ])
            (nil))))
(jump_insn 117 80 118 6 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 118 117 83)
(code_label 83 118 84 7 7 (nil) [1 uses])
(note 84 83 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 87 84 89 7 NOTE_INSN_DELETED)
(note 89 87 93 7 NOTE_INSN_DELETED)
(note 93 89 85 7 NOTE_INSN_DELETED)
(debug_insn 85 93 119 7 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1817:5 -1
     (nil))
(insn 119 85 88 7 (set (reg/f:SI 164)
        (const_int -536810244 [0xffffffffe000ecfc])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -536810244 [0xffffffffe000ecfc])
        (nil)))
(insn 88 119 91 7 (set (reg:SI 160)
        (and:SI (reg/v:SI 137 [ IRQn ])
            (const_int 15 [0xf]))) "../Drivers/CMSIS/Include/core_cm4.h":1817:32 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 137 [ IRQn ])
        (nil)))
(insn 91 88 120 7 (set (reg:SI 162)
        (ashift:SI (reg:SI 130 [ _26 ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1817:48 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
        (nil)))
(insn 120 91 92 7 (set (reg/f:SI 164)
        (plus:SI (reg:SI 160)
            (reg/f:SI 164))) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 92 120 96 7 (set (reg:SI 121 [ _13 ])
        (zero_extend:SI (subreg:QI (reg:SI 162) 0))) "../Drivers/CMSIS/Include/core_cm4.h":1817:48 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 96 92 99 7 (set (mem/v:QI (plus:SI (reg/f:SI 164)
                (const_int 24 [0x18])) [0 MEM[(struct SCB_Type *)3758157056B].SHP[_12]+0 S1 A8])
        (subreg/s/v:QI (reg:SI 121 [ _13 ]) 0)) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
            (nil))))
(debug_insn 99 96 100 7 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(debug_insn 100 99 101 7 (var_location:SI priority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":195:3 -1
     (nil))
(code_label 101 100 102 8 5 (nil) [1 uses])
(note 102 101 125 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 125 102 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_EnableIRQ (HAL_NVIC_EnableIRQ, funcdef_no=331, decl_uid=7662, cgraph_uid=335, symbol_order=334)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 127 uninteresting
Reg 126: local to bb 3 def dominates all uses has unique first use
Reg 117: local to bb 3 def dominates all uses has unique first use
Reg 125 uninteresting
Reg 118 uninteresting
Examining insn 21, def for 117
  all ok
Ignoring reg 126 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 25 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 27 (nil))

Pass 1 for finding pseudo/allocno costs

    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a1(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a3(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a4(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a5(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:32700,32700 VFP_LO_REGS:32700,32700 ALL_REGS:32700,32700 MEM:21800,21800
  a6(r127,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 30(l0): point = 1
   Insn 28(l0): point = 3
   Insn 26(l0): point = 5
   Insn 25(l0): point = 7
   Insn 24(l0): point = 9
   Insn 21(l0): point = 11
   Insn 27(l0): point = 13
   Insn 19(l0): point = 15
   Insn 16(l0): point = 18
   Insn 15(l0): point = 20
   Insn 36(l0): point = 22
 a0(r126): [4..13]
 a1(r117): [4..11]
 a2(r118): [4..5]
 a3(r124): [6..9]
 a4(r125): [6..7]
 a5(r119): [10..20]
 a6(r127): [21..22]
Compressing live ranges: from 25 to 8 - 32%
Ranges after the compression:
 a0(r126): [0..5]
 a1(r117): [0..5]
 a2(r118): [0..1]
 a3(r124): [2..3]
 a4(r125): [2..3]
 a5(r119): [4..5]
 a6(r127): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 56)
;; a0(r126,l0) conflicts: a2(r118,l0) a1(r117,l0) a3(r124,l0) a4(r125,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a2(r118,l0) a0(r126,l0) a3(r124,l0) a4(r125,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a0(r126,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r124,l0) conflicts: a0(r126,l0) a1(r117,l0) a4(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r125,l0) conflicts: a0(r126,l0) a1(r117,l0) a3(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r119,l0) conflicts: a0(r126,l0) a1(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r127,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r124)<->a5(r119)@73:shuffle
  cp1:a2(r118)<->a4(r125)@73:shuffle
  cp2:a2(r118)<->a3(r124)@73:shuffle
  cp3:a5(r119)<->a6(r127)@125:shuffle
  pref0:a6(r127)<-hr0@2000
  regions=1, blocks=5, points=8
    allocnos=7 (big 0), copies=4, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r126 1r117 2r118 3r124 4r125 5r119 6r127
    modified regnos: 117 118 119 124 125 126 127
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@277600
      Allocno a0r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r127 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 3:a5r119-a6r127 (freq=125):
        Result (freq=5180): a5r119(2180) a6r127(3000)
      Forming thread by copy 0:a3r124-a5r119 (freq=73):
        Result (freq=6360): a3r124(1180) a5r119(2180) a6r127(3000)
      Forming thread by copy 1:a2r118-a4r125 (freq=73):
        Result (freq=2360): a2r118(1180) a4r125(1180)
      Pushing a1(r117,l0)(cost 0)
      Pushing a0(r126,l0)(cost 0)
      Pushing a4(r125,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a3(r124,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Pushing a6(r127,l0)(cost 0)
      Popping a6(r127,l0)  -- assign reg 0
      Popping a5(r119,l0)  -- assign reg 0
      Popping a3(r124,l0)  -- assign reg 0
      Popping a2(r118,l0)  -- assign reg 0
      Popping a4(r125,l0)  -- assign reg 3
      Popping a0(r126,l0)  -- assign reg 2
      Popping a1(r117,l0)  -- assign reg 1
Disposition:
    1:r117 l0     1    2:r118 l0     0    5:r119 l0     0    3:r124 l0     0
    4:r125 l0     3    0:r126 l0     2    6:r127 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_EnableIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,3u} 
;;    total ref usage 61{33d,27u,1e} in 20{20 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":210:3 -1
     (nil))
(debug_insn 7 6 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":213:3 -1
     (nil))
(insn 36 7 8 2 (set (reg:SI 127)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":208:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(debug_insn 8 36 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":213:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1679:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1681:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 127)
                    (const_int 0 [0])))
            (set (reg/v:SI 119 [ IRQn ])
                (reg:SI 127))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1681:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 34)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1681:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 34)
(note 17 16 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 23 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(insn 19 18 20 3 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1683)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(debug_insn 20 19 27 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1684:5 -1
     (nil))
(insn 27 20 21 3 (set (reg/f:SI 126)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 21 27 24 3 (set (reg:SI 117 [ _7 ])
        (lshiftrt:SI (reg/v:SI 119 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1684:34 147 {*arm_shiftsi3}
     (nil))
(insn 24 21 25 3 (set (reg:SI 124)
        (and:SI (reg/v:SI 119 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1684:81 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ IRQn ])
        (nil)))
(insn 25 24 26 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1684:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 26 25 28 3 (set (reg:SI 118 [ _8 ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/CMSIS/Include/core_cm4.h":1684:45 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(insn 28 26 29 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 117 [ _7 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 126)) [1 MEM[(struct NVIC_Type *)3758153984B].ISER[_7]+0 S4 A32])
        (reg:SI 118 [ _8 ])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
            (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
                (nil)))))
(debug_insn 29 28 30 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(insn 30 29 33 3 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1685)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(debug_insn 33 30 34 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":213:3 -1
     (nil))
(code_label 34 33 35 4 13 (nil) [1 uses])
(note 35 34 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 38 35 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_DisableIRQ (HAL_NVIC_DisableIRQ, funcdef_no=332, decl_uid=7664, cgraph_uid=336, symbol_order=335)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 128 uninteresting
Reg 117: local to bb 3 def dominates all uses has unique first use
Reg 126: local to bb 3 def dominates all uses has unique first use
Reg 125: local to bb 3 def dominates all uses has unique first use
Reg 127: local to bb 3 def dominates all uses has unique first use
Reg 118 uninteresting
Examining insn 19, def for 117
  all ok
Ignoring reg 125 with equiv init insn
Ignoring reg 126 with equiv init insn
Examining insn 26, def for 127
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 25 (nil))

Pass 1 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a1(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a3(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a4(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a5(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a6(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:32700,32700 VFP_LO_REGS:32700,32700 ALL_REGS:32700,32700 MEM:21800,21800
  a7(r128,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 35(l0): point = 1
   Insn 31(l0): point = 3
   Insn 27(l0): point = 5
   Insn 24(l0): point = 7
   Insn 26(l0): point = 9
   Insn 23(l0): point = 11
   Insn 22(l0): point = 13
   Insn 25(l0): point = 15
   Insn 19(l0): point = 17
   Insn 16(l0): point = 20
   Insn 15(l0): point = 22
   Insn 41(l0): point = 24
 a0(r126): [6..15]
 a1(r127): [6..9]
 a2(r118): [6..7]
 a3(r124): [8..13]
 a4(r125): [8..11]
 a5(r117): [10..17]
 a6(r119): [14..22]
 a7(r128): [23..24]
Compressing live ranges: from 27 to 10 - 37%
Ranges after the compression:
 a0(r126): [0..7]
 a1(r127): [0..3]
 a2(r118): [0..1]
 a3(r124): [2..5]
 a4(r125): [2..5]
 a5(r117): [4..7]
 a6(r119): [6..7]
 a7(r128): [8..9]
+++Allocating 56 bytes for conflict table (uncompressed size 64)
;; a0(r126,l0) conflicts: a2(r118,l0) a1(r127,l0) a3(r124,l0) a4(r125,l0) a5(r117,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r127,l0) conflicts: a2(r118,l0) a0(r126,l0) a3(r124,l0) a4(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a1(r127,l0) a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r124,l0) conflicts: a1(r127,l0) a0(r126,l0) a4(r125,l0) a5(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r125,l0) conflicts: a1(r127,l0) a0(r126,l0) a3(r124,l0) a5(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r117,l0) conflicts: a0(r126,l0) a3(r124,l0) a4(r125,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r119,l0) conflicts: a0(r126,l0) a5(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r128,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r124)<->a6(r119)@73:shuffle
  cp1:a1(r127)<->a5(r117)@73:shuffle
  cp2:a2(r118)<->a4(r125)@73:shuffle
  cp3:a2(r118)<->a3(r124)@73:shuffle
  cp4:a6(r119)<->a7(r128)@125:shuffle
  pref0:a7(r128)<-hr0@2000
  regions=1, blocks=5, points=10
    allocnos=8 (big 0), copies=5, conflicts=0, ranges=8

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r126 1r127 2r118 3r124 4r125 5r117 6r119 7r128
    modified regnos: 117 118 119 124 125 126 127 128
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@301200
      Allocno a0r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r128 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 4:a6r119-a7r128 (freq=125):
        Result (freq=5180): a6r119(2180) a7r128(3000)
      Forming thread by copy 0:a3r124-a6r119 (freq=73):
        Result (freq=6360): a3r124(1180) a6r119(2180) a7r128(3000)
      Forming thread by copy 1:a1r127-a5r117 (freq=73):
        Result (freq=2360): a1r127(1180) a5r117(1180)
      Forming thread by copy 2:a2r118-a4r125 (freq=73):
        Result (freq=2360): a2r118(1180) a4r125(1180)
      Pushing a0(r126,l0)(cost 0)
      Pushing a4(r125,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a5(r117,l0)(cost 0)
      Pushing a1(r127,l0)(cost 0)
      Pushing a3(r124,l0)(cost 0)
      Pushing a6(r119,l0)(cost 0)
      Pushing a7(r128,l0)(cost 0)
      Popping a7(r128,l0)  -- assign reg 0
      Popping a6(r119,l0)  -- assign reg 0
      Popping a3(r124,l0)  -- assign reg 0
      Popping a1(r127,l0)  -- assign reg 3
      Popping a5(r117,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 0
      Popping a4(r125,l0)  -- assign reg 2
      Popping a0(r126,l0)  -- assign reg 1
Disposition:
    5:r117 l0     3    2:r118 l0     0    6:r119 l0     0    3:r124 l0     0
    4:r125 l0     2    0:r126 l0     1    1:r127 l0     3    7:r128 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_DisableIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} 
;;    total ref usage 63{34d,28u,1e} in 25{25 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":226:3 -1
     (nil))
(debug_insn 7 6 41 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":229:3 -1
     (nil))
(insn 41 7 8 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":224:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(debug_insn 8 41 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":229:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1717:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1719:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 128)
                    (const_int 0 [0])))
            (set (reg/v:SI 119 [ IRQn ])
                (reg:SI 128))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1719:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1719:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 39)
(note 17 16 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 21 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 21 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1721:5 -1
     (nil))
(insn 19 18 25 3 (set (reg:SI 117 [ _7 ])
        (lshiftrt:SI (reg/v:SI 119 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:34 147 {*arm_shiftsi3}
     (nil))
(insn 25 19 22 3 (set (reg/f:SI 126)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1721:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 22 25 23 3 (set (reg:SI 124)
        (and:SI (reg/v:SI 119 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:81 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ IRQn ])
        (nil)))
(insn 23 22 26 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1721:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 26 23 24 3 (set (reg:SI 127)
        (plus:SI (reg:SI 117 [ _7 ])
            (const_int 32 [0x20]))) "../Drivers/CMSIS/Include/core_cm4.h":1721:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(insn 24 26 27 3 (set (reg:SI 118 [ _8 ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/CMSIS/Include/core_cm4.h":1721:45 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(insn 27 24 28 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 127)
                    (const_int 4 [0x4]))
                (reg/f:SI 126)) [1 MEM[(struct NVIC_Type *)3758153984B].ICER[_7]+0 S4 A32])
        (reg:SI 118 [ _8 ])) "../Drivers/CMSIS/Include/core_cm4.h":1721:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/f:SI 126)
            (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
                (nil)))))
(debug_insn 28 27 29 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1722:5 -1
     (nil))
(debug_insn 29 28 30 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 31 30 32 3 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1723:5 -1
     (nil))
(debug_insn 33 32 34 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":933:27 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 35 34 38 3 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(debug_insn 38 35 39 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":229:3 -1
     (nil))
(code_label 39 38 40 4 17 (nil) [1 uses])
(note 40 39 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 40 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_SystemReset (HAL_NVIC_SystemReset, funcdef_no=333, decl_uid=7666, cgraph_uid=337, symbol_order=336) (executed once)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 117 uninteresting
Ignoring reg 116 with equiv init insn
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;;
;; Loop 1
;;  header 3, latch 3
;;  depth 1, outer 0
;;  nodes: 3
;; 2 succs { 3 }
;; 3 succs { 3 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 12 (nil))

Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: LO_REGS:0,0 HI_REGS:18,18 CALLER_SAVE_REGS:18,18 EVEN_REG:18,18 GENERAL_REGS:18,18 VFP_D0_D7_REGS:405,405 VFP_LO_REGS:405,405 ALL_REGS:405,405 MEM:270,270
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:36,36 CALLER_SAVE_REGS:36,36 EVEN_REG:36,36 GENERAL_REGS:36,36 VFP_D0_D7_REGS:540,540 VFP_LO_REGS:540,540 ALL_REGS:540,540 MEM:360,360
  a2(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:270,270 VFP_LO_REGS:270,270 ALL_REGS:270,270 MEM:180,180
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:18,18 CALLER_SAVE_REGS:18,18 EVEN_REG:18,18 GENERAL_REGS:18,18 VFP_D0_D7_REGS:270,270 VFP_LO_REGS:270,270 ALL_REGS:270,270 MEM:180,180

   Insn 22(l0): point = 0
   Insn 18(l0): point = 2
   Insn 38(l0): point = 4
   Insn 14(l0): point = 6
   Insn 13(l0): point = 8
   Insn 37(l0): point = 10
   Insn 12(l0): point = 12
   Insn 10(l0): point = 14
   Insn 34(l1): point = 17
   Insn 26(l1): point = 19
 a0(r116): [3..12]
 a1(r115): [3..10]
 a2(r117): [5..6]
 a3(r113): [7..8]
Compressing live ranges: from 22 to 4 - 18%
Ranges after the compression:
 a0(r116): [0..3]
 a1(r115): [0..3]
 a2(r117): [0..1]
 a3(r113): [2..3]
+++Allocating 32 bytes for conflict table (uncompressed size 32)
;; a0(r116,l0) conflicts: a2(r117,l0) a1(r115,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts: a2(r117,l0) a0(r116,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r117,l0) conflicts: a0(r116,l0) a1(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r113,l0) conflicts: a0(r116,l0) a1(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a2(r117)<->a3(r113)@1:shuffle
  regions=2, blocks=4, points=4
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 3 2
    all: 0r116 1r115 2r117 3r113
    modified regnos: 113 115 116 117
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1980
      Allocno a0r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a2r117-a3r113 (freq=1):
        Result (freq=36): a2r117(18) a3r113(18)
      Pushing a0(r116,l0)(cost 0)
      Pushing a3(r113,l0)(cost 0)
      Pushing a2(r117,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r117,l0)  -- assign reg 2
      Popping a3(r113,l0)  -- assign reg 2
      Popping a0(r116,l0)  -- assign reg 1
Disposition:
    3:r113 l0     2    1:r115 l0     3    0:r116 l0     1    2:r117 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_SystemReset

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,3u} r13={1d,3u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,3u} r103={1d,2u} r113={1d,1u} r115={2d,2u} r116={1d,2u} r117={1d,1u} 
;;    total ref usage 47{30d,17u,0e} in 22{22 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 15 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":239:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1933:34 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1935:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 10 9 11 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1937:3 -1
     (nil))
(insn 12 11 37 2 (set (reg/f:SI 116)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1938:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 37 12 13 2 (set (reg:SI 115 [ _4 ])
        (const_int 100270084 [0x5fa0004])) "../Drivers/CMSIS/Include/core_cm4.h":1937:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 100270084 [0x5fa0004])
        (nil)))
(insn 13 37 14 2 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1938:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 38 2 (set (reg:SI 117)
        (and:SI (reg:SI 113 [ _2 ])
            (const_int 1792 [0x700]))) "../Drivers/CMSIS/Include/core_cm4.h":1938:40 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 38 14 18 2 (set (reg:SI 115 [ _4 ])
        (ior:SI (reg:SI 117)
            (reg:SI 115 [ _4 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1937:17 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 18 38 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])
        (reg:SI 115 [ _4 ])) "../Drivers/CMSIS/Include/core_cm4.h":1937:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
            (nil))))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1940:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 22 21 28 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(code_label 28 22 23 3 22 (nil) [1 uses])
(note 23 28 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1942:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1944:5 -1
     (nil))
(insn 26 25 27 3 (parallel [
            (asm_input/v ("nop") ../Drivers/CMSIS/Include/core_cm4.h:1944)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1944:5 -1
     (nil))
(debug_insn 27 26 34 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1942:8 -1
     (nil))
(jump_insn 34 27 35 3 (set (pc)
        (label_ref 28)) 284 {*arm_jump}
     (nil)
 -> 28)
(barrier 35 34 0)

;; Function HAL_SYSTICK_Config (HAL_SYSTICK_Config, funcdef_no=334, decl_uid=7668, cgraph_uid=338, symbol_order=337)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 125 uninteresting
Reg 113 uninteresting
Reg 116: local to bb 3 def dominates all uses has unique first use
Reg 117: local to bb 3 def dominates all uses has unique first use
Reg 121: local to bb 3 def dominates all uses has unique first use
Reg 118: local to bb 3 def dominates all uses has unique first use
Reg 123: local to bb 3 def dominates all uses has unique first use
Ignoring reg 116 with equiv init insn
Ignoring reg 117 with equiv init insn
Ignoring reg 118 with equiv init insn
Ignoring reg 121 with equiv init insn
Ignoring reg 123 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 4 3 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 19 (nil))
init_insns for 117: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 118: (insn_list:REG_DEP_TRUE 28 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 35 (nil))
init_insns for 123: (insn_list:REG_DEP_TRUE 39 (nil))

Pass 1 for finding pseudo/allocno costs

    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r114,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:39600,39600 VFP_LO_REGS:39600,39600 ALL_REGS:39600,39600 MEM:26400,26400
  a2(r123,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a3(r121,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a4(r117,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a5(r118,l0) costs: GENERAL_REGS:0,0 MEM:13200,13200
  a6(r113,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:39900,39900 VFP_LO_REGS:39900,39900 ALL_REGS:39900,39900 MEM:26600,26600
  a7(r125,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 49(l0): point = 0
   Insn 48(l0): point = 2
   Insn 5(l0): point = 5
   Insn 56(l0): point = 8
   Insn 40(l0): point = 10
   Insn 36(l0): point = 12
   Insn 4(l0): point = 14
   Insn 30(l0): point = 16
   Insn 39(l0): point = 18
   Insn 20(l0): point = 20
   Insn 28(l0): point = 22
   Insn 35(l0): point = 24
   Insn 27(l0): point = 26
   Insn 19(l0): point = 28
   Insn 16(l0): point = 31
   Insn 15(l0): point = 33
   Insn 12(l0): point = 35
   Insn 55(l0): point = 37
 a0(r114): [8..14] [3..5]
 a1(r116): [11..28]
 a2(r123): [11..18]
 a3(r121): [13..24]
 a4(r117): [17..26]
 a5(r118): [17..22]
 a6(r113): [21..35]
 a7(r125): [36..37]
Compressing live ranges: from 40 to 10 - 25%
Ranges after the compression:
 a0(r114): [0..3]
 a1(r116): [2..7]
 a2(r123): [2..5]
 a3(r121): [2..7]
 a4(r117): [4..7]
 a5(r118): [4..7]
 a6(r113): [6..7]
 a7(r125): [8..9]
+++Allocating 56 bytes for conflict table (uncompressed size 64)
;; a0(r114,l0) conflicts: a2(r123,l0) a1(r116,l0) a3(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts: a0(r114,l0) a2(r123,l0) a3(r121,l0) a4(r117,l0) a5(r118,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r123,l0) conflicts: a0(r114,l0) a1(r116,l0) a3(r121,l0) a4(r117,l0) a5(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r121,l0) conflicts: a0(r114,l0) a2(r123,l0) a1(r116,l0) a4(r117,l0) a5(r118,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a2(r123,l0) a1(r116,l0) a3(r121,l0) a5(r118,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r118,l0) conflicts: a2(r123,l0) a1(r116,l0) a3(r121,l0) a4(r117,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r113,l0) conflicts: a1(r116,l0) a3(r121,l0) a4(r117,l0) a5(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r125,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a6(r113)<->a7(r125)@125:shuffle
  pref0:a0(r114)<-hr0@2000
  pref1:a7(r125)<-hr0@2000
  regions=1, blocks=6, points=10
    allocnos=8 (big 0), copies=1, conflicts=0, ranges=8

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r114 1r116 2r123 3r121 4r117 5r118 6r113 7r125
    modified regnos: 113 114 116 117 118 121 123 125
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@456800
      Allocno a0r114 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r125 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a6r113-a7r125 (freq=125):
        Result (freq=4660): a6r113(2660) a7r125(2000)
      Pushing a5(r118,l0)(cost 0)
      Pushing a4(r117,l0)(cost 0)
      Pushing a2(r123,l0)(cost 0)
      Pushing a3(r121,l0)(cost 0)
      Pushing a0(r114,l0)(cost 0)
      Pushing a1(r116,l0)(cost 0)
      Pushing a7(r125,l0)(cost 0)
      Pushing a6(r113,l0)(cost 0)
      Popping a6(r113,l0)  -- assign reg 0
      Popping a7(r125,l0)  -- assign reg 0
      Popping a1(r116,l0)  -- assign reg 3
      Popping a0(r114,l0)  -- assign reg 0
      Popping a3(r121,l0)  -- assign reg 2
      Popping a2(r123,l0)  -- assign reg 1
      Popping a4(r117,l0)  -- assign reg 4
      Popping a5(r118,l0)  -- assign reg 12
Disposition:
    6:r113 l0     0    0:r114 l0     0    1:r116 l0     3    4:r117 l0     4
    5:r118 l0    12    3:r121 l0     2    2:r123 l0     1    7:r125 l0     0
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSTICK_Config

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,2u} r114={2d,1u} r116={1d,3u} r117={1d,1u} r118={1d,1u} r121={1d,2u} r123={1d,1u} r125={1d,2u} 
;;    total ref usage 72{36d,36u,0e} in 35{35 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 3 2 NOTE_INSN_DELETED)
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 3 55 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":251:4 -1
     (nil))
(insn 55 8 9 2 (set (reg:SI 125)
        (reg:SI 0 r0 [ TicksNumb ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":250:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TicksNumb ])
        (nil)))
(debug_insn 9 55 10 2 (var_location:SI ticks (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":251:4 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":2017:26 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2019:3 -1
     (nil))
(insn 12 11 15 2 (set (reg:SI 113 [ _3 ])
        (plus:SI (reg:SI 125)
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/CMSIS/Include/core_cm4.h":2019:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 15 12 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _3 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/CMSIS/Include/core_cm4.h":2019:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":2019:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 54)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2024:3 -1
     (nil))
(insn 19 18 27 3 (set (reg/f:SI 116)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/CMSIS/Include/core_cm4.h":2024:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 27 19 35 3 (set (reg/f:SI 117)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 35 27 28 3 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/CMSIS/Include/core_cm4.h":2026:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 28 35 20 3 (set (reg:SI 118)
        (const_int 240 [0xf0])) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 240 [0xf0])
        (nil)))
(insn 20 28 21 3 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 20 [0x14])) [1 MEM[(struct SysTick_Type *)3758153744B].LOAD+0 S4 A32])
        (reg:SI 113 [ _3 ])) "../Drivers/CMSIS/Include/core_cm4.h":2024:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _3 ])
        (nil)))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 22 21 23 3 (var_location:QI IRQn (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 23 22 24 3 (var_location:SI priority (const_int 15 [0xf])) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1809:22 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1811:3 -1
     (nil))
(debug_insn 26 25 39 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1817:5 -1
     (nil))
(insn 39 26 30 3 (set (reg:SI 123)
        (const_int 7 [0x7])) "../Drivers/CMSIS/Include/core_cm4.h":2027:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))
(insn 30 39 31 3 (set (mem/v:QI (plus:SI (reg/f:SI 117)
                (const_int 35 [0x23])) [0 MEM[(struct SCB_Type *)3758157056B].SHP[11]+0 S1 A8])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/CMSIS/Include/core_cm4.h":1817:46 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/f:SI 117)
            (nil))))
(debug_insn 31 30 32 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 32 31 33 3 (var_location:SI priority (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":2025:3 -1
     (nil))
(debug_insn 33 32 4 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2026:3 -1
     (nil))
(insn 4 33 36 3 (set (reg:SI 114 [ <retval> ])
        (reg:SI 121)) "../Drivers/CMSIS/Include/core_cm4.h":2030:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 36 4 37 3 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 24 [0x18])) [1 MEM[(struct SysTick_Type *)3758153744B].VAL+0 S4 A64])
        (reg:SI 121)) "../Drivers/CMSIS/Include/core_cm4.h":2026:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 37 36 40 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2027:3 -1
     (nil))
(insn 40 37 41 3 (set (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 123)) "../Drivers/CMSIS/Include/core_cm4.h":2027:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg/f:SI 116)
            (nil))))
(debug_insn 41 40 56 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":2030:3 -1
     (nil))
(jump_insn 56 41 57 3 (set (pc)
        (label_ref 47)) "../Drivers/CMSIS/Include/core_cm4.h":2030:10 284 {*arm_jump}
     (nil)
 -> 47)
(barrier 57 56 54)
(code_label 54 57 53 4 27 (nil) [1 uses])
(note 53 54 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 53 44 4 (set (reg:SI 114 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":2021:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 44 5 47 4 (var_location:SI ticks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":251:11 -1
     (nil))
(code_label 47 44 50 5 25 (nil) [1 uses])
(note 50 47 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 48 50 49 5 (set (reg/i:SI 0 r0)
        (reg:SI 114 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":252:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ <retval> ])
        (nil)))
(insn 49 48 59 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":252:1 -1
     (nil))
(note 59 49 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_GetPriorityGrouping (HAL_NVIC_GetPriorityGrouping, funcdef_no=335, decl_uid=7670, cgraph_uid=339, symbol_order=338)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116 uninteresting
Reg 113 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 17(l0): point = 0
   Insn 16(l0): point = 2
   Insn 9(l0): point = 4
   Insn 8(l0): point = 6
 a0(r113): [3..4]
 a1(r116): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r116): [2..3]
+++Allocating 0 bytes for conflict table (uncompressed size 16)
;; a0(r113,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  pref0:a0(r113)<-hr0@125
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r116
    modified regnos: 113 116
    border:
    Pressure: GENERAL_REGS=1
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@80500
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a1(r116,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a1(r116,l0)  -- assign reg 3
Disposition:
    0:r113 l0     0    1:r116 l0     3
New iteration of spill/restore move
+++Costs: overall -250, reg -250, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_GetPriorityGrouping

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r116={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 2 11 2 NOTE_INSN_DELETED)
(note 11 10 5 2 NOTE_INSN_DELETED)
(debug_insn 5 11 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":280:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1667:26 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1669:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 116)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 9 8 16 2 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (nil)))
(insn 16 9 17 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 113 [ _2 ])
            (const_int 3 [0x3])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":281:1 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 17 16 20 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":281:1 -1
     (nil))
(note 20 17 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_GetPriority (HAL_NVIC_GetPriority, funcdef_no=336, decl_uid=7675, cgraph_uid=340, symbol_order=339)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Adding REG_EQUIV to insn 87 for source of insn 88
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 165: local to bb 2 def dominates all uses has unique first use
Reg 166: local to bb 2 def dominates all uses has unique first use
Reg 167: local to bb 2 def dominates all uses has unique first use
Reg 164: local to bb 2 def dominates all uses has unique first use
Reg 136: def dominates all uses has unique first use
Reg 138: def dominates all uses has unique first use
Reg 145 uninteresting
Reg 149 uninteresting
Reg 154 uninteresting
Reg 113 uninteresting
Reg 156 uninteresting
Reg 158 uninteresting
Reg 157 uninteresting
Reg 161 uninteresting
Reg 160 uninteresting
Ignoring reg 163, has equiv memory
Reg 136 not local to one basic block
Reg 138 not local to one basic block
Found def insn 103 for 164 to be not moveable
Found def insn 104 for 165 to be not moveable
Found def insn 105 for 166 to be not moveable
Found def insn 106 for 167 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 158: (insn_list:REG_DEP_TRUE 76 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 84 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 88 (nil))

Pass 1 for finding pseudo/allocno costs

    r167: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r166: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r164: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r134,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r137,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r163,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a5(r160,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r115,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a7(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a9(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a10(r158,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a11(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a12(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a13(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a14(r154,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12300,12300 VFP_LO_REGS:12300,12300 ALL_REGS:12300,12300 MEM:8200,8200
  a15(r151,l0) costs: LO_REGS:0,0 HI_REGS:820,820 CALLER_SAVE_REGS:820,820 EVEN_REG:820,820 GENERAL_REGS:820,820 VFP_D0_D7_REGS:24600,24600 VFP_LO_REGS:24600,24600 ALL_REGS:24600,24600 MEM:16400,16400
  a16(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:12300,12300 VFP_LO_REGS:12300,12300 ALL_REGS:12300,12300 MEM:8200,8200
  a17(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a18(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a19(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:35400,35400 VFP_LO_REGS:35400,35400 ALL_REGS:35400,35400 MEM:23600,23600
  a20(r164,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a21(r167,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a22(r166,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a23(r165,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 90(l0): point = 0
   Insn 88(l0): point = 2
   Insn 87(l0): point = 4
   Insn 85(l0): point = 6
   Insn 84(l0): point = 8
   Insn 8(l0): point = 11
   Insn 121(l0): point = 14
   Insn 7(l0): point = 16
   Insn 79(l0): point = 18
   Insn 77(l0): point = 20
   Insn 76(l0): point = 22
   Insn 74(l0): point = 24
   Insn 72(l0): point = 27
   Insn 71(l0): point = 29
   Insn 68(l0): point = 31
   Insn 65(l0): point = 33
   Insn 64(l0): point = 35
   Insn 59(l0): point = 37
   Insn 49(l0): point = 40
   Insn 45(l0): point = 42
   Insn 124(l0): point = 44
   Insn 40(l0): point = 46
   Insn 123(l0): point = 48
   Insn 119(l0): point = 51
   Insn 32(l0): point = 53
   Insn 28(l0): point = 55
   Insn 127(l0): point = 57
   Insn 126(l0): point = 59
   Insn 21(l0): point = 62
   Insn 20(l0): point = 64
   Insn 5(l0): point = 66
   Insn 4(l0): point = 68
   Insn 3(l0): point = 70
   Insn 103(l0): point = 72
   Insn 106(l0): point = 74
   Insn 105(l0): point = 76
   Insn 104(l0): point = 78
 a0(r138): [1..66]
 a1(r134): [14..18] [1..11]
 a2(r137): [3..68]
 a3(r163): [3..4]
 a4(r130): [51..53] [5..40]
 a5(r160): [5..6]
 a6(r115): [7..35]
 a7(r161): [7..8]
 a8(r117): [17..24]
 a9(r157): [19..20]
 a10(r158): [21..22]
 a11(r113): [25..37]
 a12(r156): [30..31]
 a13(r136): [38..70]
 a14(r154): [41..42]
 a15(r151): [43..48]
 a16(r149): [45..46]
 a17(r135): [60..64] [47..50]
 a18(r145): [54..55]
 a19(r142): [56..59]
 a20(r164): [65..72]
 a21(r167): [67..74]
 a22(r166): [69..76]
 a23(r165): [71..78]
Compressing live ranges: from 81 to 38 - 46%
Ranges after the compression:
 a0(r138): [0..31]
 a1(r134): [0..7]
 a2(r137): [0..33]
 a3(r163): [0..1]
 a4(r130): [22..23] [2..15]
 a5(r160): [2..3]
 a6(r115): [4..13]
 a7(r161): [4..5]
 a8(r117): [6..11]
 a9(r157): [8..9]
 a10(r158): [10..11]
 a11(r113): [12..13]
 a12(r156): [12..13]
 a13(r136): [14..35]
 a14(r154): [16..17]
 a15(r151): [18..21]
 a16(r149): [18..19]
 a17(r135): [28..29] [20..21]
 a18(r145): [24..25]
 a19(r142): [26..27]
 a20(r164): [30..37]
 a21(r167): [32..37]
 a22(r166): [34..37]
 a23(r165): [36..37]
+++Allocating 192 bytes for conflict table (uncompressed size 192)
;; a0(r138,l0) conflicts: a3(r163,l0) a1(r134,l0) a2(r137,l0) a5(r160,l0) a4(r130,l0) a7(r161,l0) a6(r115,l0) a8(r117,l0) a9(r157,l0) a10(r158,l0) a11(r113,l0) a12(r156,l0) a13(r136,l0) a14(r154,l0) a16(r149,l0) a15(r151,l0) a17(r135,l0) a18(r145,l0) a19(r142,l0) a20(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r134,l0) conflicts: a3(r163,l0) a0(r138,l0) a2(r137,l0) a5(r160,l0) a4(r130,l0) a7(r161,l0) a6(r115,l0) a8(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r137,l0) conflicts: a3(r163,l0) a1(r134,l0) a0(r138,l0) a5(r160,l0) a4(r130,l0) a7(r161,l0) a6(r115,l0) a8(r117,l0) a9(r157,l0) a10(r158,l0) a11(r113,l0) a12(r156,l0) a13(r136,l0) a14(r154,l0) a16(r149,l0) a15(r151,l0) a17(r135,l0) a18(r145,l0) a19(r142,l0) a20(r164,l0) a21(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r163,l0) conflicts: a1(r134,l0) a0(r138,l0) a2(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r130,l0) conflicts: a1(r134,l0) a0(r138,l0) a2(r137,l0) a5(r160,l0) a7(r161,l0) a6(r115,l0) a8(r117,l0) a9(r157,l0) a10(r158,l0) a11(r113,l0) a12(r156,l0) a13(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r160,l0) conflicts: a1(r134,l0) a0(r138,l0) a2(r137,l0) a4(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r115,l0) conflicts: a1(r134,l0) a0(r138,l0) a2(r137,l0) a4(r130,l0) a7(r161,l0) a8(r117,l0) a9(r157,l0) a10(r158,l0) a11(r113,l0) a12(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r161,l0) conflicts: a1(r134,l0) a0(r138,l0) a2(r137,l0) a4(r130,l0) a6(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r117,l0) conflicts: a1(r134,l0) a0(r138,l0) a2(r137,l0) a4(r130,l0) a6(r115,l0) a9(r157,l0) a10(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r157,l0) conflicts: a0(r138,l0) a2(r137,l0) a4(r130,l0) a6(r115,l0) a8(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r158,l0) conflicts: a0(r138,l0) a2(r137,l0) a4(r130,l0) a6(r115,l0) a8(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r113,l0) conflicts: a0(r138,l0) a2(r137,l0) a4(r130,l0) a6(r115,l0) a12(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r156,l0) conflicts: a0(r138,l0) a2(r137,l0) a4(r130,l0) a6(r115,l0) a11(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r136,l0) conflicts: a0(r138,l0) a2(r137,l0) a4(r130,l0) a14(r154,l0) a16(r149,l0) a15(r151,l0) a17(r135,l0) a18(r145,l0) a19(r142,l0) a20(r164,l0) a21(r167,l0) a22(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r154,l0) conflicts: a0(r138,l0) a2(r137,l0) a13(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r151,l0) conflicts: a0(r138,l0) a2(r137,l0) a13(r136,l0) a16(r149,l0) a17(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r149,l0) conflicts: a0(r138,l0) a2(r137,l0) a13(r136,l0) a15(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r135,l0) conflicts: a0(r138,l0) a2(r137,l0) a13(r136,l0) a15(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r145,l0) conflicts: a0(r138,l0) a2(r137,l0) a13(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r142,l0) conflicts: a0(r138,l0) a2(r137,l0) a13(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r164,l0) conflicts: a0(r138,l0) a2(r137,l0) a13(r136,l0) a21(r167,l0) a22(r166,l0) a23(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r167,l0) conflicts: a2(r137,l0) a13(r136,l0) a20(r164,l0) a22(r166,l0) a23(r165,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a22(r166,l0) conflicts: a13(r136,l0) a20(r164,l0) a21(r167,l0) a23(r165,l0)
;;     total conflict hard regs: 0 3
;;     conflict hard regs: 0 3

;; a23(r165,l0) conflicts: a20(r164,l0) a21(r167,l0) a22(r166,l0)
;;     total conflict hard regs: 0 2-3
;;     conflict hard regs: 0 2-3


  cp0:a5(r160)<->a7(r161)@125:shuffle
  cp1:a5(r160)<->a6(r115)@125:shuffle
  cp2:a3(r163)<->a4(r130)@125:shuffle
  cp3:a3(r163)<->a5(r160)@125:shuffle
  cp4:a8(r117)<->a11(r113)@62:shuffle
  cp5:a9(r157)<->a10(r158)@62:shuffle
  cp6:a1(r134)<->a9(r157)@62:shuffle
  cp7:a11(r113)<->a13(r136)@125:shuffle
  cp8:a16(r149)<->a17(r135)@51:shuffle
  cp9:a4(r130)<->a14(r154)@51:shuffle
  cp10:a17(r135)<->a19(r142)@73:shuffle
  cp11:a4(r130)<->a18(r145)@73:shuffle
  cp12:a13(r136)<->a23(r165)@1000:move
  cp13:a2(r137)<->a22(r166)@1000:move
  cp14:a0(r138)<->a21(r167)@1000:move
  cp15:a17(r135)<->a20(r164)@125:shuffle
  pref0:a23(r165)<-hr1@2000
  pref1:a22(r166)<-hr2@2000
  pref2:a21(r167)<-hr3@2000
  pref3:a20(r164)<-hr0@2000
  regions=1, blocks=9, points=38
    allocnos=24 (big 0), copies=16, conflicts=0, ranges=26

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r138 1r134 2r137 3r163 4r130 5r160 6r115 7r161 8r117 9r157 10r158 11r113 12r156 13r136 14r154 15r151 16r149 17r135 18r145 19r142 20r164 21r167 22r166 23r165
    modified regnos: 113 115 117 130 134 135 136 137 138 142 145 149 151 154 156 157 158 160 161 163 164 165 166 167
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@902400
          2:( 1-12 14)@116000
            3:( 1-2 4-12 14)@116000
              4:( 1 4-12 14)@116000
      Allocno a0r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r164 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a21r167 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a22r166 of ALL_REGS(46) has 12 avail. regs  1-2 4-12 14, node:  1-2 4-12 14 (confl regs =  0 3 13 15 48-106)
      Allocno a23r165 of ALL_REGS(46) has 11 avail. regs  1 4-12 14, node:  1 4-12 14 (confl regs =  0 2-3 13 15 48-106)
      Forming thread by copy 12:a13r136-a23r165 (freq=1000):
        Result (freq=4000): a13r136(2000) a23r165(2000)
      Forming thread by copy 0:a5r160-a7r161 (freq=125):
        Result (freq=4000): a5r160(2000) a7r161(2000)
      Forming thread by copy 2:a3r163-a4r130 (freq=125):
        Result (freq=5500): a3r163(2000) a4r130(3500)
      Forming thread by copy 7:a11r113-a13r136 (freq=125):
        Result (freq=7500): a11r113(3500) a13r136(2000) a23r165(2000)
      Forming thread by copy 15:a17r135-a20r164 (freq=125):
        Result (freq=5000): a17r135(2000) a20r164(3000)
      Forming thread by copy 10:a17r135-a19r142 (freq=73):
        Result (freq=7360): a17r135(2000) a19r142(2360) a20r164(3000)
      Forming thread by copy 11:a4r130-a18r145 (freq=73):
        Result (freq=6680): a3r163(2000) a18r145(1180) a4r130(3500)
      Forming thread by copy 4:a8r117-a11r113 (freq=62):
        Result (freq=9000): a8r117(1500) a11r113(3500) a13r136(2000) a23r165(2000)
      Forming thread by copy 5:a9r157-a10r158 (freq=62):
        Result (freq=2000): a9r157(1000) a10r158(1000)
      Forming thread by copy 6:a1r134-a9r157 (freq=62):
        Result (freq=4000): a1r134(2000) a9r157(1000) a10r158(1000)
      Forming thread by copy 8:a16r149-a17r135 (freq=51):
        Result (freq=8180): a16r149(820) a17r135(2000) a19r142(2360) a20r164(3000)
      Forming thread by copy 9:a4r130-a14r154 (freq=51):
        Result (freq=7500): a3r163(2000) a14r154(820) a18r145(1180) a4r130(3500)
      Pushing a15(r151,l0)(cost 0)
      Pushing a22(r166,l0)(cost 0)
      Pushing a21(r167,l0)(cost 0)
      Pushing a12(r156,l0)(cost 0)
      Pushing a6(r115,l0)(cost 0)
      Pushing a7(r161,l0)(cost 0)
      Pushing a5(r160,l0)(cost 0)
      Pushing a10(r158,l0)(cost 0)
      Pushing a9(r157,l0)(cost 0)
      Forming thread by copy 14:a0r138-a21r167 (freq=1000):
        Result (freq=4000): a0r138(2000) a21r167(2000)
        Making a0(r138,l0) colorable
      Forming thread by copy 13:a2r137-a22r166 (freq=1000):
        Result (freq=4000): a2r137(2000) a22r166(2000)
        Making a2(r137,l0) colorable
      Pushing a2(r137,l0)(cost 20000)
      Pushing a1(r134,l0)(cost 0)
      Pushing a0(r138,l0)(cost 20000)
      Pushing a14(r154,l0)(cost 0)
      Pushing a18(r145,l0)(cost 0)
      Pushing a3(r163,l0)(cost 0)
      Pushing a4(r130,l0)(cost 0)
      Pushing a16(r149,l0)(cost 0)
      Pushing a17(r135,l0)(cost 0)
      Pushing a19(r142,l0)(cost 0)
      Pushing a20(r164,l0)(cost 0)
      Pushing a8(r117,l0)(cost 0)
      Pushing a13(r136,l0)(cost 0)
      Pushing a23(r165,l0)(cost 0)
      Pushing a11(r113,l0)(cost 0)
      Popping a11(r113,l0)  -- assign reg 1
      Popping a23(r165,l0)  -- assign reg 1
      Popping a13(r136,l0)  -- assign reg 1
      Popping a8(r117,l0)  -- assign reg 1
      Popping a20(r164,l0)  -- assign reg 0
      Popping a19(r142,l0)  -- assign reg 0
      Popping a17(r135,l0)  -- assign reg 0
      Popping a16(r149,l0)  -- assign reg 0
      Popping a4(r130,l0)  -- assign reg 0
      Popping a3(r163,l0)  -- assign reg 0
      Popping a18(r145,l0)  -- assign reg 0
      Popping a14(r154,l0)  -- assign reg 0
      Popping a0(r138,l0)  -- assign reg 3
      Popping a1(r134,l0)  -- assign reg 4
      Popping a2(r137,l0)  -- assign reg 2
      Popping a9(r157,l0)  -- assign reg 4
      Popping a10(r158,l0)  -- assign reg 4
      Popping a5(r160,l0)  -- assign reg 1
      Popping a7(r161,l0)  -- assign reg 1
      Popping a6(r115,l0)  -- assign reg 12
      Popping a12(r156,l0)  -- assign reg 4
      Popping a21(r167,l0)  -- assign reg 3
      Popping a22(r166,l0)  -- assign reg 2
      Popping a15(r151,l0)  -- assign reg 4
Disposition:
   11:r113 l0     1    6:r115 l0    12    8:r117 l0     1    4:r130 l0     0
    1:r134 l0     4   17:r135 l0     0   13:r136 l0     1    2:r137 l0     2
    0:r138 l0     3   19:r142 l0     0   18:r145 l0     0   16:r149 l0     0
   15:r151 l0     4   14:r154 l0     0   12:r156 l0     4    9:r157 l0     4
   10:r158 l0     4    5:r160 l0     1    7:r161 l0     1    3:r163 l0     0
   20:r164 l0     0   23:r165 l0     1   22:r166 l0     2   21:r167 l0     3
New iteration of spill/restore move
+++Costs: overall -112000, reg -112000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_GetPriority

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,8u} r103={1d,7u} r113={1d,4u} r115={2d,3u,1e} r117={1d,2u,1e} r130={3d,4u} r134={2d,1u} r135={1d,2u} r136={1d,2u} r137={1d,2u,1e} r138={1d,2u} r142={2d,2u} r145={1d,1u} r149={1d,1u} r151={2d,2u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,3u} r165={1d,1u} r166={1d,1u} r167={1d,1u} 
;;    total ref usage 139{58d,78u,3e} in 66{66 regular + 0 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 9 6 2 NOTE_INSN_DELETED)
(note 6 2 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 6 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":307:3 -1
     (nil))
(debug_insn 12 11 104 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(insn 104 12 105 2 (set (reg:SI 165)
        (reg:SI 1 r1 [ PriorityGroup ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ PriorityGroup ])
        (nil)))
(insn 105 104 106 2 (set (reg:SI 166)
        (reg:SI 2 r2 [ pPreemptPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pPreemptPriority ])
        (nil)))
(insn 106 105 103 2 (set (reg:SI 167)
        (reg:SI 3 r3 [ pSubPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ pSubPriority ])
        (nil)))
(insn 103 106 13 2 (set (reg:SI 164)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(debug_insn 13 103 14 2 (var_location:QI IRQn (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1831:26 -1
     (nil))
(debug_insn 15 14 3 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1834:3 -1
     (nil))
(insn 3 15 4 2 (set (reg/v:SI 136 [ PriorityGroup ])
        (reg:SI 165)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 137 [ pPreemptPriority ])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 5 4 20 2 (set (reg/v/f:SI 138 [ pSubPriority ])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":305:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 20 5 21 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 164)
                    (const_int 0 [0])))
            (set (reg/v:SI 135 [ IRQn ])
                (reg:SI 164))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1834:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1834:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 35)
(note 22 21 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 22 30 3 NOTE_INSN_DELETED)
(note 30 25 31 3 NOTE_INSN_DELETED)
(note 31 30 23 3 NOTE_INSN_DELETED)
(debug_insn 23 31 126 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1836:5 -1
     (nil))
(insn 126 23 127 3 (set (reg/f:SI 142)
        (plus:SI (reg/v:SI 135 [ IRQn ])
            (const_int -536870912 [0xffffffffe0000000]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 135 [ IRQn ])
        (nil)))
(insn 127 126 28 3 (set (reg/f:SI 142)
        (plus:SI (reg/f:SI 142)
            (const_int 57600 [0xe100]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:31 7 {*arm_addsi3}
     (nil))
(insn 28 127 32 3 (set (reg:SI 145 [ MEM[(struct NVIC_Type *)3758153984B].IP[_19] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 142)
                    (const_int 768 [0x300])) [0 MEM[(struct NVIC_Type *)3758153984B].IP[_19]+0 S1 A8]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))
(insn 32 28 119 3 (set (reg:SI 130 [ _30 ])
        (lshiftrt:SI (reg:SI 145 [ MEM[(struct NVIC_Type *)3758153984B].IP[_19] ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1836:64 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 145 [ MEM[(struct NVIC_Type *)3758153984B].IP[_19] ])
        (nil)))
(jump_insn 119 32 120 3 (set (pc)
        (label_ref 50)) "../Drivers/CMSIS/Include/core_cm4.h":1836:64 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 120 119 35)
(code_label 35 120 36 4 38 (nil) [1 uses])
(note 36 35 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 39 36 41 4 NOTE_INSN_DELETED)
(note 41 39 42 4 NOTE_INSN_DELETED)
(note 42 41 47 4 NOTE_INSN_DELETED)
(note 47 42 48 4 NOTE_INSN_DELETED)
(note 48 47 37 4 NOTE_INSN_DELETED)
(debug_insn 37 48 123 4 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1840:5 -1
     (nil))
(insn 123 37 40 4 (set (reg/f:SI 151)
        (const_int -536810244 [0xffffffffe000ecfc])) "../Drivers/CMSIS/Include/core_cm4.h":1840:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -536810244 [0xffffffffe000ecfc])
        (nil)))
(insn 40 123 124 4 (set (reg:SI 149)
        (and:SI (reg/v:SI 135 [ IRQn ])
            (const_int 15 [0xf]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:50 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 135 [ IRQn ])
        (nil)))
(insn 124 40 45 4 (set (reg/f:SI 151)
        (plus:SI (reg:SI 149)
            (reg/f:SI 151))) "../Drivers/CMSIS/Include/core_cm4.h":1840:31 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 45 124 49 4 (set (reg:SI 154 [ MEM[(struct SCB_Type *)3758157056B].SHP[_26] ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 151)
                    (const_int 24 [0x18])) [0 MEM[(struct SCB_Type *)3758157056B].SHP[_26]+0 S1 A8]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (nil)))
(insn 49 45 50 4 (set (reg:SI 130 [ _30 ])
        (lshiftrt:SI (reg:SI 154 [ MEM[(struct SCB_Type *)3758157056B].SHP[_26] ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1840:64 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 154 [ MEM[(struct SCB_Type *)3758157056B].SHP[_26] ])
        (nil)))
(code_label 50 49 51 5 39 (nil) [1 uses])
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 5 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 53 52 54 5 (var_location:SI Priority (reg:SI 130 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 54 53 55 5 (var_location:SI PriorityGroup (reg/v:SI 136 [ PriorityGroup ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI pPreemptPriority (reg/v/f:SI 137 [ pPreemptPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 56 55 57 5 (var_location:SI pSubPriority (reg/v/f:SI 138 [ pSubPriority ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1883:22 -1
     (nil))
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1885:3 -1
     (nil))
(insn 59 58 60 5 (set (reg/v:SI 113 [ PriorityGroupTmp ])
        (and:SI (reg/v:SI 136 [ PriorityGroup ])
            (const_int 7 [0x7]))) "../Drivers/CMSIS/Include/core_cm4.h":1885:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ PriorityGroup ])
        (nil)))
(debug_insn 60 59 61 5 (var_location:SI PriorityGroupTmp (reg/v:SI 113 [ PriorityGroupTmp ])) "../Drivers/CMSIS/Include/core_cm4.h":1885:12 -1
     (nil))
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1886:3 -1
     (nil))
(debug_insn 62 61 63 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1887:3 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1889:3 -1
     (nil))
(insn 64 63 65 5 (set (reg/v:SI 115 [ PreemptPriorityBits ])
        (minus:SI (const_int 7 [0x7])
            (reg/v:SI 113 [ PriorityGroupTmp ]))) "../Drivers/CMSIS/Include/core_cm4.h":1889:31 45 {*arm_subsi3_insn}
     (nil))
(insn 65 64 66 5 (parallel [
            (set (reg/v:SI 115 [ PreemptPriorityBits ])
                (umin:SI (reg/v:SI 115 [ PreemptPriorityBits ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1889:23 973 {*thumb2_uminsi3}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (nil)))
(debug_insn 66 65 67 5 (var_location:SI PreemptPriorityBits (reg/v:SI 115 [ PreemptPriorityBits ])) "../Drivers/CMSIS/Include/core_cm4.h":1889:23 -1
     (nil))
(debug_insn 67 66 68 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1890:3 -1
     (nil))
(insn 68 67 71 5 (set (reg:SI 156)
        (plus:SI (reg/v:SI 113 [ PriorityGroupTmp ])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:44 7 {*arm_addsi3}
     (nil))
(insn 71 68 72 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 156)
            (const_int 6 [0x6]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:109 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(jump_insn 72 71 73 5 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 102)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1890:109 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 102)
(note 73 72 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 75 73 78 6 NOTE_INSN_DELETED)
(note 78 75 74 6 NOTE_INSN_DELETED)
(insn 74 78 76 6 (set (reg:SI 117 [ iftmp.5_10 ])
        (plus:SI (reg/v:SI 113 [ PriorityGroupTmp ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:109 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 113 [ PriorityGroupTmp ])
        (nil)))
(insn 76 74 77 6 (set (reg:SI 158)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1893:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 77 76 79 6 (set (reg:SI 157)
        (ashift:SI (reg:SI 158)
            (reg:SI 117 [ iftmp.5_10 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1893:53 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
                (reg:SI 117 [ iftmp.5_10 ]))
            (nil))))
(insn 79 77 7 6 (set (reg:SI 134 [ _43 ])
        (and:SI (not:SI (reg:SI 157))
            (reg:SI 130 [ _30 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1893:53 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 7 79 121 6 (set (reg:SI 130 [ _30 ])
        (lshiftrt:SI (reg:SI 130 [ _30 ])
            (reg:SI 117 [ iftmp.5_10 ]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ iftmp.5_10 ])
        (nil)))
(jump_insn 121 7 122 6 (set (pc)
        (label_ref 80)) 284 {*arm_jump}
     (nil)
 -> 80)
(barrier 122 121 102)
(code_label 102 122 101 7 41 (nil) [1 uses])
(note 101 102 8 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 8 101 80 7 (set (reg:SI 134 [ _43 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 80 8 81 8 40 (nil) [1 uses])
(note 81 80 86 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 86 81 82 8 NOTE_INSN_DELETED)
(debug_insn 82 86 83 8 (var_location:SI SubPriorityBits (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":1890:23 -1
     (nil))
(debug_insn 83 82 84 8 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1892:3 -1
     (nil))
(insn 84 83 85 8 (set (reg:SI 161)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1892:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 85 84 87 8 (set (reg:SI 160)
        (ashift:SI (reg:SI 161)
            (reg/v:SI 115 [ PreemptPriorityBits ]))) "../Drivers/CMSIS/Include/core_cm4.h":1892:53 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg/v:SI 115 [ PreemptPriorityBits ])
            (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
                    (reg/v:SI 115 [ PreemptPriorityBits ]))
                (nil)))))
(insn 87 85 88 8 (set (reg:SI 163)
        (and:SI (not:SI (reg:SI 160))
            (reg:SI 130 [ _30 ]))) "../Drivers/CMSIS/Include/core_cm4.h":1892:53 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 130 [ _30 ])
            (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 137 [ pPreemptPriority ]) [1 *pPreemptPriority_4(D)+0 S4 A32])
                (nil)))))
(insn 88 87 89 8 (set (mem:SI (reg/v/f:SI 137 [ pPreemptPriority ]) [1 *pPreemptPriority_4(D)+0 S4 A32])
        (reg:SI 163)) "../Drivers/CMSIS/Include/core_cm4.h":1892:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ pPreemptPriority ])
            (nil))))
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1893:3 -1
     (nil))
(insn 90 89 91 8 (set (mem:SI (reg/v/f:SI 138 [ pSubPriority ]) [1 *pSubPriority_5(D)+0 S4 A32])
        (reg:SI 134 [ _43 ])) "../Drivers/CMSIS/Include/core_cm4.h":1893:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ pSubPriority ])
        (expr_list:REG_DEAD (reg:SI 134 [ _43 ])
            (nil))))
(debug_insn 91 90 92 8 (var_location:SI Priority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 92 91 93 8 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 93 92 94 8 (var_location:SI pPreemptPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 94 93 95 8 (var_location:SI pSubPriority (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 95 94 96 8 (var_location:SI PreemptPriorityBits (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(debug_insn 96 95 128 8 (var_location:SI PriorityGroupTmp (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":309:3 -1
     (nil))
(note 128 96 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_SetPendingIRQ (HAL_NVIC_SetPendingIRQ, funcdef_no=337, decl_uid=7679, cgraph_uid=341, symbol_order=340)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 128 uninteresting
Reg 117: local to bb 3 def dominates all uses has unique first use
Reg 126: local to bb 3 def dominates all uses has unique first use
Reg 125: local to bb 3 def dominates all uses has unique first use
Reg 127: local to bb 3 def dominates all uses has unique first use
Reg 118 uninteresting
Examining insn 19, def for 117
  all ok
Ignoring reg 125 with equiv init insn
Ignoring reg 126 with equiv init insn
Examining insn 26, def for 127
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 25 (nil))

Pass 1 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a1(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a3(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a4(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a5(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a6(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:32700,32700 VFP_LO_REGS:32700,32700 ALL_REGS:32700,32700 MEM:21800,21800
  a7(r128,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 27(l0): point = 1
   Insn 24(l0): point = 3
   Insn 26(l0): point = 5
   Insn 23(l0): point = 7
   Insn 22(l0): point = 9
   Insn 25(l0): point = 11
   Insn 19(l0): point = 13
   Insn 16(l0): point = 16
   Insn 15(l0): point = 18
   Insn 33(l0): point = 20
 a0(r126): [2..11]
 a1(r127): [2..5]
 a2(r118): [2..3]
 a3(r124): [4..9]
 a4(r125): [4..7]
 a5(r117): [6..13]
 a6(r119): [10..18]
 a7(r128): [19..20]
Compressing live ranges: from 23 to 10 - 43%
Ranges after the compression:
 a0(r126): [0..7]
 a1(r127): [0..3]
 a2(r118): [0..1]
 a3(r124): [2..5]
 a4(r125): [2..5]
 a5(r117): [4..7]
 a6(r119): [6..7]
 a7(r128): [8..9]
+++Allocating 56 bytes for conflict table (uncompressed size 64)
;; a0(r126,l0) conflicts: a2(r118,l0) a1(r127,l0) a3(r124,l0) a4(r125,l0) a5(r117,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r127,l0) conflicts: a2(r118,l0) a0(r126,l0) a3(r124,l0) a4(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a1(r127,l0) a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r124,l0) conflicts: a1(r127,l0) a0(r126,l0) a4(r125,l0) a5(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r125,l0) conflicts: a1(r127,l0) a0(r126,l0) a3(r124,l0) a5(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r117,l0) conflicts: a0(r126,l0) a3(r124,l0) a4(r125,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r119,l0) conflicts: a0(r126,l0) a5(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r128,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r124)<->a6(r119)@73:shuffle
  cp1:a1(r127)<->a5(r117)@73:shuffle
  cp2:a2(r118)<->a4(r125)@73:shuffle
  cp3:a2(r118)<->a3(r124)@73:shuffle
  cp4:a6(r119)<->a7(r128)@125:shuffle
  pref0:a7(r128)<-hr0@2000
  regions=1, blocks=5, points=10
    allocnos=8 (big 0), copies=5, conflicts=0, ranges=8

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r126 1r127 2r118 3r124 4r125 5r117 6r119 7r128
    modified regnos: 117 118 119 124 125 126 127 128
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@301200
      Allocno a0r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r128 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 4:a6r119-a7r128 (freq=125):
        Result (freq=5180): a6r119(2180) a7r128(3000)
      Forming thread by copy 0:a3r124-a6r119 (freq=73):
        Result (freq=6360): a3r124(1180) a6r119(2180) a7r128(3000)
      Forming thread by copy 1:a1r127-a5r117 (freq=73):
        Result (freq=2360): a1r127(1180) a5r117(1180)
      Forming thread by copy 2:a2r118-a4r125 (freq=73):
        Result (freq=2360): a2r118(1180) a4r125(1180)
      Pushing a0(r126,l0)(cost 0)
      Pushing a4(r125,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a5(r117,l0)(cost 0)
      Pushing a1(r127,l0)(cost 0)
      Pushing a3(r124,l0)(cost 0)
      Pushing a6(r119,l0)(cost 0)
      Pushing a7(r128,l0)(cost 0)
      Popping a7(r128,l0)  -- assign reg 0
      Popping a6(r119,l0)  -- assign reg 0
      Popping a3(r124,l0)  -- assign reg 0
      Popping a1(r127,l0)  -- assign reg 3
      Popping a5(r117,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 0
      Popping a4(r125,l0)  -- assign reg 2
      Popping a0(r126,l0)  -- assign reg 1
Disposition:
    5:r117 l0     3    2:r118 l0     0    6:r119 l0     0    3:r124 l0     0
    4:r125 l0     2    0:r126 l0     1    1:r127 l0     3    7:r128 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_SetPendingIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} 
;;    total ref usage 63{34d,28u,1e} in 17{17 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":322:3 -1
     (nil))
(debug_insn 7 6 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":325:3 -1
     (nil))
(insn 33 7 8 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":320:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(debug_insn 8 33 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":325:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1755:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1757:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 128)
                    (const_int 0 [0])))
            (set (reg/v:SI 119 [ IRQn ])
                (reg:SI 128))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1757:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1757:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 31)
(note 17 16 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 21 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 21 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1759:5 -1
     (nil))
(insn 19 18 25 3 (set (reg:SI 117 [ _7 ])
        (lshiftrt:SI (reg/v:SI 119 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:34 147 {*arm_shiftsi3}
     (nil))
(insn 25 19 22 3 (set (reg/f:SI 126)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1759:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 22 25 23 3 (set (reg:SI 124)
        (and:SI (reg/v:SI 119 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:81 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ IRQn ])
        (nil)))
(insn 23 22 26 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1759:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 26 23 24 3 (set (reg:SI 127)
        (plus:SI (reg:SI 117 [ _7 ])
            (const_int 64 [0x40]))) "../Drivers/CMSIS/Include/core_cm4.h":1759:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(insn 24 26 27 3 (set (reg:SI 118 [ _8 ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/CMSIS/Include/core_cm4.h":1759:45 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(insn 27 24 30 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 127)
                    (const_int 4 [0x4]))
                (reg/f:SI 126)) [1 MEM[(struct NVIC_Type *)3758153984B].ISPR[_7]+0 S4 A32])
        (reg:SI 118 [ _8 ])) "../Drivers/CMSIS/Include/core_cm4.h":1759:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/f:SI 126)
            (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
                (nil)))))
(debug_insn 30 27 31 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":325:3 -1
     (nil))
(code_label 31 30 32 4 45 (nil) [1 uses])
(note 32 31 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 35 32 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_GetPendingIRQ (HAL_NVIC_GetPendingIRQ, funcdef_no=338, decl_uid=7677, cgraph_uid=342, symbol_order=341)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 131 uninteresting
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 124: local to bb 3 def dominates all uses has unique first use
Reg 125: local to bb 3 def dominates all uses has unique first use
Reg 128: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 129 uninteresting
Examining insn 20, def for 114
  all ok
Ignoring reg 124 with equiv init insn
Examining insn 22, def for 125
  all ok
Examining insn 26, def for 128
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 124: (insn_list:REG_DEP_TRUE 21 (nil))

Pass 1 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a2(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a3(r115,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a4(r124,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a5(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a6(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:32700,32700 VFP_LO_REGS:32700,32700 ALL_REGS:32700,32700 MEM:21800,21800
  a7(r114,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a8(r131,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 36(l0): point = 0
   Insn 35(l0): point = 2
   Insn 4(l0): point = 5
   Insn 43(l0): point = 8
   Insn 28(l0): point = 10
   Insn 27(l0): point = 12
   Insn 23(l0): point = 14
   Insn 26(l0): point = 16
   Insn 22(l0): point = 18
   Insn 21(l0): point = 20
   Insn 20(l0): point = 22
   Insn 17(l0): point = 25
   Insn 16(l0): point = 27
   Insn 42(l0): point = 29
 a0(r120): [8..10] [3..5]
 a1(r129): [11..12]
 a2(r128): [13..16]
 a3(r115): [13..14]
 a4(r124): [15..20]
 a5(r125): [15..18]
 a6(r121): [17..27]
 a7(r114): [19..22]
 a8(r131): [28..29]
Compressing live ranges: from 32 to 16 - 50%
Ranges after the compression:
 a0(r120): [0..3]
 a1(r129): [4..5]
 a2(r128): [6..9]
 a3(r115): [6..7]
 a4(r124): [8..13]
 a5(r125): [8..11]
 a6(r121): [10..13]
 a7(r114): [12..13]
 a8(r131): [14..15]
+++Allocating 48 bytes for conflict table (uncompressed size 72)
;; a0(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r129,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r128,l0) conflicts: a3(r115,l0) a5(r125,l0) a4(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r115,l0) conflicts: a2(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r124,l0) conflicts: a2(r128,l0) a5(r125,l0) a6(r121,l0) a7(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r125,l0) conflicts: a2(r128,l0) a4(r124,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r121,l0) conflicts: a5(r125,l0) a4(r124,l0) a7(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r114,l0) conflicts: a4(r124,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r131,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r125)<->a7(r114)@73:shuffle
  cp1:a2(r128)<->a6(r121)@73:shuffle
  cp2:a1(r129)<->a3(r115)@73:shuffle
  cp3:a1(r129)<->a2(r128)@73:shuffle
  cp4:a0(r120)<->a1(r129)@73:shuffle
  cp5:a6(r121)<->a8(r131)@125:shuffle
  pref0:a0(r120)<-hr0@2000
  pref1:a8(r131)<-hr0@2000
  regions=1, blocks=6, points=16
    allocnos=9 (big 0), copies=6, conflicts=0, ranges=9

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r120 1r129 2r128 3r115 4r124 5r125 6r121 7r114 8r131
    modified regnos: 114 115 120 121 124 125 128 129 131
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@417200
      Allocno a0r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 5:a6r121-a8r131 (freq=125):
        Result (freq=5180): a6r121(2180) a8r131(3000)
      Forming thread by copy 0:a5r125-a7r114 (freq=73):
        Result (freq=2360): a5r125(1180) a7r114(1180)
      Forming thread by copy 1:a2r128-a6r121 (freq=73):
        Result (freq=6360): a2r128(1180) a6r121(2180) a8r131(3000)
      Forming thread by copy 2:a1r129-a3r115 (freq=73):
        Result (freq=2360): a1r129(1180) a3r115(1180)
      Forming thread by copy 4:a0r120-a1r129 (freq=73):
        Result (freq=4360): a0r120(2000) a1r129(1180) a3r115(1180)
      Pushing a4(r124,l0)(cost 0)
      Pushing a7(r114,l0)(cost 0)
      Pushing a5(r125,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a1(r129,l0)(cost 0)
      Pushing a0(r120,l0)(cost 0)
      Pushing a2(r128,l0)(cost 0)
      Pushing a6(r121,l0)(cost 0)
      Pushing a8(r131,l0)(cost 0)
      Popping a8(r131,l0)  -- assign reg 0
      Popping a6(r121,l0)  -- assign reg 0
      Popping a2(r128,l0)  -- assign reg 0
      Popping a0(r120,l0)  -- assign reg 0
      Popping a1(r129,l0)  -- assign reg 0
      Popping a3(r115,l0)  -- assign reg 3
      Popping a5(r125,l0)  -- assign reg 3
      Popping a7(r114,l0)  -- assign reg 3
      Popping a4(r124,l0)  -- assign reg 2
Disposition:
    7:r114 l0     3    3:r115 l0     3    0:r120 l0     0    6:r121 l0     0
    4:r124 l0     2    5:r125 l0     3    2:r128 l0     0    1:r129 l0     0
    8:r131 l0     0
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_GetPendingIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,1u} r115={1d,1u} r120={2d,1u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,3u} 
;;    total ref usage 72{37d,35u,0e} in 21{21 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":340:3 -1
     (nil))
(debug_insn 8 7 42 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":343:3 -1
     (nil))
(insn 42 8 9 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":338:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(debug_insn 9 42 10 2 (var_location:QI IRQn (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":343:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1736:26 -1
     (nil))
(debug_insn 11 10 16 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1738:3 -1
     (nil))
(insn 16 11 17 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 131)
                    (const_int 0 [0])))
            (set (reg/v:SI 121 [ IRQn ])
                (reg:SI 131))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1738:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 41)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1738:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 41)
(note 18 17 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 25 18 19 3 NOTE_INSN_DELETED)
(debug_insn 19 25 20 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1740:5 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 114 [ _4 ])
        (lshiftrt:SI (reg/v:SI 121 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:54 147 {*arm_shiftsi3}
     (nil))
(insn 21 20 22 3 (set (reg/f:SI 124)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1740:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 22 21 26 3 (set (reg:SI 125)
        (plus:SI (reg:SI 114 [ _4 ])
            (const_int 64 [0x40]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 26 22 23 3 (set (reg:SI 128)
        (and:SI (reg/v:SI 121 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:91 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ IRQn ])
        (nil)))
(insn 23 26 27 3 (set (reg:SI 115 [ _5 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 125)
                    (const_int 4 [0x4]))
                (reg/f:SI 124)) [1 MEM[(struct NVIC_Type *)3758153984B].ISPR[_4]+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1740:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(insn 27 23 28 3 (set (reg:SI 129)
        (lshiftrt:SI (reg:SI 115 [ _5 ])
            (reg:SI 128))) "../Drivers/CMSIS/Include/core_cm4.h":1740:103 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
            (nil))))
(insn 28 27 43 3 (set (reg:SI 120 [ <retval> ])
        (and:SI (reg:SI 129)
            (const_int 1 [0x1]))) "../Drivers/CMSIS/Include/core_cm4.h":1740:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 43 28 44 3 (set (pc)
        (label_ref 34)) "../Drivers/CMSIS/Include/core_cm4.h":1740:12 284 {*arm_jump}
     (nil)
 -> 34)
(barrier 44 43 41)
(code_label 41 44 40 4 51 (nil) [1 uses])
(note 40 41 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 40 31 4 (set (reg:SI 120 [ <retval> ])
        (const_int 0 [0])) "../Drivers/CMSIS/Include/core_cm4.h":1744:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 31 4 34 4 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":343:10 -1
     (nil))
(code_label 34 31 37 5 49 (nil) [1 uses])
(note 37 34 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 37 36 5 (set (reg/i:SI 0 r0)
        (reg:SI 120 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":344:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ <retval> ])
        (nil)))
(insn 36 35 46 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":344:1 -1
     (nil))
(note 46 36 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_ClearPendingIRQ (HAL_NVIC_ClearPendingIRQ, funcdef_no=339, decl_uid=7681, cgraph_uid=343, symbol_order=342)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 128 uninteresting
Reg 117: local to bb 3 def dominates all uses has unique first use
Reg 126: local to bb 3 def dominates all uses has unique first use
Reg 125: local to bb 3 def dominates all uses has unique first use
Reg 127: local to bb 3 def dominates all uses has unique first use
Reg 118 uninteresting
Examining insn 19, def for 117
  all ok
Ignoring reg 125 with equiv init insn
Ignoring reg 126 with equiv init insn
Examining insn 26, def for 127
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 25 (nil))

Pass 1 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a1(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a3(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a4(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a5(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a6(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:32700,32700 VFP_LO_REGS:32700,32700 ALL_REGS:32700,32700 MEM:21800,21800
  a7(r128,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 27(l0): point = 1
   Insn 24(l0): point = 3
   Insn 26(l0): point = 5
   Insn 23(l0): point = 7
   Insn 22(l0): point = 9
   Insn 25(l0): point = 11
   Insn 19(l0): point = 13
   Insn 16(l0): point = 16
   Insn 15(l0): point = 18
   Insn 33(l0): point = 20
 a0(r126): [2..11]
 a1(r127): [2..5]
 a2(r118): [2..3]
 a3(r124): [4..9]
 a4(r125): [4..7]
 a5(r117): [6..13]
 a6(r119): [10..18]
 a7(r128): [19..20]
Compressing live ranges: from 23 to 10 - 43%
Ranges after the compression:
 a0(r126): [0..7]
 a1(r127): [0..3]
 a2(r118): [0..1]
 a3(r124): [2..5]
 a4(r125): [2..5]
 a5(r117): [4..7]
 a6(r119): [6..7]
 a7(r128): [8..9]
+++Allocating 56 bytes for conflict table (uncompressed size 64)
;; a0(r126,l0) conflicts: a2(r118,l0) a1(r127,l0) a3(r124,l0) a4(r125,l0) a5(r117,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r127,l0) conflicts: a2(r118,l0) a0(r126,l0) a3(r124,l0) a4(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a1(r127,l0) a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r124,l0) conflicts: a1(r127,l0) a0(r126,l0) a4(r125,l0) a5(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r125,l0) conflicts: a1(r127,l0) a0(r126,l0) a3(r124,l0) a5(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r117,l0) conflicts: a0(r126,l0) a3(r124,l0) a4(r125,l0) a6(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r119,l0) conflicts: a0(r126,l0) a5(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r128,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r124)<->a6(r119)@73:shuffle
  cp1:a1(r127)<->a5(r117)@73:shuffle
  cp2:a2(r118)<->a4(r125)@73:shuffle
  cp3:a2(r118)<->a3(r124)@73:shuffle
  cp4:a6(r119)<->a7(r128)@125:shuffle
  pref0:a7(r128)<-hr0@2000
  regions=1, blocks=5, points=10
    allocnos=8 (big 0), copies=5, conflicts=0, ranges=8

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r126 1r127 2r118 3r124 4r125 5r117 6r119 7r128
    modified regnos: 117 118 119 124 125 126 127 128
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@301200
      Allocno a0r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r128 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 4:a6r119-a7r128 (freq=125):
        Result (freq=5180): a6r119(2180) a7r128(3000)
      Forming thread by copy 0:a3r124-a6r119 (freq=73):
        Result (freq=6360): a3r124(1180) a6r119(2180) a7r128(3000)
      Forming thread by copy 1:a1r127-a5r117 (freq=73):
        Result (freq=2360): a1r127(1180) a5r117(1180)
      Forming thread by copy 2:a2r118-a4r125 (freq=73):
        Result (freq=2360): a2r118(1180) a4r125(1180)
      Pushing a0(r126,l0)(cost 0)
      Pushing a4(r125,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a5(r117,l0)(cost 0)
      Pushing a1(r127,l0)(cost 0)
      Pushing a3(r124,l0)(cost 0)
      Pushing a6(r119,l0)(cost 0)
      Pushing a7(r128,l0)(cost 0)
      Popping a7(r128,l0)  -- assign reg 0
      Popping a6(r119,l0)  -- assign reg 0
      Popping a3(r124,l0)  -- assign reg 0
      Popping a1(r127,l0)  -- assign reg 3
      Popping a5(r117,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 0
      Popping a4(r125,l0)  -- assign reg 2
      Popping a0(r126,l0)  -- assign reg 1
Disposition:
    5:r117 l0     3    2:r118 l0     0    6:r119 l0     0    3:r124 l0     0
    4:r125 l0     2    0:r126 l0     1    1:r127 l0     3    7:r128 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_ClearPendingIRQ

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r124={1d,1u,1e} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} 
;;    total ref usage 63{34d,28u,1e} in 17{17 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":356:3 -1
     (nil))
(debug_insn 7 6 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":359:3 -1
     (nil))
(insn 33 7 8 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":354:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(debug_insn 8 33 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":359:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1770:22 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1772:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 128)
                    (const_int 0 [0])))
            (set (reg/v:SI 119 [ IRQn ])
                (reg:SI 128))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1772:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1772:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 31)
(note 17 16 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 21 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 21 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1774:5 -1
     (nil))
(insn 19 18 25 3 (set (reg:SI 117 [ _7 ])
        (lshiftrt:SI (reg/v:SI 119 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:34 147 {*arm_shiftsi3}
     (nil))
(insn 25 19 22 3 (set (reg/f:SI 126)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1774:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 22 25 23 3 (set (reg:SI 124)
        (and:SI (reg/v:SI 119 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:81 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ IRQn ])
        (nil)))
(insn 23 22 26 3 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/CMSIS/Include/core_cm4.h":1774:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 26 23 24 3 (set (reg:SI 127)
        (plus:SI (reg:SI 117 [ _7 ])
            (const_int 96 [0x60]))) "../Drivers/CMSIS/Include/core_cm4.h":1774:43 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(insn 24 26 27 3 (set (reg:SI 118 [ _8 ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/CMSIS/Include/core_cm4.h":1774:45 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(insn 27 24 30 3 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 127)
                    (const_int 4 [0x4]))
                (reg/f:SI 126)) [1 MEM[(struct NVIC_Type *)3758153984B].ICPR[_7]+0 S4 A32])
        (reg:SI 118 [ _8 ])) "../Drivers/CMSIS/Include/core_cm4.h":1774:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg/f:SI 126)
            (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
                (nil)))))
(debug_insn 30 27 31 3 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":359:3 -1
     (nil))
(code_label 31 30 32 4 54 (nil) [1 uses])
(note 32 31 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 35 32 0 NOTE_INSN_DELETED)

;; Function HAL_NVIC_GetActive (HAL_NVIC_GetActive, funcdef_no=340, decl_uid=7683, cgraph_uid=344, symbol_order=343)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 131 uninteresting
Reg 114: local to bb 3 def dominates all uses has unique first use
Reg 124: local to bb 3 def dominates all uses has unique first use
Reg 125: local to bb 3 def dominates all uses has unique first use
Reg 128: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 129 uninteresting
Examining insn 19, def for 114
  all ok
Ignoring reg 124 with equiv init insn
Examining insn 21, def for 125
  all ok
Examining insn 25, def for 128
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 124: (insn_list:REG_DEP_TRUE 20 (nil))

Pass 1 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r129,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a2(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a3(r115,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a4(r124,l0) costs: LO_REGS:0,0 HI_REGS:1180,1180 CALLER_SAVE_REGS:1180,1180 EVEN_REG:1180,1180 GENERAL_REGS:1180,1180 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a5(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a6(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:32700,32700 VFP_LO_REGS:32700,32700 ALL_REGS:32700,32700 MEM:21800,21800
  a7(r114,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17700,17700 VFP_LO_REGS:17700,17700 ALL_REGS:17700,17700 MEM:11800,11800
  a8(r131,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 35(l0): point = 0
   Insn 34(l0): point = 2
   Insn 4(l0): point = 5
   Insn 42(l0): point = 8
   Insn 27(l0): point = 10
   Insn 26(l0): point = 12
   Insn 22(l0): point = 14
   Insn 25(l0): point = 16
   Insn 21(l0): point = 18
   Insn 20(l0): point = 20
   Insn 19(l0): point = 22
   Insn 16(l0): point = 25
   Insn 15(l0): point = 27
   Insn 41(l0): point = 29
 a0(r120): [8..10] [3..5]
 a1(r129): [11..12]
 a2(r128): [13..16]
 a3(r115): [13..14]
 a4(r124): [15..20]
 a5(r125): [15..18]
 a6(r121): [17..27]
 a7(r114): [19..22]
 a8(r131): [28..29]
Compressing live ranges: from 32 to 16 - 50%
Ranges after the compression:
 a0(r120): [0..3]
 a1(r129): [4..5]
 a2(r128): [6..9]
 a3(r115): [6..7]
 a4(r124): [8..13]
 a5(r125): [8..11]
 a6(r121): [10..13]
 a7(r114): [12..13]
 a8(r131): [14..15]
+++Allocating 48 bytes for conflict table (uncompressed size 72)
;; a0(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r129,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r128,l0) conflicts: a3(r115,l0) a5(r125,l0) a4(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r115,l0) conflicts: a2(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r124,l0) conflicts: a2(r128,l0) a5(r125,l0) a6(r121,l0) a7(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r125,l0) conflicts: a2(r128,l0) a4(r124,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r121,l0) conflicts: a5(r125,l0) a4(r124,l0) a7(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r114,l0) conflicts: a4(r124,l0) a6(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r131,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r125)<->a7(r114)@73:shuffle
  cp1:a2(r128)<->a6(r121)@73:shuffle
  cp2:a1(r129)<->a3(r115)@73:shuffle
  cp3:a1(r129)<->a2(r128)@73:shuffle
  cp4:a0(r120)<->a1(r129)@73:shuffle
  cp5:a6(r121)<->a8(r131)@125:shuffle
  pref0:a0(r120)<-hr0@2000
  pref1:a8(r131)<-hr0@2000
  regions=1, blocks=6, points=16
    allocnos=9 (big 0), copies=6, conflicts=0, ranges=9

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r120 1r129 2r128 3r115 4r124 5r125 6r121 7r114 8r131
    modified regnos: 114 115 120 121 124 125 128 129 131
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@417200
      Allocno a0r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 5:a6r121-a8r131 (freq=125):
        Result (freq=5180): a6r121(2180) a8r131(3000)
      Forming thread by copy 0:a5r125-a7r114 (freq=73):
        Result (freq=2360): a5r125(1180) a7r114(1180)
      Forming thread by copy 1:a2r128-a6r121 (freq=73):
        Result (freq=6360): a2r128(1180) a6r121(2180) a8r131(3000)
      Forming thread by copy 2:a1r129-a3r115 (freq=73):
        Result (freq=2360): a1r129(1180) a3r115(1180)
      Forming thread by copy 4:a0r120-a1r129 (freq=73):
        Result (freq=4360): a0r120(2000) a1r129(1180) a3r115(1180)
      Pushing a4(r124,l0)(cost 0)
      Pushing a7(r114,l0)(cost 0)
      Pushing a5(r125,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a1(r129,l0)(cost 0)
      Pushing a0(r120,l0)(cost 0)
      Pushing a2(r128,l0)(cost 0)
      Pushing a6(r121,l0)(cost 0)
      Pushing a8(r131,l0)(cost 0)
      Popping a8(r131,l0)  -- assign reg 0
      Popping a6(r121,l0)  -- assign reg 0
      Popping a2(r128,l0)  -- assign reg 0
      Popping a0(r120,l0)  -- assign reg 0
      Popping a1(r129,l0)  -- assign reg 0
      Popping a3(r115,l0)  -- assign reg 3
      Popping a5(r125,l0)  -- assign reg 3
      Popping a7(r114,l0)  -- assign reg 3
      Popping a4(r124,l0)  -- assign reg 2
Disposition:
    7:r114 l0     3    3:r115 l0     3    0:r120 l0     0    6:r121 l0     0
    4:r124 l0     2    5:r125 l0     3    2:r128 l0     0    1:r129 l0     0
    8:r131 l0     0
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_NVIC_GetActive

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r114={1d,1u} r115={1d,1u} r120={2d,1u} r121={1d,2u} r124={1d,1u} r125={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,3u} 
;;    total ref usage 72{37d,35u,0e} in 20{20 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 41 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":373:3 -1
     (nil))
(insn 41 7 8 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ IRQn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":371:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ IRQn ])
        (nil)))
(debug_insn 8 41 9 2 (var_location:QI IRQn (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":373:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1787:26 -1
     (nil))
(debug_insn 10 9 15 2 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1789:3 -1
     (nil))
(insn 15 10 16 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg:SI 131)
                    (const_int 0 [0])))
            (set (reg/v:SI 121 [ IRQn ])
                (reg:SI 131))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1789:6 260 {*movsi_compare0}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1789:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 40)
(note 17 16 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 17 18 3 NOTE_INSN_DELETED)
(debug_insn 18 24 19 3 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1791:5 -1
     (nil))
(insn 19 18 20 3 (set (reg:SI 114 [ _4 ])
        (lshiftrt:SI (reg/v:SI 121 [ IRQn ])
            (const_int 5 [0x5]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:54 147 {*arm_shiftsi3}
     (nil))
(insn 20 19 21 3 (set (reg/f:SI 124)
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1791:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 21 20 25 3 (set (reg:SI 125)
        (plus:SI (reg:SI 114 [ _4 ])
            (const_int 128 [0x80]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 25 21 22 3 (set (reg:SI 128)
        (and:SI (reg/v:SI 121 [ IRQn ])
            (const_int 31 [0x1f]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:91 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ IRQn ])
        (nil)))
(insn 22 25 26 3 (set (reg:SI 115 [ _5 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 125)
                    (const_int 4 [0x4]))
                (reg/f:SI 124)) [1 MEM[(struct NVIC_Type *)3758153984B].IABR[_4]+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1791:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(insn 26 22 27 3 (set (reg:SI 129)
        (lshiftrt:SI (reg:SI 115 [ _5 ])
            (reg:SI 128))) "../Drivers/CMSIS/Include/core_cm4.h":1791:103 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
            (nil))))
(insn 27 26 42 3 (set (reg:SI 120 [ <retval> ])
        (and:SI (reg:SI 129)
            (const_int 1 [0x1]))) "../Drivers/CMSIS/Include/core_cm4.h":1791:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(jump_insn 42 27 43 3 (set (pc)
        (label_ref 33)) "../Drivers/CMSIS/Include/core_cm4.h":1791:12 284 {*arm_jump}
     (nil)
 -> 33)
(barrier 43 42 40)
(code_label 40 43 39 4 60 (nil) [1 uses])
(note 39 40 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 39 30 4 (set (reg:SI 120 [ <retval> ])
        (const_int 0 [0])) "../Drivers/CMSIS/Include/core_cm4.h":1795:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 4 33 4 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":373:10 -1
     (nil))
(code_label 33 30 36 5 58 (nil) [1 uses])
(note 36 33 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 34 36 35 5 (set (reg/i:SI 0 r0)
        (reg:SI 120 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ <retval> ])
        (nil)))
(insn 35 34 45 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":374:1 -1
     (nil))
(note 45 35 0 NOTE_INSN_DELETED)

;; Function HAL_SYSTICK_CLKSourceConfig (HAL_SYSTICK_CLKSourceConfig, funcdef_no=341, decl_uid=7685, cgraph_uid=345, symbol_order=344)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 122 uninteresting
Reg 118 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
Reg 120 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 12 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 22 (nil))

Pass 1 for finding pseudo/allocno costs

    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29700,29700 VFP_LO_REGS:29700,29700 ALL_REGS:29700,29700 MEM:19800,19800
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a2(r115,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a3(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15300,15300 VFP_LO_REGS:15300,15300 ALL_REGS:15300,15300 MEM:10200,10200
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a5(r113,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a6(r122,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 26(l0): point = 1
   Insn 24(l0): point = 3
   Insn 23(l0): point = 5
   Insn 22(l0): point = 7
   Insn 32(l0): point = 10
   Insn 16(l0): point = 12
   Insn 14(l0): point = 14
   Insn 13(l0): point = 16
   Insn 12(l0): point = 18
   Insn 9(l0): point = 21
   Insn 8(l0): point = 23
   Insn 31(l0): point = 25
 a0(r120): [2..7]
 a1(r116): [2..3]
 a2(r115): [4..5]
 a3(r118): [13..18]
 a4(r114): [13..14]
 a5(r113): [15..16]
 a6(r122): [24..25]
Compressing live ranges: from 28 to 10 - 35%
Ranges after the compression:
 a0(r120): [0..3]
 a1(r116): [0..1]
 a2(r115): [2..3]
 a3(r118): [4..7]
 a4(r114): [4..5]
 a5(r113): [6..7]
 a6(r122): [8..9]
+++Allocating 48 bytes for conflict table (uncompressed size 56)
;; a0(r120,l0) conflicts: a1(r116,l0) a2(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts: a0(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r115,l0) conflicts: a0(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a4(r114,l0) a5(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r114,l0) conflicts: a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r113,l0) conflicts: a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r122,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r116)<->a2(r115)@82:shuffle
  cp1:a4(r114)<->a5(r113)@42:shuffle
  pref0:a6(r122)<-hr0@2000
  regions=1, blocks=6, points=10
    allocnos=7 (big 0), copies=2, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r120 1r116 2r115 3r118 4r114 5r113 6r122
    modified regnos: 113 114 115 116 118 120 122
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@256000
      Allocno a0r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r122 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a1r116-a2r115 (freq=82):
        Result (freq=2640): a1r116(1320) a2r115(1320)
      Forming thread by copy 1:a4r114-a5r113 (freq=42):
        Result (freq=1360): a4r114(680) a5r113(680)
      Pushing a3(r118,l0)(cost 0)
      Pushing a5(r113,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a0(r120,l0)(cost 0)
      Pushing a6(r122,l0)(cost 0)
      Pushing a2(r115,l0)(cost 0)
      Pushing a1(r116,l0)(cost 0)
      Popping a1(r116,l0)  -- assign reg 3
      Popping a2(r115,l0)  -- assign reg 3
      Popping a6(r122,l0)  -- assign reg 0
      Popping a0(r120,l0)  -- assign reg 2
      Popping a4(r114,l0)  -- assign reg 3
      Popping a5(r113,l0)  -- assign reg 3
      Popping a3(r118,l0)  -- assign reg 2
Disposition:
    5:r113 l0     3    4:r114 l0     3    2:r115 l0     3    1:r116 l0     3
    3:r118 l0     2    0:r120 l0     2    6:r122 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSTICK_CLKSourceConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r118={1d,2u} r120={1d,2u} r122={1d,1u} 
;;    total ref usage 63{33d,30u,0e} in 16{16 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":387:3 -1
     (nil))
(debug_insn 7 6 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":388:3 -1
     (nil))
(insn 31 7 8 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ CLKSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":385:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ CLKSource ])
        (nil)))
(insn 8 31 9 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":388:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":388:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 19)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 12 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:5 -1
     (nil))
(insn 12 11 13 3 (set (reg/f:SI 118)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 13 12 14 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 16 3 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 14 32 3 (set (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":390:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(jump_insn 32 16 33 3 (set (pc)
        (label_ref 29)) 284 {*arm_jump}
     (nil)
 -> 29)
(barrier 33 32 19)
(code_label 19 33 20 4 64 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:5 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:SI 120)
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 23 22 24 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 26 4 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 26 24 29 4 (set (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":394:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(code_label 29 26 30 5 63 (nil) [1 uses])
(note 30 29 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 34 30 0 NOTE_INSN_DELETED)

;; Function HAL_SYSTICK_Callback (HAL_SYSTICK_Callback, funcdef_no=343, decl_uid=7689, cgraph_uid=347, symbol_order=346)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSTICK_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":416:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_SYSTICK_IRQHandler (HAL_SYSTICK_IRQHandler, funcdef_no=342, decl_uid=7687, cgraph_uid=346, symbol_order=345)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



   Insn 6(l0): point = 0
Compressing live ranges: from 3 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_SYSTICK_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,2u} r103={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 114{106d,8u,0e} in 2{1 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":404:3 -1
     (nil))
(call_insn 6 5 9 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_SYSTICK_Callback") [flags 0x3]  <function_decl 00000000074e4300 HAL_SYSTICK_Callback>) [0 HAL_SYSTICK_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":404:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_SYSTICK_Callback") [flags 0x3]  <function_decl 00000000074e4300 HAL_SYSTICK_Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(note 9 6 0 NOTE_INSN_DELETED)

;; Function HAL_MPU_Enable (HAL_MPU_Enable, funcdef_no=344, decl_uid=7691, cgraph_uid=348, symbol_order=347)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115: local to bb 2 def dominates all uses has unique first use
Reg 116 uninteresting
Reg 113 uninteresting
Ignoring reg 115 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r116: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r116,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 17(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 7(l0): point = 6
   Insn 20(l0): point = 8
   Insn 8(l0): point = 10
 a0(r115): [5..10]
 a1(r113): [5..6]
 a2(r116): [7..8]
Compressing live ranges: from 13 to 4 - 30%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r113): [0..1]
 a2(r116): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r113,l0) a2(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r113)<->a2(r116)@125:shuffle
  pref0:a2(r116)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r113 2r116
    modified regnos: 113 115 116
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@156000
          2:( 1-12 14)@40000
      Allocno a0r115 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r116 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a1r113-a2r116 (freq=125):
        Result (freq=4000): a1r113(2000) a2r116(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r116,l0)(cost 0)
      Pushing a1(r113,l0)(cost 0)
      Popping a1(r113,l0)  -- assign reg 0
      Popping a2(r116,l0)  -- assign reg 0
      Popping a0(r115,l0)  -- assign reg 3
Disposition:
    1:r113 l0     0    0:r115 l0     3    2:r116 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_MPU_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:3 -1
     (nil))
(insn 8 6 20 2 (set (reg/f:SI 115)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 20 8 7 2 (set (reg:SI 116)
        (reg:SI 0 r0 [ MPU_Control ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ MPU_Control ])
        (nil)))
(insn 7 20 9 2 (set (reg:SI 113 [ _1 ])
        (ior:SI (reg:SI 116)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:28 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(insn 9 7 10 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 148 [0x94])) [1 MEM[(struct MPU_Type *)3758157200B].CTRL+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":433:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":436:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":944:27 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(insn 13 12 14 2 (parallel [
            (asm_operands/v ("dsb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:946)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":946:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":437:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":933:27 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(insn 17 16 22 2 (parallel [
            (asm_operands/v ("isb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:935)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":935:3 -1
     (nil))
(note 22 17 0 NOTE_INSN_DELETED)

;; Function HAL_MPU_Disable (HAL_MPU_Disable, funcdef_no=345, decl_uid=7693, cgraph_uid=349, symbol_order=348)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Ignoring reg 113 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 113: (insn_list:REG_DEP_TRUE 10 (nil))
init_insns for 114: (insn_list:REG_DEP_TRUE 11 (nil))

Pass 1 for finding pseudo/allocno costs

    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 12(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 8(l0): point = 6
 a0(r113): [1..4]
 a1(r114): [1..2]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r114): [0..1]
+++Allocating 16 bytes for conflict table (uncompressed size 16)
;; a0(r113,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  regions=1, blocks=3, points=2
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r114
    modified regnos: 113 114
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@80000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a1(r114,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 3
      Popping a1(r114,l0)  -- assign reg 2
Disposition:
    0:r113 l0     3    1:r114 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_MPU_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 36{27d,9u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":448:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":955:27 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":957:3 -1
     (nil))
(insn 8 7 9 2 (parallel [
            (asm_operands/v ("dmb 0xF") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:957)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":957:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 113)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 11 10 12 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 12 11 16 2 (set (mem/v:SI (plus:SI (reg/f:SI 113)
                (const_int 148 [0x94])) [1 MEM[(struct MPU_Type *)3758157200B].CTRL+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":451:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/f:SI 113)
            (nil))))
(note 16 12 0 NOTE_INSN_DELETED)

;; Function HAL_MPU_ConfigRegion (HAL_MPU_ConfigRegion, funcdef_no=346, decl_uid=7695, cgraph_uid=350, symbol_order=349)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 181 uninteresting
Reg 151 uninteresting (no unique first use)
Reg 114 uninteresting
Reg 115 uninteresting
Ignoring reg 116, has equiv memory
Reg 155: local to bb 3 def dominates all uses has unique first use
Reg 153: local to bb 3 def dominates all uses has unique first use
Reg 156 uninteresting
Reg 157: local to bb 3 def dominates all uses has unique first use
Reg 159: local to bb 3 def dominates all uses has unique first use
Reg 158 uninteresting
Reg 161: local to bb 3 def dominates all uses has unique first use
Reg 162: local to bb 3 def dominates all uses has unique first use
Reg 165: local to bb 3 def dominates all uses has unique first use
Reg 164 uninteresting
Reg 167: local to bb 3 def dominates all uses has unique first use
Reg 168: local to bb 3 def dominates all uses has unique first use
Reg 171: local to bb 3 def dominates all uses has unique first use
Reg 174: local to bb 3 def dominates all uses has unique first use
Reg 170 uninteresting
Reg 173 uninteresting
Reg 143 uninteresting
Found def insn 30 for 153 to be not moveable
Found def insn 32 for 155 to be not moveable
Examining insn 34, def for 157
  all ok
Found def insn 36 for 159 to be not moveable
Examining insn 38, def for 161
  all ok
Found def insn 39 for 162 to be not moveable
Found def insn 42 for 165 to be not moveable
Examining insn 44, def for 167
  all ok
Found def insn 45 for 168 to be not moveable
Found def insn 48 for 171 to be not moveable
Found def insn 51 for 174 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 26 (nil))
init_insns for 151: (insn_list:REG_DEP_TRUE 10 (nil))

Pass 1 for finding pseudo/allocno costs

    r181: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r151,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a2(r143,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a3(r173,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a4(r174,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a5(r170,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r171,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r167,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a8(r168,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a9(r150,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:120000,120000 VFP_LO_REGS:120000,120000 ALL_REGS:120000,120000 MEM:80000,80000
  a10(r164,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a11(r165,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a12(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a13(r162,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a14(r158,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a15(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a16(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a17(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a18(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a19(r155,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a20(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:0,0
  a21(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a22(r181,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 67(l0): point = 1
   Insn 63(l0): point = 3
   Insn 73(l0): point = 6
   Insn 55(l0): point = 8
   Insn 53(l0): point = 10
   Insn 50(l0): point = 12
   Insn 47(l0): point = 14
   Insn 51(l0): point = 16
   Insn 48(l0): point = 18
   Insn 45(l0): point = 20
   Insn 44(l0): point = 22
   Insn 41(l0): point = 24
   Insn 42(l0): point = 26
   Insn 39(l0): point = 28
   Insn 38(l0): point = 30
   Insn 35(l0): point = 32
   Insn 36(l0): point = 34
   Insn 34(l0): point = 36
   Insn 33(l0): point = 38
   Insn 30(l0): point = 40
   Insn 32(l0): point = 42
   Insn 28(l0): point = 44
   Insn 26(l0): point = 46
   Insn 15(l0): point = 49
   Insn 13(l0): point = 51
   Insn 11(l0): point = 53
   Insn 9(l0): point = 55
   Insn 10(l0): point = 57
   Insn 2(l0): point = 59
   Insn 72(l0): point = 61
 a0(r151): [9..57] [2..5]
 a1(r115): [33..51] [2..5]
 a2(r143): [9..10]
 a3(r173): [11..12]
 a4(r174): [11..16]
 a5(r170): [13..14]
 a6(r171): [13..18]
 a7(r167): [15..22]
 a8(r168): [15..20]
 a9(r150): [17..59]
 a10(r164): [23..24]
 a11(r165): [23..26]
 a12(r161): [25..30]
 a13(r162): [25..28]
 a14(r158): [31..32]
 a15(r159): [31..34]
 a16(r157): [33..36]
 a17(r156): [37..38]
 a18(r153): [37..40]
 a19(r155): [39..42]
 a20(r116): [45..46]
 a21(r114): [54..55]
 a22(r181): [60..61]
Compressing live ranges: from 64 to 30 - 46%
Ranges after the compression:
 a0(r151): [0..27]
 a1(r115): [18..25] [0..1]
 a2(r143): [2..3]
 a3(r173): [4..5]
 a4(r174): [4..9]
 a5(r170): [6..7]
 a6(r171): [6..11]
 a7(r167): [8..11]
 a8(r168): [8..11]
 a9(r150): [10..27]
 a10(r164): [12..13]
 a11(r165): [12..15]
 a12(r161): [14..15]
 a13(r162): [14..15]
 a14(r158): [16..17]
 a15(r159): [16..19]
 a16(r157): [18..19]
 a17(r156): [20..21]
 a18(r153): [20..23]
 a19(r155): [22..23]
 a20(r116): [24..25]
 a21(r114): [26..27]
 a22(r181): [28..29]
+++Allocating 176 bytes for conflict table (uncompressed size 184)
;; a0(r151,l0) conflicts: a1(r115,l0) a2(r143,l0) a3(r173,l0) a4(r174,l0) a5(r170,l0) a6(r171,l0) a7(r167,l0) a8(r168,l0) a9(r150,l0) a10(r164,l0) a11(r165,l0) a12(r161,l0) a13(r162,l0) a14(r158,l0) a15(r159,l0) a16(r157,l0) a17(r156,l0) a18(r153,l0) a19(r155,l0) a20(r116,l0) a21(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts: a0(r151,l0) a9(r150,l0) a15(r159,l0) a16(r157,l0) a17(r156,l0) a18(r153,l0) a19(r155,l0) a20(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r143,l0) conflicts: a0(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r173,l0) conflicts: a0(r151,l0) a4(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r174,l0) conflicts: a0(r151,l0) a3(r173,l0) a5(r170,l0) a6(r171,l0) a7(r167,l0) a8(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r170,l0) conflicts: a0(r151,l0) a4(r174,l0) a6(r171,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r171,l0) conflicts: a0(r151,l0) a4(r174,l0) a5(r170,l0) a7(r167,l0) a8(r168,l0) a9(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r167,l0) conflicts: a0(r151,l0) a4(r174,l0) a6(r171,l0) a8(r168,l0) a9(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r168,l0) conflicts: a0(r151,l0) a4(r174,l0) a6(r171,l0) a7(r167,l0) a9(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r150,l0) conflicts: a1(r115,l0) a0(r151,l0) a6(r171,l0) a7(r167,l0) a8(r168,l0) a10(r164,l0) a11(r165,l0) a12(r161,l0) a13(r162,l0) a14(r158,l0) a15(r159,l0) a16(r157,l0) a17(r156,l0) a18(r153,l0) a19(r155,l0) a20(r116,l0) a21(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r164,l0) conflicts: a0(r151,l0) a9(r150,l0) a11(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r165,l0) conflicts: a0(r151,l0) a9(r150,l0) a10(r164,l0) a12(r161,l0) a13(r162,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r161,l0) conflicts: a0(r151,l0) a9(r150,l0) a11(r165,l0) a13(r162,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r162,l0) conflicts: a0(r151,l0) a9(r150,l0) a11(r165,l0) a12(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r158,l0) conflicts: a0(r151,l0) a9(r150,l0) a15(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r159,l0) conflicts: a1(r115,l0) a0(r151,l0) a9(r150,l0) a14(r158,l0) a16(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r157,l0) conflicts: a1(r115,l0) a0(r151,l0) a9(r150,l0) a15(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r156,l0) conflicts: a1(r115,l0) a0(r151,l0) a9(r150,l0) a18(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r153,l0) conflicts: a1(r115,l0) a0(r151,l0) a9(r150,l0) a17(r156,l0) a19(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r155,l0) conflicts: a1(r115,l0) a0(r151,l0) a9(r150,l0) a18(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r116,l0) conflicts: a1(r115,l0) a0(r151,l0) a9(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r114,l0) conflicts: a0(r151,l0) a9(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r181,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a17(r156)<->a19(r155)@62:shuffle
  cp1:a16(r157)<->a17(r156)@62:shuffle
  cp2:a16(r157)<->a18(r153)@62:shuffle
  cp3:a14(r158)<->a16(r157)@62:shuffle
  cp4:a1(r115)<->a14(r158)@62:shuffle
  cp5:a12(r161)<->a14(r158)@62:shuffle
  cp6:a12(r161)<->a15(r159)@62:shuffle
  cp7:a10(r164)<->a12(r161)@62:shuffle
  cp8:a10(r164)<->a13(r162)@62:shuffle
  cp9:a7(r167)<->a10(r164)@62:shuffle
  cp10:a7(r167)<->a11(r165)@62:shuffle
  cp11:a5(r170)<->a7(r167)@62:shuffle
  cp12:a5(r170)<->a8(r168)@62:shuffle
  cp13:a3(r173)<->a5(r170)@62:shuffle
  cp14:a3(r173)<->a6(r171)@62:shuffle
  cp15:a2(r143)<->a3(r173)@62:shuffle
  cp16:a2(r143)<->a4(r174)@62:shuffle
  cp17:a9(r150)<->a22(r181)@1000:move
  pref0:a22(r181)<-hr0@2000
  regions=1, blocks=6, points=30
    allocnos=23 (big 0), copies=18, conflicts=0, ranges=24

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r151 1r115 2r143 3r173 4r174 5r170 6r171 7r167 8r168 9r150 10r164 11r165 12r161 13r162 14r158 15r159 16r157 17r156 18r153 19r155 20r116 21r114 22r181
    modified regnos: 114 115 116 143 150 151 153 155 156 157 158 159 161 162 164 165 167 168 170 171 173 174 181
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@806000
          2:( 0-7)@0
      Allocno a0r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r116 of LO_REGS(8) has 8 avail. regs  0-7, node:  0-7 (confl regs =  8-106)
      Allocno a21r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r181 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a17r156-a19r155 (freq=62):
        Result (freq=2000): a17r156(1000) a19r155(1000)
      Forming thread by copy 1:a16r157-a17r156 (freq=62):
        Result (freq=3000): a16r157(1000) a17r156(1000) a19r155(1000)
      Forming thread by copy 3:a14r158-a16r157 (freq=62):
        Result (freq=4000): a14r158(1000) a16r157(1000) a17r156(1000) a19r155(1000)
      Forming thread by copy 5:a12r161-a14r158 (freq=62):
        Result (freq=5000): a12r161(1000) a14r158(1000) a16r157(1000) a17r156(1000) a19r155(1000)
      Forming thread by copy 7:a10r164-a12r161 (freq=62):
        Result (freq=6000): a10r164(1000) a12r161(1000) a14r158(1000) a16r157(1000) a17r156(1000) a19r155(1000)
      Forming thread by copy 9:a7r167-a10r164 (freq=62):
        Result (freq=7000): a7r167(1000) a10r164(1000) a12r161(1000) a14r158(1000) a16r157(1000) a17r156(1000) a19r155(1000)
      Forming thread by copy 11:a5r170-a7r167 (freq=62):
        Result (freq=8000): a5r170(1000) a7r167(1000) a10r164(1000) a12r161(1000) a14r158(1000) a16r157(1000) a17r156(1000) a19r155(1000)
      Forming thread by copy 13:a3r173-a5r170 (freq=62):
        Result (freq=9000): a3r173(1000) a5r170(1000) a7r167(1000) a10r164(1000) a12r161(1000) a14r158(1000) a16r157(1000) a17r156(1000) a19r155(1000)
      Forming thread by copy 15:a2r143-a3r173 (freq=62):
        Result (freq=10000): a2r143(1000) a3r173(1000) a5r170(1000) a7r167(1000) a10r164(1000) a12r161(1000) a14r158(1000) a16r157(1000) a17r156(1000) a19r155(1000)
      Pushing a20(r116,l0)(cost 0)
      Pushing a18(r153,l0)(cost 0)
      Pushing a15(r159,l0)(cost 0)
      Pushing a13(r162,l0)(cost 0)
      Forming thread by copy 17:a9r150-a22r181 (freq=1000):
        Result (freq=9500): a9r150(7500) a22r181(2000)
        Making a9(r150,l0) colorable
      Pushing a11(r165,l0)(cost 0)
      Pushing a8(r168,l0)(cost 0)
      Pushing a6(r171,l0)(cost 0)
      Pushing a4(r174,l0)(cost 0)
        Making a0(r151,l0) colorable
      Pushing a0(r151,l0)(cost 40000)
      Pushing a22(r181,l0)(cost 0)
      Pushing a21(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a9(r150,l0)(cost 80000)
      Pushing a19(r155,l0)(cost 0)
      Pushing a17(r156,l0)(cost 0)
      Pushing a16(r157,l0)(cost 0)
      Pushing a14(r158,l0)(cost 0)
      Pushing a12(r161,l0)(cost 0)
      Pushing a10(r164,l0)(cost 0)
      Pushing a7(r167,l0)(cost 0)
      Pushing a5(r170,l0)(cost 0)
      Pushing a3(r173,l0)(cost 0)
      Pushing a2(r143,l0)(cost 0)
      Popping a2(r143,l0)  -- assign reg 3
      Popping a3(r173,l0)  -- assign reg 3
      Popping a5(r170,l0)  -- assign reg 3
      Popping a7(r167,l0)  -- assign reg 3
      Popping a10(r164,l0)  -- assign reg 3
      Popping a12(r161,l0)  -- assign reg 3
      Popping a14(r158,l0)  -- assign reg 3
      Popping a16(r157,l0)  -- assign reg 3
      Popping a17(r156,l0)  -- assign reg 3
      Popping a19(r155,l0)  -- assign reg 3
      Popping a9(r150,l0)  -- assign reg 0
      Popping a1(r115,l0)  -- assign reg 2
      Popping a21(r114,l0)  -- assign reg 3
      Popping a22(r181,l0)  -- assign reg 0
      Popping a0(r151,l0)  -- assign reg 1
      Popping a4(r174,l0)  -- assign reg 2
      Popping a6(r171,l0)  -- assign reg 12
      Popping a8(r168,l0)  -- assign reg 14
      Popping a11(r165,l0)  -- assign reg 2
      Popping a13(r162,l0)  -- assign reg 12
      Popping a15(r159,l0)  -- assign reg 12
      Popping a18(r153,l0)  -- assign reg 12
      Popping a20(r116,l0)  -- assign reg 3
Disposition:
   21:r114 l0     3    1:r115 l0     2   20:r116 l0     3    2:r143 l0     3
    9:r150 l0     0    0:r151 l0     1   18:r153 l0    12   19:r155 l0     3
   17:r156 l0     3   16:r157 l0     3   14:r158 l0     3   15:r159 l0    12
   12:r161 l0     3   13:r162 l0    12   10:r164 l0     3   11:r165 l0     2
    7:r167 l0     3    8:r168 l0    14    5:r170 l0     3    6:r171 l0    12
    3:r173 l0     3    4:r174 l0     2   22:r181 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_MPU_ConfigRegion

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,5u} r103={1d,4u} r114={1d,1u} r115={1d,4u} r116={1d,1u} r143={1d,1u} r150={1d,11u,1e} r151={1d,5u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r181={1d,1u} 
;;    total ref usage 110{49d,60u,1e} in 46{46 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 14 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":464:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":465:3 -1
     (nil))
(debug_insn 8 7 72 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:3 -1
     (nil))
(insn 72 8 2 2 (set (reg:SI 181)
        (reg:SI 0 r0 [ MPU_Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":462:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ MPU_Init ])
        (nil)))
(insn 2 72 10 2 (set (reg/v/f:SI 150 [ MPU_Init ])
        (reg:SI 181)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":462:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(insn 10 2 9 2 (set (reg/f:SI 151)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 9 10 11 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 1 [0x1])) [0 MPU_Init_40(D)->Number+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:22 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 11 9 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 152 [0x98])) [1 MEM[(struct MPU_Type *)3758157200B].RNR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":468:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":470:3 -1
     (nil))
(insn 13 12 15 2 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 150 [ MPU_Init ]) [0 MPU_Init_40(D)->Enable+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":470:16 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(jump_insn 15 13 16 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 115 [ _3 ])
                        (const_int 0 [0]))
                    (label_ref 58)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":470:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 58)
(note 16 15 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 31 16 37 3 NOTE_INSN_DELETED)
(note 37 31 40 3 NOTE_INSN_DELETED)
(note 40 37 43 3 NOTE_INSN_DELETED)
(note 43 40 46 3 NOTE_INSN_DELETED)
(note 46 43 49 3 NOTE_INSN_DELETED)
(note 49 46 52 3 NOTE_INSN_DELETED)
(note 52 49 17 3 NOTE_INSN_DELETED)
(debug_insn 17 52 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":473:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":474:5 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":475:5 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":476:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":477:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":478:5 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":479:5 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":480:5 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":482:5 -1
     (nil))
(insn 26 25 28 3 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                (const_int 4 [0x4])) [1 MPU_Init_40(D)->BaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":482:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                (const_int 4 [0x4])) [1 MPU_Init_40(D)->BaseAddress+0 S4 A32])
        (nil)))
(insn 28 26 29 3 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 156 [0x9c])) [1 MEM[(struct MPU_Type *)3758157200B].RBAR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":482:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 29 28 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:5 -1
     (nil))
(insn 32 29 30 3 (set (reg:SI 155 [ MPU_Init_40(D)->AccessPermission ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 11 [0xb])) [0 MPU_Init_40(D)->AccessPermission+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":484:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 30 32 33 3 (set (reg:SI 153 [ MPU_Init_40(D)->DisableExec ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 12 [0xc])) [0 MPU_Init_40(D)->DisableExec+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 33 30 34 3 (set (reg:SI 156)
        (ashift:SI (reg:SI 155 [ MPU_Init_40(D)->AccessPermission ])
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":484:57 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ MPU_Init_40(D)->AccessPermission ])
        (nil)))
(insn 34 33 36 3 (set (reg:SI 157)
        (ior:SI (ashift:SI (reg:SI 153 [ MPU_Init_40(D)->DisableExec ])
                (const_int 28 [0x1c]))
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 153 [ MPU_Init_40(D)->DisableExec ])
            (nil))))
(insn 36 34 35 3 (set (reg:SI 159 [ MPU_Init_40(D)->TypeExtField ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 10 [0xa])) [0 MPU_Init_40(D)->TypeExtField+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":485:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 35 36 38 3 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg:SI 115 [ _3 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(insn 38 35 39 3 (set (reg:SI 161)
        (ior:SI (ashift:SI (reg:SI 159 [ MPU_Init_40(D)->TypeExtField ])
                (const_int 19 [0x13]))
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 159 [ MPU_Init_40(D)->TypeExtField ])
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))
(insn 39 38 42 3 (set (reg:SI 162 [ MPU_Init_40(D)->IsShareable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 13 [0xd])) [0 MPU_Init_40(D)->IsShareable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":486:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 39 41 3 (set (reg:SI 165 [ MPU_Init_40(D)->IsCacheable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 14 [0xe])) [0 MPU_Init_40(D)->IsCacheable+0 S1 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":487:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 41 42 44 3 (set (reg:SI 164)
        (ior:SI (ashift:SI (reg:SI 162 [ MPU_Init_40(D)->IsShareable ])
                (const_int 18 [0x12]))
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 162 [ MPU_Init_40(D)->IsShareable ])
        (expr_list:REG_DEAD (reg:SI 161)
            (nil))))
(insn 44 41 45 3 (set (reg:SI 167)
        (ior:SI (ashift:SI (reg:SI 165 [ MPU_Init_40(D)->IsCacheable ])
                (const_int 17 [0x11]))
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 165 [ MPU_Init_40(D)->IsCacheable ])
        (expr_list:REG_DEAD (reg:SI 164)
            (nil))))
(insn 45 44 48 3 (set (reg:SI 168 [ MPU_Init_40(D)->IsBufferable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 15 [0xf])) [0 MPU_Init_40(D)->IsBufferable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":488:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 48 45 51 3 (set (reg:SI 171 [ MPU_Init_40(D)->SubRegionDisable ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 9 [0x9])) [0 MPU_Init_40(D)->SubRegionDisable+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":489:18 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 51 48 47 3 (set (reg:SI 174 [ MPU_Init_40(D)->Size ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 150 [ MPU_Init ])
                    (const_int 8 [0x8])) [0 MPU_Init_40(D)->Size+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:18 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 150 [ MPU_Init ])
        (nil)))
(insn 47 51 50 3 (set (reg:SI 170)
        (ior:SI (ashift:SI (reg:SI 168 [ MPU_Init_40(D)->IsBufferable ])
                (const_int 16 [0x10]))
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 168 [ MPU_Init_40(D)->IsBufferable ])
        (expr_list:REG_DEAD (reg:SI 167)
            (nil))))
(insn 50 47 53 3 (set (reg:SI 173)
        (ior:SI (ashift:SI (reg:SI 171 [ MPU_Init_40(D)->SubRegionDisable ])
                (const_int 8 [0x8]))
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 171 [ MPU_Init_40(D)->SubRegionDisable ])
        (expr_list:REG_DEAD (reg:SI 170)
            (nil))))
(insn 53 50 55 3 (set (reg:SI 143 [ _37 ])
        (ior:SI (ashift:SI (reg:SI 174 [ MPU_Init_40(D)->Size ])
                (const_int 1 [0x1]))
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":490:79 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 174 [ MPU_Init_40(D)->Size ])
        (expr_list:REG_DEAD (reg:SI 173)
            (nil))))
(insn 55 53 73 3 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 160 [0xa0])) [1 MEM[(struct MPU_Type *)3758157200B].RASR+0 S4 A64])
        (reg:SI 143 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":483:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_DEAD (reg:SI 143 [ _37 ])
            (nil))))
(jump_insn 73 55 74 3 (set (pc)
        (label_ref 70)) 284 {*arm_jump}
     (nil)
 -> 70)
(barrier 74 73 58)
(code_label 58 74 59 4 76 (nil) [1 uses])
(note 59 58 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 63 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":495:5 -1
     (nil))
(insn 63 60 64 4 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 156 [0x9c])) [1 MEM[(struct MPU_Type *)3758157200B].RBAR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":495:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 64 63 67 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":496:5 -1
     (nil))
(insn 67 64 70 4 (set (mem/v:SI (plus:SI (reg/f:SI 151)
                (const_int 160 [0xa0])) [1 MEM[(struct MPU_Type *)3758157200B].RASR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_cortex.c":496:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(code_label 70 67 71 5 75 (nil) [1 uses])
(note 71 70 76 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 76 71 0 NOTE_INSN_DELETED)
