// Seed: 566355910
`define pp_2 0
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = id_1;
  assign id_2 = 1'h0;
  type_5 id_3 (
      .id_0(id_0),
      .id_1(!id_1),
      .id_2(id_1)
  );
endmodule
`timescale 1ps / 1 ps
module module_1;
  logic id_2;
  type_6 id_3 (
      .id_0 (id_0),
      .id_1 (),
      .id_2 (),
      .id_3 (id_2),
      .id_4 (id_1),
      .id_5 (1),
      .id_6 (id_2),
      .id_7 (1),
      .id_8 (id_2),
      .id_9 (id_1),
      .id_10(1 | 1),
      .id_11(1),
      .id_12(id_0),
      .id_13(id_0),
      .id_14(1),
      .id_15({id_0, id_1 < id_4})
  );
endmodule
