{
  "Top": "example",
  "RtlTop": "example",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "in1_strm": {
      "index": "0",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "in1_strm_V"
      }
    },
    "in2_strm": {
      "index": "1",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "in2_strm_V"
      }
    },
    "out_strm": {
      "index": "2",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "out_strm_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "13.333",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "54",
    "Uncertainty": "1.66663"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 13.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "example",
    "Version": "1.0",
    "DisplayName": "Example",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/example.cpp"],
    "Vhdl": [
      "impl\/vhdl\/example_tb.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/readmem.vhd",
      "impl\/vhdl\/example.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/example_tb.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/readmem.v",
      "impl\/verilog\/example.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Xilinx\/Vivado\/2019.2\/examples\/design\/dataflow_stable_content\/proj_stable_content\/baseline\/.autopilot\/db\/example.design.xml",
    "DebugDir": "C:\/Xilinx\/Vivado\/2019.2\/examples\/design\/dataflow_stable_content\/proj_stable_content\/baseline\/.debug",
    "ProtoInst": ["C:\/Xilinx\/Vivado\/2019.2\/examples\/design\/dataflow_stable_content\/proj_stable_content\/baseline\/.debug\/example.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "in1_strm_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "in2_strm_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_strm_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in1_strm_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "in1_strm_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in1_strm_V_read": {
      "dir": "out",
      "width": "1"
    },
    "in2_strm_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "in2_strm_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in2_strm_V_read": {
      "dir": "out",
      "width": "1"
    },
    "out_strm_V_din": {
      "dir": "out",
      "width": "32"
    },
    "out_strm_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_strm_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "example",
      "Instances": [{
          "ModuleName": "readmem",
          "InstanceName": "grp_readmem_fu_126"
        }]
    },
    "Info": {
      "readmem": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "example": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "readmem": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "42",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "1.67",
          "Estimate": "6.888"
        },
        "Loops": [
          {
            "Name": "A",
            "TripCount": "10",
            "Latency": "20",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "B",
            "TripCount": "10",
            "Latency": "20",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "FF": "91",
          "LUT": "311",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "example": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "54",
          "LatencyWorst": "54",
          "PipelineII": "55",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "1.67",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "load",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "1",
          "FF": "99",
          "LUT": "401",
          "URAM": "0",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "example",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-12-25 16:44:37 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
