// Seed: 4162531471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  assign module_1.type_0 = 0;
  wire id_12 = id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    inout supply1 id_2,
    input wire id_3,
    input wire id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    input uwire id_8
);
  assign id_0 = -1;
  wor id_10;
  timeprecision 1ps;
  wor id_11, id_12;
  id_13(
      -1
  );
  if ({1 + 1{id_11}}) uwire id_14 = id_10;
  assign id_10 = -1'b0;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_12,
      id_10,
      id_11,
      id_11,
      id_12,
      id_11,
      id_14
  );
endmodule
