--
--	Conversion of test-code.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Jan 26 22:15:45 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__vhigh_net_0 : bit;
SIGNAL Net_14 : bit;
SIGNAL tmpFB_0__vhigh_net_0 : bit;
SIGNAL tmpIO_0__vhigh_net_0 : bit;
TERMINAL tmpSIOVREF__vhigh_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__vhigh_net_0 : bit;
SIGNAL tmpOE__vlow_net_0 : bit;
SIGNAL Net_15 : bit;
SIGNAL tmpFB_0__vlow_net_0 : bit;
SIGNAL tmpIO_0__vlow_net_0 : bit;
TERMINAL tmpSIOVREF__vlow_net_0 : bit;
SIGNAL tmpINTERRUPT_0__vlow_net_0 : bit;
SIGNAL tmpOE__vin_net_0 : bit;
SIGNAL tmpFB_0__vin_net_0 : bit;
SIGNAL tmpIO_0__vin_net_0 : bit;
TERMINAL tmpSIOVREF__vin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__vin_net_0 : bit;
SIGNAL tmpOE__err_net_0 : bit;
SIGNAL tmpFB_0__err_net_0 : bit;
SIGNAL tmpIO_0__err_net_0 : bit;
TERMINAL tmpSIOVREF__err_net_0 : bit;
SIGNAL tmpINTERRUPT_0__err_net_0 : bit;
SIGNAL tmpOE__whigh_net_0 : bit;
SIGNAL Net_16 : bit;
SIGNAL tmpFB_0__whigh_net_0 : bit;
SIGNAL tmpIO_0__whigh_net_0 : bit;
TERMINAL tmpSIOVREF__whigh_net_0 : bit;
SIGNAL tmpINTERRUPT_0__whigh_net_0 : bit;
SIGNAL tmpOE__wlow_net_0 : bit;
SIGNAL Net_17 : bit;
SIGNAL tmpFB_0__wlow_net_0 : bit;
SIGNAL tmpIO_0__wlow_net_0 : bit;
TERMINAL tmpSIOVREF__wlow_net_0 : bit;
SIGNAL tmpINTERRUPT_0__wlow_net_0 : bit;
SIGNAL \VPWM:Net_81\ : bit;
SIGNAL \VPWM:Net_75\ : bit;
SIGNAL \VPWM:Net_69\ : bit;
SIGNAL \VPWM:Net_66\ : bit;
SIGNAL \VPWM:Net_82\ : bit;
SIGNAL \VPWM:Net_72\ : bit;
SIGNAL Net_25 : bit;
SIGNAL Net_24 : bit;
SIGNAL Net_26 : bit;
SIGNAL Net_23 : bit;
SIGNAL Net_27 : bit;
SIGNAL \WPWM:Net_81\ : bit;
SIGNAL \WPWM:Net_75\ : bit;
SIGNAL \WPWM:Net_69\ : bit;
SIGNAL \WPWM:Net_66\ : bit;
SIGNAL \WPWM:Net_82\ : bit;
SIGNAL \WPWM:Net_72\ : bit;
SIGNAL Net_35 : bit;
SIGNAL Net_34 : bit;
SIGNAL Net_36 : bit;
SIGNAL Net_33 : bit;
SIGNAL Net_37 : bit;
BEGIN

zero <=  ('0') ;

tmpOE__vhigh_net_0 <=  ('1') ;

vhigh:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7064969-e1c9-4277-925c-7eac32ee16ca",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__vhigh_net_0),
		y=>Net_14,
		fb=>(tmpFB_0__vhigh_net_0),
		analog=>(open),
		io=>(tmpIO_0__vhigh_net_0),
		siovref=>(tmpSIOVREF__vhigh_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__vhigh_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__vhigh_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__vhigh_net_0);
vlow:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"33ddc37b-ba8f-45d0-b2bc-63bd982456bc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__vhigh_net_0),
		y=>Net_15,
		fb=>(tmpFB_0__vlow_net_0),
		analog=>(open),
		io=>(tmpIO_0__vlow_net_0),
		siovref=>(tmpSIOVREF__vlow_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__vhigh_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__vhigh_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__vlow_net_0);
vin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ba7aea2-1e20-4727-bbae-9f19dd0103d1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__vhigh_net_0),
		y=>(zero),
		fb=>(tmpFB_0__vin_net_0),
		analog=>(open),
		io=>(tmpIO_0__vin_net_0),
		siovref=>(tmpSIOVREF__vin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__vhigh_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__vhigh_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__vin_net_0);
err:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63f3787f-49c3-4b2e-b098-b30033ee9a5c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__vhigh_net_0),
		y=>(zero),
		fb=>(tmpFB_0__err_net_0),
		analog=>(open),
		io=>(tmpIO_0__err_net_0),
		siovref=>(tmpSIOVREF__err_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__vhigh_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__vhigh_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__err_net_0);
whigh:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"559162b2-473d-46b9-b364-2c1b49c1c4a8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__vhigh_net_0),
		y=>Net_16,
		fb=>(tmpFB_0__whigh_net_0),
		analog=>(open),
		io=>(tmpIO_0__whigh_net_0),
		siovref=>(tmpSIOVREF__whigh_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__vhigh_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__vhigh_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__whigh_net_0);
wlow:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b3d81c40-5342-46f3-832e-3161daf7d0ed",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__vhigh_net_0),
		y=>Net_17,
		fb=>(tmpFB_0__wlow_net_0),
		analog=>(open),
		io=>(tmpIO_0__wlow_net_0),
		siovref=>(tmpSIOVREF__wlow_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__vhigh_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__vhigh_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__wlow_net_0);
\VPWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_27,
		capture=>zero,
		count=>tmpOE__vhigh_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_25,
		overflow=>Net_24,
		compare_match=>Net_26,
		line_out=>Net_15,
		line_out_compl=>Net_14,
		interrupt=>Net_23);
\WPWM:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_37,
		capture=>zero,
		count=>tmpOE__vhigh_net_0,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_35,
		overflow=>Net_34,
		compare_match=>Net_36,
		line_out=>Net_17,
		line_out_compl=>Net_16,
		interrupt=>Net_33);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"891d5e56-c372-437a-9d2f-6c9a6073a1d1",
		source_clock_id=>"",
		divisor=>0,
		period=>"20833333.3333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_27,
		dig_domain_out=>open);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2da1b248-8e24-4395-a187-508c6918643e",
		source_clock_id=>"",
		divisor=>0,
		period=>"20833333.3333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_37,
		dig_domain_out=>open);

END R_T_L;
