{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633539784649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633539784654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 19:03:04 2021 " "Processing started: Wed Oct 06 19:03:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633539784654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633539784654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj -c Proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633539784654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633539785649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snddriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file snddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SndDriver-bdf_type " "Found design unit 1: SndDriver-bdf_type" {  } { { "SndDriver.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SndDriver.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539786358 ""} { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "SndDriver.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SndDriver.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539786358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633539786358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proj " "Found entity 1: Proj" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539786431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633539786431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539786488 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539786488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633539786488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proj " "Elaborating entity \"Proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633539786850 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "hsync " "Pin \"hsync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 64 1208 1384 80 "hsync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786866 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vsync " "Pin \"vsync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 80 1208 1384 96 "vsync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786867 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_clk " "Pin \"vga_clk\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 128 1208 1384 144 "vga_clk" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786867 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_blank " "Pin \"vga_blank\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 96 1208 1384 112 "vga_blank" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786867 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_sync " "Pin \"vga_sync\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 112 1208 1384 128 "vga_sync" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786867 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "HEX0\[0..6\] " "Pin \"HEX0\[0..6\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786867 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[0..8\] " "Pin \"LEDG\[0..8\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786868 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDR\[0..17\] " "Pin \"LEDR\[0..17\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786868 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_b\[7..0\] " "Pin \"vga_b\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786868 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_g\[7..0\] " "Pin \"vga_g\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786868 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "vga_r\[7..0\] " "Pin \"vga_r\[7..0\]\" is missing source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1633539786868 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_CLK " "Pin \"PS2_CLK\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 368 -184 -16 384 "PS2_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633539786868 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_DAT " "Pin \"PS2_DAT\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 -184 -16 400 "PS2_DAT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633539786869 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 256 -184 -16 272 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633539786870 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY2 " "Pin \"KEY2\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 272 -184 -16 288 "KEY2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633539786870 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY3 " "Pin \"KEY3\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 288 -184 -16 304 "KEY3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633539786870 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW\[0..17\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1633539786870 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sram_control.vhd 2 1 " "Using design file sram_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_control-rtl " "Found design unit 1: SRAM_control-rtl" {  } { { "sram_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/sram_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539786990 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "sram_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/sram_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539786990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633539786990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_control SRAM_control:inst3 " "Elaborating entity \"SRAM_control\" for hierarchy \"SRAM_control:inst3\"" {  } { { "Proj.bdf" "inst3" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 296 824 1144 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SndDriver SndDriver:inst " "Elaborating entity \"SndDriver\" for hierarchy \"SndDriver:inst\"" {  } { { "Proj.bdf" "inst" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 496 952 1144 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.vhd 2 1 " "Using design file ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539787177 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/ctrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539787177 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633539787177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl SndDriver:inst\|ctrl:b2v_inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"SndDriver:inst\|ctrl:b2v_inst_ctrl\"" {  } { { "snddriver.vhd" "b2v_inst_ctrl" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/snddriver.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "channel_mod.vhd 2 1 " "Using design file channel_mod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_mod-rtl " "Found design unit 1: channel_mod-rtl" {  } { { "channel_mod.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/channel_mod.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539787321 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_mod " "Found entity 1: channel_mod" {  } { { "channel_mod.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539787321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633539787321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_mod SndDriver:inst\|channel_mod:b2v_inst_left " "Elaborating entity \"channel_mod\" for hierarchy \"SndDriver:inst\|channel_mod:b2v_inst_left\"" {  } { { "snddriver.vhd" "b2v_inst_left" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/snddriver.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787356 ""}
{ "Warning" "WSGN_SEARCH_FILE" "echo_gen.vhd 2 1 " "Using design file echo_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECHO_GEN-rtl " "Found design unit 1: ECHO_GEN-rtl" {  } { { "echo_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539787492 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECHO_GEN " "Found entity 1: ECHO_GEN" {  } { { "echo_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539787492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633539787492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECHO_GEN ECHO_GEN:inst2 " "Elaborating entity \"ECHO_GEN\" for hierarchy \"ECHO_GEN:inst2\"" {  } { { "Proj.bdf" "inst2" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 328 320 608 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ECHO1 echo_gen.vhd(26) " "Verilog HDL or VHDL warning at echo_gen.vhd(26): object \"ECHO1\" assigned a value but never read" {  } { { "echo_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633539787520 "|Proj|ECHO_GEN:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ECHO2 echo_gen.vhd(27) " "Verilog HDL or VHDL warning at echo_gen.vhd(27): object \"ECHO2\" assigned a value but never read" {  } { { "echo_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633539787520 "|Proj|ECHO_GEN:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ECHO3 echo_gen.vhd(28) " "Verilog HDL or VHDL warning at echo_gen.vhd(28): object \"ECHO3\" assigned a value but never read" {  } { { "echo_gen.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/echo_gen.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633539787521 "|Proj|ECHO_GEN:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst4 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst4\"" {  } { { "Proj.bdf" "inst4" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 600 40 152 648 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539787824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787836 ""}  } { { "output_files/lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/output_files/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633539787836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_mux.vhd 2 1 " "Using design file my_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_mux-rtl " "Found design unit 1: my_mux-rtl" {  } { { "my_mux.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/my_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539787937 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/my_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539787937 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633539787937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux my_mux:inst1 " "Elaborating entity \"my_mux\" for hierarchy \"my_mux:inst1\"" {  } { { "Proj.bdf" "inst1" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 696 1264 1424 808 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539787964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "group_no.vhd 2 1 " "Using design file group_no.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-RTL " "Found design unit 1: group_no-RTL" {  } { { "group_no.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539788065 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633539788065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633539788065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no group_no:inst5 " "Elaborating entity \"group_no\" for hierarchy \"group_no:inst5\"" {  } { { "Proj.bdf" "inst5" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -40 1032 1128 40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633539788091 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[15\] " "Inserted always-enabled tri-state buffer between \"sram_data\[15\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[14\] " "Inserted always-enabled tri-state buffer between \"sram_data\[14\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[13\] " "Inserted always-enabled tri-state buffer between \"sram_data\[13\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[12\] " "Inserted always-enabled tri-state buffer between \"sram_data\[12\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[11\] " "Inserted always-enabled tri-state buffer between \"sram_data\[11\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[10\] " "Inserted always-enabled tri-state buffer between \"sram_data\[10\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[9\] " "Inserted always-enabled tri-state buffer between \"sram_data\[9\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[8\] " "Inserted always-enabled tri-state buffer between \"sram_data\[8\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[7\] " "Inserted always-enabled tri-state buffer between \"sram_data\[7\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[6\] " "Inserted always-enabled tri-state buffer between \"sram_data\[6\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[5\] " "Inserted always-enabled tri-state buffer between \"sram_data\[5\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[4\] " "Inserted always-enabled tri-state buffer between \"sram_data\[4\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[3\] " "Inserted always-enabled tri-state buffer between \"sram_data\[3\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[2\] " "Inserted always-enabled tri-state buffer between \"sram_data\[2\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[1\] " "Inserted always-enabled tri-state buffer between \"sram_data\[1\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[0\] " "Inserted always-enabled tri-state buffer between \"sram_data\[0\]\" and its non-tri-state driver." {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633539789314 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1633539789314 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[15\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[14\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[13\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[12\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[11\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[10\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[9\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[8\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[7\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[6\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[5\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[4\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[3\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[2\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[1\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[0\]\" is moved to its source" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633539789344 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1633539789344 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data~synth " "Node \"sram_data~synth\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 1208 1384 400 "sram_data\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539789425 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1633539789425 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 64 1208 1384 80 "hsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 80 1208 1384 96 "vsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_clk GND " "Pin \"vga_clk\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 128 1208 1384 144 "vga_clk" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank GND " "Pin \"vga_blank\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 96 1208 1384 112 "vga_blank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 112 1208 1384 128 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 336 1208 1384 352 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 416 1208 1384 432 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 1208 1384 448 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|sram_ub"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 16 1208 1385 32 "HEX0\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 0 1208 1384 16 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { -16 1208 1384 0 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 432 -432 -256 448 "LEDG\[0..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 448 -424 -248 464 "LEDR\[0..17\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[7\] GND " "Pin \"vga_b\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[6\] GND " "Pin \"vga_b\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[5\] GND " "Pin \"vga_b\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[4\] GND " "Pin \"vga_b\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 176 1208 1384 192 "vga_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[7\] GND " "Pin \"vga_g\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[6\] GND " "Pin \"vga_g\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[5\] GND " "Pin \"vga_g\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[4\] GND " "Pin \"vga_g\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 160 1208 1384 176 "vga_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[7\] GND " "Pin \"vga_r\[7\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[6\] GND " "Pin \"vga_r\[6\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[5\] GND " "Pin \"vga_r\[5\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[4\] GND " "Pin \"vga_r\[4\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 144 1208 1384 160 "vga_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633539789431 "|Proj|vga_r[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633539789431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633539789600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633539791203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791203 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 368 -184 -16 384 "PS2_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 384 -184 -16 400 "PS2_DAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 256 -184 -16 272 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 272 -184 -16 288 "KEY2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 288 -184 -16 304 "KEY3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Proj.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/Proj.bdf" { { 464 -424 -256 480 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633539791729 "|Proj|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1633539791729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633539791757 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633539791757 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1633539791757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633539791757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633539791757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633539791953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 19:03:11 2021 " "Processing ended: Wed Oct 06 19:03:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633539791953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633539791953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633539791953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633539791953 ""}
