0.6
2017.4
Dec 15 2017
21:07:18
D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sim_1/new/tb_control_unit.sv,1728331239,systemVerilog,,,,tb_control_unit,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sim_1/new/tb_program_counter.sv,1728328980,systemVerilog,,,,tb_program_counter,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/ALU.sv,1728234389,systemVerilog,,D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv,,ALU,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/control_unit.sv,1728330459,systemVerilog,,D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sim_1/new/tb_control_unit.sv,,control_unit,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/program_counter.sv,1728328348,systemVerilog,,D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sim_1/new/tb_program_counter.sv,,program_counter,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv,1727847647,systemVerilog,,,,adder;aludec;controller;datapath;extend;flopenr;flopr;maindec;mux2;mux3;riscvsingle,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
