# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../Lab4.srcs/sources_1/new" \
"../../../../Lab4.srcs/sources_1/new/vgatimer.sv" \
"../../../../Lab4.srcs/sources_1/imports/new/xycounter.sv" \
"../../../../Lab4.srcs/sim_1/new/vgatimer_10x4_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
