INFO: [VRFC 10-163] Analyzing VHDL file "C:/VhdlWiz/My_Projects/T11_StdLogicVectorTb/T11_StdLogicVectorTb.srcs/sim_1/imports/exercises/T11_StdLogicVectorTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity T11_StdLogicVectorTb
