<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='vhcg.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: vhcg
    <br/>
    Created: May 27, 2004
    <br/>
    Updated: Mar 25, 2015
    <br/>
    SVN Updated: Apr 14, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     Other
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - direct traceback option.
     <br/>
     - self test automation
     <br/>
     - support any popular convolution code.
     <br/>
     - throughput and area of decoder are scalable.
     <br/>
     - in place state metric storage.
     <br/>
     - parameterized modules.
     <br/>
     - something else.
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Place a VHDL/Verilog version for K=7 rate=1/2 Poly=(91,121 in decimal) TracebackDepth=64 decoder for Download
     <br/>
     &#160;
     
      It's a zip file, rename to .zip
     
     or look up the http://viterbi-gen.sourceforge.net example section.
     <br/>
     - Version 1.3
     <br/>
     - Place a TD-SCDMA version of K=9 rate=1/2 decoder for
     
      download
     
     .
     <br/>
     - Place a VHDL version of K=9 rate=1/2 decoder for
     
      download
     
     , in the requirement of Mitchell.
     <br/>
     - Version 1.2
     <br/>
     - contributed by moti: add encoder.pl, new testbench, insert srst signal in traceback module
     <br/>
     - Version 1.1
     <br/>
     - Version 1.0
     <br/>
     - To be continued
     <br/>
     - Updated
     <br/>
    </p>
   </div>
   <div id="d_Viterbi HDL Code Generator">
    <h2>
     
     
     Viterbi HDL Code Generator
    </h2>
    <p id="p_Viterbi HDL Code Generator">
     This is a code generator for some kinds of viterbi decoders. It can generate the synthesiable verilog HDL codes. These have been verified under simulation. The generator itself is released under GPL license but the Verilog HDL codes generated by it is without any restrictions  except you MUST keep the license note in each Verilog HDL codes. I will be glad to head these Verilog HDL codes be used in some applications.

If you have any advices, please email to
     .
And I have creat a project at sourceforge.net, too. You can find them here.

http://viterbi-gen.sourceforge.net

Now you can post questions  
http://groups.yahoo.com/group/vhcg  (Disabled)
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
