<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>md_kernel</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.825</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>262913</Best-caseLatency>
            <Average-caseLatency>262913</Average-caseLatency>
            <Worst-caseLatency>262913</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.103 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.103 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.103 ms</Worst-caseRealTimeLatency>
            <Interval-min>262914</Interval-min>
            <Interval-max>262914</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_i>
                <Slack>5.84</Slack>
                <TripCount>256</TripCount>
                <Latency>262912</Latency>
                <AbsoluteTimeLatency>2103296</AbsoluteTimeLatency>
                <IterationLatency>1027</IterationLatency>
                <InstanceList/>
                <loop_j>
                    <Slack>5.84</Slack>
                    <TripCount>16</TripCount>
                    <Latency>1024</Latency>
                    <AbsoluteTimeLatency>8192</AbsoluteTimeLatency>
                    <IterationLatency>64</IterationLatency>
                    <InstanceList/>
                </loop_j>
            </loop_i>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>data/benchmarks/knn/md.c:23</SourceLocation>
            <SummaryOfLoopViolations>
                <loop_i>
                    <Name>loop_i</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/knn/md.c:25</SourceLocation>
                    <loop_j>
                        <Name>loop_j</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>data/benchmarks/knn/md.c:33</SourceLocation>
                    </loop_j>
                </loop_i>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>33</DSP>
            <FF>3195</FF>
            <LUT>3143</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_address0</name>
            <Object>force_x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_ce0</name>
            <Object>force_x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_we0</name>
            <Object>force_x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_d0</name>
            <Object>force_x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_address0</name>
            <Object>force_y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_ce0</name>
            <Object>force_y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_we0</name>
            <Object>force_y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_d0</name>
            <Object>force_y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_address0</name>
            <Object>force_z</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_ce0</name>
            <Object>force_z</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_we0</name>
            <Object>force_z</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_d0</name>
            <Object>force_z</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_address0</name>
            <Object>position_x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_ce0</name>
            <Object>position_x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_q0</name>
            <Object>position_x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_address0</name>
            <Object>position_y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_ce0</name>
            <Object>position_y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_q0</name>
            <Object>position_y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_address0</name>
            <Object>position_z</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_ce0</name>
            <Object>position_z</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_q0</name>
            <Object>position_z</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_address0</name>
            <Object>NL</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_ce0</name>
            <Object>NL</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_q0</name>
            <Object>NL</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>md_kernel</ModuleName>
            <BindInstances>add_ln25_fu_309_p2 add_ln33_fu_351_p2 add_ln36_fu_361_p2 dadddsub_64ns_64ns_64_4_full_dsp_1_U1 dadddsub_64ns_64ns_64_4_full_dsp_1_U2 dadddsub_64ns_64ns_64_4_full_dsp_1_U3 dmul_64ns_64ns_64_4_max_dsp_1_U4 dmul_64ns_64ns_64_4_max_dsp_1_U5 dadddsub_64ns_64ns_64_4_full_dsp_1_U1 dmul_64ns_64ns_64_4_max_dsp_1_U4 dadddsub_64ns_64ns_64_4_full_dsp_1_U1 ddiv_64ns_64ns_64_14_no_dsp_1_U7 dmul_64ns_64ns_64_4_max_dsp_1_U4 dmul_64ns_64ns_64_4_max_dsp_1_U4 dmul_64ns_64ns_64_4_max_dsp_1_U4 dadddsub_64ns_64ns_64_4_full_dsp_1_U1 dmul_64ns_64ns_64_4_max_dsp_1_U4 dmul_64ns_64ns_64_4_max_dsp_1_U4 dmul_64ns_64ns_64_4_max_dsp_1_U4 dadddsub_64ns_64ns_64_4_full_dsp_1_U1 dmul_64ns_64ns_64_4_max_dsp_1_U5 dadddsub_64ns_64ns_64_4_full_dsp_1_U2 dmul_64ns_64ns_64_4_max_dsp_1_U6 dadddsub_64ns_64ns_64_4_full_dsp_1_U3</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>md_kernel</Name>
            <Loops>
                <loop_i>
                    <loop_j/>
                </loop_i>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.825</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>262913</Best-caseLatency>
                    <Average-caseLatency>262913</Average-caseLatency>
                    <Worst-caseLatency>262913</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.103 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.103 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.103 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>262914</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_i>
                        <Name>loop_i</Name>
                        <Slack>5.84</Slack>
                        <TripCount>256</TripCount>
                        <Latency>262912</Latency>
                        <AbsoluteTimeLatency>2.103 ms</AbsoluteTimeLatency>
                        <IterationLatency>1027</IterationLatency>
                        <PipelineDepth>1027</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <loop_j>
                            <Name>loop_j</Name>
                            <Slack>5.84</Slack>
                            <TripCount>16</TripCount>
                            <Latency>1024</Latency>
                            <AbsoluteTimeLatency>8.192 us</AbsoluteTimeLatency>
                            <IterationLatency>64</IterationLatency>
                            <PipelineDepth>64</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </loop_j>
                    </loop_i>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>data/benchmarks/knn/md.c:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_i>
                            <Name>loop_i</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>data/benchmarks/knn/md.c:25</SourceLocation>
                            <loop_j>
                                <Name>loop_j</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>data/benchmarks/knn/md.c:33</SourceLocation>
                            </loop_j>
                        </loop_i>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>33</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3195</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3143</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_309_p2" SOURCE="data/benchmarks/knn/md.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_351_p2" SOURCE="data/benchmarks/knn/md.c:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_361_p2" SOURCE="data/benchmarks/knn/md.c:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_j" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="data/benchmarks/knn/md.c:42" STORAGESUBTYPE="" URAM="0" VARIABLE="delx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_j" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U2" SOURCE="data/benchmarks/knn/md.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dely"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_j" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U3" SOURCE="data/benchmarks/knn/md.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="delz"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U4" SOURCE="data/benchmarks/knn/md.c:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U5" SOURCE="data/benchmarks/knn/md.c:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_j" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="data/benchmarks/knn/md.c:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U4" SOURCE="data/benchmarks/knn/md.c:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_j" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="data/benchmarks/knn/md.c:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="13" LOOP="loop_j" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_14_no_dsp_1_U7" SOURCE="data/benchmarks/knn/md.c:45" STORAGESUBTYPE="" URAM="0" VARIABLE="r2inv"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U4" SOURCE="data/benchmarks/knn/md.c:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U4" SOURCE="data/benchmarks/knn/md.c:47" STORAGESUBTYPE="" URAM="0" VARIABLE="r6inv"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U4" SOURCE="data/benchmarks/knn/md.c:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_j" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="data/benchmarks/knn/md.c:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U4" SOURCE="data/benchmarks/knn/md.c:48" STORAGESUBTYPE="" URAM="0" VARIABLE="potential"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U4" SOURCE="data/benchmarks/knn/md.c:50" STORAGESUBTYPE="" URAM="0" VARIABLE="force"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U4" SOURCE="data/benchmarks/knn/md.c:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_j" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U1" SOURCE="data/benchmarks/knn/md.c:51" STORAGESUBTYPE="" URAM="0" VARIABLE="fx_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U5" SOURCE="data/benchmarks/knn/md.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_j" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U2" SOURCE="data/benchmarks/knn/md.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="fy_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_j" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U6" SOURCE="data/benchmarks/knn/md.c:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="3" LOOP="loop_j" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_4_full_dsp_1_U3" SOURCE="data/benchmarks/knn/md.c:53" STORAGESUBTYPE="" URAM="0" VARIABLE="fz_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_array_partition throughput_driven="off"/>
        <config_compile pipeline_loops="999999"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="force_x" index="0" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="force_x_address0" name="force_x_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_x_ce0" name="force_x_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_we0" name="force_x_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_d0" name="force_x_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="force_y" index="1" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="force_y_address0" name="force_y_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_y_ce0" name="force_y_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_we0" name="force_y_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_d0" name="force_y_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="force_z" index="2" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="force_z_address0" name="force_z_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_z_ce0" name="force_z_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_we0" name="force_z_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_d0" name="force_z_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position_x" index="3" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="position_x_address0" name="position_x_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_x_ce0" name="position_x_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_x_q0" name="position_x_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position_y" index="4" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="position_y_address0" name="position_y_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_y_ce0" name="position_y_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_y_q0" name="position_y_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position_z" index="5" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="position_z_address0" name="position_z_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_z_ce0" name="position_z_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_z_q0" name="position_z_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="NL" index="6" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="NL_address0" name="NL_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="NL_ce0" name="NL_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="NL_q0" name="NL_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="force_x_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="force_x_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="force_x_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="force_y_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="force_y_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="force_z_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="force_z_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="position_x_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="position_x_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="position_y_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="position_y_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="position_z_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="position_z_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="NL_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="NL_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="NL_address0">out, 12</column>
                    <column name="NL_q0">in, 32</column>
                    <column name="force_x_address0">out, 8</column>
                    <column name="force_x_d0">out, 64</column>
                    <column name="force_y_address0">out, 8</column>
                    <column name="force_y_d0">out, 64</column>
                    <column name="force_z_address0">out, 8</column>
                    <column name="force_z_d0">out, 64</column>
                    <column name="position_x_address0">out, 8</column>
                    <column name="position_x_q0">in, 64</column>
                    <column name="position_y_address0">out, 8</column>
                    <column name="position_y_q0">in, 64</column>
                    <column name="position_z_address0">out, 8</column>
                    <column name="position_z_q0">in, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="force_x">out, double*</column>
                    <column name="force_y">out, double*</column>
                    <column name="force_z">out, double*</column>
                    <column name="position_x">in, double*</column>
                    <column name="position_y">in, double*</column>
                    <column name="position_z">in, double*</column>
                    <column name="NL">in, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="force_x">force_x_address0, port, offset</column>
                    <column name="force_x">force_x_ce0, port, </column>
                    <column name="force_x">force_x_we0, port, </column>
                    <column name="force_x">force_x_d0, port, </column>
                    <column name="force_y">force_y_address0, port, offset</column>
                    <column name="force_y">force_y_ce0, port, </column>
                    <column name="force_y">force_y_we0, port, </column>
                    <column name="force_y">force_y_d0, port, </column>
                    <column name="force_z">force_z_address0, port, offset</column>
                    <column name="force_z">force_z_ce0, port, </column>
                    <column name="force_z">force_z_we0, port, </column>
                    <column name="force_z">force_z_d0, port, </column>
                    <column name="position_x">position_x_address0, port, offset</column>
                    <column name="position_x">position_x_ce0, port, </column>
                    <column name="position_x">position_x_q0, port, </column>
                    <column name="position_y">position_y_address0, port, offset</column>
                    <column name="position_y">position_y_ce0, port, </column>
                    <column name="position_y">position_y_q0, port, </column>
                    <column name="position_z">position_z_address0, port, offset</column>
                    <column name="position_z">position_z_ce0, port, </column>
                    <column name="position_z">position_z_q0, port, </column>
                    <column name="NL">NL_address0, port, offset</column>
                    <column name="NL">NL_ce0, port, </column>
                    <column name="NL">NL_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="data/benchmarks/knn/md.c:26" status="valid" parentFunction="md_kernel" variable="" isDirective="0" options="min=256 max=256 avg=256"/>
        <Pragma type="loop_tripcount" location="data/benchmarks/knn/md.c:34" status="valid" parentFunction="md_kernel" variable="" isDirective="0" options="min=16 max=16 avg=16"/>
        <Pragma type="loop_flatten" location="data/base_directives/knn.tcl:4" status="valid" parentFunction="md_kernel" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="data/base_directives/knn.tcl:5" status="valid" parentFunction="md_kernel" variable="" isDirective="1" options="off=true"/>
        <Pragma type="loop_flatten" location="data/base_directives/knn.tcl:6" status="warning" parentFunction="md_kernel" variable="" isDirective="1" options="off=true">
            <Msg msg_id="207-5583" msg_severity="WARNING" msg_body="'#pragma HLS loop_flatten' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="pipeline" location="data/base_directives/knn.tcl:1" status="valid" parentFunction="md_kernel" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="data/base_directives/knn.tcl:2" status="valid" parentFunction="md_kernel" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="data/base_directives/knn.tcl:3" status="valid" parentFunction="md_kernel" variable="" isDirective="1" options="off=true"/>
    </PragmaReport>
</profile>

