{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../axi_spi_multiple.gen/sources_1/bd/spi_top",
      "name": "spi_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "spi_regs_0": "",
      "util_vector_logic_0": "",
      "spi_core_0": ""
    },
    "interface_ports": {
      "s_axi_lite": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "10"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "s_axi_lite",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x000003FF",
          "width": "10"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "s_axi_lite_awaddr",
            "direction": "I"
          },
          "AWPROT": {
            "physical_name": "s_axi_lite_awprot",
            "direction": "I"
          },
          "AWVALID": {
            "physical_name": "s_axi_lite_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "s_axi_lite_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "s_axi_lite_wdata",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "s_axi_lite_wstrb",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "s_axi_lite_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "s_axi_lite_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "s_axi_lite_bresp",
            "direction": "O"
          },
          "BVALID": {
            "physical_name": "s_axi_lite_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "s_axi_lite_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "s_axi_lite_araddr",
            "direction": "I"
          },
          "ARPROT": {
            "physical_name": "s_axi_lite_arprot",
            "direction": "I"
          },
          "ARVALID": {
            "physical_name": "s_axi_lite_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "s_axi_lite_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "s_axi_lite_rdata",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "s_axi_lite_rresp",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "s_axi_lite_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "s_axi_lite_rready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "s_axis_aclk": {
        "type": "clk",
        "direction": "I"
      },
      "s_axis_aresetn": {
        "type": "rst",
        "direction": "I"
      },
      "cs": {
        "direction": "O"
      },
      "sck": {
        "direction": "O"
      },
      "mosi": {
        "direction": "O"
      },
      "rst": {
        "type": "rst",
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I"
      }
    },
    "components": {
      "spi_regs_0": {
        "vlnv": "xilinx.com:module_ref:spi_regs:1.0",
        "xci_name": "spi_top_spi_regs_0_0",
        "xci_path": "ip/spi_top_spi_regs_0_0/spi_top_spi_regs_0_0.xci",
        "inst_hier_path": "spi_regs_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_regs",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axil": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "10",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "memory_map_ref": "axil",
            "port_maps": {
              "AWADDR": {
                "physical_name": "axil_awaddr",
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "axil_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "axil_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "axil_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "axil_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "axil_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "axil_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "axil_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "axil_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "axil_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "axil_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "axil_araddr",
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "axil_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "axil_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "axil_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "axil_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "axil_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "axil_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "axil_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axil",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "csr_reset_reset_out": {
            "direction": "O"
          },
          "csr_config_cpol_out": {
            "direction": "O"
          },
          "csr_config_cpha_out": {
            "direction": "O"
          },
          "csr_clk_div_div_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "csr_tx_data_data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "csr_rx_data_data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "spi_top_util_vector_logic_0_0",
        "xci_path": "ip/spi_top_util_vector_logic_0_0/spi_top_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "spi_core_0": {
        "vlnv": "xilinx.com:module_ref:spi_core:1.0",
        "xci_name": "spi_top_spi_core_0_2",
        "xci_path": "ip/spi_top_spi_core_0_2/spi_top_spi_core_0_2.xci",
        "inst_hier_path": "spi_core_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_core",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axis_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_out_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "s_axis_out_tkeep",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_out_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "s_axis_out_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "s_axis_out_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "cpha": {
            "direction": "I"
          },
          "cpol": {
            "direction": "I"
          },
          "clk_div": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis_out",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sck": {
            "direction": "O"
          },
          "cs": {
            "direction": "O"
          },
          "miso": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "mosi": {
            "direction": "O"
          },
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "s_axis_aresetn",
                "value_src": "constant"
              }
            }
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axil_0_1": {
        "interface_ports": [
          "s_axi_lite",
          "spi_regs_0/axil"
        ]
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk",
          "spi_regs_0/clk",
          "spi_core_0/clk"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "spi_regs_0/rst"
        ]
      },
      "s_axis_aclk_0_1": {
        "ports": [
          "s_axis_aclk",
          "spi_core_0/s_axis_aclk"
        ]
      },
      "s_axis_aresetn_0_1": {
        "ports": [
          "s_axis_aresetn",
          "spi_core_0/s_axis_aresetn"
        ]
      },
      "spi_core_0_cs": {
        "ports": [
          "spi_core_0/cs",
          "cs"
        ]
      },
      "spi_core_0_data_out": {
        "ports": [
          "spi_core_0/data_out",
          "spi_regs_0/csr_rx_data_data_in"
        ]
      },
      "spi_core_0_mosi": {
        "ports": [
          "spi_core_0/mosi",
          "mosi"
        ]
      },
      "spi_core_0_sck": {
        "ports": [
          "spi_core_0/sck",
          "sck"
        ]
      },
      "spi_regs_0_csr_clk_div_div_out": {
        "ports": [
          "spi_regs_0/csr_clk_div_div_out",
          "spi_core_0/clk_div"
        ]
      },
      "spi_regs_0_csr_config_cpha_out": {
        "ports": [
          "spi_regs_0/csr_config_cpha_out",
          "spi_core_0/cpha"
        ]
      },
      "spi_regs_0_csr_config_cpol_out": {
        "ports": [
          "spi_regs_0/csr_config_cpol_out",
          "spi_core_0/cpol"
        ]
      },
      "spi_regs_0_csr_reset_reset_out": {
        "ports": [
          "spi_regs_0/csr_reset_reset_out",
          "util_vector_logic_0/Op1"
        ]
      },
      "spi_regs_0_csr_tx_data_data_out": {
        "ports": [
          "spi_regs_0/csr_tx_data_data_out",
          "spi_core_0/data_in"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "spi_core_0/rst"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_lite": {
            "range": "64K",
            "width": "16"
          }
        }
      }
    }
  }
}