#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000016652aad540 .scope module, "tb_full_adder" "tb_full_adder" 2 6;
 .timescale -9 -12;
P_00000166528d32f0 .param/l "PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
P_00000166528d3328 .param/l "clk_period" 0 2 33, +C4<00000000000000000000000000001010>;
v0000016652903ad0_0 .var "a", 0 0;
v0000016652903530_0 .var "b", 0 0;
v0000016652903850_0 .net "cin", 0 0, L_00000166528f6260;  1 drivers
v00000166529041b0_0 .var "clk", 0 0;
v0000016652903d50_0 .var "cout", 0 0;
v00000166529032b0_0 .net "sum", 0 0, L_00000166528f63b0;  1 drivers
E_00000166528fa890 .event negedge, v00000166529041b0_0;
S_0000016652aad6d0 .scope module, "u_full_adder" "full_adder" 2 24, 3 3 0, S_0000016652aad540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cout";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cin";
L_00000166528f6260 .functor OR 1, L_00000166528f62d0, L_00000166528f61f0, C4<0>, C4<0>;
v0000016652903670_0 .net "a", 0 0, v0000016652903ad0_0;  1 drivers
v00000166529035d0_0 .net "b", 0 0, v0000016652903530_0;  1 drivers
v00000166529033f0_0 .net "cin", 0 0, L_00000166528f6260;  alias, 1 drivers
v0000016652904110_0 .net "cin_a", 0 0, L_00000166528f62d0;  1 drivers
v0000016652903a30_0 .net "cin_b", 0 0, L_00000166528f61f0;  1 drivers
v0000016652903490_0 .net "cout", 0 0, v0000016652903d50_0;  1 drivers
v0000016652903e90_0 .net "sum", 0 0, L_00000166528f63b0;  alias, 1 drivers
v00000166529038f0_0 .net "sum_a", 0 0, L_00000166528f66c0;  1 drivers
S_0000016652aad860 .scope module, "HALF_ADDER_A" "half_adder" 3 14, 4 1 0, S_0000016652aad6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_00000166528f66c0 .functor XOR 1, v0000016652903ad0_0, v0000016652903530_0, C4<0>, C4<0>;
L_00000166528f62d0 .functor AND 1, v0000016652903ad0_0, v0000016652903530_0, C4<1>, C4<1>;
v00000166528d3510_0 .net "a", 0 0, v0000016652903ad0_0;  alias, 1 drivers
v00000166528d30a0_0 .net "b", 0 0, v0000016652903530_0;  alias, 1 drivers
v0000016652905e20_0 .net "cout", 0 0, L_00000166528f62d0;  alias, 1 drivers
v0000016652905ec0_0 .net "sum", 0 0, L_00000166528f66c0;  alias, 1 drivers
S_0000016652905f60 .scope module, "HALF_ADDER_B" "half_adder" 3 21, 4 1 0, S_0000016652aad6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_00000166528f63b0 .functor XOR 1, v0000016652903d50_0, L_00000166528f66c0, C4<0>, C4<0>;
L_00000166528f61f0 .functor AND 1, v0000016652903d50_0, L_00000166528f66c0, C4<1>, C4<1>;
v00000166529060f0_0 .net "a", 0 0, v0000016652903d50_0;  alias, 1 drivers
v0000016652906190_0 .net "b", 0 0, L_00000166528f66c0;  alias, 1 drivers
v0000016652906230_0 .net "cout", 0 0, L_00000166528f61f0;  alias, 1 drivers
v00000166528f73d0_0 .net "sum", 0 0, L_00000166528f63b0;  alias, 1 drivers
    .scope S_0000016652aad540;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016652903ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016652903530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016652903d50_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000016652aad540;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000166529041b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000016652aad540;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v00000166529041b0_0;
    %inv;
    %store/vec4 v00000166529041b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016652aad540;
T_3 ;
    %wait E_00000166528fa890;
    %vpi_func 2 39 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0000016652903ad0_0, 0, 1;
    %vpi_func 2 40 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0000016652903530_0, 0, 1;
    %vpi_func 2 41 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0000016652903d50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016652aad540;
T_4 ;
    %vpi_call 2 47 "$dumpfile", "full.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016652aad540 {0 0 0};
    %delay 10000000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "./full.v";
    "./half.v";
