// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="worker,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.159000,HLS_SYN_LAT=61500,HLS_SYN_TPT=none,HLS_SYN_MEM=91,HLS_SYN_DSP=9,HLS_SYN_FF=1219,HLS_SYN_LUT=2006}" *)

module worker (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dest_0_address0,
        dest_0_ce0,
        dest_0_we0,
        dest_0_d0,
        dest_0_q0,
        dest_0_address1,
        dest_0_ce1,
        dest_0_we1,
        dest_0_d1,
        dest_1_address0,
        dest_1_ce0,
        dest_1_we0,
        dest_1_d0,
        dest_1_q0,
        dest_1_address1,
        dest_1_ce1,
        dest_1_we1,
        dest_1_d1,
        dest_2_address0,
        dest_2_ce0,
        dest_2_we0,
        dest_2_d0,
        dest_2_q0,
        dest_2_address1,
        dest_2_ce1,
        dest_2_we1,
        dest_2_d1,
        dest_3_address0,
        dest_3_ce0,
        dest_3_we0,
        dest_3_d0,
        dest_3_q0,
        dest_3_address1,
        dest_3_ce1,
        dest_3_we1,
        dest_3_d1
);

parameter    ap_ST_st1_fsm_0 = 17'b1;
parameter    ap_ST_st2_fsm_1 = 17'b10;
parameter    ap_ST_st3_fsm_2 = 17'b100;
parameter    ap_ST_st4_fsm_3 = 17'b1000;
parameter    ap_ST_st5_fsm_4 = 17'b10000;
parameter    ap_ST_st6_fsm_5 = 17'b100000;
parameter    ap_ST_st7_fsm_6 = 17'b1000000;
parameter    ap_ST_st8_fsm_7 = 17'b10000000;
parameter    ap_ST_st9_fsm_8 = 17'b100000000;
parameter    ap_ST_st10_fsm_9 = 17'b1000000000;
parameter    ap_ST_st11_fsm_10 = 17'b10000000000;
parameter    ap_ST_st12_fsm_11 = 17'b100000000000;
parameter    ap_ST_st13_fsm_12 = 17'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 17'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 17'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 17'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 17'b10000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_19 = 8'b11001;
parameter    ap_const_lv8_32 = 8'b110010;
parameter    ap_const_lv8_4B = 8'b1001011;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv7_64 = 7'b1100100;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv15_A4 = 15'b10100100;
parameter    ap_const_lv7_19 = 7'b11001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] dest_0_address0;
output   dest_0_ce0;
output   dest_0_we0;
output  [31:0] dest_0_d0;
input  [31:0] dest_0_q0;
output  [4:0] dest_0_address1;
output   dest_0_ce1;
output   dest_0_we1;
output  [31:0] dest_0_d1;
output  [4:0] dest_1_address0;
output   dest_1_ce0;
output   dest_1_we0;
output  [31:0] dest_1_d0;
input  [31:0] dest_1_q0;
output  [4:0] dest_1_address1;
output   dest_1_ce1;
output   dest_1_we1;
output  [31:0] dest_1_d1;
output  [4:0] dest_2_address0;
output   dest_2_ce0;
output   dest_2_we0;
output  [31:0] dest_2_d0;
input  [31:0] dest_2_q0;
output  [4:0] dest_2_address1;
output   dest_2_ce1;
output   dest_2_we1;
output  [31:0] dest_2_d1;
output  [4:0] dest_3_address0;
output   dest_3_ce0;
output   dest_3_we0;
output  [31:0] dest_3_d0;
input  [31:0] dest_3_q0;
output  [4:0] dest_3_address1;
output   dest_3_ce1;
output   dest_3_we1;
output  [31:0] dest_3_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] dest_0_address0;
reg dest_0_ce0;
reg dest_0_we0;
reg dest_0_ce1;
reg[4:0] dest_1_address0;
reg dest_1_ce0;
reg dest_1_we0;
reg dest_1_ce1;
reg[4:0] dest_2_address0;
reg dest_2_ce0;
reg dest_2_we0;
reg dest_2_ce1;
reg[4:0] dest_3_address0;
reg dest_3_ce0;
reg dest_3_we0;
reg dest_3_ce1;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_32;
wire   [31:0] grp_worker_create_COO_fu_209_ap_return;
reg   [31:0] reg_253;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_94;
wire    grp_worker_create_COO_fu_209_ap_done;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_105;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_114;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_123;
wire   [6:0] i_1_fu_264_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_134;
wire   [14:0] next_mul_fu_270_p2;
wire   [0:0] exitcond1_fu_258_p2;
wire   [6:0] idx_urem_fu_306_p3;
reg   [11:0] row_1_address0;
reg    row_1_ce0;
wire   [6:0] row_1_q0;
reg   [11:0] col_1_address0;
reg    col_1_ce0;
wire   [6:0] col_1_q0;
reg   [11:0] val_1_address0;
reg    val_1_ce0;
wire   [31:0] val_1_q0;
wire    grp_worker_COO_SpMV_fu_191_ap_start;
wire    grp_worker_COO_SpMV_fu_191_ap_done;
wire    grp_worker_COO_SpMV_fu_191_ap_idle;
wire    grp_worker_COO_SpMV_fu_191_ap_ready;
wire   [11:0] grp_worker_COO_SpMV_fu_191_row_address0;
wire    grp_worker_COO_SpMV_fu_191_row_ce0;
wire   [11:0] grp_worker_COO_SpMV_fu_191_col_address0;
wire    grp_worker_COO_SpMV_fu_191_col_ce0;
wire   [11:0] grp_worker_COO_SpMV_fu_191_val_r_address0;
wire    grp_worker_COO_SpMV_fu_191_val_r_ce0;
wire   [4:0] grp_worker_COO_SpMV_fu_191_output_0_address0;
wire    grp_worker_COO_SpMV_fu_191_output_0_ce0;
wire   [4:0] grp_worker_COO_SpMV_fu_191_output_0_address1;
wire    grp_worker_COO_SpMV_fu_191_output_0_ce1;
wire    grp_worker_COO_SpMV_fu_191_output_0_we1;
wire   [31:0] grp_worker_COO_SpMV_fu_191_output_0_d1;
wire   [4:0] grp_worker_COO_SpMV_fu_191_output_1_address0;
wire    grp_worker_COO_SpMV_fu_191_output_1_ce0;
wire   [4:0] grp_worker_COO_SpMV_fu_191_output_1_address1;
wire    grp_worker_COO_SpMV_fu_191_output_1_ce1;
wire    grp_worker_COO_SpMV_fu_191_output_1_we1;
wire   [31:0] grp_worker_COO_SpMV_fu_191_output_1_d1;
wire   [4:0] grp_worker_COO_SpMV_fu_191_output_2_address0;
wire    grp_worker_COO_SpMV_fu_191_output_2_ce0;
wire   [4:0] grp_worker_COO_SpMV_fu_191_output_2_address1;
wire    grp_worker_COO_SpMV_fu_191_output_2_ce1;
wire    grp_worker_COO_SpMV_fu_191_output_2_we1;
wire   [31:0] grp_worker_COO_SpMV_fu_191_output_2_d1;
wire   [4:0] grp_worker_COO_SpMV_fu_191_output_3_address0;
wire    grp_worker_COO_SpMV_fu_191_output_3_ce0;
wire   [4:0] grp_worker_COO_SpMV_fu_191_output_3_address1;
wire    grp_worker_COO_SpMV_fu_191_output_3_ce1;
wire    grp_worker_COO_SpMV_fu_191_output_3_we1;
wire   [31:0] grp_worker_COO_SpMV_fu_191_output_3_d1;
wire    grp_worker_create_COO_fu_209_ap_start;
wire    grp_worker_create_COO_fu_209_ap_idle;
wire    grp_worker_create_COO_fu_209_ap_ready;
wire   [11:0] grp_worker_create_COO_fu_209_row_address0;
wire    grp_worker_create_COO_fu_209_row_ce0;
wire    grp_worker_create_COO_fu_209_row_we0;
wire   [6:0] grp_worker_create_COO_fu_209_row_d0;
wire   [11:0] grp_worker_create_COO_fu_209_col_address0;
wire    grp_worker_create_COO_fu_209_col_ce0;
wire    grp_worker_create_COO_fu_209_col_we0;
wire   [6:0] grp_worker_create_COO_fu_209_col_d0;
wire   [11:0] grp_worker_create_COO_fu_209_val_r_address0;
wire    grp_worker_create_COO_fu_209_val_r_ce0;
wire    grp_worker_create_COO_fu_209_val_r_we0;
wire   [31:0] grp_worker_create_COO_fu_209_val_r_d0;
reg   [7:0] grp_worker_create_COO_fu_209_block_r;
reg   [6:0] i_reg_158;
reg   [14:0] phi_mul_reg_169;
reg   [6:0] phi_urem_reg_180;
reg    ap_reg_grp_worker_COO_SpMV_fu_191_ap_start;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_253;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_260;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_268;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_276;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_284;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_291;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_299;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_307;
reg    ap_reg_grp_worker_create_COO_fu_209_ap_start;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_327;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_335;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_343;
wire   [63:0] newIndex7_fu_286_p1;
wire   [2:0] tmp_fu_276_p4;
wire   [6:0] next_urem_fu_294_p2;
wire   [0:0] tmp_2_fu_300_p2;
reg   [16:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'b1;
#0 ap_reg_grp_worker_COO_SpMV_fu_191_ap_start = 1'b0;
#0 ap_reg_grp_worker_create_COO_fu_209_ap_start = 1'b0;
end

worker_row_1 #(
    .DataWidth( 7 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
row_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_1_address0),
    .ce0(row_1_ce0),
    .we0(grp_worker_create_COO_fu_209_row_we0),
    .d0(grp_worker_create_COO_fu_209_row_d0),
    .q0(row_1_q0)
);

worker_row_1 #(
    .DataWidth( 7 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
col_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_1_address0),
    .ce0(col_1_ce0),
    .we0(grp_worker_create_COO_fu_209_col_we0),
    .d0(grp_worker_create_COO_fu_209_col_d0),
    .q0(col_1_q0)
);

worker_val_1 #(
    .DataWidth( 32 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(val_1_address0),
    .ce0(val_1_ce0),
    .we0(grp_worker_create_COO_fu_209_val_r_we0),
    .d0(grp_worker_create_COO_fu_209_val_r_d0),
    .q0(val_1_q0)
);

worker_COO_SpMV grp_worker_COO_SpMV_fu_191(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_worker_COO_SpMV_fu_191_ap_start),
    .ap_done(grp_worker_COO_SpMV_fu_191_ap_done),
    .ap_idle(grp_worker_COO_SpMV_fu_191_ap_idle),
    .ap_ready(grp_worker_COO_SpMV_fu_191_ap_ready),
    .row_address0(grp_worker_COO_SpMV_fu_191_row_address0),
    .row_ce0(grp_worker_COO_SpMV_fu_191_row_ce0),
    .row_q0(row_1_q0),
    .col_address0(grp_worker_COO_SpMV_fu_191_col_address0),
    .col_ce0(grp_worker_COO_SpMV_fu_191_col_ce0),
    .col_q0(col_1_q0),
    .val_r_address0(grp_worker_COO_SpMV_fu_191_val_r_address0),
    .val_r_ce0(grp_worker_COO_SpMV_fu_191_val_r_ce0),
    .val_r_q0(val_1_q0),
    .output_0_address0(grp_worker_COO_SpMV_fu_191_output_0_address0),
    .output_0_ce0(grp_worker_COO_SpMV_fu_191_output_0_ce0),
    .output_0_q0(dest_0_q0),
    .output_0_address1(grp_worker_COO_SpMV_fu_191_output_0_address1),
    .output_0_ce1(grp_worker_COO_SpMV_fu_191_output_0_ce1),
    .output_0_we1(grp_worker_COO_SpMV_fu_191_output_0_we1),
    .output_0_d1(grp_worker_COO_SpMV_fu_191_output_0_d1),
    .output_1_address0(grp_worker_COO_SpMV_fu_191_output_1_address0),
    .output_1_ce0(grp_worker_COO_SpMV_fu_191_output_1_ce0),
    .output_1_q0(dest_1_q0),
    .output_1_address1(grp_worker_COO_SpMV_fu_191_output_1_address1),
    .output_1_ce1(grp_worker_COO_SpMV_fu_191_output_1_ce1),
    .output_1_we1(grp_worker_COO_SpMV_fu_191_output_1_we1),
    .output_1_d1(grp_worker_COO_SpMV_fu_191_output_1_d1),
    .output_2_address0(grp_worker_COO_SpMV_fu_191_output_2_address0),
    .output_2_ce0(grp_worker_COO_SpMV_fu_191_output_2_ce0),
    .output_2_q0(dest_2_q0),
    .output_2_address1(grp_worker_COO_SpMV_fu_191_output_2_address1),
    .output_2_ce1(grp_worker_COO_SpMV_fu_191_output_2_ce1),
    .output_2_we1(grp_worker_COO_SpMV_fu_191_output_2_we1),
    .output_2_d1(grp_worker_COO_SpMV_fu_191_output_2_d1),
    .output_3_address0(grp_worker_COO_SpMV_fu_191_output_3_address0),
    .output_3_ce0(grp_worker_COO_SpMV_fu_191_output_3_ce0),
    .output_3_q0(dest_3_q0),
    .output_3_address1(grp_worker_COO_SpMV_fu_191_output_3_address1),
    .output_3_ce1(grp_worker_COO_SpMV_fu_191_output_3_ce1),
    .output_3_we1(grp_worker_COO_SpMV_fu_191_output_3_we1),
    .output_3_d1(grp_worker_COO_SpMV_fu_191_output_3_d1),
    .nnz(reg_253)
);

worker_create_COO grp_worker_create_COO_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_worker_create_COO_fu_209_ap_start),
    .ap_done(grp_worker_create_COO_fu_209_ap_done),
    .ap_idle(grp_worker_create_COO_fu_209_ap_idle),
    .ap_ready(grp_worker_create_COO_fu_209_ap_ready),
    .row_address0(grp_worker_create_COO_fu_209_row_address0),
    .row_ce0(grp_worker_create_COO_fu_209_row_ce0),
    .row_we0(grp_worker_create_COO_fu_209_row_we0),
    .row_d0(grp_worker_create_COO_fu_209_row_d0),
    .col_address0(grp_worker_create_COO_fu_209_col_address0),
    .col_ce0(grp_worker_create_COO_fu_209_col_ce0),
    .col_we0(grp_worker_create_COO_fu_209_col_we0),
    .col_d0(grp_worker_create_COO_fu_209_col_d0),
    .val_r_address0(grp_worker_create_COO_fu_209_val_r_address0),
    .val_r_ce0(grp_worker_create_COO_fu_209_val_r_ce0),
    .val_r_we0(grp_worker_create_COO_fu_209_val_r_we0),
    .val_r_d0(grp_worker_create_COO_fu_209_val_r_d0),
    .block_r(grp_worker_create_COO_fu_209_block_r),
    .ap_return(grp_worker_create_COO_fu_209_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_worker_COO_SpMV_fu_191_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
            ap_reg_grp_worker_COO_SpMV_fu_191_ap_start <= 1'b1;
        end else if ((1'b1 == grp_worker_COO_SpMV_fu_191_ap_ready)) begin
            ap_reg_grp_worker_COO_SpMV_fu_191_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_worker_create_COO_fu_209_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_258_p2 == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13))) begin
            ap_reg_grp_worker_create_COO_fu_209_ap_start <= 1'b1;
        end else if ((1'b1 == grp_worker_create_COO_fu_209_ap_ready)) begin
            ap_reg_grp_worker_create_COO_fu_209_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_258_p2 == 1'b0))) begin
        i_reg_158 <= i_1_fu_264_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_158 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_258_p2 == 1'b0))) begin
        phi_mul_reg_169 <= next_mul_fu_270_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        phi_mul_reg_169 <= ap_const_lv15_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_258_p2 == 1'b0))) begin
        phi_urem_reg_180 <= idx_urem_fu_306_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        phi_urem_reg_180 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == grp_worker_create_COO_fu_209_ap_done)) | (~(1'b0 == grp_worker_create_COO_fu_209_ap_done) & (1'b1 == ap_sig_cseq_ST_st7_fsm_6)) | (~(1'b0 == grp_worker_create_COO_fu_209_ap_done) & (1'b1 == ap_sig_cseq_ST_st11_fsm_10)) | (~(1'b0 == grp_worker_create_COO_fu_209_ap_done) & (1'b1 == ap_sig_cseq_ST_st15_fsm_14)))) begin
        reg_253 <= grp_worker_create_COO_fu_209_ap_return;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(1'b0 == grp_worker_COO_SpMV_fu_191_ap_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(1'b0 == grp_worker_COO_SpMV_fu_191_ap_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_335) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_114) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_268) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_299) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_343) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_123) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_276) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_307) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_32) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_134) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_94) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_253) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_284) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_327) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_105) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_260) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_291) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        col_1_address0 = grp_worker_create_COO_fu_209_col_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        col_1_address0 = grp_worker_COO_SpMV_fu_191_col_address0;
    end else begin
        col_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        col_1_ce0 = grp_worker_create_COO_fu_209_col_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        col_1_ce0 = grp_worker_COO_SpMV_fu_191_col_ce0;
    end else begin
        col_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_0_address0 = newIndex7_fu_286_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_0_address0 = grp_worker_COO_SpMV_fu_191_output_0_address0;
    end else begin
        dest_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_0_ce0 = grp_worker_COO_SpMV_fu_191_output_0_ce0;
    end else begin
        dest_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_0_ce1 = grp_worker_COO_SpMV_fu_191_output_0_ce1;
    end else begin
        dest_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_258_p2 == 1'b0) & (tmp_fu_276_p4 == ap_const_lv3_0))) begin
        dest_0_we0 = 1'b1;
    end else begin
        dest_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_1_address0 = newIndex7_fu_286_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_1_address0 = grp_worker_COO_SpMV_fu_191_output_1_address0;
    end else begin
        dest_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_1_ce0 = grp_worker_COO_SpMV_fu_191_output_1_ce0;
    end else begin
        dest_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_1_ce1 = grp_worker_COO_SpMV_fu_191_output_1_ce1;
    end else begin
        dest_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_258_p2 == 1'b0) & (tmp_fu_276_p4 == ap_const_lv3_1))) begin
        dest_1_we0 = 1'b1;
    end else begin
        dest_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_2_address0 = newIndex7_fu_286_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_2_address0 = grp_worker_COO_SpMV_fu_191_output_2_address0;
    end else begin
        dest_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_2_ce0 = 1'b1;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_2_ce0 = grp_worker_COO_SpMV_fu_191_output_2_ce0;
    end else begin
        dest_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_2_ce1 = grp_worker_COO_SpMV_fu_191_output_2_ce1;
    end else begin
        dest_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_258_p2 == 1'b0) & (tmp_fu_276_p4 == ap_const_lv3_2))) begin
        dest_2_we0 = 1'b1;
    end else begin
        dest_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_3_address0 = newIndex7_fu_286_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_3_address0 = grp_worker_COO_SpMV_fu_191_output_3_address0;
    end else begin
        dest_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_3_ce0 = 1'b1;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_3_ce0 = grp_worker_COO_SpMV_fu_191_output_3_ce0;
    end else begin
        dest_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        dest_3_ce1 = grp_worker_COO_SpMV_fu_191_output_3_ce1;
    end else begin
        dest_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_258_p2 == 1'b0) & ~(tmp_fu_276_p4 == ap_const_lv3_0) & ~(tmp_fu_276_p4 == ap_const_lv3_1) & ~(tmp_fu_276_p4 == ap_const_lv3_2))) begin
        dest_3_we0 = 1'b1;
    end else begin
        dest_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        grp_worker_create_COO_fu_209_block_r = ap_const_lv8_4B;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        grp_worker_create_COO_fu_209_block_r = ap_const_lv8_32;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_worker_create_COO_fu_209_block_r = ap_const_lv8_19;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        grp_worker_create_COO_fu_209_block_r = ap_const_lv8_0;
    end else begin
        grp_worker_create_COO_fu_209_block_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        row_1_address0 = grp_worker_create_COO_fu_209_row_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        row_1_address0 = grp_worker_COO_SpMV_fu_191_row_address0;
    end else begin
        row_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        row_1_ce0 = grp_worker_create_COO_fu_209_row_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        row_1_ce0 = grp_worker_COO_SpMV_fu_191_row_ce0;
    end else begin
        row_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        val_1_address0 = grp_worker_create_COO_fu_209_val_r_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        val_1_address0 = grp_worker_COO_SpMV_fu_191_val_r_address0;
    end else begin
        val_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        val_1_ce0 = grp_worker_create_COO_fu_209_val_r_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        val_1_ce0 = grp_worker_COO_SpMV_fu_191_val_r_ce0;
    end else begin
        val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((exitcond1_fu_258_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(1'b0 == grp_worker_create_COO_fu_209_ap_done)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            if (~(1'b0 == grp_worker_COO_SpMV_fu_191_ap_done)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            if (~(1'b0 == grp_worker_create_COO_fu_209_ap_done)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            if (~(1'b0 == grp_worker_COO_SpMV_fu_191_ap_done)) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : begin
            if (~(1'b0 == grp_worker_create_COO_fu_209_ap_done)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            if (~(1'b0 == grp_worker_COO_SpMV_fu_191_ap_done)) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            if (~(1'b0 == grp_worker_create_COO_fu_209_ap_done)) begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : begin
            if (~(1'b0 == grp_worker_COO_SpMV_fu_191_ap_done)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_105 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_114 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_123 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_134 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_253 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_260 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_268 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_276 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_284 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_291 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_299 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_307 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_32 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_327 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_335 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_343 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_94 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign dest_0_address1 = grp_worker_COO_SpMV_fu_191_output_0_address1;

assign dest_0_d0 = ap_const_lv32_0;

assign dest_0_d1 = grp_worker_COO_SpMV_fu_191_output_0_d1;

assign dest_0_we1 = grp_worker_COO_SpMV_fu_191_output_0_we1;

assign dest_1_address1 = grp_worker_COO_SpMV_fu_191_output_1_address1;

assign dest_1_d0 = ap_const_lv32_0;

assign dest_1_d1 = grp_worker_COO_SpMV_fu_191_output_1_d1;

assign dest_1_we1 = grp_worker_COO_SpMV_fu_191_output_1_we1;

assign dest_2_address1 = grp_worker_COO_SpMV_fu_191_output_2_address1;

assign dest_2_d0 = ap_const_lv32_0;

assign dest_2_d1 = grp_worker_COO_SpMV_fu_191_output_2_d1;

assign dest_2_we1 = grp_worker_COO_SpMV_fu_191_output_2_we1;

assign dest_3_address1 = grp_worker_COO_SpMV_fu_191_output_3_address1;

assign dest_3_d0 = ap_const_lv32_0;

assign dest_3_d1 = grp_worker_COO_SpMV_fu_191_output_3_d1;

assign dest_3_we1 = grp_worker_COO_SpMV_fu_191_output_3_we1;

assign exitcond1_fu_258_p2 = ((i_reg_158 == ap_const_lv7_64) ? 1'b1 : 1'b0);

assign grp_worker_COO_SpMV_fu_191_ap_start = ap_reg_grp_worker_COO_SpMV_fu_191_ap_start;

assign grp_worker_create_COO_fu_209_ap_start = ap_reg_grp_worker_create_COO_fu_209_ap_start;

assign i_1_fu_264_p2 = (i_reg_158 + ap_const_lv7_1);

assign idx_urem_fu_306_p3 = ((tmp_2_fu_300_p2[0:0] === 1'b1) ? next_urem_fu_294_p2 : ap_const_lv7_0);

assign newIndex7_fu_286_p1 = phi_urem_reg_180;

assign next_mul_fu_270_p2 = (phi_mul_reg_169 + ap_const_lv15_A4);

assign next_urem_fu_294_p2 = (phi_urem_reg_180 + ap_const_lv7_1);

assign tmp_2_fu_300_p2 = ((next_urem_fu_294_p2 < ap_const_lv7_19) ? 1'b1 : 1'b0);

assign tmp_fu_276_p4 = {{phi_mul_reg_169[ap_const_lv32_E : ap_const_lv32_C]}};

endmodule //worker
