// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _VARIANE_TESTHARNESS_H_
#define _VARIANE_TESTHARNESS_H_  // guard

#include "verilated_heavy.h"
#include "Variane_testharness__Dpi.h"

//==========

class Variane_testharness__Syms;
class Variane_testharness_VerilatedVcd;
class Variane_testharness___024unit;
class Variane_testharness_cvxif_instr_pkg;
class Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1;
class Variane_testharness_uart_bus;
class Variane_testharness_REG_BUS__A20_D20;


//----------

VL_MODULE(Variane_testharness) {
  public:
    // CELLS
    // Public to allow access to /*verilator_public*/ items;
    // otherwise the application code can consider these internals.
    Variane_testharness___024unit* __PVT____024unit;
    Variane_testharness_cvxif_instr_pkg* __PVT__cvxif_instr_pkg;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__9__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__8__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__7__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__6__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__5__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__4__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__3__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__2__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__1__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__master__BRA__0__KET__;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__dram;
    Variane_testharness_AXI_BUS__A40_AB40_AC5_AD1* __PVT__ariane_testharness__DOT__dram_delayed;
    Variane_testharness_uart_bus* __PVT__ariane_testharness__DOT__i_uart_bus;
    Variane_testharness_REG_BUS__A20_D20* __PVT__ariane_testharness__DOT__i_ariane_peripherals__DOT__reg_bus;
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    // Begin mtask footprint all: 
    VL_IN8(clk_i,0,0);
    VL_IN8(rst_ni,0,0);
    VL_IN8(rtc_i,0,0);
    VL_OUT(exit_o,31,0);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        struct {
            // Begin mtask footprint all: 
            CData/*0:0*/ ariane_testharness__DOT__ndmreset_n;
            CData/*0:0*/ ariane_testharness__DOT__i_SimJTAG__DOT_____05Fjtag_TCK;
            CData/*0:0*/ ariane_testharness__DOT__i_SimJTAG__DOT_____05Fjtag_TRSTn;
            CData/*0:0*/ ariane_testharness__DOT__debug_req_core;
            CData/*0:0*/ ariane_testharness__DOT__jtag_TDO_data;
            CData/*0:0*/ ariane_testharness__DOT__jtag_TDO_driven;
            CData/*0:0*/ ariane_testharness__DOT__debug_req_valid;
            CData/*0:0*/ ariane_testharness__DOT__jtag_req_valid;
            CData/*6:0*/ ariane_testharness__DOT__jtag_req_bits_addr;
            CData/*1:0*/ ariane_testharness__DOT__jtag_req_bits_op;
            CData/*0:0*/ ariane_testharness__DOT__jtag_resp_ready;
            CData/*0:0*/ ariane_testharness__DOT__jtag_resp_valid;
            CData/*0:0*/ ariane_testharness__DOT__debug_enable;
            CData/*0:0*/ ariane_testharness__DOT__dm_slave_req;
            CData/*0:0*/ ariane_testharness__DOT__dm_slave_we;
            CData/*0:0*/ ariane_testharness__DOT__dm_master_gnt;
            CData/*0:0*/ ariane_testharness__DOT__dm_master_r_valid;
            CData/*0:0*/ ariane_testharness__DOT__rom_req;
            CData/*0:0*/ ariane_testharness__DOT__req;
            CData/*0:0*/ ariane_testharness__DOT__we;
            CData/*0:0*/ ariane_testharness__DOT__timer_irq;
            CData/*0:0*/ ariane_testharness__DOT__tx;
            CData/*1:0*/ ariane_testharness__DOT__irqs;
            CData/*3:0*/ ariane_testharness__DOT__i_rstgen_main__DOT__i_rstgen_bypass__DOT__synch_regs_q;
            CData/*0:0*/ ariane_testharness__DOT__i_SimJTAG__DOT__r_reset;
            CData/*0:0*/ ariane_testharness__DOT__i_SimJTAG__DOT_____05Fjtag_TMS;
            CData/*0:0*/ ariane_testharness__DOT__i_SimJTAG__DOT_____05Fjtag_TDI;
            CData/*0:0*/ ariane_testharness__DOT__i_SimJTAG__DOT__init_done_sticky;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__test_logic_reset;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__shift_dr;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__update_dr;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__capture_dr;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__dmi_access;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__dtmcs_select;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__dmi_req_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__dmi_req_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__dmi_resp_valid;
            CData/*2:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__state_q;
            CData/*6:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__address_d;
            CData/*6:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__address_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__error_dmi_busy;
            CData/*1:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__error_d;
            CData/*1:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__error_q;
            CData/*3:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__tap_state_q;
            CData/*3:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__tap_state_d;
            CData/*4:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_d;
            CData/*4:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_q;
            CData/*4:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_d;
            CData/*4:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__capture_ir;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__shift_ir;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__update_ir;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_select;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_select;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_d;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__req_src_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__ack_src_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__ack_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_dst_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q0;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__req_q1;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_src_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__ack_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_dst_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_q0;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__req_q1;
            CData/*0:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__ack_dst_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__haltreq;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__resumereq;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__clear_resumeack;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__cmderror_valid;
            CData/*2:0*/ ariane_testharness__DOT__i_dm_top__DOT__cmderror;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__cmdbusy;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__data_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__sbaddress_write_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__sbdata_read_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__sbdata_write_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__sberror_valid;
            CData/*2:0*/ ariane_testharness__DOT__i_dm_top__DOT__sberror;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_push;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_pop;
            CData/*4:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx2;
            CData/*2:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_d;
            CData/*2:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmd_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart;
            CData/*1:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_d_aligned;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__req;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__we;
            CData/*7:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be;
            CData/*7:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_sba__DOT__be_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__resume;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__go;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__going;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__exception;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__unsupported_command;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__word_enable32_q;
            CData/*1:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned;
            CData/*1:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_aligned;
            CData/*1:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__fwd_rom_q;
            CData/*1:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_q;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata;
            CData/*4:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q;
            CData/*2:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__state_q;
            CData/*7:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__cnt_d;
            CData/*7:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__cnt_q;
            CData/*3:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__id_o;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__critical_word_valid_o;
        };
        struct {
            CData/*3:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__state_q;
            CData/*3:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__state_d;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__cnt_d;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__addr_offset_d;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__addr_offset_q;
            CData/*3:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__id_d;
            CData/*3:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__id_q;
            CData/*0:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__index;
            CData/*0:0*/ ariane_testharness__DOT__i_axi2rom__DOT__we_o;
            CData/*2:0*/ ariane_testharness__DOT__i_axi2rom__DOT__state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_axi2rom__DOT__state_q;
            CData/*7:0*/ ariane_testharness__DOT__i_axi2rom__DOT__cnt_d;
            CData/*7:0*/ ariane_testharness__DOT__i_axi2rom__DOT__cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_bootrom__DOT__addr_q;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__w_fifo_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__b_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__b_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__r_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__r_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__r_cnt_clear;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__r_cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__r_cnt_load;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__r_busy_d;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__r_busy_q;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__r_busy_load;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*4:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__mem_n;
            CData/*4:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
            SData/*9:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__mem_n;
            SData/*9:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d;
            CData/*2:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
            CData/*4:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d;
            CData/*4:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q;
            CData/*7:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d;
            CData/*7:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n;
            CData/*7:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_prot;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_region;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_len;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_size;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_burst;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_lock;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_cache;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_qos;
            CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_id;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_user;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_valid;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_prot;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_region;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_len;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_size;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_burst;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_lock;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_cache;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_qos;
            CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_id;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_user;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_valid;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_w_strb;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_w_user;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_w_last;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_w_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_w_valid;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_r_resp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_r_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_r_valid;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_b_resp;
            CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_b_id;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_b_user;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_b_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_b_valid;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_state_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_state_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_state_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_state_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_state_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__atop_valid_q;
            CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__id_d;
            CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__id_q;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__strb_d;
        };
        struct {
            CData/*7:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__strb_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__size_d;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__size_q;
            CData/*5:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__atop_d;
            CData/*5:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__atop_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__cache_d;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__cache_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__prot_d;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__prot_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__qos_d;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__qos_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__region_d;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__region_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_user_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_user_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_user_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_user_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_user_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_user_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_d_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_d_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__adapter_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__transaction_collision;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__aw_free;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_free;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__b_free;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__ar_free;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_free;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__strb_ext;
            CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_id;
            CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_id;
            CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_id_d;
            CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_id_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_req;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_gnt;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_clr_gnt;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_req;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_gnt;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__wr_clr_req;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__b_excl_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__b_excl_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_excl_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_excl_q;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__r_state_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_state_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__clr;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__set;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*2:0*/ ariane_testharness__DOT__i_axi2mem__DOT__state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_axi2mem__DOT__state_q;
            CData/*7:0*/ ariane_testharness__DOT__i_axi2mem__DOT__cnt_d;
            CData/*7:0*/ ariane_testharness__DOT__i_axi2mem__DOT__cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_aw_error;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_ar_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_ar_error;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready;
            WData/*76:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans[3];
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_delta;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q;
            QData/*59:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes;
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes[4];
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*43:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            QData/*43:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_delta;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            QData/*59:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*43:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            QData/*43:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_load;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
        };
        struct {
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready;
            WData/*76:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans[3];
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_down;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_delta;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q;
            QData/*59:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes;
        };
        struct {
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes[4];
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*43:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            QData/*43:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_delta;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_delta;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_down;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_delta;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d;
            QData/*59:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*43:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            QData/*43:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
        };
        struct {
            QData/*63:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_load;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d;
            CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n;
            CData/*7:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_clint__DOT__en;
            CData/*0:0*/ ariane_testharness__DOT__i_clint__DOT__we;
            CData/*0:0*/ ariane_testharness__DOT__i_clint__DOT__msip_n;
            CData/*0:0*/ ariane_testharness__DOT__i_clint__DOT__msip_q;
            CData/*1:0*/ ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__state_q;
            CData/*1:0*/ ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__state_d;
            CData/*4:0*/ ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__trans_id_n;
            CData/*4:0*/ ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__trans_id_q;
            CData/*0:0*/ ariane_testharness__DOT__i_clint__DOT__i_sync_edge__DOT__serial_q;
            CData/*1:0*/ ariane_testharness__DOT__i_clint__DOT__i_sync_edge__DOT__i_sync__DOT__reg_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__eth_txck;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__eth_rxck;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__eth_rxctl;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__eth_rxd;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__eth_rst_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__eth_tx_en;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__eth_txd;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__eth_mdc;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__mdc;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__spi_miso;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_penable;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__timer_penable;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__timer_pready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWREADY;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__WREADY;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__BVALID;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARREADY;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__RLAST;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__RVALID;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__CS;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__NS;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__W_word_sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__read_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__write_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_AR;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__decr_ARLEN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_AW;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__decr_AWLEN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__incr_ARADDR;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__incr_AWADDR;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_RDATA_0;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__sample_RDATA_1;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__claim_re;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__claim_id;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__complete_we;
            WData/*89:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_q[3];
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__threshold_we_o;
            WData/*92:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_i[3];
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_we_o;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_plic_regs__DOT__ip_re_o;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_plic_regs__DOT__ie_re_o;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_plic_regs__DOT__threshold_re_o;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__0__KET____DOT__i_target__DOT__gen_sequential__DOT__max_prio;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__0__KET____DOT__i_target__DOT__gen_sequential__DOT__irq_next;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__0__KET____DOT__i_target__DOT__gen_sequential__DOT__irq_id_next;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__1__KET____DOT__i_target__DOT__gen_sequential__DOT__max_prio;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__1__KET____DOT__i_target__DOT__gen_sequential__DOT__irq_next;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__gen_target__BRA__1__KET____DOT__i_target__DOT__gen_sequential__DOT__irq_id_next;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWREADY;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__WREADY;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__BVALID;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARREADY;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__RLAST;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__RVALID;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__CS;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__NS;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__W_word_sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__read_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__write_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_AR;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__decr_ARLEN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_AW;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__decr_AWLEN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__incr_ARADDR;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__incr_AWADDR;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_RDATA_0;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__sample_RDATA_1;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__lcr;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__dlm;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__dll;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__mcr;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__lsr;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__ier;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__msr;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__scr;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__genblk1__DOT__i_mock_uart__DOT__fifo_enabled;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWREADY;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__WREADY;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__BVALID;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARREADY;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__RLAST;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__RVALID;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__CS;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__NS;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__W_word_sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__read_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__write_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_AR;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__decr_ARLEN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_AW;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__decr_AWLEN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__incr_ARADDR;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__incr_AWADDR;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_RDATA_0;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__sample_RDATA_1;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__status_cnt_q;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__psel_int;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__pready;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__pslverr;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__priv_lvl;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__eret;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__commit_ack;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fetch_ready_id_if;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__is_compressed_instr_id_ex;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flu_ready_ex_id;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flu_trans_id_ex_id;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__resolve_branch_ex_id;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fpu_ready_ex_id;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__x_trans_id_ex_id;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__x_valid_ex_id;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__x_we_ex_id;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_commit_commit_ex;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__dirty_fp_state;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__lsu_commit_commit_ex;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__no_st_pending_commit;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__amo_valid_commit;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__we_gpr_commit_id;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__we_fpr_commit_id;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__enable_translation_csr_ex;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ld_st_priv_lvl_csr_ex;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_op_commit_csr;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_write_fflags_commit_cs;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_en_csr;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__we_csr_perf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_flush_ctrl_cache;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__itlb_miss_ex_perf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__dtlb_miss_ex_perf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_miss_cache_perf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__set_pc_ctrl_pcgen;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_csr_ctrl;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_unissued_instr_ctrl_id;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_if;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_id;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_ex;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_ctrl_bp;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_tlb_ctrl_ex;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fence_i_commit_controller;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fence_commit_controller;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__sfence_vma_commit_controller;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__halt_ctrl;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__dcache_flush_ctrl_cache;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__dcache_flush_ack_cache_ctrl;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__set_debug_pc;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flush_commit;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__mode;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk3__DOT__unnamedblk4__DOT__exception;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk3__DOT__unnamedblk4__DOT__mem_exception;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_ex_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__instr_queue_ready;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__bht_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_rst_load_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__replay;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvi_return;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvi_call;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvi_branch;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvi_jalr;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvi_jump;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvc_branch;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvc_jump;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvc_jr;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvc_return;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvc_jalr;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvc_call;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__instruction_valid;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__bht_prediction_shifted;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_mispredict;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_push;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_pop;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__cf_type;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__taken_rvi_cf;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__taken_rvc_cf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__bp_valid;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_branch;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_call;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jump;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_return;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__is_jalr;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__speculative_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__speculative_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__instr_is_compressed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__saturation_counter;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__instr_queue_usage;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__push_instr;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__push_instr_fifo;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__pop_instr;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__instr_queue_full;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__instr_queue_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__pop_address;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__push_address;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__address_overflow;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_is_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_is_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_ds_d;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__idx_ds_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__reset_address_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__reset_address_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__taken;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__popcount;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__consumed_extended;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__fifo_pos_extended;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__cf;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_lzc_branch_index__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_lzc_branch_index__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_lzc_branch_index__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_lzc_branch_index__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__read_pointer_q;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__gen_instr_scan__BRA__0__KET____DOT__i_instr_scan__DOT__is_jal_r;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__gen_instr_scan__BRA__1__KET____DOT__i_instr_scan__DOT__is_jal_r;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__is_control_flow_instr;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__is_illegal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__is_compressed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_instr;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__ecall;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__ebreak;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__check_fprm;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__imm_select;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__rs1_iro_sb;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__rs1_valid_sb_iro;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__rs2_iro_sb;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__rs2_valid_iro_sb;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__rs3_iro_sb;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_sb_rename;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_valid_sb_iro;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__unnamedblk1__DOT__name_bit_rs1;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__unnamedblk1__DOT__name_bit_rs2;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__unnamedblk1__DOT__name_bit_rs3;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__unnamedblk1__DOT__name_bit_rd;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_en;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_cnt_n;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_cnt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_pointer_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_pointer_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__commit_pointer_n;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__commit_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__num_commit;
            QData/*35:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__clobber_fu;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_fifo__DOT__unnamedblk4__DOT__i;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__index_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__index_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__index_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        };
        struct {
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        };
        struct {
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        };
        struct {
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        };
        struct {
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__6__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__7__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__stall;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__alu_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__mult_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_fmt_q;
        };
        struct {
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fpu_rm_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__lsu_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__csr_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__branch_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_valid_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__trans_id_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__trans_id_q;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operator_n;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operator_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fu_n;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fu_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__forward_rs1;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__forward_rs2;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__forward_rs3;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__raddr_pack;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__waddr_pack;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__we_pack;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fp_raddr_pack;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__current_instruction_is_sfence_vma;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_branch_res;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__csr_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__less;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__unnamedblk1__DOT__sgn;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__div_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__div_valid_op;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__div_signed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__word_op_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__word_op_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__trans_id_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_valid_q;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__operator_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__sign_a;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__sign_b;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__state_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_zero_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_zero_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__id_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__id_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__rem_sel_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__rem_sel_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__comp_inv_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__comp_inv_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_inv_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_inv_q;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__cnt_q;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__cnt_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__div_shift;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__a_reg_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__b_reg_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_reg_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__ab_comp;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__load_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__div_res_zero_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__div_res_zero_q;
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__index_lut[12];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__index_lut[12];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__index_nodes[12];
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__data_misaligned;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__pop_st;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__pop_ld;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__be_i;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__st_valid_i;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_valid_i;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_translation_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__st_translation_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__translation_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__translation_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__dtlb_hit;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_valid;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_trans_id;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__st_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__page_offset_matches;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__state_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_valid_without_flush;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__instr_is_amo;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_be_n;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_be_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_size_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_size_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__amo_op_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__amo_op_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__trans_id_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__amo_buffer_valid;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_status_cnt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_status_cnt_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_write_pointer_q;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__core_if__DOT__speculative_status_cnt;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__store_if__DOT__commit_status_cnt;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__flush_amo_buffer;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__status_cnt_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__state_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__state_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__paddr_ni;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__stall_ni;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__idx_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__sign_bit;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__signed_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__fp_sign_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__write_pointer_q;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__status_cnt_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__unnamedblk1__DOT__status_cnt;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__unnamedblk1__DOT__write_pointer;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__unnamedblk1__DOT__read_pointer;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__iaccess_err;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__daccess_err;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__ptw_error;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__ptw_access_exception;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__itlb_is_2M;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__itlb_is_1G;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__itlb_lu_hit;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_2M;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_1G;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_lu_hit;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__match_any_execute_region;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__pmp_instr_allow;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_req_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_is_store_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_hit_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_2M_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_is_1G_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__pmp_data_allow;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_replacement__DOT__unnamedblk6__DOT__unnamedblk7__DOT__en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_replacement__DOT__unnamedblk6__DOT__unnamedblk7__DOT__en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__data_rvalid_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__state_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__state_d;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_lvl_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_lvl_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__is_instr_ptw_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__is_instr_ptw_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__global_mapping_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__global_mapping_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tag_valid_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tag_valid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__allow_access;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__match;
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__match;
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
        };
        struct {
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__match;
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*335:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[11];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__state_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__state_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_mod_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_mod_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_op_mod;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_srcfmt_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_srcfmt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_srcfmt;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_dstfmt_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_dstfmt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_dstfmt;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_ifmt_d;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_ifmt_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_ifmt;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_rm_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_rm_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_rm;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_vec_op_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_vec_op_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_vec_op;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_tag_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_tag;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_in_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_in_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__use_hold;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__input_translation__DOT__vec_replication;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__input_translation__DOT__replicate_c;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__input_translation__DOT__check_ah;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_in_ready;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_valid;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_out_ready;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_ext;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_busy;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__in_valid;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__input_boxed;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__in_valid;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__input_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__in_valid;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__input_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__in_valid;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__input_boxed;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_in_ready;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_valid;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_out_ready;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_busy;
            IData/*20:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_ready;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__tentative_sign;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q;
            SData/*13:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_ready;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__round_sticky_bits;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__regular_status;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_subnormal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_subnormal;
            WData/*305:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[10];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_is_boxed_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_rnd_mode_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_op_mod_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_tag_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_ready;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_a;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_b;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__info_c;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__any_operand_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__effective_subtraction;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__tentative_sign;
        };
        struct {
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_status;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__result_is_special;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_shamt;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_eff_sub_q;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_add_shamt_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sticky_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_final_sign_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_rnd_mode_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_res_is_spec_q;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_stat_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tag_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_ready;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__round_sticky_bits;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__regular_status;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_status_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_tag_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__is_subnormal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__is_subnormal;
            WData/*762:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[24];
            WData/*895:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[28];
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_in_ready;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_valid;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_out_ready;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_busy;
            IData/*20:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_in_ready;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_out_valid;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_aux_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_up_cast;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_down_cast;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_status;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_tags;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_busy;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_1op;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_2op;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__output_processing__DOT__temp_status;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_rnd_mode_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_op_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_dst_fmt_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_tag_q;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_ready;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_fmt;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__in_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__div_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__sqrt_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_done;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__op_starting;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__hold_result;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_busy;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__state_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__state_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_is_fp8_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_tag_q;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__result_aux_q;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_status_q;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_status_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_tag_q;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__gen_output_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Div_enable_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Sqrt_enable_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_SB;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Special_case_dly_SB;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_a_D;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Start_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_prenorm_zero_S;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_prenorm_zero_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_prenorm_Inf_NaN_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_prenorm_Inf_NaN_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_a_SP;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Zero_b_SP;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_a_SP;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Inf_b_SP;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_a_SP;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__NaN_b_SP;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__SNaN_SN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__SNaN_SP;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_z_DN;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Sign_z_DP;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DN;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__RM_DP;
            WData/*317:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_lut[10];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[12];
            WData/*317:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_lut[10];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[12];
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Format_sel_S;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Precision_ctl_S;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__State_ctl_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_start_dly_S;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Crtl_cnt_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Start_dly_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Fsm_enable_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Final_state_S;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_0;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_1;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_2;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_carry_DO;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_quotinent_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sel_b_for_fou_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__DOT__Cin_D;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__DOT__Cin_D;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__DOT__Cin_D;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Sign_res_D;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Exp_OF_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Exp_UF_S;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_lower_D;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_sticky_bit_D;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_roundUp_S;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_rounded_S;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_in_ready;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_out_valid;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_out_ready;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_busy;
            IData/*20:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_sign;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__status_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_a;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_subnormal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_sign;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__output_processing__DOT__temp_status;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_is_boxed_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_rnd_mode_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_op_mod_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_tag_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__any_operand_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__signalling_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operands_equal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__operand_a_smaller;
        };
        struct {
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__minmax_status;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_status;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__status_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__extension_bit_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_a;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sign_injections__DOT__sign_b;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__is_subnormal;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_in_ready;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_valid;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_out_ready;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_busy;
            IData/*20:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_in_ready;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_out_valid;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__dst_is_cpk;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_aux_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_up_cast;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_down_cast;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_status;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_ext_bit;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_tags;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_aux;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__lane_busy;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_1op;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__is_boxed_2op;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_aux_q;
        };
        struct {
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_ready;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__gen_bypass_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__gen_bypass_pipeline__BRA__1__KET____DOT__reg_ena;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__output_processing__DOT__temp_status;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_is_boxed_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_rnd_mode_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_op_mod_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_src_fmt_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_dst_fmt_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_int_fmt_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_tag_q;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_ready;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_sign;
            QData/*39:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__info;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_sign;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_sign_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_is_int_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_is_int_q;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_info_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_mant_zero_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_op_mod_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_rnd_mode_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_src_fmt_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dst_fmt_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_int_fmt_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_tag_q;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_aux_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_valid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_ready;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__denorm_shamt;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_round_sticky_bits;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_round_sticky_bits;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__round_sticky_bits;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__of_before_round;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__uf_before_round;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__of_after_round;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_of_after_round;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_uf_after_round;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_result_is_special;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_result_is_special;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_regular_status;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_input_pipeline__BRA__0__KET____DOT__reg_ena;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_inside_pipeline__BRA__0__KET____DOT__reg_ena;
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut[12];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_boxed;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_normal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_inf;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_nan;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_signalling;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_quiet;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_zero;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__is_subnormal;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__commit_stage_i__DOT__instr_0_is_amo;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__read_access_exception;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__update_access_exception;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__privilege_violation;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_we;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_read;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__trap_to_priv_lvl;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__en_ld_st_translation_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mprv;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mret;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sret;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dret;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dirty_fp_state_csr;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__priv_lvl_d;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__priv_lvl_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__debug_mode_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__debug_mode_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtvec_rst_load_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__wfi_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__wfi_q;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[4];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_d[4];
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__controller_i__DOT__fence_active_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__controller_i__DOT__fence_active_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__icache_adapter_data_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache_data_ack;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__dcache_adapter_data_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_dcache_data_ack;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_en_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_en_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__paddr_is_nc;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_hit;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_rden;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cache_wren;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cmp_en_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cmp_en_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__repl_way;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__repl_way_oh_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__repl_way_oh_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__inv_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_en;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_cnt_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__flush_cnt_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_req;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_offset_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_offset_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_we;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_rdata;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vld_addr;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__state_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__addr_ni;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_lut;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lfsr__DOT__lfsr_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lfsr__DOT__lfsr_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc_hit__DOT__gen_lzc__DOT__index_lut;
        };
        struct {
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc_hit__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc_hit__DOT__gen_lzc__DOT__index_nodes;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc_hit__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_vld;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_we;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_cl_idx;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_vld_bits;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_ack;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_data_be;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_req;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_ack;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_nc;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_we;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_vld_bits;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_size;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_id;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_replay;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_rtrn_vld;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_prio;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_tag_only;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_req;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_ack;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_idx;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_off;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_vld_bits;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_hit_oh;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__tx_vld;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__state_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__repl_way;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_vld_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_vld_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_vld_q1;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_allocate;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__update_lfsr;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__enable_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__enable_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__flush_ack_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__flush_ack_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__flush_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mask_reads;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__lock_reqs;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__amo_sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__miss_is_write;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__amo_req_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__cnt_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__cnt_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__miss_req_masked_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__miss_req_masked_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__inv_vld;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__inv_vld_all;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__cl_write_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__load_ack;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__store_ack;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__amo_ack;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_rdrd_collision_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_rdrd_collision_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_rdrd_collision;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__tx_rdwr_collision;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_rdwr_collision;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__sc_fail;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__sc_pass;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__store_sent;
        };
        struct {
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__stores_inflight_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__stores_inflight_q;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_reqs__DOT__gen_lzc__DOT__index_lut;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_reqs__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_reqs__DOT__gen_lzc__DOT__index_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_reqs__DOT__gen_lzc__DOT__in_tmp;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_inv__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_inv__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_inv__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_inv__DOT__gen_lzc__DOT__in_tmp;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lfsr_inv__DOT__lfsr_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lfsr_inv__DOT__lfsr_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__valid;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__dirty;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__tocheck;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_hit_oh;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__inval_hit;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__bdirty;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wr_ptr;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_ptr_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_ptr_q1;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rtrn_ptr;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__tx_be;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rd_hit_oh_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_en_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_en_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__check_en_q1;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__dirty_rd_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rdy;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__evict;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__ni_pending_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__ni_pending_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_wren;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wr_cl_vld_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wr_cl_idx_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__is_nc_miss;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__is_ni;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wtag_comp;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__ni_conflict;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_bdirty__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_bdirty__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_bdirty__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_bdirty__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__status_cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__mem_n;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_rtrn_id_fifo__DOT__mem_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gnt_o;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__index_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__data_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__req_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__rr_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__req_d;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
        };
        struct {
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_lzc__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_lzc__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_lzc__DOT__gen_lzc__DOT__in_tmp;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__in_tmp;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gnt_o;
            IData/*20:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__index_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__rr_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gnt_o;
            IData/*20:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__index_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*6:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__req_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__rr_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
        };
        struct {
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_req;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_we;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_be[4];
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_idx_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_off_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_req;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_addr;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_sel_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__wbuffer_hit_oh;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__wbuffer_be;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__cmp_en_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_acked;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_collision;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_masked;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_req_prio;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_wbuffer_hit__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_wbuffer_hit__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_wbuffer_hit__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_wbuffer_hit__DOT__gen_lzc__DOT__in_tmp;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_rd_hit__DOT__gen_lzc__DOT__index_lut;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_rd_hit__DOT__gen_lzc__DOT__sel_nodes;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_rd_hit__DOT__gen_lzc__DOT__index_nodes;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_rd_hit__DOT__gen_lzc__DOT__in_tmp;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__state_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__save_tag;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__rd_req_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__rd_ack_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_d;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_q;
        };
        struct {
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__state_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__state_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_idx_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_d;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_off_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_d;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__vld_data_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__save_tag;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__rd_req_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__rd_ack_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_d;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__data_size_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__arb_req;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__arb_ack;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__arb_gnt;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_rd_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_rd_gnt;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_wr_req;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_wr_gnt;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_rd_rdy;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_rd_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_wr_lock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_rd_blen;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_rd_id_in;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_wr_id_in;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_wr_be;
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_wr_atop;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__invalidate;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_off_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_off_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_gen_r_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__amo_gen_r_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_tid_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_tid_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_wr_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_rd_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_rd_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_vld_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rtrn_vld_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_vld_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_vld_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__b_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__b_push;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__b_pop;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_first_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_first_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_first_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_first_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_type_d;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_type_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_sc_rtrn;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__rr_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut;
        };
        struct {
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__gate_clock;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__read_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__read_pointer_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__write_pointer_n;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__write_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__status_cnt_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__status_cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__mem_n;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_icache_id__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__status_cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__mem_n;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_rd_dcache_id__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__status_cnt_q;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__mem_n;
            CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_wr_dcache_id__DOT__mem_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__gate_clock;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__read_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__read_pointer_q;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__write_pointer_n;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__write_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__status_cnt_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__status_cnt_q;
            IData/*19:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__mem_n;
            IData/*19:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT__mem_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_state_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_state_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_cnt_d;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_cnt_clr;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_axi_shim__DOT__wr_cnt_en;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__x_issue_ready_o;
        };
        struct {
            CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__x_issue_resp_o;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__x_mem_valid_o;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__x_result_valid_o;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_empty;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__instr_pop;
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__instr_decoder_i__DOT__sel;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__gate_clock;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__read_pointer_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__read_pointer_q;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__write_pointer_n;
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__write_pointer_q;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__status_cnt_n;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__status_cnt_q;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__counter_i__DOT__load_i;
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__counter_i__DOT__down_i;
            CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__counter_i__DOT__d_i;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__counter_i__DOT__i_counter__DOT__counter_q;
            CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__counter_i__DOT__i_counter__DOT__counter_d;
            CData/*0:0*/ ariane_testharness__DOT__genblk1__DOT__i_SimDTM__DOT_____05Fdebug_req_valid;
            CData/*0:0*/ ariane_testharness__DOT__genblk1__DOT__i_SimDTM__DOT_____05Fdebug_resp_ready;
            SData/*14:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx0;
            SData/*9:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartsel_idx1;
            SData/*12:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__r_fifo_inp;
            SData/*12:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__mem_n;
            SData/*12:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT__mem_q;
            SData/*8:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
            SData/*8:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
            SData/*9:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__matched_rules;
            SData/*9:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__matched_rules;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__occupied;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__cnt_full;
            SData/*14:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__occupied;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__cnt_full;
            SData/*14:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            SData/*11:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp;
            QData/*47:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
        };
        struct {
            QData/*47:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
            SData/*8:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
            SData/*8:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
            SData/*9:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_aw_decode__DOT__matched_rules;
            SData/*9:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_ar_decode__DOT__matched_rules;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__occupied;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__cnt_full;
            SData/*14:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__occupied;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__cnt_full;
            SData/*14:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp;
            SData/*15:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
            SData/*10:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp;
            SData/*11:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp;
            QData/*47:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
            QData/*47:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q;
            SData/*8:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q;
            SData/*8:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARLEN_Q;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWLEN_Q;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARLEN_Q;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWLEN_Q;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARLEN_Q;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWLEN_Q;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_instr_d;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_instr_q;
            WData/*575:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gpr_clobber_vld[18];
            WData/*575:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__fpr_clobber_vld[18];
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__rs1_fwd_req;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__rs2_fwd_req;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__rs3_fwd_req;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__req_nodes;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__req_nodes;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__gnt_nodes;
        };
    };
    struct {
        struct {
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        };
        struct {
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
        };
        struct {
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        };
        struct {
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        };
        struct {
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
        };
        struct {
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gnt_o;
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        };
        struct {
            SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__asid_to_be_flushed;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__csr_buffer_i__DOT__csr_reg_n;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__csr_buffer_i__DOT__csr_reg_q;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_d;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__load_data_q;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__vpn0;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__vpn1;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__vpn2;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__lu_hit;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__replace_en;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__vaddr_vpn0_match;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__vaddr_vpn1_match;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__vaddr_vpn2_match;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__vpn0;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__vpn1;
            SData/*8:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__vpn2;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__lu_hit;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__replace_en;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__vaddr_vpn0_match;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__vaddr_vpn1_match;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__vaddr_vpn2_match;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tlb_update_asid_q;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__tlb_update_asid_n;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference;
            IData/*19:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q;
            IData/*19:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q;
            IData/*19:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__normalized_exponent;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__final_exponent;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_addend;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_product;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__exponent_difference;
            IData/*25:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_prod_q;
            IData/*25:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_exp_diff_q;
            IData/*25:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_tent_exp_q;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__normalized_exponent;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__final_exponent;
            SData/*10:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_D;
            SData/*10:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_D;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DN;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_a_norm_DP;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DN;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Exp_b_norm_DP;
            SData/*10:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_3;
            SData/*13:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_4;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DN;
            SData/*12:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Exp_result_prenorm_DP;
            SData/*10:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Exp_res_norm_D;
            SData/*10:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Exp_before_format_ctl_D;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d;
            SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__class_mask_d;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_exponent;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_shift_compensation;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__src_bias;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__input_exp;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__destination_exp;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_exp_q;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_dest_exp_q;
            SData/*11:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__final_exp;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__lfsr_d;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__lfsr_q;
        };
        struct {
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__cnt_d;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__cnt_q;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__mask_d;
            SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_exp_backoff__DOT__mask_q;
            QData/*47:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__tx_stat_d;
            QData/*47:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__tx_stat_q;
            IData/*31:0*/ ariane_testharness__DOT__jtag_enable;
            IData/*31:0*/ ariane_testharness__DOT__jtag_req_bits_data;
            IData/*31:0*/ ariane_testharness__DOT__dmi_del_cnt_d;
            IData/*31:0*/ ariane_testharness__DOT__dmi_del_cnt_q;
            IData/*31:0*/ ariane_testharness__DOT__i_SimJTAG__DOT__tickCounterReg;
            IData/*31:0*/ ariane_testharness__DOT__i_SimJTAG__DOT__tickCounterNxt;
            IData/*31:0*/ ariane_testharness__DOT__i_SimJTAG__DOT__random_bits;
            IData/*31:0*/ ariane_testharness__DOT__i_SimJTAG__DOT_____05Fexit;
            IData/*31:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__data_d;
            IData/*31:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__data_q;
            IData/*31:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_d;
            IData/*31:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_q;
            IData/*31:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__dtmcs_d;
            IData/*31:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__dtmcs_q;
            IData/*19:0*/ ariane_testharness__DOT__i_dm_top__DOT__hartsel;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum0;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum1;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum2;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum3;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped0;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped1;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_reshaped2;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat1;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat2;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__halted_flat3;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_d;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_d;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__command_q;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_d;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_d;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q;
            WData/*255:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_d[8];
            WData/*255:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[8];
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_d;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartinfo_aligned;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__a_abstractcs;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q;
            IData/*31:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__p_rw_logic__DOT__unnamedblk1__DOT__i;
            WData/*64:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_sum[3];
            WData/*64:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_a[3];
            WData/*64:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__i_amo_alu__DOT__adder_operand_b[3];
            IData/*31:0*/ ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__irq_sources;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_pwdata;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__uart_prdata;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__timer_pwdata;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__timer_prdata;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__RDATA;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__address;
        };
        struct {
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__RDATA_Q_0;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__RDATA_Q_1;
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[7];
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[7];
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[7];
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[7];
            WData/*147:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5];
            WData/*147:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5];
            WData/*145:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5];
            WData/*145:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5];
            IData/*29:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ip;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__claim;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__complete;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_q;
            IData/*30:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__prio_we_o;
            QData/*61:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__ie_i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__unnamedblk2__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__unnamedblk3__DOT__i;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__ia;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__set;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT__src_d;
            IData/*30:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_plic_regs__DOT__prio_re_o;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__RDATA;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__address;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__RDATA_Q_0;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__RDATA_Q_1;
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[7];
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[7];
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[7];
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[7];
            WData/*147:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5];
            WData/*147:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5];
            WData/*145:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5];
            WData/*145:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__RDATA;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__address;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__RDATA_Q_0;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__RDATA_Q_1;
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[7];
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[7];
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[7];
            WData/*197:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[7];
            WData/*147:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5];
            WData/*147:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5];
            WData/*145:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_n[5];
            WData/*145:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT__mem_q[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__prdata;
            WData/*95:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_q[3];
            WData/*95:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__regs_n[3];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__cycle_counter_n;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__0__KET____DOT__timer_i__DOT__cycle_counter_q;
            WData/*95:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_q[3];
            WData/*95:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__regs_n[3];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__cycle_counter_n;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT__TIMER_GEN__BRA__1__KET____DOT__timer_i__DOT__cycle_counter_q;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__f;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk1__DOT__unnamedblk2__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__unnamedblk3__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_data_q;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__unnamedblk2__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__unnamedblk2__DOT__unnamedblk3__DOT__j;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__unnamedblk3__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j;
        };
        struct {
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__instr[4];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__instruction;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_gpr_n;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_gpr_q;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_fpr_n;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_re_name__DOT__re_name_table_fpr_q;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_fifo__DOT__unnamedblk2__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_fifo__DOT__unnamedblk3__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__issue_fifo__DOT__unnamedblk5__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__cvxif_off_instr_q;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__issue_scoreboard__DOT__unnamedblk1__DOT__i;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__we_dec;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__j;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__unnamedblk4__DOT__i;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__we_dec;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__j;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__register_write_behavioral__DOT__unnamedblk3__DOT__unnamedblk4__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev32;
            WData/*65:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_ext_o[3];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result32;
            WData/*64:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result[3];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result32;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_multiplier__DOT__mult_result_q[4];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__core_if__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__address_checker__DOT__unnamedblk2__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__address_checker__DOT__unnamedblk3__DOT__i;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_tree_q;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_tree_n;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_replacement__DOT__unnamedblk3__DOT__unnamedblk4__DOT__idx_base;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_replacement__DOT__unnamedblk3__DOT__unnamedblk4__DOT__shift;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_replacement__DOT__unnamedblk3__DOT__unnamedblk4__DOT__new_index;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__plru_replacement__DOT__unnamedblk3__DOT__unnamedblk4__DOT__unnamedblk5__DOT__lvl;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_tree_q;
            IData/*29:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_tree_n;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_replacement__DOT__unnamedblk3__DOT__unnamedblk4__DOT__idx_base;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_replacement__DOT__unnamedblk3__DOT__unnamedblk4__DOT__shift;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_replacement__DOT__unnamedblk3__DOT__unnamedblk4__DOT__new_index;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__plru_replacement__DOT__unnamedblk3__DOT__unnamedblk4__DOT__unnamedblk5__DOT__lvl;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
        };
        struct {
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__size;
            WData/*95:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[3];
            WData/*191:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[6];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result;
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mantissa_c;
            WData/*75:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[3];
            IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_sticky_bits;
            WData/*76:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum_raw[3];
            WData/*151:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q;
            WData/*76:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum_shifted[3];
            IData/*24:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__final_mantissa;
            IData/*30:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__pre_round_abs;
            IData/*30:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__rounded_abs;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__value;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__value;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__value;
            WData/*162:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_after_shift[6];
            WData/*163:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum_raw[6];
            WData/*325:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_sum_q[11];
            WData/*163:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum_shifted[6];
            WData/*108:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum_sticky_bits[4];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes[4];
            WData/*108:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp[4];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__1__KET____DOT__local_result;
            IData/*16:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_5;
            IData/*19:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_6;
            IData/*22:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_7;
            IData/*25:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_8;
            IData/*28:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_9;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_10;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__C_BIAS_AONE;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__C_HALF_BIAS;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[4];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__value;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__value;
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__preshift_mant[5];
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__destination_mant[5];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results__BRA__0__KET____DOT__active_format__DOT__special_results__DOT__special_res;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__2__KET____DOT__active_format__DOT__special_results__DOT__special_res;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__commit_stage_i__DOT__dirty_fp_state__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcsr_q;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcsr_d;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__fcsr_q;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__fcsr_d;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_update__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_update__DOT__unnamedblk2__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_update__DOT__unnamedblk4__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__unnamedblk6__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counters__DOT__unnamedblk1__DOT__i;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_sel[4];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__rdata_aligned[4];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
        };
        struct {
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__rdata_aligned[4];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__rdata_aligned[4];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__rdata_aligned[4];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__p_buffer__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__p_buffer__DOT__unnamedblk3__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__p_buffer__DOT__unnamedblk4__DOT__k;
            WData/*511:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__rdata_aligned[16];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            WData/*511:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__rdata_aligned[16];
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT__k;
            IData/*16:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_inv_d;
            IData/*16:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rtrn_inv_q;
            IData/*31:0*/ ariane_testharness__DOT__rvfi_tracer_i__DOT__f;
            IData/*31:0*/ ariane_testharness__DOT__rvfi_tracer_i__DOT__SIM_FINISH;
            IData/*31:0*/ ariane_testharness__DOT__rvfi_tracer_i__DOT__cycles;
            IData/*31:0*/ ariane_testharness__DOT__rvfi_tracer_i__DOT__unnamedblk1__DOT__i;
            IData/*31:0*/ ariane_testharness__DOT__genblk1__DOT__i_SimDTM__DOT_____05Fdebug_req_bits_addr;
            IData/*31:0*/ ariane_testharness__DOT__genblk1__DOT__i_SimDTM__DOT_____05Fdebug_req_bits_op;
            IData/*31:0*/ ariane_testharness__DOT__genblk1__DOT__i_SimDTM__DOT_____05Fdebug_req_bits_data;
            IData/*31:0*/ ariane_testharness__DOT__genblk1__DOT__i_SimDTM__DOT_____05Fexit;
            QData/*40:0*/ ariane_testharness__DOT__dmi_req;
            QData/*40:0*/ ariane_testharness__DOT__debug_req;
            QData/*33:0*/ ariane_testharness__DOT__debug_resp;
            WData/*83:0*/ ariane_testharness__DOT__dm_axi_m_resp[3];
            QData/*63:0*/ ariane_testharness__DOT__dm_slave_addr;
            QData/*63:0*/ ariane_testharness__DOT__rom_addr;
            QData/*63:0*/ ariane_testharness__DOT__rom_rdata;
            WData/*282:0*/ ariane_testharness__DOT__gpio_req[9];
            QData/*63:0*/ ariane_testharness__DOT__addr;
            WData/*282:0*/ ariane_testharness__DOT__axi_clint_req[9];
            WData/*83:0*/ ariane_testharness__DOT__axi_ariane_resp[3];
            WData/*1293:0*/ ariane_testharness__DOT__rvfi[41];
        };
        struct {
            QData/*40:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__dmi_req;
            QData/*40:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__dr_d;
            QData/*40:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__dr_q;
            QData/*40:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_src__DOT__data_src_q;
            QData/*40:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q;
            QData/*33:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__data_src_q;
            QData/*33:0*/ ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_dst__DOT__data_dst_q;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__sbaddress_sba_csrs;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q;
            WData/*511:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__abstract_cmd[16];
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rom_rdata;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_q;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits;
            WData/*81:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_d[3];
            WData/*81:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__ax_req_q[3];
            QData/*63:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__req_addr_d;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__req_addr_q;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__aligned_address;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__wrap_boundary;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__upper_wrap_boundary;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_axi2mem__DOT__cons_addr;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__critical_word_o;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__cache_line_d;
            QData/*63:0*/ ariane_testharness__DOT__i_dm_axi_master__DOT__cache_line_q;
            WData/*81:0*/ ariane_testharness__DOT__i_axi2rom__DOT__ax_req_d[3];
            WData/*81:0*/ ariane_testharness__DOT__i_axi2rom__DOT__ax_req_q[3];
            QData/*63:0*/ ariane_testharness__DOT__i_axi2rom__DOT__req_addr_d;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2rom__DOT__req_addr_q;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2rom__DOT__aligned_address;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2rom__DOT__wrap_boundary;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2rom__DOT__upper_wrap_boundary;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2rom__DOT__cons_addr;
            WData/*85:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__err_resp[3];
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_aw_addr;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_ar_addr;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_w_data;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__addr_d;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__addr_q;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_data_d;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__w_data_q;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_data_d;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__r_data_q;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__result_d;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__result_q;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_a;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__alu_operand_b;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__alu_result;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__op_a;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__op_b;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__op_a_sign_ext;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_amos__DOT__op_b_sign_ext;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_addr;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_set_addr;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__wr_clr_addr;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_addr_d;
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__w_addr_q;
            WData/*2047:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[64];
            WData/*2047:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[64];
            QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__i_non_excl_acc_arb__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes;
            WData/*282:0*/ ariane_testharness__DOT__i_axi_delayer__DOT__slv_req[9];
        };
        struct {
            WData/*85:0*/ ariane_testharness__DOT__i_axi_delayer__DOT__mst_resp[3];
            WData/*81:0*/ ariane_testharness__DOT__i_axi2mem__DOT__ax_req_d[3];
            WData/*81:0*/ ariane_testharness__DOT__i_axi2mem__DOT__ax_req_q[3];
            QData/*63:0*/ ariane_testharness__DOT__i_axi2mem__DOT__req_addr_d;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2mem__DOT__req_addr_q;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2mem__DOT__aligned_address;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2mem__DOT__wrap_boundary;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2mem__DOT__upper_wrap_boundary;
            QData/*63:0*/ ariane_testharness__DOT__i_axi2mem__DOT__cons_addr;
            QData/*63:0*/ ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            WData/*859:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__mst_resps[27];
            WData/*561:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__slv_reqs[18];
            WData/*6181:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[194];
            WData/*1847:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[58];
            WData/*5619:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[176];
            WData/*1679:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_resps[53];
            WData/*791:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans[25];
            WData/*107:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[4];
            WData/*101:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[4];
            WData/*1079:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes[34];
            WData/*83:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp[3];
            WData/*791:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans[25];
            WData/*107:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in_flat[4];
            WData/*101:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in_flat[4];
            WData/*1079:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes[34];
            WData/*83:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp[3];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
        };
        struct {
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            WData/*209:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7];
            WData/*147:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans[5];
            WData/*197:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7];
            WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan[3];
            WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[4];
            QData/*63:0*/ ariane_testharness__DOT__i_clint__DOT__address;
            QData/*63:0*/ ariane_testharness__DOT__i_clint__DOT__rdata;
            QData/*63:0*/ ariane_testharness__DOT__i_clint__DOT__mtime_n;
            QData/*63:0*/ ariane_testharness__DOT__i_clint__DOT__mtime_q;
            QData/*63:0*/ ariane_testharness__DOT__i_clint__DOT__mtimecmp_n;
            QData/*63:0*/ ariane_testharness__DOT__i_clint__DOT__mtimecmp_q;
            QData/*63:0*/ ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__address_n;
            QData/*63:0*/ ariane_testharness__DOT__i_clint__DOT__axi_lite_interface_i__DOT__address_q;
            WData/*69:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__plic_req[3];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__ARADDR_Q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__AWADDR_Q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__ARADDR_Q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__AWADDR_Q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__ARADDR_Q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__AWADDR_Q;
            WData/*272:0*/ ariane_testharness__DOT__i_ariane__DOT__cvxif_req[9];
            WData/*228:0*/ ariane_testharness__DOT__i_ariane__DOT__cvxif_resp[8];
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_commit[5];
            WData/*133:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__resolved_branch[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__trap_vector_base_commit_pcgen;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__epc_commit_pcgen;
            WData/*291:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fetch_entry_if_id[10];
            WData/*205:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fu_data_id_ex[7];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__pc_id_ex;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flu_result_ex_id;
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__flu_exception_ex_id[5];
            WData/*66:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__branch_predict_id_ex[3];
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fpu_exception_ex_id[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__x_result_ex_id;
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__x_exception_ex_id[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_wdata_commit_csr;
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_exception_csr_commit[5];
            WData/*193:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__irq_ctrl_csr_id[7];
            WData/*185:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_areq_ex_cache[6];
            WData/*64:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_areq_cache_ex[3];
            WData/*67:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[3];
            WData/*226:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[8];
            WData/*134:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__amo_req[5];
            WData/*64:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__amo_resp[3];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__cycles;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__icache_vaddr_q;
            WData/*64:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__btb_q[3];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_q;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvi_imm[4];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__rvc_imm[4];
            WData/*129:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__btb_prediction_shifted[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__ras_update;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__predict_address;
            WData/*65:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__bht_update[3];
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__btb_update[5];
        };
        struct {
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__npc_select__DOT__fetch_address;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_address_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_realign__DOT__unaligned_address_q;
            WData/*129:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_d[5];
            WData/*129:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_ras__DOT__stack_q[5];
            WData/*201:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__instr_data_in[7];
            WData/*201:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__instr_data_out[7];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__pc_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__pc_q;
            WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_n[8];
            WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__i_fifo_address__DOT__mem_q[8];
            WData/*403:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_n[13];
            WData/*403:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT__mem_q[13];
            WData/*403:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_n[13];
            WData/*403:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT__mem_q[13];
            WData/*362:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_n[12];
            WData/*362:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__issue_q[12];
            WData/*360:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoded_instruction[12];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__imm_i_type;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__imm_s_type;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__imm_sb_type;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__imm_u_type;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__imm_uj_type;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoder_i__DOT__interrupt_cause;
            WData/*360:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_rename_sb[12];
            WData/*360:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_instr_sb_iro[12];
            WData/*2903:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__mem_q[91];
            WData/*2903:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__mem_n[91];
            WData/*831:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__rs_data[26];
            WData/*959:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__data_nodes[30];
            WData/*959:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__data_nodes[30];
            WData/*959:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__data_nodes[30];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_a_regfile;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_b_regfile;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_a_n;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_a_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_b_n;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__operand_b_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__imm_n;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__imm_q;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__wdata_pack[4];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__fp_wdata_pack[4];
            WData/*2047:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__i_ariane_regfile__DOT__mem[64];
            WData/*2047:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT__float_regfile_gen__DOT__i_ariane_fp_regfile__DOT__mem[64];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__vaddr_to_be_flushed;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__branch_result;
            WData/*205:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_data[7];
            WData/*205:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__mult_data[7];
            WData/*205:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_data[7];
            WData/*205:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_data[7];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result;
            QData/*32:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result32;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__branch_unit_i__DOT__target_address;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__branch_unit_i__DOT__next_pc;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__branch_unit_i__DOT__mispredict_handler__DOT__jump_base;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__mul_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__div_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__operand_b;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__operand_a;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_q;
        };
        struct {
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__res_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_a_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_a_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__op_b_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__add_mux;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__add_tmp;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__out_mux;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__lzc_a_input;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__lzc_b_input;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__sel_nodes;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__in_tmp;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__sel_nodes;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__in_tmp;
            WData/*151:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_ctrl[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__vaddr_xlen;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__mmu_vaddr;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__mmu_paddr;
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__mmu_exception[5];
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__dtlb_ppn;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_result;
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__misaligned_exception[5];
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__ld_ex[5];
            WData/*151:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_req_i[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_n;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__st_data_q;
            WData/*125:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__amo_data_in[4];
            WData/*125:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_n[4];
            WData/*125:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT__mem_q[4];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_load_unit__DOT__shifted_data;
            WData/*303:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_n[10];
            WData/*303:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT__mem_q[10];
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__ptw_bad_paddr;
            WData/*109:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__update_ptw_itlb[4];
            WData/*109:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__update_ptw_dtlb[4];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__itlb_content;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_content;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_vaddr_n;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__lsu_vaddr_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__dtlb_pte_q;
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_n[5];
            WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__misaligned_ex_q[5];
            WData/*735:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_q[23];
            WData/*735:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__tags_n[23];
            WData/*1023:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_q[32];
            WData/*1023:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT__content_n[32];
            WData/*735:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_q[23];
            WData/*735:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__tags_n[23];
            WData/*1023:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_q[32];
            WData/*1023:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT__content_n[32];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__data_rdata_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__vaddr_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__vaddr_n;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_pptr_q;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__ptw_pptr_n;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
        };
        struct {
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
        };
        struct {
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__base;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__unnamedblk1__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_a_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_b_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_b_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_c_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__operand_c_q;
            WData/*191:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_operands[6];
            WData/*287:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__opgrp_outputs[9];
            WData/*215:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7];
            WData/*364:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__fmt_outputs[12];
            WData/*510:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[16];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result;
            QData/*50:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__sum_sticky_bits;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*50:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result;
            WData/*191:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[6];
            WData/*383:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_operands_q[12];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_a;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_b;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__operand_c;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__special_result;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mantissa_c;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__addend_sticky_bits;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_spec_res_q[4];
            QData/*53:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__final_mantissa;
            QData/*62:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__pre_round_abs;
            QData/*62:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__rounded_abs;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_result_q[4];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__0__KET____DOT__value;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__1__KET____DOT__value;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_class_inputs__DOT__gen_num_values__BRA__2__KET____DOT__value;
            WData/*364:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_outputs[12];
            WData/*510:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[16];
            WData/*319:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[10];
            WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[8];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__conv_slice_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__conv_target_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__conv_target_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_result;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[4];
            WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_operands_q[8];
        };
        struct {
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__divsqrt_operands[4];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__adjusted_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__held_result_q;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_result_q[4];
            QData/*56:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__Mant_z_D;
            QData/*51:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_NonH_D;
            QData/*51:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_NonH_D;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_D;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_D;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DN;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_a_norm_DP;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DN;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__Mant_b_norm_DP;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__in_tmp;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__in_tmp;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DN;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Partial_remainder_DP;
            QData/*56:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DP;
            QData/*53:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Denominator_se_DB;
            QData/*53:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Mant_D_sqrt_Norm;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_one_58;
            QData/*58:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_one_59;
            QData/*59:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_one_60;
            QData/*34:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_11;
            QData/*37:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_12;
            QData/*40:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_13;
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_14;
            QData/*46:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_15;
            QData/*49:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_16;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_17;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_18;
            QData/*61:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Qcnt_three_20;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q0;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt0;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_0;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q1;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt1;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_1;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q2;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt2;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_2;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_Q3;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt3;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt_com_3;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Denominator_se_format_DB;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__First_iteration_cell_div_a_D;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Fou_iteration_cell_div_a_D;
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Fou_iteration_cell_div_b_D;
            QData/*56:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Quotient_DN;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_res_norm_D;
            QData/*56:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_forround_D;
            QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upper_D;
            QData/*53:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_upperRounded_D;
            QData/*51:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__fpu_norm_U0__DOT__Mant_before_format_ctl_D;
            WData/*364:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__fmt_outputs[12];
            WData/*510:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[16];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__slice_vec_class_result;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[4];
            WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_operands_q[8];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__sgnj_result;
        };
        struct {
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__cmp_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__result_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__0__KET____DOT__value;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__i_class_a__DOT__gen_num_values__BRA__1__KET____DOT__value;
            WData/*364:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_outputs[12];
            WData/*510:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[16];
            WData/*319:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__fmt_slice_result[10];
            WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__ifmt_slice_result[8];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__conv_slice_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__local_result;
            WData/*191:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__local_operands[6];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__1__KET____DOT__local_result;
            WData/*191:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_target_q[6];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_operands_q[4];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__encoded_mant;
            WData/*319:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_mantissa[10];
            WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_input_val[8];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_value;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_input_mant_q[4];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__pre_round_abs;
            WData/*319:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_pre_round_abs[10];
            WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_pre_round_abs[8];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__rounded_abs;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__rounded_int_res;
            WData/*319:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_result[10];
            WData/*319:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_special_result[10];
            WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__ifmt_special_result[8];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__int_result;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results__BRA__1__KET____DOT__active_format__DOT__special_results__DOT__special_res;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__gen_special_results_int__BRA__3__KET____DOT__active_format__DOT__special_results__DOT__special_res;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__in_tmp;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__DOT__gen_num_values__BRA__0__KET____DOT__value;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_wdata;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_rdata;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mstatus_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mstatus_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__satp_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__satp_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dpc_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dpc_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch0_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch0_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch1_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dscratch1_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtvec_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtvec_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__medeleg_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__medeleg_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mideleg_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mideleg_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mip_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mip_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mie_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mie_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcounteren_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcounteren_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mscratch_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mscratch_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mepc_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mepc_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcause_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mcause_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtval_q;
        };
        struct {
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mtval_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stvec_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stvec_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scounteren_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scounteren_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sscratch_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sscratch_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sepc_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__sepc_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scause_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__scause_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stval_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__stval_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcache_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__dcache_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__icache_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__icache_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__cycle_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__cycle_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__instret_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__instret_d;
            WData/*863:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_q[27];
            WData/*863:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpaddr_d[27];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__mask;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_update__DOT__satp;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_update__DOT__instret;
            WData/*895:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_d[28];
            WData/*895:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT__perf_counter_q[28];
            QData/*60:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__icache_adapter;
            WData/*147:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_icache[5];
            WData/*134:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__dcache_adapter[5];
            WData/*149:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__adapter_dcache[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_d;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__vaddr_q;
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_d;
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_q;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
        };
        struct {
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__wr_data;
            WData/*191:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_wdata[6];
            WData/*167:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__miss_paddr[6];
            WData/*131:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_tag[5];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__rd_data;
            WData/*74:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_d[3];
            WData/*74:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__mshr_q[3];
            WData/*1199:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_d[38];
            WData/*1199:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wbuffer_q[38];
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__wr_paddr;
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__rd_tag_q;
            WData/*1049:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__data_nodes[33];
            WData/*1049:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__data_nodes[33];
            WData/*1023:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_wdata[32];
            WData/*1023:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__bank_rdata[32];
            WData/*511:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rdata_cl[16];
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rd_tag;
            WData/*351:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__tag_rdata[11];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__wbuffer_rdata;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__rdata;
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__wbuffer_cmp_addr;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
        };
        struct {
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__wdata_aligned;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__RdData_DN;
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__unnamedblk1__DOT__val;
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d;
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_q;
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d;
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_q;
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_wr_data[4];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_d[4];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__icache_rd_shift_q[4];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_d[4];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__dcache_rd_shift_q[4];
            WData/*121:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_n[4];
            WData/*121:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT__mem_q[4];
            WData/*269:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_n[9];
            WData/*269:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT__mem_q[9];
            QData/*32:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__x_compressed_resp_o;
            WData/*105:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__x_mem_req_o[4];
            WData/*79:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__x_result_o[3];
            WData/*172:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__req_i[6];
            WData/*1383:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__mem_n[44];
            WData/*1383:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT__mem_q[44];
            QData/*63:0*/ ariane_testharness__DOT__rvfi_tracer_i__DOT__pc64;
            QData/*63:0*/ ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[33554432];
            WData/*64:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_d[16][2][3];
            WData/*64:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_btb__DOT__btb_q[16][2][3];
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_d[64][2];
            CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_bht__DOT__bht_q[64][2];
            WData/*130:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_n[4][5];
            WData/*130:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__speculative_queue_q[4][5];
            WData/*130:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_n[4][5];
            WData/*130:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__store_buffer_i__DOT__commit_queue_q[4][5];
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DI[4];
            CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_DO[4];
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_D[4];
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_D[4];
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_a_BMASK_D[4];
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_b_BMASK_D[4];
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_carry_D[4];
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_D[4];
            QData/*57:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_AMASK_D[4];
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_enable_SI[4];
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Div_start_dly_SI[4];
            CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Sqrt_enable_SI[4];
            QData/*43:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_rdata[4];
            WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_rdata[4][4];
            QData/*44:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__cl_tag_valid_rdata[4];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
        };
        struct {
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__debug_paddr[8];
            QData/*44:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__vld_tag_rdata[8];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP[256];
            QData/*63:0*/ ariane_testharness__DOT__rvfi_tracer_i__DOT__debug[11];
            QData/*63:0*/ ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous[11];
        };
    };
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        // Begin mtask footprint all: 
        CData/*0:0*/ ariane_testharness__DOT____Vcellinp__i_rstgen_main__rst_ni;
        CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_dm_top__DOT__i_dm_csrs__DOT____Vlvbound2;
        CData/*4:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT____Vcellout__i_w_fifo__data_o;
        CData/*4:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*4:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_b_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__mst_b_ready_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__mst_r_ready_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__mst_w_valid_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__mst_ar_valid_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__mst_aw_valid_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_b_valid_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_b_user_o;
        CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_b_id_o;
        CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_b_resp_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_r_valid_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_r_user_o;
        CData/*4:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_r_id_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_r_last_o;
        CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_r_resp_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_w_ready_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_ar_ready_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_aw_ready_o;
        CData/*1:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_non_excl_acc_arb__inp_ready_o;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__idx_o;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__idx_o;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_aw_decode__idx_o;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_ar_decode__idx_o;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__lookup_mst_select_o;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__lookup_mst_select_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound6;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound7;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound11;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__lookup_mst_select_o;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__lookup_mst_select_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound6;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound7;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound11;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1;
        CData/*3:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
    };
    struct {
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_clint__DOT____Vlvbound1;
        CData/*3:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT____Vcellout__gen_timer__DOT__i_timer__irq_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o;
        SData/*9:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__cc_o;
        CData/*5:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__threshold_o;
        WData/*92:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__prio_o[3];
        CData/*4:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__0__KET____DOT__i_target__irq_id;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__0__KET____DOT__i_target__irq;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__1__KET____DOT__i_target__irq_id;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__gen_target__BRA__1__KET____DOT__i_target__irq;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound2;
        CData/*2:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound3;
        CData/*2:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound4;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT__i_rv_plic_gateway__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__pop_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT____Vcellinp__i_fifo__push_i;
        CData/*7:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_b_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT____Vcellout__TIMER_GEN__BRA__0__KET____DOT__timer_i__irq_o;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT____Vcellout__TIMER_GEN__BRA__1__KET____DOT__timer_i__irq_o;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vcellinp__issue_stage_i__wt_valid_i;
        SData/*14:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vcellinp__issue_stage_i__trans_id_i;
        SData/*9:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vcellout__commit_stage_i__waddr_o;
    };
    struct {
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vlvbound3;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vlvbound4;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vlvbound6;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vlvbound7;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vlvbound8;
        CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_bht__bht_prediction_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__gen_instr_scan__BRA__0__KET____DOT__i_instr_scan__rvc_jalr_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__gen_instr_scan__BRA__0__KET____DOT__i_instr_scan__rvc_jr_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__gen_instr_scan__BRA__1__KET____DOT__i_instr_scan__rvc_jalr_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__gen_instr_scan__BRA__1__KET____DOT__i_instr_scan__rvc_jr_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT____Vcellinp__i_fifo_address__push_i;
        WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__rd_clobber_fpr_o[8];
        WData/*255:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__rd_clobber_gpr_o[8];
        CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound2;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound5;
        CData/*5:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound8;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound11;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound12;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound18;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound19;
        CData/*3:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound20;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT____Vcellinp__i_div__opcode_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT____Vlvbound2;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT____Vlvbound3;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__match_o;
    };
    struct {
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT____Vcellout__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__match_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT____Vlvbound1;
        CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT____Vlvbound1;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT____Vlvbound2;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT____Vlvbound3;
        CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT____Vlvbound4;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__status_o;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__status_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1;
        IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT____Vlvbound1;
        IData/*23:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT____Vcellout__i_class_inputs__info_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT____Vlvbound1;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_merged_slice__DOT__i_multifmt_slice__status_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT____Vlvbound1;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT____Vlvbound2;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT____Vcellout__i_divsqrt_lei__Fflags_SO;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT____Vlvbound1;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__0__KET____DOT__iteration_div_sqrt__D_DO;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__1__KET____DOT__iteration_div_sqrt__D_DO;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT____Vcellout__genblk4__BRA__2__KET____DOT__iteration_div_sqrt__D_DO;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__status_o;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__status_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1;
        SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o;
        SData/*15:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT____Vcellout__i_class_a__info_o;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT____Vcellout__gen_merged_slice__DOT__i_multifmt_slice__status_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT____Vlvbound1;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT____Vlvbound2;
        CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__0__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o;
        CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT____Vcellout__fmt_init_inputs__BRA__1__KET____DOT__active_format__DOT__i_fpnew_classifier__info_o;
        CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__miss_size_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__miss_req_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__rd_req_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__miss_nc_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__miss_req_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__rd_req_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__miss_nc_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__miss_req_o;
        CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT____Vcellinp__i_lzc_inv__in_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT____Vlvbound2;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT____Vlvbound3;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_reqs__DOT____Vlvbound1;
        CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vcellinp__i_vld_bdirty__in_i;
        CData/*1:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vcellout__i_rtrn_id_fifo__data_o;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound2;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound3;
        CData/*2:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound4;
    };
    struct {
        CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound5;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound6;
        CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound7;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound9;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound10;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound11;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound12;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound13;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound14;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound16;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound17;
        CData/*7:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound18;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT____Vcellinp__i_rd_icache_id__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT____Vcellinp__i_rd_dcache_id__push_i;
        CData/*0:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT____Vcellinp__i_wr_dcache_id__push_i;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT____Vcellout__i_b_fifo__data_o;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT____Vcellinp__i_b_fifo__data_i;
        CData/*4:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_b_fifo__DOT____Vlvbound1;
        CData/*2:0*/ __Vfunc_load__17__size;
        CData/*2:0*/ __Vfunc_float_load__20__size;
        CData/*4:0*/ __Vfunc_float_load__20__dest;
        CData/*2:0*/ __Vfunc_load__21__size;
        CData/*4:0*/ __Vfunc_load__21__dest;
        CData/*2:0*/ __Vfunc_load__23__size;
        CData/*2:0*/ __Vfunc_store__30__size;
        CData/*2:0*/ __Vfunc_float_store__32__size;
        CData/*4:0*/ __Vfunc_float_store__32__src;
        CData/*2:0*/ __Vfunc_store__33__size;
        CData/*4:0*/ __Vfunc_store__33__src;
        CData/*2:0*/ __Vfunc_store__36__size;
        CData/*7:0*/ __Vfunc_ariane_testharness__DOT__i_dm_axi2mem__DOT__get_wrap_bounadry__41__len;
        CData/*7:0*/ __Vfunc_ariane_testharness__DOT__i_axi2rom__DOT__get_wrap_bounadry__42__len;
        CData/*7:0*/ __Vfunc_ariane_testharness__DOT__i_axi2mem__DOT__get_wrap_bounadry__43__len;
        CData/*0:0*/ __Vfunc_is_rd_fpr__45__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rd_fpr__45__op;
        CData/*0:0*/ __Vfunc_is_rd_fpr__50__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rd_fpr__50__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__51__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__51__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__52__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__52__op;
        CData/*0:0*/ __Vfunc_is_rd_fpr__53__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rd_fpr__53__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__54__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__54__op;
        CData/*0:0*/ __Vfunc_is_rd_fpr__55__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rd_fpr__55__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__56__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__56__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__57__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__57__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__58__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__58__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__59__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__59__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__60__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__60__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__61__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__61__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__62__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__62__op;
    };
    struct {
        CData/*0:0*/ __Vfunc_is_rs2_fpr__63__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__63__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__64__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__64__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__65__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__65__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__66__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__66__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__67__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__67__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__68__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__68__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__69__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__69__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__70__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__70__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__71__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__71__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__72__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__72__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__73__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__73__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__74__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__74__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__75__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__75__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__76__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__76__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__77__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__77__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__78__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__78__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__79__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__79__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__80__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__80__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__81__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__81__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__82__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__82__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__83__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__83__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__84__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__84__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__85__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__85__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__86__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__86__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__87__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__87__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__88__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__88__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__89__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__89__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__90__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__90__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__91__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__91__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__92__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__92__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__93__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__93__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__94__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__94__op;
    };
    struct {
        CData/*0:0*/ __Vfunc_is_rs1_fpr__95__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__95__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__96__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__96__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__97__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__97__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__98__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__98__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__99__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__99__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__100__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__100__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__101__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__101__op;
        CData/*0:0*/ __Vfunc_is_imm_fpr__102__Vfuncout;
        CData/*6:0*/ __Vfunc_is_imm_fpr__102__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__103__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__103__op;
        CData/*0:0*/ __Vfunc_is_rd_fpr__104__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rd_fpr__104__op;
        CData/*0:0*/ __Vfunc_is_rd_fpr__105__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rd_fpr__105__op;
        CData/*0:0*/ __Vfunc_is_rs1_fpr__106__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs1_fpr__106__op;
        CData/*0:0*/ __Vfunc_is_rs2_fpr__107__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rs2_fpr__107__op;
        CData/*0:0*/ __Vfunc_op_is_branch__108__Vfuncout;
        CData/*6:0*/ __Vfunc_op_is_branch__108__op;
        CData/*7:0*/ __Vfunc_be_gen__113__Vfuncout;
        CData/*2:0*/ __Vfunc_be_gen__113__addr;
        CData/*1:0*/ __Vfunc_be_gen__113__size;
        CData/*1:0*/ __Vfunc_extract_transfer_size__114__Vfuncout;
        CData/*6:0*/ __Vfunc_extract_transfer_size__114__op;
        CData/*0:0*/ __Vfunc_is_amo__115__Vfuncout;
        CData/*6:0*/ __Vfunc_is_amo__115__op;
        CData/*2:0*/ __Vfunc_data_align__116__addr;
        CData/*2:0*/ __Vfunc_data_align__116__addr_tmp;
        CData/*1:0*/ __Vfunc_extract_transfer_size__117__Vfuncout;
        CData/*6:0*/ __Vfunc_extract_transfer_size__117__op;
        CData/*0:0*/ __Vfunc_is_inside_nonidempotent_regions__118__Vfuncout;
        CData/*0:0*/ __Vfunc_range_check__119__Vfuncout;
        CData/*1:0*/ __Vfunc_extract_transfer_size__120__Vfuncout;
        CData/*6:0*/ __Vfunc_extract_transfer_size__120__op;
        CData/*0:0*/ __Vfunc_is_inside_execute_regions__121__Vfuncout;
        CData/*0:0*/ __Vfunc_range_check__122__Vfuncout;
        CData/*1:0*/ __Vfunc_get_opgroup__123__Vfuncout;
        CData/*3:0*/ __Vfunc_get_opgroup__123__op;
        CData/*1:0*/ __Vfunc_get_opgroup__124__Vfuncout;
        CData/*3:0*/ __Vfunc_get_opgroup__124__op;
        CData/*1:0*/ __Vfunc_get_opgroup__125__Vfuncout;
        CData/*3:0*/ __Vfunc_get_opgroup__125__op;
        CData/*1:0*/ __Vfunc_get_opgroup__126__Vfuncout;
        CData/*3:0*/ __Vfunc_get_opgroup__126__op;
        CData/*1:0*/ __Vfunc_get_opgroup__127__Vfuncout;
        CData/*3:0*/ __Vfunc_get_opgroup__127__op;
        CData/*2:0*/ __Vfunc_get_first_enabled_multi__128__Vfuncout;
        SData/*9:0*/ __Vfunc_get_first_enabled_multi__128__types;
        CData/*4:0*/ __Vfunc_get_first_enabled_multi__128__cfg;
        CData/*2:0*/ __Vfunc_get_first_enabled_multi__129__Vfuncout;
        SData/*9:0*/ __Vfunc_get_first_enabled_multi__129__types;
        CData/*4:0*/ __Vfunc_get_first_enabled_multi__129__cfg;
        CData/*2:0*/ __Vfunc_fp_width__130__fmt;
        CData/*2:0*/ __Vfunc_fp_width__131__fmt;
        CData/*2:0*/ __Vfunc_fp_width__132__fmt;
    };
    struct {
        CData/*2:0*/ __Vfunc_fp_width__133__fmt;
        CData/*2:0*/ __Vfunc_get_first_enabled_multi__134__Vfuncout;
        SData/*9:0*/ __Vfunc_get_first_enabled_multi__134__types;
        CData/*4:0*/ __Vfunc_get_first_enabled_multi__134__cfg;
        CData/*2:0*/ __Vfunc_get_first_enabled_multi__135__Vfuncout;
        SData/*9:0*/ __Vfunc_get_first_enabled_multi__135__types;
        CData/*4:0*/ __Vfunc_get_first_enabled_multi__135__cfg;
        CData/*2:0*/ __Vfunc_fp_width__136__fmt;
        CData/*2:0*/ __Vfunc_fp_width__137__fmt;
        CData/*2:0*/ __Vfunc_fp_width__138__fmt;
        CData/*2:0*/ __Vfunc_fp_width__139__fmt;
        CData/*2:0*/ __Vfunc_bias__140__fmt;
        CData/*2:0*/ __Vfunc_bias__141__fmt;
        CData/*2:0*/ __Vfunc_man_bits__142__fmt;
        CData/*1:0*/ __Vfunc_int_width__143__ifmt;
        CData/*2:0*/ __Vfunc_exp_bits__144__fmt;
        CData/*2:0*/ __Vfunc_exp_bits__145__fmt;
        CData/*2:0*/ __Vfunc_man_bits__146__fmt;
        CData/*2:0*/ __Vfunc_man_bits__147__fmt;
        CData/*2:0*/ __Vfunc_man_bits__148__fmt;
        CData/*0:0*/ __Vfunc_is_rd_fpr__149__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rd_fpr__149__op;
        CData/*0:0*/ __Vfunc_is_amo__150__Vfuncout;
        CData/*6:0*/ __Vfunc_is_amo__150__op;
        CData/*0:0*/ __Vfunc_is_rd_fpr__151__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rd_fpr__151__op;
        CData/*0:0*/ __Vfunc_is_rd_fpr__152__Vfuncout;
        CData/*6:0*/ __Vfunc_is_rd_fpr__152__op;
        CData/*0:0*/ __Vfunc_is_inside_cacheable_regions__153__Vfuncout;
        CData/*0:0*/ __Vfunc_range_check__154__Vfuncout;
        CData/*0:0*/ __Vfunc_is_inside_nonidempotent_regions__155__Vfuncout;
        CData/*0:0*/ __Vfunc_range_check__156__Vfuncout;
        CData/*3:0*/ __Vfunc_icache_way_bin2oh__157__Vfuncout;
        CData/*1:0*/ __Vfunc_icache_way_bin2oh__157__in;
        CData/*3:0*/ __Vfunc_icache_way_bin2oh__157__out;
        CData/*3:0*/ __Vfunc_icache_way_bin2oh__158__Vfuncout;
        CData/*1:0*/ __Vfunc_icache_way_bin2oh__158__in;
        CData/*3:0*/ __Vfunc_icache_way_bin2oh__158__out;
        CData/*2:0*/ __Vfunc_paddrSizeAlign__159__size;
        CData/*7:0*/ __Vfunc_dcache_way_bin2oh__160__Vfuncout;
        CData/*2:0*/ __Vfunc_dcache_way_bin2oh__160__in;
        CData/*7:0*/ __Vfunc_dcache_way_bin2oh__160__out;
        CData/*7:0*/ __Vfunc_dcache_way_bin2oh__161__Vfuncout;
        CData/*2:0*/ __Vfunc_dcache_way_bin2oh__161__in;
        CData/*7:0*/ __Vfunc_dcache_way_bin2oh__161__out;
        CData/*7:0*/ __Vfunc_dcache_way_bin2oh__162__Vfuncout;
        CData/*2:0*/ __Vfunc_dcache_way_bin2oh__162__in;
        CData/*7:0*/ __Vfunc_dcache_way_bin2oh__162__out;
        CData/*0:0*/ __Vfunc_is_inside_cacheable_regions__163__Vfuncout;
        CData/*0:0*/ __Vfunc_range_check__164__Vfuncout;
        CData/*0:0*/ __Vfunc_is_inside_nonidempotent_regions__165__Vfuncout;
        CData/*0:0*/ __Vfunc_range_check__166__Vfuncout;
        CData/*1:0*/ __Vfunc_toSize64__167__Vfuncout;
        CData/*7:0*/ __Vfunc_toSize64__167__be;
        CData/*1:0*/ __Vfunc_toSize64__167__size;
        CData/*2:0*/ __Vfunc_repData64__168__offset;
        CData/*1:0*/ __Vfunc_repData64__168__size;
        CData/*7:0*/ __Vfunc_toByteEnable8__169__Vfuncout;
        CData/*2:0*/ __Vfunc_toByteEnable8__169__offset;
        CData/*1:0*/ __Vfunc_toByteEnable8__169__size;
        CData/*7:0*/ __Vfunc_toByteEnable8__169__be;
        CData/*1:0*/ __Vfunc_dcache_cl_bin2oh__170__Vfuncout;
        CData/*0:0*/ __Vfunc_dcache_cl_bin2oh__170__in;
        CData/*1:0*/ __Vfunc_dcache_cl_bin2oh__170__out;
    };
    struct {
        CData/*1:0*/ __Vfunc_dcache_cl_bin2oh__171__Vfuncout;
        CData/*0:0*/ __Vfunc_dcache_cl_bin2oh__171__in;
        CData/*1:0*/ __Vfunc_dcache_cl_bin2oh__171__out;
        CData/*1:0*/ __Vfunc_dcache_cl_bin2oh__172__Vfuncout;
        CData/*0:0*/ __Vfunc_dcache_cl_bin2oh__172__in;
        CData/*1:0*/ __Vfunc_dcache_cl_bin2oh__172__out;
        CData/*0:0*/ __Vfunc_is_inside_cacheable_regions__173__Vfuncout;
        CData/*0:0*/ __Vfunc_range_check__174__Vfuncout;
        CData/*0:0*/ __Vfunc_is_inside_cacheable_regions__175__Vfuncout;
        CData/*0:0*/ __Vfunc_range_check__176__Vfuncout;
        CData/*7:0*/ __Vfunc_toByteEnable8__177__Vfuncout;
        CData/*2:0*/ __Vfunc_toByteEnable8__177__offset;
        CData/*1:0*/ __Vfunc_toByteEnable8__177__size;
        CData/*7:0*/ __Vfunc_toByteEnable8__177__be;
        CData/*7:0*/ __Vfunc_toByteEnable8__178__Vfuncout;
        CData/*2:0*/ __Vfunc_toByteEnable8__178__offset;
        CData/*1:0*/ __Vfunc_toByteEnable8__178__size;
        CData/*7:0*/ __Vfunc_toByteEnable8__178__be;
        CData/*4:0*/ __Vtableidx1;
        CData/*4:0*/ __Vtableidx2;
        CData/*4:0*/ __Vtableidx3;
        CData/*3:0*/ __Vtableidx4;
        CData/*6:0*/ __Vtableidx5;
        CData/*7:0*/ __Vtableidx6;
        CData/*1:0*/ __Vtableidx7;
        CData/*0:0*/ __Vdly__ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__ack_dst_q;
        CData/*0:0*/ __Vdly__ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_resp__DOT__i_src__DOT__req_src_q;
        CData/*0:0*/ __Vdly__ariane_testharness__DOT__i_SimJTAG__DOT__init_done_sticky;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
    };
    struct {
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__0__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__1__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
    };
    struct {
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__2__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    };
    struct {
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__gen_sram__BRA__3__KET____DOT__data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__0__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__1__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__2__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__3__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__4__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__5__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__6__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
    };
    struct {
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        CData/*7:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*5:0*/ __Vdlyvlsb__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*7:0*/ __Vdlyvval__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_data_banks__BRA__1__KET____DOT__i_data_sram__DOT__gen_cut__BRA__7__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__0__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__1__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__2__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__3__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__4__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__5__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__6__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        CData/*0:0*/ __Vdlyvset__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__gen_tag_srams__BRA__7__KET____DOT__i_tag_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        QData/*63:0*/ __Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q;
        QData/*63:0*/ __Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q;
        QData/*63:0*/ __Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__mst_select_q;
        QData/*63:0*/ __Vdly__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__mst_select_q;
        CData/*0:0*/ __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_ready;
        CData/*2:0*/ __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_valid_q;
        WData/*127:0*/ __Vdly__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__pmpcfg_q[4];
        CData/*0:0*/ __VinpClk__TOP__ariane_testharness__DOT____Vcellinp__i_rstgen_main__rst_ni;
        CData/*0:0*/ __VinpClk__TOP__ariane_testharness__DOT__ndmreset_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__ariane_testharness__DOT____Vcellinp__i_rstgen_main__rst_ni;
        CData/*0:0*/ __Vclklast__TOP__clk_i;
        CData/*0:0*/ __Vclklast__TOP__rst_ni;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__ariane_testharness__DOT__ndmreset_n;
        CData/*0:0*/ __Vclklast__TOP__ariane_testharness__DOT__i_SimJTAG__DOT_____05Fjtag_TCK;
        CData/*0:0*/ __Vclklast__TOP__ariane_testharness__DOT__i_SimJTAG__DOT_____05Fjtag_TRSTn;
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__ndmreset_n;
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT____Vcellinp__i_rstgen_main__rst_ni;
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__int_axi_w_ready;
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_gnt;
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT__art_check_res;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_riscv_atomics__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__i_non_excl_acc_arb__inp_ready_o;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes;
        WData/*104:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes[4];
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__index_nodes;
        WData/*104:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes[4];
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__index_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__amo_valid_commit;
        CData/*5:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__rs1_iro_sb;
        CData/*5:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__rs2_iro_sb;
        CData/*5:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__rs3_iro_sb;
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__issue_ack_iro_sb;
        CData/*5:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__commit_pointer_n;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
    };
    struct {
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
    };
    struct {
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
    };
    struct {
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
    };
    struct {
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__index_nodes;
        QData/*59:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__data_nodes;
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
    };
    struct {
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_in_ready;
        CData/*5:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
        CData/*2:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*2:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
        CData/*3:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*3:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        IData/*20:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_ready;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_ready;
        CData/*4:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__regular_status;
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__inp_pipe_ready;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__mid_pipe_ready;
        CData/*4:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__regular_status;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__out_pipe_ready;
        WData/*895:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[28];
        CData/*4:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__fmt_in_ready;
        IData/*20:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__inp_pipe_ready;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_pipe_ready;
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__index_nodes[12];
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__index_nodes[12];
        IData/*20:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
    };
    struct {
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_ready;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_noncomp__DOT__inp_pipe_ready;
        CData/*4:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__fmt_in_ready;
        IData/*20:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        CData/*2:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__target_regs__DOT__byp_pipe_ready;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__inp_pipe_ready;
        CData/*1:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__mid_pipe_ready;
        CData/*4:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__fp_regular_status;
        WData/*383:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes[12];
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT__csr_read;
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__icache_adapter_data_req;
        CData/*3:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc__DOT__gen_lzc__DOT__index_nodes;
        CData/*3:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc_hit__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_cva6_icache__DOT__i_lzc_hit__DOT__gen_lzc__DOT__index_nodes;
        CData/*3:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_reqs__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_reqs__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_inv__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_missunit__DOT__i_lzc_inv__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_bdirty__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_bdirty__DOT__gen_lzc__DOT__index_nodes;
        CData/*5:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__index_nodes;
        CData/*2:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__data_nodes;
        CData/*2:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*2:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__req_nodes;
        CData/*3:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*3:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_tx_id_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_lzc__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_vld_lzc__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_hit_lzc__DOT__gen_lzc__DOT__index_nodes;
        IData/*20:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__index_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__req_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        IData/*20:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__index_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*6:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__req_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        CData/*5:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes;
        CData/*2:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes;
        CData/*2:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes;
        CData/*2:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes;
        CData/*3:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes;
        CData/*3:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes;
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_wbuffer_hit__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_wbuffer_hit__DOT__gen_lzc__DOT__index_nodes;
    };
    struct {
        CData/*7:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_rd_hit__DOT__gen_lzc__DOT__sel_nodes;
        IData/*23:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_mem__DOT__i_lzc_rd_hit__DOT__gen_lzc__DOT__index_nodes;
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__axi_rd_rdy;
        SData/*12:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT____Vcellout__i_r_fifo__data_o;
        SData/*12:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT__i_r_fifo__DOT____Vlvbound1;
        SData/*11:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o;
        SData/*11:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound1;
        SData/*11:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o;
        SData/*11:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT____Vlvbound1;
        SData/*11:0*/ __Vfunc_csrw__24__csr;
        SData/*11:0*/ __Vfunc_csrr__35__csr;
        SData/*15:0*/ __Vfunc_is_inside_nonidempotent_regions__118__pass;
        SData/*15:0*/ __Vfunc_is_inside_execute_regions__121__pass;
        SData/*15:0*/ __Vfunc_is_inside_cacheable_regions__153__pass;
        SData/*15:0*/ __Vfunc_is_inside_nonidempotent_regions__155__pass;
        SData/*15:0*/ __Vfunc_is_inside_cacheable_regions__163__pass;
        SData/*15:0*/ __Vfunc_is_inside_nonidempotent_regions__165__pass;
        SData/*15:0*/ __Vfunc_is_inside_cacheable_regions__173__pass;
        SData/*15:0*/ __Vfunc_is_inside_cacheable_regions__175__pass;
        SData/*10:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies;
        SData/*10:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes;
        SData/*15:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        SData/*15:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes;
        SData/*15:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        SData/*15:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        SData/*10:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies;
        SData/*10:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes;
        SData/*15:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        SData/*15:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes;
        SData/*15:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes;
        SData/*15:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__0__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__1__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__2__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__3__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
    };
    struct {
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__4__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__5__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__6__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__7__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__8__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__9__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__10__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__11__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__12__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__13__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__14__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__15__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__16__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__17__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__18__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__19__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
    };
    struct {
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__20__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__21__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__22__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__23__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__24__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__25__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__26__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__27__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__28__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__29__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__30__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__31__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__32__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__33__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__34__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__35__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
    };
    struct {
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__36__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__37__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__38__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__39__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__40__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__41__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__42__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__43__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__44__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__45__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__46__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__47__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__48__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__49__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__50__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__51__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
    };
    struct {
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__52__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__53__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__54__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__55__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__56__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__57__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__58__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__59__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__60__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__61__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__62__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_gpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__gnt_nodes;
        SData/*14:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__gen_sel_clobbers__BRA__63__KET____DOT__i_sel_fpr_clobbers__DOT__gen_arbiter__DOT__req_nodes;
        QData/*63:0*/ ariane_testharness__DOT__i_dm_top__DOT____Vcellout__i_dm_mem__data_o;
        WData/*103:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound1[4];
        WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound4[3];
        WData/*97:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vlvbound8[4];
        WData/*103:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound1[4];
        WData/*73:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound4[3];
        WData/*97:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vlvbound8[4];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[4];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[4];
        WData/*73:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3];
        WData/*73:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[3];
        WData/*72:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3];
        WData/*72:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_plic__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[3];
        QData/*61:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__ie_o;
        IData/*29:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vlvbound5;
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[4];
    };
    struct {
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[4];
        WData/*73:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3];
        WData/*73:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[3];
        WData/*72:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3];
        WData/*72:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_axi2apb_64_32_uart__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[3];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_aw_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[4];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_ar_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[4];
        WData/*73:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3];
        WData/*73:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_w_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[3];
        WData/*72:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT____Vcellout__i_fifo_v3__data_o[3];
        WData/*72:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_axi2apb_64_32_timer__DOT__slave_r_buffer_i__DOT__i_axi_single_slice__DOT__i_fifo__DOT__impl__DOT__i_fifo_v3__DOT____Vlvbound1[3];
        IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT____Vcellout__TIMER_GEN__BRA__0__KET____DOT__timer_i__PRDATA;
        IData/*31:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__gen_timer__DOT__i_timer__DOT____Vcellout__TIMER_GEN__BRA__1__KET____DOT__timer_i__PRDATA;
        IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vlvbound2;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_instr_realign__instr_o;
        WData/*128:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound9[5];
        WData/*196:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_pipe_reg_load__d_o[7];
        WData/*196:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellinp__i_pipe_reg_store__d_i[7];
        IData/*31:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT____Vlvbound1;
        IData/*31:0*/ __Vfunc_load__17__Vfuncout;
        IData/*31:0*/ __Vfunc_float_load__20__Vfuncout;
        IData/*31:0*/ __Vfunc_load__21__Vfuncout;
        IData/*31:0*/ __Vfunc_load__23__Vfuncout;
        IData/*31:0*/ __Vfunc_csrw__24__Vfuncout;
        IData/*31:0*/ __Vfunc_store__30__Vfuncout;
        IData/*31:0*/ __Vfunc_float_store__32__Vfuncout;
        IData/*31:0*/ __Vfunc_store__33__Vfuncout;
        IData/*31:0*/ __Vfunc_csrr__35__Vfuncout;
        IData/*31:0*/ __Vfunc_store__36__Vfuncout;
        IData/*31:0*/ __Vfunc_uj_imm__46__instruction_i;
        IData/*31:0*/ __Vfunc_sb_imm__47__instruction_i;
        IData/*31:0*/ __Vfunc_uj_imm__48__instruction_i;
        IData/*31:0*/ __Vfunc_sb_imm__49__instruction_i;
        IData/*31:0*/ __Vfunc_sext32__109__operand;
        IData/*31:0*/ __Vfunc_sext32__110__operand;
        IData/*31:0*/ __Vfunc_sext32__111__operand;
        IData/*31:0*/ __Vfunc_sext32__112__operand;
        IData/*31:0*/ __Vfunc_is_inside_nonidempotent_regions__118__unnamedblk1__DOT__k;
        IData/*31:0*/ __Vfunc_is_inside_execute_regions__121__unnamedblk2__DOT__k;
        IData/*31:0*/ __Vfunc_fp_width__130__Vfuncout;
        IData/*31:0*/ __Vfunc_fp_width__131__Vfuncout;
        IData/*31:0*/ __Vfunc_fp_width__132__Vfuncout;
        IData/*31:0*/ __Vfunc_fp_width__133__Vfuncout;
        IData/*31:0*/ __Vfunc_fp_width__136__Vfuncout;
        IData/*31:0*/ __Vfunc_fp_width__137__Vfuncout;
        IData/*31:0*/ __Vfunc_fp_width__138__Vfuncout;
        IData/*31:0*/ __Vfunc_fp_width__139__Vfuncout;
        IData/*31:0*/ __Vfunc_bias__140__Vfuncout;
        IData/*31:0*/ __Vfunc_bias__141__Vfuncout;
        IData/*31:0*/ __Vfunc_man_bits__142__Vfuncout;
        IData/*31:0*/ __Vfunc_int_width__143__Vfuncout;
        IData/*31:0*/ __Vfunc_exp_bits__144__Vfuncout;
        IData/*31:0*/ __Vfunc_exp_bits__145__Vfuncout;
        IData/*31:0*/ __Vfunc_man_bits__146__Vfuncout;
        IData/*31:0*/ __Vfunc_man_bits__147__Vfuncout;
        IData/*31:0*/ __Vfunc_man_bits__148__Vfuncout;
        IData/*31:0*/ __Vfunc_is_inside_cacheable_regions__153__unnamedblk3__DOT__k;
        IData/*31:0*/ __Vfunc_is_inside_nonidempotent_regions__155__unnamedblk1__DOT__k;
        IData/*31:0*/ __Vfunc_is_inside_cacheable_regions__163__unnamedblk3__DOT__k;
        IData/*31:0*/ __Vfunc_is_inside_nonidempotent_regions__165__unnamedblk1__DOT__k;
        IData/*31:0*/ __Vfunc_is_inside_cacheable_regions__173__unnamedblk3__DOT__k;
    };
    struct {
        IData/*31:0*/ __Vfunc_is_inside_cacheable_regions__175__unnamedblk3__DOT__k;
        IData/*31:0*/ __Vdly__ariane_testharness__DOT__i_SimJTAG__DOT__tickCounterReg;
        IData/*24:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v0;
        IData/*24:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v1;
        IData/*24:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v2;
        IData/*24:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v3;
        IData/*24:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v4;
        IData/*24:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v5;
        IData/*24:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v6;
        IData/*24:0*/ __Vdlyvdim0__ariane_testharness__DOT__i_sram__DOT__gen_cut__BRA__0__KET____DOT__gen_mem__DOT__i_ram__DOT__Mem_DP__v7;
        WData/*127:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes[4];
        WData/*280:0*/ ariane_testharness__DOT____Vcellout__i_dm_axi_master__axi_req_o[9];
        WData/*280:0*/ ariane_testharness__DOT____Vcellout__i_ariane__axi_req_o[9];
        WData/*282:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[9];
        WData/*85:0*/ ariane_testharness__DOT__i_gpio_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[3];
        QData/*63:0*/ ariane_testharness__DOT__i_axi_riscv_atomics__DOT____Vcellout__i_atomics__slv_r_data_o;
        WData/*282:0*/ ariane_testharness__DOT__i_axi_delayer__DOT____Vcellout__i_axi_delayer__mst_req_o[9];
        WData/*85:0*/ ariane_testharness__DOT__i_axi_delayer__DOT____Vcellout__i_axi_delayer__slv_resp_o[3];
        WData/*2829:0*/ ariane_testharness__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__mst_ports_req_o[89];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6];
        WData/*3090:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o[97];
        WData/*83:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__slv_resp_o[3];
        WData/*3090:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o[97];
        WData/*83:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__slv_resp_o[3];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*282:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*167:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__slv_resps_o[6];
        WData/*280:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[9];
        WData/*83:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[3];
        WData/*280:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[9];
        WData/*83:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o[3];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
    };
    struct {
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*98:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o[4];
        WData/*104:0*/ ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o[4];
        WData/*85:0*/ ariane_testharness__DOT__i_clint__DOT____Vcellout__axi_lite_interface_i__axi_resp_o[3];
        QData/*33:0*/ ariane_testharness__DOT__i_ariane_peripherals__DOT__i_plic__DOT____Vcellout__i_plic_regs__resp_o;
        WData/*644:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vcellinp__issue_stage_i__ex_ex_i[21];
        WData/*319:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vcellinp__issue_stage_i__wbdata_i[10];
        WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vcellout__commit_stage_i__wdata_o[4];
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vcellout__csr_regfile_i__perf_data_o;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vcellout__csr_regfile_i__csr_rdata_o;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vlvbound9;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT____Vlvbound10;
        WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_instr_realign__addr_o[4];
        WData/*129:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__i_btb__btb_prediction_o[5];
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__gen_instr_scan__BRA__0__KET____DOT__i_instr_scan__rvi_imm_o;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT____Vcellout__gen_instr_scan__BRA__1__KET____DOT__i_instr_scan__rvi_imm_o;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT____Vcellout__i_fifo_address__data_o;
        WData/*100:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__0__KET____DOT__i_fifo_instr_data__DOT____Vlvbound1[4];
        WData/*100:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_frontend__DOT__i_instr_queue__DOT__gen_instr_fifo__BRA__1__KET____DOT__i_fifo_instr_data__DOT____Vlvbound1[4];
        WData/*721:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT____Vcellout__i_scoreboard__commit_instr_o[23];
        WData/*360:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound1[12];
        WData/*362:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound3[12];
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound6;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound7;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT____Vlvbound10;
        WData/*127:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT____Vcellout__i_ariane_regfile__rdata_o[4];
        WData/*191:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_issue_read_operands__DOT____Vcellout__float_regfile_gen__DOT__i_ariane_fp_regfile__rdata_o[6];
        WData/*401:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT____Vcellout__lsu_i__dcache_req_ports_o[13];
        WData/*133:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_store_unit__req_port_o[5];
        WData/*133:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_load_unit__req_port_o[5];
        WData/*133:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__gen_mmu_sv39__DOT__i_cva6_mmu__req_port_o[5];
        WData/*125:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT____Vcellout__i_amo_fifo__data_o[4];
        WData/*125:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__i_store_unit__DOT__i_amo_buffer__DOT__i_amo_fifo__DOT____Vlvbound1[4];
        WData/*151:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__lsu_bypass_i__DOT____Vlvbound1[5];
        QData/*45:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_itlb__DOT____Vlvbound5;
        QData/*45:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_dtlb__DOT____Vlvbound5;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__1__KET____DOT__active_format__DOT__i_fmt_slice__DOT____Vlvbound1;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT____Vlvbound3;
        QData/*53:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_regfile_i__DOT____Vlvbound1;
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_perf_counters__DOT____Vlvbound1;
        WData/*197:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT____Vcellout__i_wt_dcache__req_ports_o[7];
        WData/*223:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__tx_paddr_o[7];
        QData/*55:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__miss_paddr_o;
    };
    struct {
        QData/*63:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__miss_wdata_o;
        WData/*65:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__req_port_o[3];
        WData/*65:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__req_port_o[3];
        WData/*65:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__req_port_o[3];
        QData/*52:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT____Vlvbound15;
        QData/*60:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT____Vcellout__i_icache_data_fifo__data_o;
        WData/*134:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT____Vcellout__i_dcache_data_fifo__data_o[5];
        QData/*60:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_icache_data_fifo__DOT____Vlvbound1;
        WData/*134:0*/ ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_adapter__DOT__i_dcache_data_fifo__DOT____Vlvbound1[5];
        WData/*172:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT____Vcellout__fifo_commit_i__data_o[6];
        WData/*172:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__fifo_commit_i__DOT____Vlvbound1[6];
        QData/*63:0*/ __Vfunc_ariane_testharness__DOT__i_dm_axi2mem__DOT__get_wrap_bounadry__41__Vfuncout;
        QData/*63:0*/ __Vfunc_ariane_testharness__DOT__i_dm_axi2mem__DOT__get_wrap_bounadry__41__unaligned_address;
        QData/*63:0*/ __Vfunc_ariane_testharness__DOT__i_dm_axi2mem__DOT__get_wrap_bounadry__41__warp_address;
        QData/*63:0*/ __Vfunc_ariane_testharness__DOT__i_axi2rom__DOT__get_wrap_bounadry__42__Vfuncout;
        QData/*63:0*/ __Vfunc_ariane_testharness__DOT__i_axi2rom__DOT__get_wrap_bounadry__42__unaligned_address;
        QData/*63:0*/ __Vfunc_ariane_testharness__DOT__i_axi2rom__DOT__get_wrap_bounadry__42__warp_address;
        QData/*63:0*/ __Vfunc_ariane_testharness__DOT__i_axi2mem__DOT__get_wrap_bounadry__43__Vfuncout;
        QData/*63:0*/ __Vfunc_ariane_testharness__DOT__i_axi2mem__DOT__get_wrap_bounadry__43__unaligned_address;
        QData/*63:0*/ __Vfunc_ariane_testharness__DOT__i_axi2mem__DOT__get_wrap_bounadry__43__warp_address;
        QData/*63:0*/ __Vfunc_uj_imm__46__Vfuncout;
        QData/*63:0*/ __Vfunc_sb_imm__47__Vfuncout;
        QData/*63:0*/ __Vfunc_uj_imm__48__Vfuncout;
        QData/*63:0*/ __Vfunc_sb_imm__49__Vfuncout;
        QData/*63:0*/ __Vfunc_sext32__109__Vfuncout;
        QData/*63:0*/ __Vfunc_sext32__110__Vfuncout;
        QData/*63:0*/ __Vfunc_sext32__111__Vfuncout;
        QData/*63:0*/ __Vfunc_sext32__112__Vfuncout;
        QData/*63:0*/ __Vfunc_data_align__116__Vfuncout;
        QData/*63:0*/ __Vfunc_data_align__116__data;
        QData/*63:0*/ __Vfunc_data_align__116__data_tmp;
        WData/*6433:0*/ __Vfunc_is_inside_nonidempotent_regions__118__Cfg[202];
        QData/*63:0*/ __Vfunc_is_inside_nonidempotent_regions__118__address;
        QData/*63:0*/ __Vfunc_range_check__119__base;
        QData/*63:0*/ __Vfunc_range_check__119__len;
        QData/*63:0*/ __Vfunc_range_check__119__address;
        WData/*6433:0*/ __Vfunc_is_inside_execute_regions__121__Cfg[202];
        QData/*63:0*/ __Vfunc_is_inside_execute_regions__121__address;
        QData/*63:0*/ __Vfunc_range_check__122__base;
        QData/*63:0*/ __Vfunc_range_check__122__len;
        QData/*63:0*/ __Vfunc_range_check__122__address;
        WData/*6433:0*/ __Vfunc_is_inside_cacheable_regions__153__Cfg[202];
        QData/*63:0*/ __Vfunc_is_inside_cacheable_regions__153__address;
        QData/*63:0*/ __Vfunc_range_check__154__base;
        QData/*63:0*/ __Vfunc_range_check__154__len;
        QData/*63:0*/ __Vfunc_range_check__154__address;
        WData/*6433:0*/ __Vfunc_is_inside_nonidempotent_regions__155__Cfg[202];
        QData/*63:0*/ __Vfunc_is_inside_nonidempotent_regions__155__address;
        QData/*63:0*/ __Vfunc_range_check__156__base;
        QData/*63:0*/ __Vfunc_range_check__156__len;
        QData/*63:0*/ __Vfunc_range_check__156__address;
        QData/*55:0*/ __Vfunc_paddrSizeAlign__159__Vfuncout;
        QData/*55:0*/ __Vfunc_paddrSizeAlign__159__paddr;
        QData/*55:0*/ __Vfunc_paddrSizeAlign__159__out;
        WData/*6433:0*/ __Vfunc_is_inside_cacheable_regions__163__Cfg[202];
        QData/*63:0*/ __Vfunc_is_inside_cacheable_regions__163__address;
        QData/*63:0*/ __Vfunc_range_check__164__base;
        QData/*63:0*/ __Vfunc_range_check__164__len;
        QData/*63:0*/ __Vfunc_range_check__164__address;
        WData/*6433:0*/ __Vfunc_is_inside_nonidempotent_regions__165__Cfg[202];
        QData/*63:0*/ __Vfunc_is_inside_nonidempotent_regions__165__address;
        QData/*63:0*/ __Vfunc_range_check__166__base;
        QData/*63:0*/ __Vfunc_range_check__166__len;
        QData/*63:0*/ __Vfunc_range_check__166__address;
    };
    struct {
        QData/*63:0*/ __Vfunc_repData64__168__Vfuncout;
        QData/*63:0*/ __Vfunc_repData64__168__data;
        QData/*63:0*/ __Vfunc_repData64__168__out;
        WData/*6433:0*/ __Vfunc_is_inside_cacheable_regions__173__Cfg[202];
        QData/*63:0*/ __Vfunc_is_inside_cacheable_regions__173__address;
        QData/*63:0*/ __Vfunc_range_check__174__base;
        QData/*63:0*/ __Vfunc_range_check__174__len;
        QData/*63:0*/ __Vfunc_range_check__174__address;
        WData/*6433:0*/ __Vfunc_is_inside_cacheable_regions__175__Cfg[202];
        QData/*63:0*/ __Vfunc_is_inside_cacheable_regions__175__address;
        QData/*63:0*/ __Vfunc_range_check__176__base;
        QData/*63:0*/ __Vfunc_range_check__176__len;
        QData/*63:0*/ __Vfunc_range_check__176__address;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v0;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v1;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v2;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v3;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v4;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v5;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v6;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v7;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v8;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v9;
        QData/*63:0*/ __Vdlyvval__ariane_testharness__DOT__rvfi_tracer_i__DOT__debug_previous__v10;
        WData/*85:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_delayer__DOT__mst_resp[3];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__2__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__3__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__4__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__5__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__6__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__7__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__8__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*282:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__9__KET____DOT__i_axi_mux__mst_req_o[9];
        WData/*1079:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes[34];
        WData/*1079:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes[34];
        WData/*128:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__csr_exception_csr_commit[5];
        WData/*185:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_areq_ex_cache[6];
        WData/*67:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_if_cache[3];
        WData/*226:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__icache_dreq_cache_if[8];
        WData/*360:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__id_stage_i__DOT__decoded_instruction[12];
        WData/*959:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs1__DOT__gen_arbiter__DOT__data_nodes[30];
        WData/*959:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs2__DOT__gen_arbiter__DOT__data_nodes[30];
        WData/*959:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__issue_stage_i__DOT__i_scoreboard__DOT__i_sel_rs3__DOT__gen_arbiter__DOT__data_nodes[30];
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_a__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__i_mult__DOT__i_div__DOT__i_lzc_b__DOT__gen_lzc__DOT__sel_nodes;
        QData/*55:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__mmu_paddr;
        WData/*133:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT____Vcellout__i_store_unit__req_port_o[5];
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_ptw__DOT__i_pmp_ptw__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
    };
    struct {
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_if__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__0__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__1__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__2__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__3__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__4__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__5__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__6__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__lsu_i__DOT__gen_mmu_sv39__DOT__i_cva6_mmu__DOT__i_pmp_data__DOT__gen_pmp__DOT__genblk1__BRA__7__KET____DOT__i_pmp_entry__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        WData/*215:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7];
        WData/*510:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[16];
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__0__KET____DOT__i_opgroup_block__DOT__gen_parallel_slices__BRA__0__KET____DOT__active_format__DOT__i_fmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fma__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        WData/*510:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[16];
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ua__DOT__gen_lzc__DOT__sel_nodes;
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__preprocess_U0__DOT__LOD_Ub__DOT__gen_lzc__DOT__sel_nodes;
        QData/*57:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt0;
        QData/*57:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt1;
        QData/*57:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Q_sqrt2;
        WData/*510:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__2__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[16];
        WData/*510:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[16];
        QData/*63:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__3__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_cast_multi__DOT__i_lzc__DOT__gen_lzc__DOT__sel_nodes;
        WData/*134:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__dcache_adapter[5];
        WData/*65:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__i_wt_dcache_wbuffer__req_port_o[3];
        WData/*65:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__req_port_o[3];
        WData/*65:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT____Vcellout__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__req_port_o[3];
        WData/*1049:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_dirty_rr__DOT__gen_arbiter__DOT__data_nodes[33];
        WData/*1049:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__i_wt_dcache_wbuffer__DOT__i_clean_rr__DOT__gen_arbiter__DOT__data_nodes[33];
        QData/*43:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__0__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d;
        QData/*43:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__i_cache_subsystem__DOT__i_wt_dcache__DOT__gen_rd_ports__BRA__1__KET____DOT__i_wt_dcache_ctrl__DOT__address_tag_d;
        WData/*79:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__x_result_o[3];
        CData/*0:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_carry_D[4];
        QData/*57:0*/ __Vchglast__TOP__ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__Iteration_cell_sum_D[4];
        CData/*0:0*/ __Vm_traceActivity[10];
    };
    static CData/*0:0*/ __Vtable1_ariane_testharness__DOT__i_dmi_jtag__DOT__dmi_access[32];
    static CData/*0:0*/ __Vtable1_ariane_testharness__DOT__i_dmi_jtag__DOT__dtmcs_select[32];
    static CData/*0:0*/ __Vtable1_ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_select[32];
    static CData/*0:0*/ __Vtable1_ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_select[32];
    static CData/*0:0*/ __Vtable2_ariane_testharness__DOT__i_dmi_jtag__DOT__test_logic_reset[32];
    static CData/*0:0*/ __Vtable2_ariane_testharness__DOT__i_dmi_jtag__DOT__capture_dr[32];
    static CData/*0:0*/ __Vtable2_ariane_testharness__DOT__i_dmi_jtag__DOT__shift_dr[32];
    static CData/*0:0*/ __Vtable2_ariane_testharness__DOT__i_dmi_jtag__DOT__update_dr[32];
    static CData/*0:0*/ __Vtable2_ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__capture_ir[32];
    static CData/*0:0*/ __Vtable2_ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__shift_ir[32];
    static CData/*0:0*/ __Vtable2_ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__update_ir[32];
    static CData/*3:0*/ __Vtable2_ariane_testharness__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__tap_state_d[32];
    static QData/*63:0*/ __Vtable3_ariane_testharness__DOT__i_dm_top__DOT__i_dm_mem__DOT__rom_rdata[32];
    static CData/*0:0*/ __Vtable4_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__fpu_ready_ex_id[16];
    static CData/*0:0*/ __Vtable4_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__fpu_in_valid[16];
    static CData/*0:0*/ __Vtable4_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__hold_inputs[16];
    static CData/*0:0*/ __Vtable4_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__use_hold[16];
    static CData/*0:0*/ __Vtable4_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__state_d[16];
    static CData/*0:0*/ __Vtable5_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__in_ready[128];
    static CData/*0:0*/ __Vtable5_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__out_valid[128];
    static CData/*0:0*/ __Vtable5_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__hold_result[128];
    static CData/*0:0*/ __Vtable5_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__data_is_held[128];
    static CData/*0:0*/ __Vtable5_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__unit_busy[128];
    static CData/*1:0*/ __Vtable5_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__state_d[128];
    static CData/*5:0*/ __Vtable6_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__State_ctl_S[256];
    static IData/*31:0*/ __Vtable7_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__C_BIAS_AONE[4];
    static IData/*31:0*/ __Vtable7_ariane_testharness__DOT__i_ariane__DOT__i_cva6__DOT__ex_stage_i__DOT__fpu_gen__DOT__fpu_i__DOT__fpu_gen__DOT__i_fpnew_bulk__DOT__gen_operation_groups__BRA__1__KET____DOT__i_opgroup_block__DOT__gen_merged_slice__DOT__i_multifmt_slice__DOT__gen_num_lanes__BRA__0__KET____DOT__active_lane__DOT__lane_instance__DOT__i_fpnew_divsqrt_multi__DOT__i_divsqrt_lei__DOT__nrbd_nrsc_U0__DOT__control_U0__DOT__C_HALF_BIAS[4];
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Variane_testharness__Syms* __VlSymsp;  // Symbol table
    
    // PARAMETERS
    // Parameters marked /*verilator public*/ for use by application code
    // Begin mtask footprint all: 
    WData/*69:0*/ ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__instr_decoder_i__DOT__CoproInstr[2][3];
    // enum WData ariane_testharness__DOT__i_ariane__DOT__gen_example_coprocessor__DOT__i_cvxif_coprocessor__DOT__instr_decoder_i__DOT__CoproInstr  //wide
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Variane_testharness);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible with respect to DPI scope names.
    Variane_testharness(const char* name = "TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~Variane_testharness();
    /// Trace signals in the model; called by application code
    void trace(VerilatedVcdC* tfp, int levels, int options = 0);
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval() { eval_step(); }
    /// Evaluate when calling multiple units/models per time step.
    void eval_step();
    /// Evaluate at end of a timestep for tracing, when using eval_step().
    /// Application must call after all eval() and before time changes.
    void eval_end_step() {}
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(Variane_testharness__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(Variane_testharness__Syms* symsp, bool first);
  private:
    static QData _change_request(Variane_testharness__Syms* __restrict vlSymsp);
    static QData _change_request_1(Variane_testharness__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__24(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__42(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__43(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__44(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__45(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__46(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__47(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__48(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__49(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__50(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__51(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__52(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__53(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__59(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__60(Variane_testharness__Syms* __restrict vlSymsp);
    static void _combo__TOP__61(Variane_testharness__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _eval(Variane_testharness__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _final_TOP(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__1(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _multiclk__TOP__56(Variane_testharness__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__58(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__25(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__27(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__28(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__29(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__30(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__32(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__33(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__34(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__35(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__36(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__37(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__38(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__39(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__40(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__41(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__54(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__55(Variane_testharness__Syms* __restrict vlSymsp);
    static void _sequent__TOP__57(Variane_testharness__Syms* __restrict vlSymsp);
    static void _settle__TOP__10(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__11(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__12(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__13(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__14(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__15(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__16(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__17(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__18(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__19(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__2(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__20(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__21(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__22(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__23(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__3(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__4(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__5(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__6(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__7(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__8(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__9(Variane_testharness__Syms* __restrict vlSymsp) VL_ATTR_COLD;
  private:
    static void traceChgSub0(void* userp, VerilatedVcd* tracep);
    static void traceChgSub1(void* userp, VerilatedVcd* tracep);
    static void traceChgSub2(void* userp, VerilatedVcd* tracep);
    static void traceChgSub3(void* userp, VerilatedVcd* tracep);
    static void traceChgSub4(void* userp, VerilatedVcd* tracep);
    static void traceChgSub5(void* userp, VerilatedVcd* tracep);
    static void traceChgSub6(void* userp, VerilatedVcd* tracep);
    static void traceChgSub7(void* userp, VerilatedVcd* tracep);
    static void traceChgTop0(void* userp, VerilatedVcd* tracep);
    static void traceCleanup(void* userp, VerilatedVcd* /*unused*/);
    static void traceFullSub0(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub1(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub2(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub3(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub4(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub5(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub6(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub7(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullTop0(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub0(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub1(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub10(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub11(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub12(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub13(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub14(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub15(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub16(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub17(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub18(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub19(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub2(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub20(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub21(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub22(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub23(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub24(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub25(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub26(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub27(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub28(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub29(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub3(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub30(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub31(void* userp, VerilatedVcd* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub4(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub5(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub6(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub7(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub8(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub9(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitTop(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    void traceRegister(VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) VL_ATTR_COLD;
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
