#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x559e59b08720 .scope module, "csv_sfifo_ram" "csv_sfifo_ram" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 8 "wdata";
    .port_info 3 /INPUT 1 "i_wreq";
    .port_info 4 /OUTPUT 1 "o_wready";
    .port_info 5 /OUTPUT 8 "rdata";
    .port_info 6 /INPUT 1 "i_rreq";
    .port_info 7 /OUTPUT 1 "o_rready";
    .port_info 8 /OUTPUT 1 "fifo_isfull";
    .port_info 9 /OUTPUT 1 "fifo_isempty";
P_0x559e59b28e50 .param/l "ADDR_WIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_0x559e59b28e90 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x559e59b28ed0 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
o0x7f77a3997d68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x559e59b28cb0 .functor AND 1, o0x7f77a3997d68, L_0x559e59b4cd90, C4<1>, C4<1>;
o0x7f77a3997d38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x559e59b0a2d0 .functor AND 1, L_0x559e59b079a0, o0x7f77a3997d38, C4<1>, C4<1>;
L_0x559e59b4cd90 .functor NOT 1, L_0x559e59b5d430, C4<0>, C4<0>, C4<0>;
L_0x559e59b079a0 .functor NOT 1, L_0x559e59b5d6e0, C4<0>, C4<0>, C4<0>;
v0x559e59b4ac40_0 .net *"_ivl_12", 31 0, L_0x559e59b5d5a0;  1 drivers
L_0x7f77a394e0a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559e59b4ad40_0 .net *"_ivl_15", 26 0, L_0x7f77a394e0a8;  1 drivers
L_0x7f77a394e0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559e59b4ae20_0 .net/2u *"_ivl_16", 31 0, L_0x7f77a394e0f0;  1 drivers
v0x559e59b4aee0_0 .net *"_ivl_4", 31 0, L_0x559e59b4d330;  1 drivers
L_0x7f77a394e018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559e59b4afc0_0 .net *"_ivl_7", 26 0, L_0x7f77a394e018;  1 drivers
L_0x7f77a394e060 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x559e59b4b0a0_0 .net/2u *"_ivl_8", 31 0, L_0x7f77a394e060;  1 drivers
o0x7f77a39970d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x559e59b4b180_0 .net "clk", 0 0, o0x7f77a39970d8;  0 drivers
v0x559e59b4b220_0 .var "fifo_dcount", 4 0;
v0x559e59b4b300_0 .net "fifo_isempty", 0 0, L_0x559e59b5d6e0;  1 drivers
v0x559e59b4b3c0_0 .net "fifo_isfull", 0 0, L_0x559e59b5d430;  1 drivers
v0x559e59b4b480_0 .net "i_rreq", 0 0, o0x7f77a3997d38;  0 drivers
v0x559e59b4b540_0 .net "i_wreq", 0 0, o0x7f77a3997d68;  0 drivers
v0x559e59b4b600_0 .net "o_rready", 0 0, L_0x559e59b079a0;  1 drivers
v0x559e59b4b6c0_0 .net "o_wready", 0 0, L_0x559e59b4cd90;  1 drivers
v0x559e59b4b780_0 .net "rdata", 7 0, L_0x559e59b4d0c0;  1 drivers
v0x559e59b4b840_0 .var "read_pointer", 4 0;
v0x559e59b4b910_0 .net "ren", 0 0, L_0x559e59b0a2d0;  1 drivers
o0x7f77a3997df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x559e59b4baf0_0 .net "resetn", 0 0, o0x7f77a3997df8;  0 drivers
o0x7f77a39971c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x559e59b4bb90_0 .net "wdata", 7 0, o0x7f77a39971c8;  0 drivers
v0x559e59b4bc30_0 .net "wen", 0 0, L_0x559e59b28cb0;  1 drivers
v0x559e59b4bd00_0 .var "write_pointer", 4 0;
E_0x559e59b101e0/0 .event negedge, v0x559e59b4baf0_0;
E_0x559e59b101e0/1 .event posedge, v0x559e59b22de0_0;
E_0x559e59b101e0 .event/or E_0x559e59b101e0/0, E_0x559e59b101e0/1;
L_0x559e59b4d330 .concat [ 5 27 0 0], v0x559e59b4b220_0, L_0x7f77a394e018;
L_0x559e59b5d430 .cmp/eq 32, L_0x559e59b4d330, L_0x7f77a394e060;
L_0x559e59b5d5a0 .concat [ 5 27 0 0], v0x559e59b4b220_0, L_0x7f77a394e0a8;
L_0x559e59b5d6e0 .cmp/eq 32, L_0x559e59b5d5a0, L_0x7f77a394e0f0;
S_0x559e59b26090 .scope module, "u_ram_wrapper" "sky130_sram_1r1w_8x16_8_wrapper" 2 39, 3 1 0, S_0x559e59b08720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 5 "wpointer";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 5 "rpointer";
    .port_info 6 /OUTPUT 8 "rdata";
P_0x559e59b27d30 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x559e59b27d70 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
L_0x559e59b0ac00 .functor OR 1, L_0x559e59b4c020, L_0x559e59b4c0f0, C4<0>, C4<0>;
L_0x559e59b0c4b0 .functor OR 1, L_0x559e59b4c350, L_0x559e59b4c420, C4<0>, C4<0>;
L_0x559e59b22cc0 .functor OR 1, L_0x559e59b4c6c0, L_0x559e59b4c8e0, C4<0>, C4<0>;
L_0x559e59b04fa0 .functor OR 1, L_0x559e59b4cb00, L_0x559e59b4ce00, C4<0>, C4<0>;
v0x559e59b49960_0 .net *"_ivl_1", 0 0, L_0x559e59b4c020;  1 drivers
v0x559e59b49a40_0 .net *"_ivl_11", 0 0, L_0x559e59b4c420;  1 drivers
v0x559e59b49b20_0 .net *"_ivl_17", 0 0, L_0x559e59b4c6c0;  1 drivers
v0x559e59b49bc0_0 .net *"_ivl_19", 0 0, L_0x559e59b4c760;  1 drivers
v0x559e59b49ca0_0 .net *"_ivl_21", 0 0, L_0x559e59b4c8e0;  1 drivers
v0x559e59b49d60_0 .net *"_ivl_27", 0 0, L_0x559e59b4cb00;  1 drivers
v0x559e59b49e20_0 .net *"_ivl_29", 0 0, L_0x559e59b4cc30;  1 drivers
v0x559e59b49f00_0 .net *"_ivl_3", 0 0, L_0x559e59b4c0f0;  1 drivers
v0x559e59b49fe0_0 .net *"_ivl_31", 0 0, L_0x559e59b4ce00;  1 drivers
v0x559e59b4a130_0 .net *"_ivl_37", 0 0, L_0x559e59b4d020;  1 drivers
v0x559e59b4a210_0 .net *"_ivl_9", 0 0, L_0x559e59b4c350;  1 drivers
v0x559e59b4a2d0_0 .net "clk", 0 0, o0x7f77a39970d8;  alias, 0 drivers
v0x559e59b4a400_0 .net "rdata", 7 0, L_0x559e59b4d0c0;  alias, 1 drivers
v0x559e59b4a4e0_0 .net "rdata_0", 7 0, v0x559e59b47e90_0;  1 drivers
v0x559e59b4a5a0_0 .net "rdata_1", 7 0, v0x559e59b496c0_0;  1 drivers
v0x559e59b4a670_0 .net "ren", 0 0, L_0x559e59b0a2d0;  alias, 1 drivers
v0x559e59b4a710_0 .net "rpointer", 4 0, v0x559e59b4b840_0;  1 drivers
v0x559e59b4a900_0 .net "wdata", 7 0, o0x7f77a39971c8;  alias, 0 drivers
v0x559e59b4a9c0_0 .net "wen", 0 0, L_0x559e59b28cb0;  alias, 1 drivers
v0x559e59b4aa80_0 .net "wpointer", 4 0, v0x559e59b4bd00_0;  1 drivers
L_0x559e59b4c020 .reduce/nor L_0x559e59b28cb0;
L_0x559e59b4c0f0 .part v0x559e59b4bd00_0, 4, 1;
L_0x559e59b4c2b0 .part v0x559e59b4bd00_0, 0, 4;
L_0x559e59b4c350 .reduce/nor L_0x559e59b0a2d0;
L_0x559e59b4c420 .part v0x559e59b4b840_0, 4, 1;
L_0x559e59b4c5e0 .part v0x559e59b4b840_0, 0, 4;
L_0x559e59b4c6c0 .reduce/nor L_0x559e59b28cb0;
L_0x559e59b4c760 .part v0x559e59b4bd00_0, 4, 1;
L_0x559e59b4c8e0 .reduce/nor L_0x559e59b4c760;
L_0x559e59b4ca00 .part v0x559e59b4bd00_0, 0, 4;
L_0x559e59b4cb00 .reduce/nor L_0x559e59b0a2d0;
L_0x559e59b4cc30 .part v0x559e59b4b840_0, 4, 1;
L_0x559e59b4ce00 .reduce/nor L_0x559e59b4cc30;
L_0x559e59b4cf00 .part v0x559e59b4b840_0, 0, 4;
L_0x559e59b4d020 .part v0x559e59b4b840_0, 4, 1;
L_0x559e59b4d0c0 .functor MUXZ 8, v0x559e59b47e90_0, v0x559e59b496c0_0, L_0x559e59b4d020, C4<>;
S_0x559e59b14f00 .scope module, "sram_0" "sky130_sram_1r1w_8x16_8" 3 19, 4 2 0, S_0x559e59b26090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk0";
    .port_info 1 /INPUT 1 "csb0";
    .port_info 2 /INPUT 4 "addr0";
    .port_info 3 /INPUT 8 "din0";
    .port_info 4 /INPUT 1 "clk1";
    .port_info 5 /INPUT 1 "csb1";
    .port_info 6 /INPUT 4 "addr1";
    .port_info 7 /OUTPUT 8 "dout1";
P_0x559e59b150e0 .param/l "ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000100>;
P_0x559e59b15120 .param/l "DATA_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x559e59b15160 .param/l "DELAY" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x559e59b151a0 .param/l "RAM_DEPTH" 0 4 15, +C4<000000000000000000000000000000010000>;
P_0x559e59b151e0 .param/l "T_HOLD" 0 4 19, +C4<00000000000000000000000000000001>;
P_0x559e59b15220 .param/l "VERBOSE" 0 4 18, +C4<00000000000000000000000000000001>;
v0x559e59b28f20_0 .net "addr0", 3 0, L_0x559e59b4c2b0;  1 drivers
v0x559e59b0a3f0_0 .var "addr0_reg", 3 0;
v0x559e59b0bf90_0 .net "addr1", 3 0, L_0x559e59b4c5e0;  1 drivers
v0x559e59b0c5d0_0 .var "addr1_reg", 3 0;
v0x559e59b22de0_0 .net "clk0", 0 0, o0x7f77a39970d8;  alias, 0 drivers
v0x559e59afc1f0_0 .net "clk1", 0 0, o0x7f77a39970d8;  alias, 0 drivers
v0x559e59afb710_0 .net "csb0", 0 0, L_0x559e59b0ac00;  1 drivers
v0x559e59b47a90_0 .var "csb0_reg", 0 0;
v0x559e59b47b50_0 .net "csb1", 0 0, L_0x559e59b0c4b0;  1 drivers
v0x559e59b47c10_0 .var "csb1_reg", 0 0;
v0x559e59b47cd0_0 .net "din0", 7 0, o0x7f77a39971c8;  alias, 0 drivers
v0x559e59b47db0_0 .var "din0_reg", 7 0;
v0x559e59b47e90_0 .var "dout1", 7 0;
v0x559e59b47f70 .array "mem", 15 0, 7 0;
E_0x559e59af8a90 .event negedge, v0x559e59b22de0_0;
E_0x559e59b29590 .event posedge, v0x559e59b22de0_0;
S_0x559e59b1d690 .scope begin, "MEM_READ1" "MEM_READ1" 4 79, 4 79 0, S_0x559e59b14f00;
 .timescale 0 0;
S_0x559e59b1d820 .scope begin, "MEM_WRITE0" "MEM_WRITE0" 4 70, 4 70 0, S_0x559e59b14f00;
 .timescale 0 0;
S_0x559e59b48130 .scope module, "sram_1" "sky130_sram_1r1w_8x16_8" 3 30, 4 2 0, S_0x559e59b26090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk0";
    .port_info 1 /INPUT 1 "csb0";
    .port_info 2 /INPUT 4 "addr0";
    .port_info 3 /INPUT 8 "din0";
    .port_info 4 /INPUT 1 "clk1";
    .port_info 5 /INPUT 1 "csb1";
    .port_info 6 /INPUT 4 "addr1";
    .port_info 7 /OUTPUT 8 "dout1";
P_0x559e59b482e0 .param/l "ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000000100>;
P_0x559e59b48320 .param/l "DATA_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x559e59b48360 .param/l "DELAY" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x559e59b483a0 .param/l "RAM_DEPTH" 0 4 15, +C4<000000000000000000000000000000010000>;
P_0x559e59b483e0 .param/l "T_HOLD" 0 4 19, +C4<00000000000000000000000000000001>;
P_0x559e59b48420 .param/l "VERBOSE" 0 4 18, +C4<00000000000000000000000000000001>;
v0x559e59b486a0_0 .net "addr0", 3 0, L_0x559e59b4ca00;  1 drivers
v0x559e59b48db0_0 .var "addr0_reg", 3 0;
v0x559e59b48e90_0 .net "addr1", 3 0, L_0x559e59b4cf00;  1 drivers
v0x559e59b48f80_0 .var "addr1_reg", 3 0;
v0x559e59b49060_0 .net "clk0", 0 0, o0x7f77a39970d8;  alias, 0 drivers
v0x559e59b491a0_0 .net "clk1", 0 0, o0x7f77a39970d8;  alias, 0 drivers
v0x559e59b49240_0 .net "csb0", 0 0, L_0x559e59b22cc0;  1 drivers
v0x559e59b49300_0 .var "csb0_reg", 0 0;
v0x559e59b493c0_0 .net "csb1", 0 0, L_0x559e59b04fa0;  1 drivers
v0x559e59b49480_0 .var "csb1_reg", 0 0;
v0x559e59b49540_0 .net "din0", 7 0, o0x7f77a39971c8;  alias, 0 drivers
v0x559e59b49600_0 .var "din0_reg", 7 0;
v0x559e59b496c0_0 .var "dout1", 7 0;
v0x559e59b497a0 .array "mem", 15 0, 7 0;
S_0x559e59b48990 .scope begin, "MEM_READ1" "MEM_READ1" 4 79, 4 79 0, S_0x559e59b48130;
 .timescale 0 0;
S_0x559e59b48b70 .scope begin, "MEM_WRITE0" "MEM_WRITE0" 4 70, 4 70 0, S_0x559e59b48130;
 .timescale 0 0;
    .scope S_0x559e59b14f00;
T_0 ;
    %wait E_0x559e59b29590;
    %load/vec4 v0x559e59afb710_0;
    %store/vec4 v0x559e59b47a90_0, 0, 1;
    %load/vec4 v0x559e59b28f20_0;
    %store/vec4 v0x559e59b0a3f0_0, 0, 4;
    %load/vec4 v0x559e59b47cd0_0;
    %store/vec4 v0x559e59b47db0_0, 0, 8;
    %load/vec4 v0x559e59b47a90_0;
    %nor/r;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 4 47 "$display", $time, " Writing %m addr0=%b din0=%b", v0x559e59b0a3f0_0, v0x559e59b47db0_0 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x559e59b14f00;
T_1 ;
    %wait E_0x559e59b29590;
    %load/vec4 v0x559e59b47b50_0;
    %store/vec4 v0x559e59b47c10_0, 0, 1;
    %load/vec4 v0x559e59b0bf90_0;
    %store/vec4 v0x559e59b0c5d0_0, 0, 4;
    %load/vec4 v0x559e59afb710_0;
    %nor/r;
    %load/vec4 v0x559e59b47b50_0;
    %nor/r;
    %and;
    %load/vec4 v0x559e59b28f20_0;
    %load/vec4 v0x559e59b0bf90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 4 60 "$display", $time, " WARNING: Writing and reading addr0=%b and addr1=%b simultaneously!", v0x559e59b28f20_0, v0x559e59b0bf90_0 {0 0 0};
T_1.0 ;
    %delay 1, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x559e59b47e90_0, 0, 8;
    %load/vec4 v0x559e59b47c10_0;
    %nor/r;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x559e59b0c5d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x559e59b47f70, 4;
    %vpi_call 4 63 "$display", $time, " Reading %m addr1=%b dout1=%b", v0x559e59b0c5d0_0, S<0,vec4,u8> {1 0 0};
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559e59b14f00;
T_2 ;
    %wait E_0x559e59af8a90;
    %fork t_1, S_0x559e59b1d820;
    %jmp t_0;
    .scope S_0x559e59b1d820;
t_1 ;
    %load/vec4 v0x559e59b47a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x559e59b47db0_0;
    %load/vec4 v0x559e59b0a3f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x559e59b47f70, 4, 0;
T_2.0 ;
    %end;
    .scope S_0x559e59b14f00;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x559e59b14f00;
T_3 ;
    %wait E_0x559e59af8a90;
    %fork t_3, S_0x559e59b1d690;
    %jmp t_2;
    .scope S_0x559e59b1d690;
t_3 ;
    %load/vec4 v0x559e59b47c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x559e59b0c5d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x559e59b47f70, 4;
    %assign/vec4 v0x559e59b47e90_0, 3;
T_3.0 ;
    %end;
    .scope S_0x559e59b14f00;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559e59b48130;
T_4 ;
    %wait E_0x559e59b29590;
    %load/vec4 v0x559e59b49240_0;
    %store/vec4 v0x559e59b49300_0, 0, 1;
    %load/vec4 v0x559e59b486a0_0;
    %store/vec4 v0x559e59b48db0_0, 0, 4;
    %load/vec4 v0x559e59b49540_0;
    %store/vec4 v0x559e59b49600_0, 0, 8;
    %load/vec4 v0x559e59b49300_0;
    %nor/r;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 4 47 "$display", $time, " Writing %m addr0=%b din0=%b", v0x559e59b48db0_0, v0x559e59b49600_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x559e59b48130;
T_5 ;
    %wait E_0x559e59b29590;
    %load/vec4 v0x559e59b493c0_0;
    %store/vec4 v0x559e59b49480_0, 0, 1;
    %load/vec4 v0x559e59b48e90_0;
    %store/vec4 v0x559e59b48f80_0, 0, 4;
    %load/vec4 v0x559e59b49240_0;
    %nor/r;
    %load/vec4 v0x559e59b493c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x559e59b486a0_0;
    %load/vec4 v0x559e59b48e90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 4 60 "$display", $time, " WARNING: Writing and reading addr0=%b and addr1=%b simultaneously!", v0x559e59b486a0_0, v0x559e59b48e90_0 {0 0 0};
T_5.0 ;
    %delay 1, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x559e59b496c0_0, 0, 8;
    %load/vec4 v0x559e59b49480_0;
    %nor/r;
    %pushi/vec4 1, 0, 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x559e59b48f80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x559e59b497a0, 4;
    %vpi_call 4 63 "$display", $time, " Reading %m addr1=%b dout1=%b", v0x559e59b48f80_0, S<0,vec4,u8> {1 0 0};
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x559e59b48130;
T_6 ;
    %wait E_0x559e59af8a90;
    %fork t_5, S_0x559e59b48b70;
    %jmp t_4;
    .scope S_0x559e59b48b70;
t_5 ;
    %load/vec4 v0x559e59b49300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x559e59b49600_0;
    %load/vec4 v0x559e59b48db0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x559e59b497a0, 4, 0;
T_6.0 ;
    %end;
    .scope S_0x559e59b48130;
t_4 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x559e59b48130;
T_7 ;
    %wait E_0x559e59af8a90;
    %fork t_7, S_0x559e59b48990;
    %jmp t_6;
    .scope S_0x559e59b48990;
t_7 ;
    %load/vec4 v0x559e59b49480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x559e59b48f80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x559e59b497a0, 4;
    %assign/vec4 v0x559e59b496c0_0, 3;
T_7.0 ;
    %end;
    .scope S_0x559e59b48130;
t_6 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x559e59b08720;
T_8 ;
    %wait E_0x559e59b101e0;
    %load/vec4 v0x559e59b4baf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559e59b4bd00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x559e59b4bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x559e59b4bd00_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559e59b4bd00_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x559e59b4bd00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x559e59b4bd00_0, 0;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x559e59b08720;
T_9 ;
    %wait E_0x559e59b101e0;
    %load/vec4 v0x559e59b4baf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559e59b4b840_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x559e59b4b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x559e59b4b840_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559e59b4b840_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x559e59b4b840_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x559e59b4b840_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x559e59b08720;
T_10 ;
    %wait E_0x559e59b101e0;
    %load/vec4 v0x559e59b4baf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x559e59b4b220_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x559e59b4bc30_0;
    %load/vec4 v0x559e59b4b910_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %load/vec4 v0x559e59b4b220_0;
    %assign/vec4 v0x559e59b4b220_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x559e59b4b220_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x559e59b4b220_0, 0;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x559e59b4b220_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x559e59b4b220_0, 0;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "csv_sfifo_ram.v";
    "sky130_sram_1r1w_8x16_8_wrapper.v";
    "sky130_sram_1r1w_8x16_8.v";
