<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_148_p2" SOURCE="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12" VARIABLE="icmp_ln12" MODULE="kernel_main_Pipeline_VITIS_LOOP_10_1" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_154_p2" SOURCE="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10" VARIABLE="i" MODULE="kernel_main_Pipeline_VITIS_LOOP_10_1" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_1_fu_160_p2" SOURCE="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12" VARIABLE="icmp_ln12_1" MODULE="kernel_main_Pipeline_VITIS_LOOP_10_1" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln12_fu_237_p3" SOURCE="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12" VARIABLE="select_ln12" MODULE="kernel_main_Pipeline_VITIS_LOOP_10_1" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln10_fu_166_p2" SOURCE="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10" VARIABLE="icmp_ln10" MODULE="kernel_main_Pipeline_VITIS_LOOP_10_1" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln15_fu_220_p2" SOURCE="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:15" VARIABLE="lshr_ln15" MODULE="kernel_main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="kernel_main" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="kernel_main" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="1" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem" MODULE="kernel_main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
