/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_PRSR_REG_MAIN_RSPEC_ARRAY_H__
#define __REGISTER_INCLUDES_PRSR_REG_MAIN_RSPEC_ARRAY_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>









#include "parity_control_r.h"
#include "prsr_reg_main_rspec.h"
#include "prsr_reg_main_rspec_aram_mbe_cnt.h"
#include "prsr_reg_main_rspec_aram_mbe_err_log.h"
#include "prsr_reg_main_rspec_aram_sbe_cnt.h"
#include "prsr_reg_main_rspec_aram_sbe_err_log.h"
#include "prsr_reg_main_rspec_csum_err_cnt.h"
#include "prsr_reg_main_rspec_csum_mbe_cnt.h"
#include "prsr_reg_main_rspec_csum_mbe_err_log.h"
#include "prsr_reg_main_rspec_csum_sbe_cnt.h"
#include "prsr_reg_main_rspec_csum_sbe_err_log.h"
#include "prsr_reg_main_rspec_ctr_range_err_cnt.h"
#include "prsr_reg_main_rspec_ctr_range_err_log.h"
#include "prsr_reg_main_rspec_debug_ctrl.h"
#include "prsr_reg_main_rspec_ecc.h"
#include "prsr_reg_main_rspec_err_phv_cfg.h"
#include "prsr_reg_main_rspec_fcs_err_cnt.h"
#include "prsr_reg_main_rspec_hdr_byte_cnt.h"
#include "prsr_reg_main_rspec_hdr_len_adj.h"
#include "prsr_reg_main_rspec_ibuf_oflow_err_log.h"
#include "prsr_reg_main_rspec_ibuf_uflow_err_log.h"
#include "prsr_reg_main_rspec_idle_cnt.h"
#include "prsr_reg_main_rspec_intr.h"
#include "prsr_reg_main_rspec_iq_state.h"
#include "prsr_reg_main_rspec_max_cycle.h"
#include "prsr_reg_main_rspec_max_iter.h"
#include "prsr_reg_main_rspec_mem_ctrl.h"
#include "prsr_reg_main_rspec_multi_wr_err_cnt.h"
#include "prsr_reg_main_rspec_multi_wr_err_log.h"
#include "prsr_reg_main_rspec_no_multi_wr.h"
#include "prsr_reg_main_rspec_no_tcam_match_err_cnt.h"
#include "prsr_reg_main_rspec_no_tcam_match_err_log.h"
#include "prsr_reg_main_rspec_op_fifo_full_cnt.h"
#include "prsr_reg_main_rspec_op_fifo_full_stall_cnt.h"
#include "prsr_reg_main_rspec_op_fifo_oflow_err_log.h"
#include "prsr_reg_main_rspec_op_fifo_state.h"
#include "prsr_reg_main_rspec_op_fifo_uflow_err_log.h"
#include "prsr_reg_main_rspec_out_arb_ctrl.h"
#include "prsr_reg_main_rspec_partial_hdr_err_cnt.h"
#include "prsr_reg_main_rspec_partial_hdr_err_log.h"
#include "prsr_reg_main_rspec_phv_clr_on_wr.h"
#include "prsr_reg_main_rspec_phv_owner.h"
#include "prsr_reg_main_rspec_phv_owner_err_cnt.h"
#include "prsr_reg_main_rspec_phv_owner_err_log.h"
#include "prsr_reg_main_rspec_pkt_drop_cnt.h"
#include "prsr_reg_main_rspec_pkt_rx_cnt.h"
#include "prsr_reg_main_rspec_pkt_tx_cnt.h"
#include "prsr_reg_main_rspec_port_chnl_en.h"
#include "prsr_reg_main_rspec_port_rate_cfg.h"
#include "prsr_reg_main_rspec_pri_map.h"
#include "prsr_reg_main_rspec_pri_start.h"
#include "prsr_reg_main_rspec_pri_thresh.h"
#include "prsr_reg_main_rspec_seq_reset.h"
#include "prsr_reg_main_rspec_src_ext_err_cnt.h"
#include "prsr_reg_main_rspec_src_ext_err_log.h"
#include "prsr_reg_main_rspec_start_lookup_offsets.h"
#include "prsr_reg_main_rspec_start_state.h"
#include "prsr_reg_main_rspec_tcam_par_err_cnt.h"
#include "prsr_reg_main_rspec_tcam_par_err_log.h"
#include "prsr_reg_main_rspec_timeout_cycle_err_cnt.h"
#include "prsr_reg_main_rspec_timeout_cycle_err_log.h"
#include "prsr_reg_main_rspec_timeout_iter_err_cnt.h"
#include "prsr_reg_main_rspec_timeout_iter_err_log.h"
#include "prsr_reg_main_rspec_ver_upd.h"

namespace jbay {
  namespace register_classes {

class PrsrRegMainRspecArray : public model_core::RegisterBlock<RegisterArrayCallback> {
public:
  enum PardeGlueStnRegEnum {
    kEpbprsr4reg,
    kIpbprsr4reg
  };
public:
  PrsrRegMainRspecArray(
      int chipNumber, int index_pipe_addrmap, PardeGlueStnRegEnum selector_parde_glue_stn_reg, int index_epb_prsr4_reg, RegisterArrayCallback& write_callback = 0, RegisterArrayCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, selector_parde_glue_stn_reg, index_epb_prsr4_reg), 1024 * ArraySize(index_pipe_addrmap, selector_parde_glue_stn_reg, index_epb_prsr4_reg, -1), false, write_callback, read_callback, std::string("PrsrRegMainRspecArray")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(selector_parde_glue_stn_reg) + "," + boost::lexical_cast<std::string>(index_epb_prsr4_reg)),
    array(RealArraySize(index_pipe_addrmap, selector_parde_glue_stn_reg, index_epb_prsr4_reg, -1)),
    size0_(ArraySize(index_pipe_addrmap, selector_parde_glue_stn_reg, index_epb_prsr4_reg, 0)),
    real_size0_(RealArraySize(index_pipe_addrmap, selector_parde_glue_stn_reg, index_epb_prsr4_reg, 0))
    {
    }
public:






  PrsrRegMainRspecPortRateCfg &port_rate_cfg(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].port_rate_cfg();
  }





  PrsrRegMainRspecPortChnlEn &port_chnl_en(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].port_chnl_en();
  }





  PrsrRegMainRspecStartState &start_state(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].start_state();
  }








  PrsrRegMainRspecStartLookupOffsets &start_lookup_offsets(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].start_lookup_offsets(j0);
  }






  PrsrRegMainRspecMaxIter &max_iter(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].max_iter();
  }






  PrsrRegMainRspecMaxCycle &max_cycle(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].max_cycle();
  }





  PrsrRegMainRspecPriStart &pri_start(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].pri_start();
  }







  PrsrRegMainRspecPriThresh &pri_thresh(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].pri_thresh();
  }





  PrsrRegMainRspecHdrLenAdj &hdr_len_adj(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].hdr_len_adj();
  }







  PrsrRegMainRspecPriMap &pri_map(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].pri_map(j0);
  }





  PrsrRegMainRspecSeqReset &seq_reset(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].seq_reset();
  }





  PrsrRegMainRspecOutArbCtrl &out_arb_ctrl(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].out_arb_ctrl();
  }





  PrsrRegMainRspecPhvOwner &phv_owner(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].phv_owner();
  }







  PrsrRegMainRspecNoMultiWr &no_multi_wr(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].no_multi_wr();
  }







  PrsrRegMainRspecErrPhvCfg &err_phv_cfg(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].err_phv_cfg(j0);
  }






  PrsrRegMainRspecHdrByteCnt &hdr_byte_cnt(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].hdr_byte_cnt(j0);
  }






  PrsrRegMainRspecIdleCnt &idle_cnt(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].idle_cnt(j0);
  }






  PrsrRegMainRspecPktRxCnt &pkt_rx_cnt(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].pkt_rx_cnt(j0);
  }






  PrsrRegMainRspecPktTxCnt &pkt_tx_cnt(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].pkt_tx_cnt(j0);
  }






  PrsrRegMainRspecPktDropCnt &pkt_drop_cnt(uint32_t a0,int j0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].pkt_drop_cnt(j0);
  }




  PrsrRegMainRspecOpFifoFullCnt &op_fifo_full_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].op_fifo_full_cnt();
  }




  PrsrRegMainRspecOpFifoFullStallCnt &op_fifo_full_stall_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].op_fifo_full_stall_cnt();
  }




  PrsrRegMainRspecNoTcamMatchErrCnt &no_tcam_match_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].no_tcam_match_err_cnt();
  }




  PrsrRegMainRspecPartialHdrErrCnt &partial_hdr_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].partial_hdr_err_cnt();
  }




  PrsrRegMainRspecCtrRangeErrCnt &ctr_range_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].ctr_range_err_cnt();
  }




  PrsrRegMainRspecTimeoutIterErrCnt &timeout_iter_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].timeout_iter_err_cnt();
  }




  PrsrRegMainRspecTimeoutCycleErrCnt &timeout_cycle_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].timeout_cycle_err_cnt();
  }




  PrsrRegMainRspecSrcExtErrCnt &src_ext_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].src_ext_err_cnt();
  }




  PrsrRegMainRspecPhvOwnerErrCnt &phv_owner_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].phv_owner_err_cnt();
  }




  PrsrRegMainRspecMultiWrErrCnt &multi_wr_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].multi_wr_err_cnt();
  }




  PrsrRegMainRspecAramSbeCnt &aram_sbe_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].aram_sbe_cnt();
  }




  PrsrRegMainRspecAramMbeCnt &aram_mbe_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].aram_mbe_cnt();
  }




  PrsrRegMainRspecFcsErrCnt &fcs_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].fcs_err_cnt();
  }




  PrsrRegMainRspecCsumErrCnt &csum_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].csum_err_cnt();
  }




  PrsrRegMainRspecTcamParErrCnt &tcam_par_err_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].tcam_par_err_cnt();
  }




  PrsrRegMainRspecCsumSbeCnt &csum_sbe_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].csum_sbe_cnt();
  }




  PrsrRegMainRspecCsumMbeCnt &csum_mbe_cnt(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].csum_mbe_cnt();
  }





  PrsrRegMainRspecNoTcamMatchErrLog &no_tcam_match_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].no_tcam_match_err_log();
  }





  PrsrRegMainRspecTimeoutIterErrLog &timeout_iter_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].timeout_iter_err_log();
  }





  PrsrRegMainRspecTimeoutCycleErrLog &timeout_cycle_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].timeout_cycle_err_log();
  }





  PrsrRegMainRspecPartialHdrErrLog &partial_hdr_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].partial_hdr_err_log();
  }





  PrsrRegMainRspecCtrRangeErrLog &ctr_range_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].ctr_range_err_log();
  }





  PrsrRegMainRspecMultiWrErrLog &multi_wr_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].multi_wr_err_log();
  }





  PrsrRegMainRspecPhvOwnerErrLog &phv_owner_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].phv_owner_err_log();
  }





  PrsrRegMainRspecSrcExtErrLog &src_ext_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].src_ext_err_log();
  }





  PrsrRegMainRspecAramSbeErrLog &aram_sbe_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].aram_sbe_err_log();
  }





  PrsrRegMainRspecAramMbeErrLog &aram_mbe_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].aram_mbe_err_log();
  }





  PrsrRegMainRspecTcamParErrLog &tcam_par_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].tcam_par_err_log();
  }





  PrsrRegMainRspecIbufOflowErrLog &ibuf_oflow_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].ibuf_oflow_err_log();
  }





  PrsrRegMainRspecIbufUflowErrLog &ibuf_uflow_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].ibuf_uflow_err_log();
  }





  PrsrRegMainRspecOpFifoOflowErrLog &op_fifo_oflow_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].op_fifo_oflow_err_log();
  }





  PrsrRegMainRspecOpFifoUflowErrLog &op_fifo_uflow_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].op_fifo_uflow_err_log();
  }





  PrsrRegMainRspecCsumSbeErrLog &csum_sbe_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].csum_sbe_err_log();
  }





  PrsrRegMainRspecCsumMbeErrLog &csum_mbe_err_log(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].csum_mbe_err_log();
  }








  PrsrRegMainRspecEcc &ecc(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].ecc();
  }





  ParityControlR &parity(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].parity();
  }





  PrsrRegMainRspecDebugCtrl &debug_ctrl(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].debug_ctrl();
  }





  PrsrRegMainRspecMemCtrl &mem_ctrl(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].mem_ctrl();
  }





  PrsrRegMainRspecOpFifoState &op_fifo_state(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].op_fifo_state();
  }





  PrsrRegMainRspecVerUpd &ver_upd(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].ver_upd();
  }





  PrsrRegMainRspecIqState &iq_state(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].iq_state();
  }






  PrsrRegMainRspecPhvClrOnWr &phv_clr_on_wr(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].phv_clr_on_wr();
  }
  PrsrRegMainRspecIntr &intr(uint32_t a0)
  {
    CheckArrayBounds(a0,real_size0_,size0_,0,0,false);
    return array[a0].intr();
  }
  bool calculate_index(
      uint32_t* offset, uint32_t* a0
      ) const {
    int i = (*offset)/1024;
    (*offset) -= (i*1024);
    uint32_t t = i;
    *a0 = t;
    bool in_bounds = true;
    in_bounds &= CheckArrayBounds(*a0,real_size0_,size0_,*offset,0,true);
    return in_bounds;
  }


  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    uint32_t a0;
     if (!calculate_index(&offset,&a0)) return true;
    if (read_callback_) read_callback_(a0);
    array[a0].read(offset,data);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    uint32_t a0;
     if (!calculate_index(&offset,&a0)) return true;
    array[a0].write(offset,data);
    if (write_callback_) write_callback_(a0);
    return true;
  }

  void reset(
      
      ) {
    for (uint32_t i=0;i<array.size();++i) {
      array[i].reset();
      int t = i;
      int a0 = t;
      if (write_callback_) write_callback_(a0);
    }
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    uint32_t a0;
     if (!calculate_index(&offset,&a0)) return "OUT_OF_BOUNDS";
    std::string r_s = array[a0].to_string(print_zeros,indent_string+"  ");
    if (! r_s.empty()) {
      r += indent_string + std::string("PrsrRegMainRspecArray") + "["+boost::lexical_cast<std::string>(a0)+"]"+ ":\n" + r_s ;
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    for (uint32_t a0=0;a0<real_size0_;++a0) {
      std::string r_s = array[a0].to_string(print_zeros,indent_string+"  ");
      if (! r_s.empty()) {
        r += indent_string + std::string("PrsrRegMainRspecArray") + "["+boost::lexical_cast<std::string>(a0)+"]"+ ":\n" + r_s ;
      }
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  std::vector<PrsrRegMainRspec> array;
  uint32_t size0_;
  uint32_t real_size0_;
private:
  static int StartOffset(
      int index_pipe_addrmap, PardeGlueStnRegEnum selector_parde_glue_stn_reg, int index_epb_prsr4_reg
      ) {
    int offset=0;
    offset += 0x4000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x1000000; // pipe_addrmap[]
    offset += 0xc00000; // to get to pardereg
    switch (selector_parde_glue_stn_reg) {
      case kEpbprsr4reg:
        offset += 0x20000; // to get to epbprsr4reg
        assert(index_epb_prsr4_reg < 9);
        offset += index_epb_prsr4_reg * 0x2000; // epb_prsr4_reg[]
        offset += 0x1000; // to get to prsr
        break;
      case kIpbprsr4reg:
        assert(index_epb_prsr4_reg < 9);
        offset += index_epb_prsr4_reg * 0x2000; // ipb_prsr4_reg[]
        offset += 0x1000; // to get to prsr
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

  static int ArraySize(
      int index_pipe_addrmap, PardeGlueStnRegEnum selector_parde_glue_stn_reg, int index_epb_prsr4_reg, int dimension
      ) {
    switch (selector_parde_glue_stn_reg) {
      case kEpbprsr4reg:
        switch (dimension) {
          case -1:
            return 4;
            break;
          case 0:
            return 4;
            break;
          default:
            assert(0);
            break;
        }
        break;
      case kIpbprsr4reg:
        switch (dimension) {
          case -1:
            return 4;
            break;
          case 0:
            return 4;
            break;
          default:
            assert(0);
            break;
        }
        break;
      default:
        assert(0);
        break;
    }
  }

  static int RealArraySize(
      int index_pipe_addrmap, PardeGlueStnRegEnum selector_parde_glue_stn_reg, int index_epb_prsr4_reg, int dimension
      ) {
    switch (selector_parde_glue_stn_reg) {
      case kEpbprsr4reg:
        switch (dimension) {
          case -1:
            return 4;
            break;
          case 0:
            return 4;
            break;
          default:
            assert(0);
            break;
        }
        break;
      case kIpbprsr4reg:
        switch (dimension) {
          case -1:
            return 4;
            break;
          case 0:
            return 4;
            break;
          default:
            assert(0);
            break;
        }
        break;
      default:
        assert(0);
        break;
    }
  }

};









  }; // namespace register_classes
}; // namespace jbay

#endif // __REGISTER_INCLUDES_PRSR_REG_MAIN_RSPEC_ARRAY_H__
