// Seed: 3128695476
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    output wor id_6,
    output wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri id_11,
    output supply0 id_12,
    input wor id_13,
    input wor id_14
);
  assign id_6 = 1 == id_9;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri   id_4
);
  assign id_3 = ~id_2;
  module_0(
      id_3, id_3, id_4, id_4, id_3, id_2, id_3, id_1, id_0, id_4, id_1, id_4, id_3, id_0, id_0
  );
endmodule
