
robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d21c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  0800d330  0800d330  0001d330  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8e4  0800d8e4  00020204  2**0
                  CONTENTS
  4 .ARM          00000000  0800d8e4  0800d8e4  00020204  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d8e4  0800d8e4  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8e4  0800d8e4  0001d8e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d8e8  0800d8e8  0001d8e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800d8ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  20000204  0800daf0  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000914  0800daf0  00020914  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002022d  2**0
                  CONTENTS, READONLY
 13 .debug_info   000160e5  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035d8  00000000  00000000  00036355  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001228  00000000  00000000  00039930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e3c  00000000  00000000  0003ab58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aee6  00000000  00000000  0003b994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000186b4  00000000  00000000  0005687a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fca7  00000000  00000000  0006ef2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005ffc  00000000  00000000  000febd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00104bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000204 	.word	0x20000204
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d314 	.word	0x0800d314

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000208 	.word	0x20000208
 800014c:	0800d314 	.word	0x0800d314

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	; 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dea:	2afd      	cmp	r2, #253	; 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	; 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	; 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	; 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__gesf2>:
 8001038:	f04f 3cff 	mov.w	ip, #4294967295
 800103c:	e006      	b.n	800104c <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__lesf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	e002      	b.n	800104c <__cmpsf2+0x4>
 8001046:	bf00      	nop

08001048 <__cmpsf2>:
 8001048:	f04f 0c01 	mov.w	ip, #1
 800104c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001050:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001054:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	bf18      	it	ne
 800105e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001062:	d011      	beq.n	8001088 <__cmpsf2+0x40>
 8001064:	b001      	add	sp, #4
 8001066:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800106a:	bf18      	it	ne
 800106c:	ea90 0f01 	teqne	r0, r1
 8001070:	bf58      	it	pl
 8001072:	ebb2 0003 	subspl.w	r0, r2, r3
 8001076:	bf88      	it	hi
 8001078:	17c8      	asrhi	r0, r1, #31
 800107a:	bf38      	it	cc
 800107c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001080:	bf18      	it	ne
 8001082:	f040 0001 	orrne.w	r0, r0, #1
 8001086:	4770      	bx	lr
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__cmpsf2+0x4c>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d105      	bne.n	80010a0 <__cmpsf2+0x58>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d1e4      	bne.n	8001064 <__cmpsf2+0x1c>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d0e1      	beq.n	8001064 <__cmpsf2+0x1c>
 80010a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <__aeabi_cfrcmple>:
 80010a8:	4684      	mov	ip, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4661      	mov	r1, ip
 80010ae:	e7ff      	b.n	80010b0 <__aeabi_cfcmpeq>

080010b0 <__aeabi_cfcmpeq>:
 80010b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010b2:	f7ff ffc9 	bl	8001048 <__cmpsf2>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	bf48      	it	mi
 80010ba:	f110 0f00 	cmnmi.w	r0, #0
 80010be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010c0 <__aeabi_fcmpeq>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff fff4 	bl	80010b0 <__aeabi_cfcmpeq>
 80010c8:	bf0c      	ite	eq
 80010ca:	2001      	moveq	r0, #1
 80010cc:	2000      	movne	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmplt>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffea 	bl	80010b0 <__aeabi_cfcmpeq>
 80010dc:	bf34      	ite	cc
 80010de:	2001      	movcc	r0, #1
 80010e0:	2000      	movcs	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmple>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffe0 	bl	80010b0 <__aeabi_cfcmpeq>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpge>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffd2 	bl	80010a8 <__aeabi_cfrcmple>
 8001104:	bf94      	ite	ls
 8001106:	2001      	movls	r0, #1
 8001108:	2000      	movhi	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpgt>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffc8 	bl	80010a8 <__aeabi_cfrcmple>
 8001118:	bf34      	ite	cc
 800111a:	2001      	movcc	r0, #1
 800111c:	2000      	movcs	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_f2iz>:
 8001124:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001128:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800112c:	d30f      	bcc.n	800114e <__aeabi_f2iz+0x2a>
 800112e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001132:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001136:	d90d      	bls.n	8001154 <__aeabi_f2iz+0x30>
 8001138:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800113c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001140:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001144:	fa23 f002 	lsr.w	r0, r3, r2
 8001148:	bf18      	it	ne
 800114a:	4240      	negne	r0, r0
 800114c:	4770      	bx	lr
 800114e:	f04f 0000 	mov.w	r0, #0
 8001152:	4770      	bx	lr
 8001154:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001158:	d101      	bne.n	800115e <__aeabi_f2iz+0x3a>
 800115a:	0242      	lsls	r2, r0, #9
 800115c:	d105      	bne.n	800116a <__aeabi_f2iz+0x46>
 800115e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001162:	bf08      	it	eq
 8001164:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr

08001170 <__aeabi_d2lz>:
 8001170:	b538      	push	{r3, r4, r5, lr}
 8001172:	4605      	mov	r5, r0
 8001174:	460c      	mov	r4, r1
 8001176:	2200      	movs	r2, #0
 8001178:	2300      	movs	r3, #0
 800117a:	4628      	mov	r0, r5
 800117c:	4621      	mov	r1, r4
 800117e:	f7ff fc27 	bl	80009d0 <__aeabi_dcmplt>
 8001182:	b928      	cbnz	r0, 8001190 <__aeabi_d2lz+0x20>
 8001184:	4628      	mov	r0, r5
 8001186:	4621      	mov	r1, r4
 8001188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800118c:	f000 b80a 	b.w	80011a4 <__aeabi_d2ulz>
 8001190:	4628      	mov	r0, r5
 8001192:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001196:	f000 f805 	bl	80011a4 <__aeabi_d2ulz>
 800119a:	4240      	negs	r0, r0
 800119c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011a0:	bd38      	pop	{r3, r4, r5, pc}
 80011a2:	bf00      	nop

080011a4 <__aeabi_d2ulz>:
 80011a4:	b5d0      	push	{r4, r6, r7, lr}
 80011a6:	2200      	movs	r2, #0
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <__aeabi_d2ulz+0x34>)
 80011aa:	4606      	mov	r6, r0
 80011ac:	460f      	mov	r7, r1
 80011ae:	f7ff f99d 	bl	80004ec <__aeabi_dmul>
 80011b2:	f7ff fc73 	bl	8000a9c <__aeabi_d2uiz>
 80011b6:	4604      	mov	r4, r0
 80011b8:	f7ff f91e 	bl	80003f8 <__aeabi_ui2d>
 80011bc:	2200      	movs	r2, #0
 80011be:	4b07      	ldr	r3, [pc, #28]	; (80011dc <__aeabi_d2ulz+0x38>)
 80011c0:	f7ff f994 	bl	80004ec <__aeabi_dmul>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4630      	mov	r0, r6
 80011ca:	4639      	mov	r1, r7
 80011cc:	f7fe ffd6 	bl	800017c <__aeabi_dsub>
 80011d0:	f7ff fc64 	bl	8000a9c <__aeabi_d2uiz>
 80011d4:	4621      	mov	r1, r4
 80011d6:	bdd0      	pop	{r4, r6, r7, pc}
 80011d8:	3df00000 	.word	0x3df00000
 80011dc:	41f00000 	.word	0x41f00000

080011e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011e6:	4b14      	ldr	r3, [pc, #80]	; (8001238 <MX_DMA_Init+0x58>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	4a13      	ldr	r2, [pc, #76]	; (8001238 <MX_DMA_Init+0x58>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	6153      	str	r3, [r2, #20]
 80011f2:	4b11      	ldr	r3, [pc, #68]	; (8001238 <MX_DMA_Init+0x58>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 80011fe:	2200      	movs	r2, #0
 8001200:	2103      	movs	r1, #3
 8001202:	200e      	movs	r0, #14
 8001204:	f002 fa21 	bl	800364a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001208:	200e      	movs	r0, #14
 800120a:	f002 fa3a 	bl	8003682 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 3, 0);
 800120e:	2200      	movs	r2, #0
 8001210:	2103      	movs	r1, #3
 8001212:	200f      	movs	r0, #15
 8001214:	f002 fa19 	bl	800364a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001218:	200f      	movs	r0, #15
 800121a:	f002 fa32 	bl	8003682 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 1, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	2101      	movs	r1, #1
 8001222:	2011      	movs	r0, #17
 8001224:	f002 fa11 	bl	800364a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001228:	2011      	movs	r0, #17
 800122a:	f002 fa2a 	bl	8003682 <HAL_NVIC_EnableIRQ>

}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40021000 	.word	0x40021000

0800123c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b088      	sub	sp, #32
 8001240:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001242:	f107 0310 	add.w	r3, r7, #16
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001250:	4b40      	ldr	r3, [pc, #256]	; (8001354 <MX_GPIO_Init+0x118>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	4a3f      	ldr	r2, [pc, #252]	; (8001354 <MX_GPIO_Init+0x118>)
 8001256:	f043 0310 	orr.w	r3, r3, #16
 800125a:	6193      	str	r3, [r2, #24]
 800125c:	4b3d      	ldr	r3, [pc, #244]	; (8001354 <MX_GPIO_Init+0x118>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	f003 0310 	and.w	r3, r3, #16
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001268:	4b3a      	ldr	r3, [pc, #232]	; (8001354 <MX_GPIO_Init+0x118>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4a39      	ldr	r2, [pc, #228]	; (8001354 <MX_GPIO_Init+0x118>)
 800126e:	f043 0320 	orr.w	r3, r3, #32
 8001272:	6193      	str	r3, [r2, #24]
 8001274:	4b37      	ldr	r3, [pc, #220]	; (8001354 <MX_GPIO_Init+0x118>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	f003 0320 	and.w	r3, r3, #32
 800127c:	60bb      	str	r3, [r7, #8]
 800127e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001280:	4b34      	ldr	r3, [pc, #208]	; (8001354 <MX_GPIO_Init+0x118>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	4a33      	ldr	r2, [pc, #204]	; (8001354 <MX_GPIO_Init+0x118>)
 8001286:	f043 0304 	orr.w	r3, r3, #4
 800128a:	6193      	str	r3, [r2, #24]
 800128c:	4b31      	ldr	r3, [pc, #196]	; (8001354 <MX_GPIO_Init+0x118>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	f003 0304 	and.w	r3, r3, #4
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001298:	4b2e      	ldr	r3, [pc, #184]	; (8001354 <MX_GPIO_Init+0x118>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a2d      	ldr	r2, [pc, #180]	; (8001354 <MX_GPIO_Init+0x118>)
 800129e:	f043 0308 	orr.w	r3, r3, #8
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b2b      	ldr	r3, [pc, #172]	; (8001354 <MX_GPIO_Init+0x118>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f003 0308 	and.w	r3, r3, #8
 80012ac:	603b      	str	r3, [r7, #0]
 80012ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80012b0:	2201      	movs	r2, #1
 80012b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012b6:	4828      	ldr	r0, [pc, #160]	; (8001358 <MX_GPIO_Init+0x11c>)
 80012b8:	f002 fe30 	bl	8003f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80012bc:	2200      	movs	r2, #0
 80012be:	2108      	movs	r1, #8
 80012c0:	4826      	ldr	r0, [pc, #152]	; (800135c <MX_GPIO_Init+0x120>)
 80012c2:	f002 fe2b 	bl	8003f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_SET);
 80012c6:	2201      	movs	r2, #1
 80012c8:	2180      	movs	r1, #128	; 0x80
 80012ca:	4824      	ldr	r0, [pc, #144]	; (800135c <MX_GPIO_Init+0x120>)
 80012cc:	f002 fe26 	bl	8003f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2102      	movs	r1, #2
 80012d4:	4822      	ldr	r0, [pc, #136]	; (8001360 <MX_GPIO_Init+0x124>)
 80012d6:	f002 fe21 	bl	8003f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e0:	2301      	movs	r3, #1
 80012e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e8:	2302      	movs	r3, #2
 80012ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012ec:	f107 0310 	add.w	r3, r7, #16
 80012f0:	4619      	mov	r1, r3
 80012f2:	4819      	ldr	r0, [pc, #100]	; (8001358 <MX_GPIO_Init+0x11c>)
 80012f4:	f002 fc8e 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIR1_Pin|ENABLE_Pin;
 80012f8:	2388      	movs	r3, #136	; 0x88
 80012fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fc:	2301      	movs	r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001304:	2302      	movs	r3, #2
 8001306:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001308:	f107 0310 	add.w	r3, r7, #16
 800130c:	4619      	mov	r1, r3
 800130e:	4813      	ldr	r0, [pc, #76]	; (800135c <MX_GPIO_Init+0x120>)
 8001310:	f002 fc80 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR2_Pin;
 8001314:	2302      	movs	r3, #2
 8001316:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001318:	2301      	movs	r3, #1
 800131a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001320:	2302      	movs	r3, #2
 8001322:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR2_GPIO_Port, &GPIO_InitStruct);
 8001324:	f107 0310 	add.w	r3, r7, #16
 8001328:	4619      	mov	r1, r3
 800132a:	480d      	ldr	r0, [pc, #52]	; (8001360 <MX_GPIO_Init+0x124>)
 800132c:	f002 fc72 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BLUE_STATE_Pin;
 8001330:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001334:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001336:	2300      	movs	r3, #0
 8001338:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUE_STATE_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 0310 	add.w	r3, r7, #16
 8001342:	4619      	mov	r1, r3
 8001344:	4805      	ldr	r0, [pc, #20]	; (800135c <MX_GPIO_Init+0x120>)
 8001346:	f002 fc65 	bl	8003c14 <HAL_GPIO_Init>

}
 800134a:	bf00      	nop
 800134c:	3720      	adds	r7, #32
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40021000 	.word	0x40021000
 8001358:	40011000 	.word	0x40011000
 800135c:	40010800 	.word	0x40010800
 8001360:	40010c00 	.word	0x40010c00

08001364 <saturation>:
extern robot_typedef robot;
extern uint8_t encoder_data_buffer[2];



void saturation(float min, float max, float* val){
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
	if(*val > max) *val = max;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4619      	mov	r1, r3
 8001376:	68b8      	ldr	r0, [r7, #8]
 8001378:	f7ff feac 	bl	80010d4 <__aeabi_fcmplt>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d002      	beq.n	8001388 <saturation+0x24>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	68ba      	ldr	r2, [r7, #8]
 8001386:	601a      	str	r2, [r3, #0]
	if(*val < min) *val = min;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4619      	mov	r1, r3
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f7ff febe 	bl	8001110 <__aeabi_fcmpgt>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d100      	bne.n	800139c <saturation+0x38>
}
 800139a:	e002      	b.n	80013a2 <saturation+0x3e>
	if(*val < min) *val = min;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	601a      	str	r2, [r3, #0]
}
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <calculate_encoder_angle>:
	}
	return error;
}


void calculate_encoder_angle(){
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
	static int16_t prev_angle;

	int16_t new_angle = ((uint16_t)encoder_data_buffer[0] << 8) | (uint16_t)encoder_data_buffer[1];
 80013b2:	4b28      	ldr	r3, [pc, #160]	; (8001454 <calculate_encoder_angle+0xa8>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	021b      	lsls	r3, r3, #8
 80013b8:	b21a      	sxth	r2, r3
 80013ba:	4b26      	ldr	r3, [pc, #152]	; (8001454 <calculate_encoder_angle+0xa8>)
 80013bc:	785b      	ldrb	r3, [r3, #1]
 80013be:	b21b      	sxth	r3, r3
 80013c0:	4313      	orrs	r3, r2
 80013c2:	80fb      	strh	r3, [r7, #6]

	if(prev_angle > 3600 && new_angle < 500){ //overflow
 80013c4:	4b24      	ldr	r3, [pc, #144]	; (8001458 <calculate_encoder_angle+0xac>)
 80013c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ca:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80013ce:	dd13      	ble.n	80013f8 <calculate_encoder_angle+0x4c>
 80013d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013d4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80013d8:	da0e      	bge.n	80013f8 <calculate_encoder_angle+0x4c>
		robot.encoder_angle += 4095 - prev_angle + new_angle;
 80013da:	4b20      	ldr	r3, [pc, #128]	; (800145c <calculate_encoder_angle+0xb0>)
 80013dc:	699a      	ldr	r2, [r3, #24]
 80013de:	4b1e      	ldr	r3, [pc, #120]	; (8001458 <calculate_encoder_angle+0xac>)
 80013e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e4:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 80013e8:	330f      	adds	r3, #15
 80013ea:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80013ee:	440b      	add	r3, r1
 80013f0:	4413      	add	r3, r2
 80013f2:	4a1a      	ldr	r2, [pc, #104]	; (800145c <calculate_encoder_angle+0xb0>)
 80013f4:	6193      	str	r3, [r2, #24]
 80013f6:	e025      	b.n	8001444 <calculate_encoder_angle+0x98>
	}
	else if(prev_angle < 500 && new_angle > 3600){ //underflow
 80013f8:	4b17      	ldr	r3, [pc, #92]	; (8001458 <calculate_encoder_angle+0xac>)
 80013fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013fe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001402:	da14      	bge.n	800142e <calculate_encoder_angle+0x82>
 8001404:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001408:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 800140c:	dd0f      	ble.n	800142e <calculate_encoder_angle+0x82>
		robot.encoder_angle += -prev_angle - (4095 - new_angle);
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <calculate_encoder_angle+0xb0>)
 8001410:	699a      	ldr	r2, [r3, #24]
 8001412:	4b11      	ldr	r3, [pc, #68]	; (8001458 <calculate_encoder_angle+0xac>)
 8001414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001418:	4259      	negs	r1, r3
 800141a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800141e:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8001422:	330f      	adds	r3, #15
 8001424:	1acb      	subs	r3, r1, r3
 8001426:	4413      	add	r3, r2
 8001428:	4a0c      	ldr	r2, [pc, #48]	; (800145c <calculate_encoder_angle+0xb0>)
 800142a:	6193      	str	r3, [r2, #24]
 800142c:	e00a      	b.n	8001444 <calculate_encoder_angle+0x98>
	}
	else{
		robot.encoder_angle += new_angle - prev_angle;
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <calculate_encoder_angle+0xb0>)
 8001430:	699a      	ldr	r2, [r3, #24]
 8001432:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001436:	4908      	ldr	r1, [pc, #32]	; (8001458 <calculate_encoder_angle+0xac>)
 8001438:	f9b1 1000 	ldrsh.w	r1, [r1]
 800143c:	1a5b      	subs	r3, r3, r1
 800143e:	4413      	add	r3, r2
 8001440:	4a06      	ldr	r2, [pc, #24]	; (800145c <calculate_encoder_angle+0xb0>)
 8001442:	6193      	str	r3, [r2, #24]
	}

	prev_angle = new_angle;
 8001444:	4a04      	ldr	r2, [pc, #16]	; (8001458 <calculate_encoder_angle+0xac>)
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	8013      	strh	r3, [r2, #0]

}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	20000604 	.word	0x20000604
 8001458:	20000220 	.word	0x20000220
 800145c:	20000000 	.word	0x20000000

08001460 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001464:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001466:	4a13      	ldr	r2, [pc, #76]	; (80014b4 <MX_I2C1_Init+0x54>)
 8001468:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800146a:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_I2C1_Init+0x50>)
 800146c:	4a12      	ldr	r2, [pc, #72]	; (80014b8 <MX_I2C1_Init+0x58>)
 800146e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001470:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001478:	2200      	movs	r2, #0
 800147a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <MX_I2C1_Init+0x50>)
 800147e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001482:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001484:	4b0a      	ldr	r3, [pc, #40]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001486:	2200      	movs	r2, #0
 8001488:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <MX_I2C1_Init+0x50>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001490:	4b07      	ldr	r3, [pc, #28]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001492:	2200      	movs	r2, #0
 8001494:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001496:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <MX_I2C1_Init+0x50>)
 8001498:	2200      	movs	r2, #0
 800149a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800149c:	4804      	ldr	r0, [pc, #16]	; (80014b0 <MX_I2C1_Init+0x50>)
 800149e:	f002 fd55 	bl	8003f4c <HAL_I2C_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014a8:	f000 fa5a 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000224 	.word	0x20000224
 80014b4:	40005400 	.word	0x40005400
 80014b8:	000186a0 	.word	0x000186a0

080014bc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014c0:	4b12      	ldr	r3, [pc, #72]	; (800150c <MX_I2C2_Init+0x50>)
 80014c2:	4a13      	ldr	r2, [pc, #76]	; (8001510 <MX_I2C2_Init+0x54>)
 80014c4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80014c6:	4b11      	ldr	r3, [pc, #68]	; (800150c <MX_I2C2_Init+0x50>)
 80014c8:	4a12      	ldr	r2, [pc, #72]	; (8001514 <MX_I2C2_Init+0x58>)
 80014ca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014cc:	4b0f      	ldr	r3, [pc, #60]	; (800150c <MX_I2C2_Init+0x50>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	; (800150c <MX_I2C2_Init+0x50>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d8:	4b0c      	ldr	r3, [pc, #48]	; (800150c <MX_I2C2_Init+0x50>)
 80014da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014de:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014e0:	4b0a      	ldr	r3, [pc, #40]	; (800150c <MX_I2C2_Init+0x50>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80014e6:	4b09      	ldr	r3, [pc, #36]	; (800150c <MX_I2C2_Init+0x50>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014ec:	4b07      	ldr	r3, [pc, #28]	; (800150c <MX_I2C2_Init+0x50>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014f2:	4b06      	ldr	r3, [pc, #24]	; (800150c <MX_I2C2_Init+0x50>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80014f8:	4804      	ldr	r0, [pc, #16]	; (800150c <MX_I2C2_Init+0x50>)
 80014fa:	f002 fd27 	bl	8003f4c <HAL_I2C_Init>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001504:	f000 fa2c 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000278 	.word	0x20000278
 8001510:	40005800 	.word	0x40005800
 8001514:	000186a0 	.word	0x000186a0

08001518 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	; 0x28
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001520:	f107 0318 	add.w	r3, r7, #24
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a42      	ldr	r2, [pc, #264]	; (800163c <HAL_I2C_MspInit+0x124>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d14a      	bne.n	80015ce <HAL_I2C_MspInit+0xb6>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001538:	4b41      	ldr	r3, [pc, #260]	; (8001640 <HAL_I2C_MspInit+0x128>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	4a40      	ldr	r2, [pc, #256]	; (8001640 <HAL_I2C_MspInit+0x128>)
 800153e:	f043 0308 	orr.w	r3, r3, #8
 8001542:	6193      	str	r3, [r2, #24]
 8001544:	4b3e      	ldr	r3, [pc, #248]	; (8001640 <HAL_I2C_MspInit+0x128>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f003 0308 	and.w	r3, r3, #8
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001550:	23c0      	movs	r3, #192	; 0xc0
 8001552:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001554:	2312      	movs	r3, #18
 8001556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001558:	2303      	movs	r3, #3
 800155a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155c:	f107 0318 	add.w	r3, r7, #24
 8001560:	4619      	mov	r1, r3
 8001562:	4838      	ldr	r0, [pc, #224]	; (8001644 <HAL_I2C_MspInit+0x12c>)
 8001564:	f002 fb56 	bl	8003c14 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001568:	4b35      	ldr	r3, [pc, #212]	; (8001640 <HAL_I2C_MspInit+0x128>)
 800156a:	69db      	ldr	r3, [r3, #28]
 800156c:	4a34      	ldr	r2, [pc, #208]	; (8001640 <HAL_I2C_MspInit+0x128>)
 800156e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001572:	61d3      	str	r3, [r2, #28]
 8001574:	4b32      	ldr	r3, [pc, #200]	; (8001640 <HAL_I2C_MspInit+0x128>)
 8001576:	69db      	ldr	r3, [r3, #28]
 8001578:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800157c:	613b      	str	r3, [r7, #16]
 800157e:	693b      	ldr	r3, [r7, #16]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8001580:	4b31      	ldr	r3, [pc, #196]	; (8001648 <HAL_I2C_MspInit+0x130>)
 8001582:	4a32      	ldr	r2, [pc, #200]	; (800164c <HAL_I2C_MspInit+0x134>)
 8001584:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001586:	4b30      	ldr	r3, [pc, #192]	; (8001648 <HAL_I2C_MspInit+0x130>)
 8001588:	2200      	movs	r2, #0
 800158a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800158c:	4b2e      	ldr	r3, [pc, #184]	; (8001648 <HAL_I2C_MspInit+0x130>)
 800158e:	2200      	movs	r2, #0
 8001590:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001592:	4b2d      	ldr	r3, [pc, #180]	; (8001648 <HAL_I2C_MspInit+0x130>)
 8001594:	2280      	movs	r2, #128	; 0x80
 8001596:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001598:	4b2b      	ldr	r3, [pc, #172]	; (8001648 <HAL_I2C_MspInit+0x130>)
 800159a:	2200      	movs	r2, #0
 800159c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800159e:	4b2a      	ldr	r3, [pc, #168]	; (8001648 <HAL_I2C_MspInit+0x130>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80015a4:	4b28      	ldr	r3, [pc, #160]	; (8001648 <HAL_I2C_MspInit+0x130>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015aa:	4b27      	ldr	r3, [pc, #156]	; (8001648 <HAL_I2C_MspInit+0x130>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80015b0:	4825      	ldr	r0, [pc, #148]	; (8001648 <HAL_I2C_MspInit+0x130>)
 80015b2:	f002 f881 	bl	80036b8 <HAL_DMA_Init>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 80015bc:	f000 f9d0 	bl	8001960 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4a21      	ldr	r2, [pc, #132]	; (8001648 <HAL_I2C_MspInit+0x130>)
 80015c4:	639a      	str	r2, [r3, #56]	; 0x38
 80015c6:	4a20      	ldr	r2, [pc, #128]	; (8001648 <HAL_I2C_MspInit+0x130>)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80015cc:	e031      	b.n	8001632 <HAL_I2C_MspInit+0x11a>
  else if(i2cHandle->Instance==I2C2)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a1f      	ldr	r2, [pc, #124]	; (8001650 <HAL_I2C_MspInit+0x138>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d12c      	bne.n	8001632 <HAL_I2C_MspInit+0x11a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d8:	4b19      	ldr	r3, [pc, #100]	; (8001640 <HAL_I2C_MspInit+0x128>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4a18      	ldr	r2, [pc, #96]	; (8001640 <HAL_I2C_MspInit+0x128>)
 80015de:	f043 0308 	orr.w	r3, r3, #8
 80015e2:	6193      	str	r3, [r2, #24]
 80015e4:	4b16      	ldr	r3, [pc, #88]	; (8001640 <HAL_I2C_MspInit+0x128>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0308 	and.w	r3, r3, #8
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015f0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f6:	2312      	movs	r3, #18
 80015f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015fa:	2303      	movs	r3, #3
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015fe:	f107 0318 	add.w	r3, r7, #24
 8001602:	4619      	mov	r1, r3
 8001604:	480f      	ldr	r0, [pc, #60]	; (8001644 <HAL_I2C_MspInit+0x12c>)
 8001606:	f002 fb05 	bl	8003c14 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <HAL_I2C_MspInit+0x128>)
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	4a0c      	ldr	r2, [pc, #48]	; (8001640 <HAL_I2C_MspInit+0x128>)
 8001610:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001614:	61d3      	str	r3, [r2, #28]
 8001616:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <HAL_I2C_MspInit+0x128>)
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2100      	movs	r1, #0
 8001626:	2021      	movs	r0, #33	; 0x21
 8001628:	f002 f80f 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800162c:	2021      	movs	r0, #33	; 0x21
 800162e:	f002 f828 	bl	8003682 <HAL_NVIC_EnableIRQ>
}
 8001632:	bf00      	nop
 8001634:	3728      	adds	r7, #40	; 0x28
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40005400 	.word	0x40005400
 8001640:	40021000 	.word	0x40021000
 8001644:	40010c00 	.word	0x40010c00
 8001648:	200002cc 	.word	0x200002cc
 800164c:	40020080 	.word	0x40020080
 8001650:	40005800 	.word	0x40005800

08001654 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN PFP */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af02      	add	r7, sp, #8
 800165a:	6078      	str	r0, [r7, #4]
	if(htim == stepper1.htim){
 800165c:	4b1b      	ldr	r3, [pc, #108]	; (80016cc <HAL_TIM_PeriodElapsedCallback+0x78>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	429a      	cmp	r2, r3
 8001664:	d103      	bne.n	800166e <HAL_TIM_PeriodElapsedCallback+0x1a>
		stepper_update(&stepper1);
 8001666:	4819      	ldr	r0, [pc, #100]	; (80016cc <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001668:	f000 fdec 	bl	8002244 <stepper_update>
		step_counter_temp = stepper1.step_counter;
		time_temp = HAL_GetTick();
		speed_temp = stepper1.speed;
	}

}
 800166c:	e029      	b.n	80016c2 <HAL_TIM_PeriodElapsedCallback+0x6e>
	else if(htim == stepper2.htim){
 800166e:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	429a      	cmp	r2, r3
 8001676:	d103      	bne.n	8001680 <HAL_TIM_PeriodElapsedCallback+0x2c>
		stepper_update(&stepper2);
 8001678:	4815      	ldr	r0, [pc, #84]	; (80016d0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800167a:	f000 fde3 	bl	8002244 <stepper_update>
}
 800167e:	e020      	b.n	80016c2 <HAL_TIM_PeriodElapsedCallback+0x6e>
	else if (htim == &htim4){
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	4a14      	ldr	r2, [pc, #80]	; (80016d4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d11c      	bne.n	80016c2 <HAL_TIM_PeriodElapsedCallback+0x6e>
		HAL_I2C_Mem_Read_IT(&hi2c2, 0x6C, 0x0C, 1, encoder_data_buffer, 2);
 8001688:	2302      	movs	r3, #2
 800168a:	9301      	str	r3, [sp, #4]
 800168c:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	2301      	movs	r3, #1
 8001692:	220c      	movs	r2, #12
 8001694:	216c      	movs	r1, #108	; 0x6c
 8001696:	4811      	ldr	r0, [pc, #68]	; (80016dc <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001698:	f003 f91e 	bl	80048d8 <HAL_I2C_Mem_Read_IT>
		step_counter_temp = stepper1.step_counter;
 800169c:	4b0b      	ldr	r3, [pc, #44]	; (80016cc <HAL_TIM_PeriodElapsedCallback+0x78>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	4a0f      	ldr	r2, [pc, #60]	; (80016e0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80016a2:	6013      	str	r3, [r2, #0]
		time_temp = HAL_GetTick();
 80016a4:	f001 fecc 	bl	8003440 <HAL_GetTick>
 80016a8:	4603      	mov	r3, r0
 80016aa:	461a      	mov	r2, r3
 80016ac:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80016ae:	601a      	str	r2, [r3, #0]
		speed_temp = stepper1.speed;
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <HAL_TIM_PeriodElapsedCallback+0x78>)
 80016b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff fd35 	bl	8001124 <__aeabi_f2iz>
 80016ba:	4603      	mov	r3, r0
 80016bc:	b25a      	sxtb	r2, r3
 80016be:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80016c0:	701a      	strb	r2, [r3, #0]
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200005a0 	.word	0x200005a0
 80016d0:	200005cc 	.word	0x200005cc
 80016d4:	200006ac 	.word	0x200006ac
 80016d8:	20000604 	.word	0x20000604
 80016dc:	20000278 	.word	0x20000278
 80016e0:	200005f8 	.word	0x200005f8
 80016e4:	200005fc 	.word	0x200005fc
 80016e8:	20000600 	.word	0x20000600

080016ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b0e8      	sub	sp, #416	; 0x1a0
 80016f0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016f2:	f001 fe4d 	bl	8003390 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016f6:	f000 f8ed 	bl	80018d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016fa:	f7ff fd9f 	bl	800123c <MX_GPIO_Init>
  MX_DMA_Init();
 80016fe:	f7ff fd6f 	bl	80011e0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001702:	f7ff fead 	bl	8001460 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001706:	f000 ff53 	bl	80025b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800170a:	f000 ffc7 	bl	800269c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800170e:	f001 fbcd 	bl	8002eac <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001712:	f7ff fed3 	bl	80014bc <MX_I2C2_Init>
  MX_TIM4_Init();
 8001716:	f001 f837 	bl	8002788 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // stepper motor setup
  stepper_init(&stepper1, &htim2, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 800171a:	f04f 33ff 	mov.w	r3, #4294967295
 800171e:	9304      	str	r3, [sp, #16]
 8001720:	f241 7370 	movw	r3, #6000	; 0x1770
 8001724:	9303      	str	r3, [sp, #12]
 8001726:	2308      	movs	r3, #8
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	4b55      	ldr	r3, [pc, #340]	; (8001880 <main+0x194>)
 800172c:	9301      	str	r3, [sp, #4]
 800172e:	2380      	movs	r3, #128	; 0x80
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	4b53      	ldr	r3, [pc, #332]	; (8001880 <main+0x194>)
 8001734:	2200      	movs	r2, #0
 8001736:	4953      	ldr	r1, [pc, #332]	; (8001884 <main+0x198>)
 8001738:	4853      	ldr	r0, [pc, #332]	; (8001888 <main+0x19c>)
 800173a:	f000 fbf9 	bl	8001f30 <stepper_init>
		  DIR1_GPIO_Port, DIR1_Pin, 6000, -1);
  stepper_init(&stepper2, &htim3, TIM_CHANNEL_1, ENABLE_GPIO_Port, ENABLE_Pin,
 800173e:	f04f 33ff 	mov.w	r3, #4294967295
 8001742:	9304      	str	r3, [sp, #16]
 8001744:	f241 7370 	movw	r3, #6000	; 0x1770
 8001748:	9303      	str	r3, [sp, #12]
 800174a:	2302      	movs	r3, #2
 800174c:	9302      	str	r3, [sp, #8]
 800174e:	4b4f      	ldr	r3, [pc, #316]	; (800188c <main+0x1a0>)
 8001750:	9301      	str	r3, [sp, #4]
 8001752:	2380      	movs	r3, #128	; 0x80
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	4b4a      	ldr	r3, [pc, #296]	; (8001880 <main+0x194>)
 8001758:	2200      	movs	r2, #0
 800175a:	494d      	ldr	r1, [pc, #308]	; (8001890 <main+0x1a4>)
 800175c:	484d      	ldr	r0, [pc, #308]	; (8001894 <main+0x1a8>)
 800175e:	f000 fbe7 	bl	8001f30 <stepper_init>
		  DIR2_GPIO_Port, DIR2_Pin, 6000, -1);


  // MPU setup
  mpu6050_typedef mpu = mpu_init(&hi2c1, 0xD0);
 8001762:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001766:	22d0      	movs	r2, #208	; 0xd0
 8001768:	494b      	ldr	r1, [pc, #300]	; (8001898 <main+0x1ac>)
 800176a:	4618      	mov	r0, r3
 800176c:	f000 fa6a 	bl	8001c44 <mpu_init>
  if(mpu_who_am_i(&mpu) != HAL_OK){
 8001770:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001774:	4618      	mov	r0, r3
 8001776:	f000 fa51 	bl	8001c1c <mpu_who_am_i>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d018      	beq.n	80017b2 <main+0xc6>
	  while(1){
		  printf("Error while connecting to mpu 6050\n");
 8001780:	4846      	ldr	r0, [pc, #280]	; (800189c <main+0x1b0>)
 8001782:	f008 ffc7 	bl	800a714 <puts>
		  mpu = mpu_init(&hi2c1, 0xD0);
 8001786:	463b      	mov	r3, r7
 8001788:	22d0      	movs	r2, #208	; 0xd0
 800178a:	4943      	ldr	r1, [pc, #268]	; (8001898 <main+0x1ac>)
 800178c:	4618      	mov	r0, r3
 800178e:	f000 fa59 	bl	8001c44 <mpu_init>
 8001792:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001796:	f5a3 72c4 	sub.w	r2, r3, #392	; 0x188
 800179a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800179e:	4611      	mov	r1, r2
 80017a0:	2250      	movs	r2, #80	; 0x50
 80017a2:	4618      	mov	r0, r3
 80017a4:	f009 f968 	bl	800aa78 <memcpy>
		  HAL_Delay(1000);
 80017a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ac:	f001 fe52 	bl	8003454 <HAL_Delay>
		  printf("Error while connecting to mpu 6050\n");
 80017b0:	e7e6      	b.n	8001780 <main+0x94>
	  }
  }
  set_gyro_scale(&mpu, range_250);
 80017b2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017b6:	2100      	movs	r1, #0
 80017b8:	4618      	mov	r0, r3
 80017ba:	f000 f96f 	bl	8001a9c <set_gyro_scale>
  set_accelerometer_scale(&mpu, range_2g);
 80017be:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017c2:	2100      	movs	r1, #0
 80017c4:	4618      	mov	r0, r3
 80017c6:	f000 f9b7 	bl	8001b38 <set_accelerometer_scale>
  mpu_low_pass_filter(&mpu, Acc21Hz_Gyro20Hz);
 80017ca:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017ce:	2104      	movs	r1, #4
 80017d0:	4618      	mov	r0, r3
 80017d2:	f000 f9ff 	bl	8001bd4 <mpu_low_pass_filter>
  HAL_Delay(300);
 80017d6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80017da:	f001 fe3b 	bl	8003454 <HAL_Delay>




  // UART interface init
  user_function_typedef user_function_array[] = {
 80017de:	4a30      	ldr	r2, [pc, #192]	; (80018a0 <main+0x1b4>)
 80017e0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80017e4:	4611      	mov	r1, r2
 80017e6:	22a8      	movs	r2, #168	; 0xa8
 80017e8:	4618      	mov	r0, r3
 80017ea:	f009 f945 	bl	800aa78 <memcpy>
//  		{&set_position, "set_pos", 1},
//		{&set_angle_fun, "set_angle", 2},
//		{&rotate_deg, "rotate", 1}
  };

  uart_interface_init(&uart_interface, &huart1, &hdma_usart1_rx, user_function_array, sizeof(user_function_array) / sizeof(user_function_typedef));
 80017ee:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80017f2:	2207      	movs	r2, #7
 80017f4:	9200      	str	r2, [sp, #0]
 80017f6:	4a2b      	ldr	r2, [pc, #172]	; (80018a4 <main+0x1b8>)
 80017f8:	492b      	ldr	r1, [pc, #172]	; (80018a8 <main+0x1bc>)
 80017fa:	482c      	ldr	r0, [pc, #176]	; (80018ac <main+0x1c0>)
 80017fc:	f001 f8be 	bl	800297c <uart_interface_init>


  pid_typedef angle_pid = pid_init(480, 6, 1200);
 8001800:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001804:	f5a3 708c 	sub.w	r0, r3, #280	; 0x118
 8001808:	4b29      	ldr	r3, [pc, #164]	; (80018b0 <main+0x1c4>)
 800180a:	4a2a      	ldr	r2, [pc, #168]	; (80018b4 <main+0x1c8>)
 800180c:	492a      	ldr	r1, [pc, #168]	; (80018b8 <main+0x1cc>)
 800180e:	f000 fa59 	bl	8001cc4 <pid_init>
  pid_typedef pos_pid = pid_init(0.0032, 0.0000015, 0.007);
 8001812:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001816:	f5a3 709c 	sub.w	r0, r3, #312	; 0x138
 800181a:	4b28      	ldr	r3, [pc, #160]	; (80018bc <main+0x1d0>)
 800181c:	4a28      	ldr	r2, [pc, #160]	; (80018c0 <main+0x1d4>)
 800181e:	4929      	ldr	r1, [pc, #164]	; (80018c4 <main+0x1d8>)
 8001820:	f000 fa50 	bl	8001cc4 <pid_init>


  // robot init
  robot.stepper1 = &stepper1;
 8001824:	4b28      	ldr	r3, [pc, #160]	; (80018c8 <main+0x1dc>)
 8001826:	4a18      	ldr	r2, [pc, #96]	; (8001888 <main+0x19c>)
 8001828:	605a      	str	r2, [r3, #4]
  robot.stepper2 = &stepper2;
 800182a:	4b27      	ldr	r3, [pc, #156]	; (80018c8 <main+0x1dc>)
 800182c:	4a19      	ldr	r2, [pc, #100]	; (8001894 <main+0x1a8>)
 800182e:	609a      	str	r2, [r3, #8]
  robot.mpu = &mpu;
 8001830:	4a25      	ldr	r2, [pc, #148]	; (80018c8 <main+0x1dc>)
 8001832:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001836:	6013      	str	r3, [r2, #0]
  robot.angle_pid = &angle_pid;
 8001838:	4a23      	ldr	r2, [pc, #140]	; (80018c8 <main+0x1dc>)
 800183a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800183e:	6253      	str	r3, [r2, #36]	; 0x24
  robot.pos_pid = &pos_pid;
 8001840:	4a21      	ldr	r2, [pc, #132]	; (80018c8 <main+0x1dc>)
 8001842:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001846:	6293      	str	r3, [r2, #40]	; 0x28


  start_uart_interface(&uart_interface);
 8001848:	4818      	ldr	r0, [pc, #96]	; (80018ac <main+0x1c0>)
 800184a:	f001 f8c6 	bl	80029da <start_uart_interface>

  stepper_enable(&stepper1, 1);
 800184e:	2101      	movs	r1, #1
 8001850:	480d      	ldr	r0, [pc, #52]	; (8001888 <main+0x19c>)
 8001852:	f000 fbb5 	bl	8001fc0 <stepper_enable>

  stepper_set_speed(&stepper1, 70);
 8001856:	491d      	ldr	r1, [pc, #116]	; (80018cc <main+0x1e0>)
 8001858:	480b      	ldr	r0, [pc, #44]	; (8001888 <main+0x19c>)
 800185a:	f000 fbe5 	bl	8002028 <stepper_set_speed>

  HAL_TIM_Base_Start_IT(&htim4);
 800185e:	481c      	ldr	r0, [pc, #112]	; (80018d0 <main+0x1e4>)
 8001860:	f005 fcb4 	bl	80071cc <HAL_TIM_Base_Start_IT>


  while (1){


	  if(uart_interface.command_received_flag){
 8001864:	4b11      	ldr	r3, [pc, #68]	; (80018ac <main+0x1c0>)
 8001866:	f893 3186 	ldrb.w	r3, [r3, #390]	; 0x186
 800186a:	b2db      	uxtb	r3, r3
 800186c:	2b00      	cmp	r3, #0
 800186e:	d0f9      	beq.n	8001864 <main+0x178>
		  execute_received_command(&uart_interface);
 8001870:	480e      	ldr	r0, [pc, #56]	; (80018ac <main+0x1c0>)
 8001872:	f001 f965 	bl	8002b40 <execute_received_command>
		  start_uart_interface(&uart_interface);
 8001876:	480d      	ldr	r0, [pc, #52]	; (80018ac <main+0x1c0>)
 8001878:	f001 f8af 	bl	80029da <start_uart_interface>
	  if(uart_interface.command_received_flag){
 800187c:	e7f2      	b.n	8001864 <main+0x178>
 800187e:	bf00      	nop
 8001880:	40010800 	.word	0x40010800
 8001884:	2000061c 	.word	0x2000061c
 8001888:	200005a0 	.word	0x200005a0
 800188c:	40010c00 	.word	0x40010c00
 8001890:	20000664 	.word	0x20000664
 8001894:	200005cc 	.word	0x200005cc
 8001898:	20000224 	.word	0x20000224
 800189c:	0800d330 	.word	0x0800d330
 80018a0:	0800d354 	.word	0x0800d354
 80018a4:	2000073c 	.word	0x2000073c
 80018a8:	200006f4 	.word	0x200006f4
 80018ac:	20000310 	.word	0x20000310
 80018b0:	44960000 	.word	0x44960000
 80018b4:	40c00000 	.word	0x40c00000
 80018b8:	43f00000 	.word	0x43f00000
 80018bc:	3be56042 	.word	0x3be56042
 80018c0:	35c9539c 	.word	0x35c9539c
 80018c4:	3b51b717 	.word	0x3b51b717
 80018c8:	20000000 	.word	0x20000000
 80018cc:	428c0000 	.word	0x428c0000
 80018d0:	200006ac 	.word	0x200006ac

080018d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b090      	sub	sp, #64	; 0x40
 80018d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018da:	f107 0318 	add.w	r3, r7, #24
 80018de:	2228      	movs	r2, #40	; 0x28
 80018e0:	2100      	movs	r1, #0
 80018e2:	4618      	mov	r0, r3
 80018e4:	f009 f82a 	bl	800a93c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]
 80018f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018f6:	2301      	movs	r3, #1
 80018f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001900:	2300      	movs	r3, #0
 8001902:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001904:	2301      	movs	r3, #1
 8001906:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001908:	2302      	movs	r3, #2
 800190a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800190c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001910:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001912:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001916:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001918:	f107 0318 	add.w	r3, r7, #24
 800191c:	4618      	mov	r0, r3
 800191e:	f004 fff5 	bl	800690c <HAL_RCC_OscConfig>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001928:	f000 f81a 	bl	8001960 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800192c:	230f      	movs	r3, #15
 800192e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001930:	2302      	movs	r3, #2
 8001932:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001934:	2300      	movs	r3, #0
 8001936:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001938:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800193c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001942:	1d3b      	adds	r3, r7, #4
 8001944:	2102      	movs	r1, #2
 8001946:	4618      	mov	r0, r3
 8001948:	f005 fa62 	bl	8006e10 <HAL_RCC_ClockConfig>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001952:	f000 f805 	bl	8001960 <Error_Handler>
  }
}
 8001956:	bf00      	nop
 8001958:	3740      	adds	r7, #64	; 0x40
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  stepper_set_speed(&stepper1, 0);
 8001964:	f04f 0100 	mov.w	r1, #0
 8001968:	4809      	ldr	r0, [pc, #36]	; (8001990 <Error_Handler+0x30>)
 800196a:	f000 fb5d 	bl	8002028 <stepper_set_speed>
  stepper_set_speed(&stepper2, 0);
 800196e:	f04f 0100 	mov.w	r1, #0
 8001972:	4808      	ldr	r0, [pc, #32]	; (8001994 <Error_Handler+0x34>)
 8001974:	f000 fb58 	bl	8002028 <stepper_set_speed>
  stepper_enable(&stepper1, 0);
 8001978:	2100      	movs	r1, #0
 800197a:	4805      	ldr	r0, [pc, #20]	; (8001990 <Error_Handler+0x30>)
 800197c:	f000 fb20 	bl	8001fc0 <stepper_enable>
  stepper_enable(&stepper2, 0);
 8001980:	2100      	movs	r1, #0
 8001982:	4804      	ldr	r0, [pc, #16]	; (8001994 <Error_Handler+0x34>)
 8001984:	f000 fb1c 	bl	8001fc0 <stepper_enable>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001988:	b672      	cpsid	i
}
 800198a:	bf00      	nop

  __disable_irq();
  while (1)
 800198c:	e7fe      	b.n	800198c <Error_Handler+0x2c>
 800198e:	bf00      	nop
 8001990:	200005a0 	.word	0x200005a0
 8001994:	200005cc 	.word	0x200005cc

08001998 <mpu_write_reg>:




static void mpu_write_reg(mpu6050_typedef *mpu, uint8_t reg, uint8_t val)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af04      	add	r7, sp, #16
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	70fb      	strb	r3, [r7, #3]
 80019a4:	4613      	mov	r3, r2
 80019a6:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(mpu->hi2c, mpu->i2c_address, reg, 1, &val, 1, HAL_MAX_DELAY);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6818      	ldr	r0, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	791b      	ldrb	r3, [r3, #4]
 80019b0:	b299      	uxth	r1, r3
 80019b2:	78fb      	ldrb	r3, [r7, #3]
 80019b4:	b29a      	uxth	r2, r3
 80019b6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ba:	9302      	str	r3, [sp, #8]
 80019bc:	2301      	movs	r3, #1
 80019be:	9301      	str	r3, [sp, #4]
 80019c0:	1cbb      	adds	r3, r7, #2
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	2301      	movs	r3, #1
 80019c6:	f002 fc19 	bl	80041fc <HAL_I2C_Mem_Write>
}
 80019ca:	bf00      	nop
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <mpu_read_reg>:


static uint8_t mpu_read_reg(mpu6050_typedef *mpu, uint8_t reg)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b088      	sub	sp, #32
 80019d6:	af04      	add	r7, sp, #16
 80019d8:	6078      	str	r0, [r7, #4]
 80019da:	460b      	mov	r3, r1
 80019dc:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	HAL_I2C_Mem_Read(mpu->hi2c, mpu->i2c_address, reg, 1, &tmp, 1, HAL_MAX_DELAY);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6818      	ldr	r0, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	791b      	ldrb	r3, [r3, #4]
 80019e6:	b299      	uxth	r1, r3
 80019e8:	78fb      	ldrb	r3, [r7, #3]
 80019ea:	b29a      	uxth	r2, r3
 80019ec:	f04f 33ff 	mov.w	r3, #4294967295
 80019f0:	9302      	str	r3, [sp, #8]
 80019f2:	2301      	movs	r3, #1
 80019f4:	9301      	str	r3, [sp, #4]
 80019f6:	f107 030f 	add.w	r3, r7, #15
 80019fa:	9300      	str	r3, [sp, #0]
 80019fc:	2301      	movs	r3, #1
 80019fe:	f002 fcf7 	bl	80043f0 <HAL_I2C_Mem_Read>
	return tmp;
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3710      	adds	r7, #16
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <mpu_reset>:


static void mpu_reset(mpu6050_typedef *mpu, uint8_t value)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	460b      	mov	r3, r1
 8001a16:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, PWR_MGMT_1);
 8001a18:	216b      	movs	r1, #107	; 0x6b
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f7ff ffd9 	bl	80019d2 <mpu_read_reg>
 8001a20:	4603      	mov	r3, r0
 8001a22:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(1<<7);
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
 8001a26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a2a:	73fb      	strb	r3, [r7, #15]
	tmp |= ((value & 0x1) << 7);
 8001a2c:	78fb      	ldrb	r3, [r7, #3]
 8001a2e:	01db      	lsls	r3, r3, #7
 8001a30:	b25a      	sxtb	r2, r3
 8001a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	b25b      	sxtb	r3, r3
 8001a3a:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, PWR_MGMT_1, tmp);
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	216b      	movs	r1, #107	; 0x6b
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff ffa8 	bl	8001998 <mpu_write_reg>
}
 8001a48:	bf00      	nop
 8001a4a:	3710      	adds	r7, #16
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <mpu_sleep_mode>:


static void mpu_sleep_mode(mpu6050_typedef *mpu, uint8_t value)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, PWR_MGMT_1);
 8001a5c:	216b      	movs	r1, #107	; 0x6b
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f7ff ffb7 	bl	80019d2 <mpu_read_reg>
 8001a64:	4603      	mov	r3, r0
 8001a66:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(1<<6);
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a6e:	73fb      	strb	r3, [r7, #15]
	tmp |= ((value & 0x1) << 6);
 8001a70:	78fb      	ldrb	r3, [r7, #3]
 8001a72:	019b      	lsls	r3, r3, #6
 8001a74:	b25b      	sxtb	r3, r3
 8001a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a7a:	b25a      	sxtb	r2, r3
 8001a7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	b25b      	sxtb	r3, r3
 8001a84:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, PWR_MGMT_1, tmp);
 8001a86:	7bfb      	ldrb	r3, [r7, #15]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	216b      	movs	r1, #107	; 0x6b
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff ff83 	bl	8001998 <mpu_write_reg>
}
 8001a92:	bf00      	nop
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <set_gyro_scale>:


void set_gyro_scale(mpu6050_typedef *mpu, gyro_range_typedef range)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, GYRO_CONFIG);
 8001aa8:	211b      	movs	r1, #27
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ff91 	bl	80019d2 <mpu_read_reg>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(3 << 3);
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	f023 0318 	bic.w	r3, r3, #24
 8001aba:	73fb      	strb	r3, [r7, #15]
	tmp |= (range & 0x3) << 3;
 8001abc:	78fb      	ldrb	r3, [r7, #3]
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	b25b      	sxtb	r3, r3
 8001ac2:	f003 0318 	and.w	r3, r3, #24
 8001ac6:	b25a      	sxtb	r2, r3
 8001ac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	b25b      	sxtb	r3, r3
 8001ad0:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, GYRO_CONFIG, tmp);
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	211b      	movs	r1, #27
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff ff5d 	bl	8001998 <mpu_write_reg>

	switch (range){
 8001ade:	78fb      	ldrb	r3, [r7, #3]
 8001ae0:	2b03      	cmp	r3, #3
 8001ae2:	d81b      	bhi.n	8001b1c <set_gyro_scale+0x80>
 8001ae4:	a201      	add	r2, pc, #4	; (adr r2, 8001aec <set_gyro_scale+0x50>)
 8001ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aea:	bf00      	nop
 8001aec:	08001afd 	.word	0x08001afd
 8001af0:	08001b05 	.word	0x08001b05
 8001af4:	08001b0d 	.word	0x08001b0d
 8001af8:	08001b15 	.word	0x08001b15
	case range_250:
		mpu->gyro_scale = 0.007633;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a0a      	ldr	r2, [pc, #40]	; (8001b28 <set_gyro_scale+0x8c>)
 8001b00:	609a      	str	r2, [r3, #8]
		break;
 8001b02:	e00c      	b.n	8001b1e <set_gyro_scale+0x82>
	case range_500:
		mpu->gyro_scale = 0.015267;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a09      	ldr	r2, [pc, #36]	; (8001b2c <set_gyro_scale+0x90>)
 8001b08:	609a      	str	r2, [r3, #8]
		break;
 8001b0a:	e008      	b.n	8001b1e <set_gyro_scale+0x82>
	case range_1000:
		mpu->gyro_scale = 0.030487;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a08      	ldr	r2, [pc, #32]	; (8001b30 <set_gyro_scale+0x94>)
 8001b10:	609a      	str	r2, [r3, #8]
		break;
 8001b12:	e004      	b.n	8001b1e <set_gyro_scale+0x82>
	case range_2000:
		mpu->gyro_scale = 0.060975;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a07      	ldr	r2, [pc, #28]	; (8001b34 <set_gyro_scale+0x98>)
 8001b18:	609a      	str	r2, [r3, #8]
		break;
 8001b1a:	e000      	b.n	8001b1e <set_gyro_scale+0x82>
	default:
		break;
 8001b1c:	bf00      	nop
	}
}
 8001b1e:	bf00      	nop
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	3bfa1e3f 	.word	0x3bfa1e3f
 8001b2c:	3c7a2270 	.word	0x3c7a2270
 8001b30:	3cf9bfdf 	.word	0x3cf9bfdf
 8001b34:	3d79c0ec 	.word	0x3d79c0ec

08001b38 <set_accelerometer_scale>:


void set_accelerometer_scale(mpu6050_typedef *mpu, accelerometer_range_typedef range)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	460b      	mov	r3, r1
 8001b42:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, ACCEL_CONFIG);
 8001b44:	211c      	movs	r1, #28
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7ff ff43 	bl	80019d2 <mpu_read_reg>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	73fb      	strb	r3, [r7, #15]
	tmp &= ~(3 << 3);
 8001b50:	7bfb      	ldrb	r3, [r7, #15]
 8001b52:	f023 0318 	bic.w	r3, r3, #24
 8001b56:	73fb      	strb	r3, [r7, #15]
	tmp |= (range & 0x3) << 3;
 8001b58:	78fb      	ldrb	r3, [r7, #3]
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	b25b      	sxtb	r3, r3
 8001b5e:	f003 0318 	and.w	r3, r3, #24
 8001b62:	b25a      	sxtb	r2, r3
 8001b64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	b25b      	sxtb	r3, r3
 8001b6c:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, ACCEL_CONFIG, tmp);
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
 8001b70:	461a      	mov	r2, r3
 8001b72:	211c      	movs	r1, #28
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff ff0f 	bl	8001998 <mpu_write_reg>

	switch (range)
 8001b7a:	78fb      	ldrb	r3, [r7, #3]
 8001b7c:	2b03      	cmp	r3, #3
 8001b7e:	d81b      	bhi.n	8001bb8 <set_accelerometer_scale+0x80>
 8001b80:	a201      	add	r2, pc, #4	; (adr r2, 8001b88 <set_accelerometer_scale+0x50>)
 8001b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b86:	bf00      	nop
 8001b88:	08001b99 	.word	0x08001b99
 8001b8c:	08001ba1 	.word	0x08001ba1
 8001b90:	08001ba9 	.word	0x08001ba9
 8001b94:	08001bb1 	.word	0x08001bb1
	{
	case range_2g:
		mpu->acc_scale = 0.000061;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a0a      	ldr	r2, [pc, #40]	; (8001bc4 <set_accelerometer_scale+0x8c>)
 8001b9c:	60da      	str	r2, [r3, #12]
		break;
 8001b9e:	e00c      	b.n	8001bba <set_accelerometer_scale+0x82>
	case range_4g:
		mpu->acc_scale = 0.000122;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4a09      	ldr	r2, [pc, #36]	; (8001bc8 <set_accelerometer_scale+0x90>)
 8001ba4:	60da      	str	r2, [r3, #12]
		break;
 8001ba6:	e008      	b.n	8001bba <set_accelerometer_scale+0x82>
	case range_8g:
		mpu->acc_scale = 0.000244;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4a08      	ldr	r2, [pc, #32]	; (8001bcc <set_accelerometer_scale+0x94>)
 8001bac:	60da      	str	r2, [r3, #12]
		break;
 8001bae:	e004      	b.n	8001bba <set_accelerometer_scale+0x82>
	case range_16g:
		mpu->acc_scale = 0.0004882;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4a07      	ldr	r2, [pc, #28]	; (8001bd0 <set_accelerometer_scale+0x98>)
 8001bb4:	60da      	str	r2, [r3, #12]
		break;
 8001bb6:	e000      	b.n	8001bba <set_accelerometer_scale+0x82>
	default:
		break;
 8001bb8:	bf00      	nop
	}
}
 8001bba:	bf00      	nop
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	387fda40 	.word	0x387fda40
 8001bc8:	38ffda40 	.word	0x38ffda40
 8001bcc:	397fda40 	.word	0x397fda40
 8001bd0:	39fff518 	.word	0x39fff518

08001bd4 <mpu_low_pass_filter>:


void mpu_low_pass_filter(mpu6050_typedef *mpu, low_pass_filter_typedef filter)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp = mpu_read_reg(mpu, CONFIG);
 8001be0:	211a      	movs	r1, #26
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f7ff fef5 	bl	80019d2 <mpu_read_reg>
 8001be8:	4603      	mov	r3, r0
 8001bea:	73fb      	strb	r3, [r7, #15]
	tmp &= ~ 7;
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
 8001bee:	f023 0307 	bic.w	r3, r3, #7
 8001bf2:	73fb      	strb	r3, [r7, #15]
	tmp |= filter & 0x7;
 8001bf4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001bf8:	f003 0307 	and.w	r3, r3, #7
 8001bfc:	b25a      	sxtb	r2, r3
 8001bfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	b25b      	sxtb	r3, r3
 8001c06:	73fb      	strb	r3, [r7, #15]
	mpu_write_reg(mpu, CONFIG, tmp);
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	211a      	movs	r1, #26
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f7ff fec2 	bl	8001998 <mpu_write_reg>
}
 8001c14:	bf00      	nop
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <mpu_who_am_i>:


HAL_StatusTypeDef mpu_who_am_i(mpu6050_typedef *mpu)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
	uint8_t value = mpu_read_reg(mpu, WHO_AM_I);
 8001c24:	2175      	movs	r1, #117	; 0x75
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7ff fed3 	bl	80019d2 <mpu_read_reg>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	73fb      	strb	r3, [r7, #15]
	if (value == 0x68){
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	2b68      	cmp	r3, #104	; 0x68
 8001c34:	d101      	bne.n	8001c3a <mpu_who_am_i+0x1e>
		return HAL_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	e000      	b.n	8001c3c <mpu_who_am_i+0x20>
	}
	else{
		return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
	}
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <mpu_init>:

mpu6050_typedef mpu_init(I2C_HandleTypeDef *hi2c, uint8_t i2c_address)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b098      	sub	sp, #96	; 0x60
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	71fb      	strb	r3, [r7, #7]
	mpu6050_typedef mpu;
	mpu.hi2c = hi2c;
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	613b      	str	r3, [r7, #16]
	mpu.i2c_address = i2c_address;
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	753b      	strb	r3, [r7, #20]


	mpu_reset(&mpu, 1);
 8001c5a:	f107 0310 	add.w	r3, r7, #16
 8001c5e:	2101      	movs	r1, #1
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff fed3 	bl	8001a0c <mpu_reset>

	HAL_Delay(1000);
 8001c66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c6a:	f001 fbf3 	bl	8003454 <HAL_Delay>

	mpu_sleep_mode(&mpu, 0);
 8001c6e:	f107 0310 	add.w	r3, r7, #16
 8001c72:	2100      	movs	r1, #0
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff feeb 	bl	8001a50 <mpu_sleep_mode>

	set_gyro_scale(&mpu, range_250);
 8001c7a:	f107 0310 	add.w	r3, r7, #16
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ff0b 	bl	8001a9c <set_gyro_scale>
	set_accelerometer_scale(&mpu, range_2g);
 8001c86:	f107 0310 	add.w	r3, r7, #16
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff ff53 	bl	8001b38 <set_accelerometer_scale>

	mpu.gx_bias = 0;
 8001c92:	f04f 0300 	mov.w	r3, #0
 8001c96:	623b      	str	r3, [r7, #32]
	mpu.gy_bias = 0;
 8001c98:	f04f 0300 	mov.w	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
	mpu.gz_bias = 0;
 8001c9e:	f04f 0300 	mov.w	r3, #0
 8001ca2:	62bb      	str	r3, [r7, #40]	; 0x28
	mpu.lst_update_x_angle = HAL_GetTick();
 8001ca4:	f001 fbcc 	bl	8003440 <HAL_GetTick>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	64fb      	str	r3, [r7, #76]	; 0x4c



	return mpu;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f107 0310 	add.w	r3, r7, #16
 8001cb4:	2250      	movs	r2, #80	; 0x50
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	f008 fede 	bl	800aa78 <memcpy>
}
 8001cbc:	68f8      	ldr	r0, [r7, #12]
 8001cbe:	3760      	adds	r7, #96	; 0x60
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <pid_init>:
#include "pid_lib.h"




pid_typedef pid_init(float kp, float ki, float kd){
 8001cc4:	b4b0      	push	{r4, r5, r7}
 8001cc6:	b08d      	sub	sp, #52	; 0x34
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
 8001cd0:	603b      	str	r3, [r7, #0]
	pid_typedef pid = {kp, ki, kd, 0, 0, 0, 0, 1};
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	613b      	str	r3, [r7, #16]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	61bb      	str	r3, [r7, #24]
 8001cde:	f04f 0300 	mov.w	r3, #0
 8001ce2:	61fb      	str	r3, [r7, #28]
 8001ce4:	f04f 0300 	mov.w	r3, #0
 8001ce8:	623b      	str	r3, [r7, #32]
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf0:	f04f 0300 	mov.w	r3, #0
 8001cf4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cf6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
	return pid;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	461d      	mov	r5, r3
 8001d00:	f107 0410 	add.w	r4, r7, #16
 8001d04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d08:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d0c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001d10:	68f8      	ldr	r0, [r7, #12]
 8001d12:	3734      	adds	r7, #52	; 0x34
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bcb0      	pop	{r4, r5, r7}
 8001d18:	4770      	bx	lr
	...

08001d1c <control_loop>:


int16_t counter;


void control_loop(){
 8001d1c:	b590      	push	{r4, r7, lr}
 8001d1e:	b0c7      	sub	sp, #284	; 0x11c
 8001d20:	af04      	add	r7, sp, #16

	if(counter >= 500){
 8001d22:	4b23      	ldr	r3, [pc, #140]	; (8001db0 <control_loop+0x94>)
 8001d24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d28:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d2c:	db0e      	blt.n	8001d4c <control_loop+0x30>
		stepper_set_speed(robot.stepper1, -robot.stepper1->speed);
 8001d2e:	4b21      	ldr	r3, [pc, #132]	; (8001db4 <control_loop+0x98>)
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	4b20      	ldr	r3, [pc, #128]	; (8001db4 <control_loop+0x98>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d38:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4610      	mov	r0, r2
 8001d40:	f000 f972 	bl	8002028 <stepper_set_speed>
		counter = 0;
 8001d44:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <control_loop+0x94>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	801a      	strh	r2, [r3, #0]
 8001d4a:	e008      	b.n	8001d5e <control_loop+0x42>
	}
	else{
		counter++;
 8001d4c:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <control_loop+0x94>)
 8001d4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	3301      	adds	r3, #1
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	b21a      	sxth	r2, r3
 8001d5a:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <control_loop+0x94>)
 8001d5c:	801a      	strh	r2, [r3, #0]





	if(robot.send_log){
 8001d5e:	4b15      	ldr	r3, [pc, #84]	; (8001db4 <control_loop+0x98>)
 8001d60:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d01d      	beq.n	8001da4 <control_loop+0x88>
		uint8_t buffer[BUFFER_SIZE_TX];
		uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "%ld, %ld, %d, %ld\r\n", robot.encoder_angle, step_counter_temp, speed_temp, time_temp);
 8001d68:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <control_loop+0x98>)
 8001d6a:	6999      	ldr	r1, [r3, #24]
 8001d6c:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <control_loop+0x9c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a12      	ldr	r2, [pc, #72]	; (8001dbc <control_loop+0xa0>)
 8001d72:	f992 2000 	ldrsb.w	r2, [r2]
 8001d76:	4614      	mov	r4, r2
 8001d78:	4a11      	ldr	r2, [pc, #68]	; (8001dc0 <control_loop+0xa4>)
 8001d7a:	6812      	ldr	r2, [r2, #0]
 8001d7c:	1d38      	adds	r0, r7, #4
 8001d7e:	9202      	str	r2, [sp, #8]
 8001d80:	9401      	str	r4, [sp, #4]
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	460b      	mov	r3, r1
 8001d86:	4a0f      	ldr	r2, [pc, #60]	; (8001dc4 <control_loop+0xa8>)
 8001d88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d8c:	f008 fcca 	bl	800a724 <sniprintf>
 8001d90:	4603      	mov	r3, r0
 8001d92:	f8a7 3106 	strh.w	r3, [r7, #262]	; 0x106
		uart_send(&uart_interface, buffer, size, 0);
 8001d96:	f8b7 2106 	ldrh.w	r2, [r7, #262]	; 0x106
 8001d9a:	1d39      	adds	r1, r7, #4
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	480a      	ldr	r0, [pc, #40]	; (8001dc8 <control_loop+0xac>)
 8001da0:	f000 fe2b 	bl	80029fa <uart_send>
	}
}
 8001da4:	bf00      	nop
 8001da6:	f507 7786 	add.w	r7, r7, #268	; 0x10c
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd90      	pop	{r4, r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000614 	.word	0x20000614
 8001db4:	20000000 	.word	0x20000000
 8001db8:	200005f8 	.word	0x200005f8
 8001dbc:	20000600 	.word	0x20000600
 8001dc0:	200005fc 	.word	0x200005fc
 8001dc4:	0800d3fc 	.word	0x0800d3fc
 8001dc8:	20000310 	.word	0x20000310

08001dcc <HAL_I2C_MemRxCpltCallback>:



void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001dcc:	b590      	push	{r4, r7, lr}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
	if(hi2c == robot.mpu->hi2c){
 8001dd4:	4b36      	ldr	r3, [pc, #216]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d156      	bne.n	8001e8e <HAL_I2C_MemRxCpltCallback+0xc2>
		robot.mpu->ax = (int16_t)((int16_t)I2C_DMA_buffer[0] << 8 | I2C_DMA_buffer[1]) * robot.mpu->acc_scale;
 8001de0:	4b34      	ldr	r3, [pc, #208]	; (8001eb4 <HAL_I2C_MemRxCpltCallback+0xe8>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	021b      	lsls	r3, r3, #8
 8001de6:	b21a      	sxth	r2, r3
 8001de8:	4b32      	ldr	r3, [pc, #200]	; (8001eb4 <HAL_I2C_MemRxCpltCallback+0xe8>)
 8001dea:	785b      	ldrb	r3, [r3, #1]
 8001dec:	b21b      	sxth	r3, r3
 8001dee:	4313      	orrs	r3, r2
 8001df0:	b21b      	sxth	r3, r3
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7fe ff7c 	bl	8000cf0 <__aeabi_i2f>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	4b2d      	ldr	r3, [pc, #180]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	492b      	ldr	r1, [pc, #172]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001e02:	680c      	ldr	r4, [r1, #0]
 8001e04:	4619      	mov	r1, r3
 8001e06:	4610      	mov	r0, r2
 8001e08:	f7fe ffc6 	bl	8000d98 <__aeabi_fmul>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	61e3      	str	r3, [r4, #28]
		robot.mpu->az = (int16_t)((int16_t)I2C_DMA_buffer[4] << 8 | I2C_DMA_buffer[5]) * robot.mpu->acc_scale;
 8001e10:	4b28      	ldr	r3, [pc, #160]	; (8001eb4 <HAL_I2C_MemRxCpltCallback+0xe8>)
 8001e12:	791b      	ldrb	r3, [r3, #4]
 8001e14:	021b      	lsls	r3, r3, #8
 8001e16:	b21a      	sxth	r2, r3
 8001e18:	4b26      	ldr	r3, [pc, #152]	; (8001eb4 <HAL_I2C_MemRxCpltCallback+0xe8>)
 8001e1a:	795b      	ldrb	r3, [r3, #5]
 8001e1c:	b21b      	sxth	r3, r3
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	b21b      	sxth	r3, r3
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe ff64 	bl	8000cf0 <__aeabi_i2f>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	4b21      	ldr	r3, [pc, #132]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	491f      	ldr	r1, [pc, #124]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001e32:	680c      	ldr	r4, [r1, #0]
 8001e34:	4619      	mov	r1, r3
 8001e36:	4610      	mov	r0, r2
 8001e38:	f7fe ffae 	bl	8000d98 <__aeabi_fmul>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	6263      	str	r3, [r4, #36]	; 0x24
		robot.mpu->gy = ((int16_t)((int16_t)I2C_DMA_buffer[10] << 8 | I2C_DMA_buffer[11]) * robot.mpu->gyro_scale) - robot.mpu->gy_bias;
 8001e40:	4b1c      	ldr	r3, [pc, #112]	; (8001eb4 <HAL_I2C_MemRxCpltCallback+0xe8>)
 8001e42:	7a9b      	ldrb	r3, [r3, #10]
 8001e44:	021b      	lsls	r3, r3, #8
 8001e46:	b21a      	sxth	r2, r3
 8001e48:	4b1a      	ldr	r3, [pc, #104]	; (8001eb4 <HAL_I2C_MemRxCpltCallback+0xe8>)
 8001e4a:	7adb      	ldrb	r3, [r3, #11]
 8001e4c:	b21b      	sxth	r3, r3
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	b21b      	sxth	r3, r3
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe ff4c 	bl	8000cf0 <__aeabi_i2f>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	4b15      	ldr	r3, [pc, #84]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	4619      	mov	r1, r3
 8001e62:	4610      	mov	r0, r2
 8001e64:	f7fe ff98 	bl	8000d98 <__aeabi_fmul>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	4b10      	ldr	r3, [pc, #64]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	695b      	ldr	r3, [r3, #20]
 8001e72:	4a0f      	ldr	r2, [pc, #60]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001e74:	6814      	ldr	r4, [r2, #0]
 8001e76:	4619      	mov	r1, r3
 8001e78:	f7fe fe84 	bl	8000b84 <__aeabi_fsub>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	62e3      	str	r3, [r4, #44]	; 0x2c
		robot.mpu->lst_update_x_angle = HAL_GetTick();
 8001e80:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001e82:	681c      	ldr	r4, [r3, #0]
 8001e84:	f001 fadc 	bl	8003440 <HAL_GetTick>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001e8c:	e005      	b.n	8001e9a <HAL_I2C_MemRxCpltCallback+0xce>
	}
	else if (hi2c == &hi2c2){  // encoder
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a09      	ldr	r2, [pc, #36]	; (8001eb8 <HAL_I2C_MemRxCpltCallback+0xec>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d101      	bne.n	8001e9a <HAL_I2C_MemRxCpltCallback+0xce>
		calculate_encoder_angle();
 8001e96:	f7ff fa89 	bl	80013ac <calculate_encoder_angle>
	}

	if(robot.control_on){
 8001e9a:	4b05      	ldr	r3, [pc, #20]	; (8001eb0 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8001e9c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <HAL_I2C_MemRxCpltCallback+0xdc>
		control_loop();
 8001ea4:	f7ff ff3a 	bl	8001d1c <control_loop>
	}
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd90      	pop	{r4, r7, pc}
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	20000608 	.word	0x20000608
 8001eb8:	20000278 	.word	0x20000278

08001ebc <set_dir>:


extern volatile uint8_t spin_duration_ms;


static void set_dir(stepper_typedef *stepper, int8_t dir){
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	70fb      	strb	r3, [r7, #3]
	if(stepper->dir_polarity * dir == 1){
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001ece:	b25b      	sxtb	r3, r3
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ed6:	fb02 f303 	mul.w	r3, r2, r3
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d110      	bne.n	8001f00 <set_dir+0x44>
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_SET);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6918      	ldr	r0, [r3, #16]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	8a9b      	ldrh	r3, [r3, #20]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4619      	mov	r1, r3
 8001eec:	f002 f816 	bl	8003f1c <HAL_GPIO_WritePin>
		stepper->dir = stepper->dir_polarity;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001ef6:	b25a      	sxtb	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}
	else{
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_RESET);
		stepper->dir = -stepper->dir_polarity;
	}
}
 8001efe:	e013      	b.n	8001f28 <set_dir+0x6c>
		HAL_GPIO_WritePin(stepper->DIR_Port, stepper->DIR_Pin, GPIO_PIN_RESET);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6918      	ldr	r0, [r3, #16]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	8a9b      	ldrh	r3, [r3, #20]
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	f002 f805 	bl	8003f1c <HAL_GPIO_WritePin>
		stepper->dir = -stepper->dir_polarity;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001f18:	b25b      	sxtb	r3, r3
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	425b      	negs	r3, r3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	b25a      	sxtb	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <stepper_init>:


//dir pin polarity : 1 or -1
void stepper_init(stepper_typedef *stepper, TIM_HandleTypeDef *htim, uint32_t Channel, GPIO_TypeDef *EN_Port, uint16_t EN_Pin,
		GPIO_TypeDef *DIR_Port, uint16_t DIR_Pin, unsigned int max_speed, int8_t dir_polarity)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
 8001f3c:	603b      	str	r3, [r7, #0]
	stepper->htim = htim;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	68ba      	ldr	r2, [r7, #8]
 8001f42:	601a      	str	r2, [r3, #0]
	stepper->Channel = Channel;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	605a      	str	r2, [r3, #4]

	stepper->EN_Port = EN_Port;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	609a      	str	r2, [r3, #8]
	stepper->EN_Pin = EN_Pin;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	8b3a      	ldrh	r2, [r7, #24]
 8001f54:	819a      	strh	r2, [r3, #12]
	stepper->DIR_Port = DIR_Port;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	69fa      	ldr	r2, [r7, #28]
 8001f5a:	611a      	str	r2, [r3, #16]
	stepper->DIR_Pin = DIR_Pin;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	8c3a      	ldrh	r2, [r7, #32]
 8001f60:	829a      	strh	r2, [r3, #20]

	stepper->step_counter = 0;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2200      	movs	r2, #0
 8001f66:	619a      	str	r2, [r3, #24]
	stepper->on_off = 0;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	771a      	strb	r2, [r3, #28]
	stepper-> new_counter = 65000;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001f74:	621a      	str	r2, [r3, #32]

	stepper->dir_polarity = dir_polarity;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001f7c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	stepper->max_speed = max_speed;
 8001f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	82da      	strh	r2, [r3, #22]

	set_dir(stepper, 1);
 8001f88:	2101      	movs	r1, #1
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f7ff ff96 	bl	8001ebc <set_dir>
	stepper_enable(stepper, 0);
 8001f90:	2100      	movs	r1, #0
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f000 f814 	bl	8001fc0 <stepper_enable>
	stepper_set_speed(stepper, 0);
 8001f98:	f04f 0100 	mov.w	r1, #0
 8001f9c:	68f8      	ldr	r0, [r7, #12]
 8001f9e:	f000 f843 	bl	8002028 <stepper_set_speed>
	stepper->speed = 0;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	625a      	str	r2, [r3, #36]	; 0x24


	// start timer
	HAL_TIM_Base_Start_IT(htim);
 8001faa:	68b8      	ldr	r0, [r7, #8]
 8001fac:	f005 f90e 	bl	80071cc <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(htim, Channel);
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	68b8      	ldr	r0, [r7, #8]
 8001fb4:	f005 f9b4 	bl	8007320 <HAL_TIM_PWM_Start>
}
 8001fb8:	bf00      	nop
 8001fba:	3710      	adds	r7, #16
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <stepper_enable>:



void stepper_enable(stepper_typedef *stepper, bool en)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	70fb      	strb	r3, [r7, #3]
	if(en){
 8001fcc:	78fb      	ldrb	r3, [r7, #3]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00d      	beq.n	8001fee <stepper_enable+0x2e>
		HAL_GPIO_WritePin(stepper->EN_Port, stepper->EN_Pin, GPIO_PIN_RESET);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6898      	ldr	r0, [r3, #8]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	899b      	ldrh	r3, [r3, #12]
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	2200      	movs	r2, #0
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f001 ff9c 	bl	8003f1c <HAL_GPIO_WritePin>
		stepper->enable = 1;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		stepper_set_speed(stepper, 0);
		stepper->enable = 0;
		stepper->on_off = 0;
		stepper->speed = 0;
	}
}
 8001fec:	e018      	b.n	8002020 <stepper_enable+0x60>
		HAL_GPIO_WritePin(stepper->EN_Port, stepper->EN_Pin, GPIO_PIN_SET);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6898      	ldr	r0, [r3, #8]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	899b      	ldrh	r3, [r3, #12]
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f001 ff8e 	bl	8003f1c <HAL_GPIO_WritePin>
		stepper_set_speed(stepper, 0);
 8002000:	f04f 0100 	mov.w	r1, #0
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 f80f 	bl	8002028 <stepper_set_speed>
		stepper->enable = 0;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		stepper->on_off = 0;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	771a      	strb	r2, [r3, #28]
		stepper->speed = 0;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <stepper_set_speed>:



void stepper_set_speed(stepper_typedef *stepper, float speed)
{
 8002028:	b5b0      	push	{r4, r5, r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
	saturation(-100, 100, &speed);
 8002032:	463b      	mov	r3, r7
 8002034:	461a      	mov	r2, r3
 8002036:	497e      	ldr	r1, [pc, #504]	; (8002230 <stepper_set_speed+0x208>)
 8002038:	487e      	ldr	r0, [pc, #504]	; (8002234 <stepper_set_speed+0x20c>)
 800203a:	f7ff f993 	bl	8001364 <saturation>

	stepper->speed = speed;
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	625a      	str	r2, [r3, #36]	; 0x24

	if(speed == 0){
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	f04f 0100 	mov.w	r1, #0
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff f838 	bl	80010c0 <__aeabi_fcmpeq>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d031      	beq.n	80020ba <stepper_set_speed+0x92>
		stepper->on_off = 0;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	771a      	strb	r2, [r3, #28]
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 0);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d105      	bne.n	8002070 <stepper_set_speed+0x48>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	635a      	str	r2, [r3, #52]	; 0x34
 800206e:	e018      	b.n	80020a2 <stepper_set_speed+0x7a>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	2b04      	cmp	r3, #4
 8002076:	d105      	bne.n	8002084 <stepper_set_speed+0x5c>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	2300      	movs	r3, #0
 8002080:	6393      	str	r3, [r2, #56]	; 0x38
 8002082:	e00e      	b.n	80020a2 <stepper_set_speed+0x7a>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	2b08      	cmp	r3, #8
 800208a:	d105      	bne.n	8002098 <stepper_set_speed+0x70>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	2300      	movs	r3, #0
 8002094:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002096:	e004      	b.n	80020a2 <stepper_set_speed+0x7a>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	2300      	movs	r3, #0
 80020a0:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_AUTORELOAD(stepper->htim, 1000);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80020ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80020b6:	60da      	str	r2, [r3, #12]
		if(speed > 0) set_dir(stepper, 1);
		else set_dir(stepper, -1);

	}

}
 80020b8:	e0b2      	b.n	8002220 <stepper_set_speed+0x1f8>
		stepper->on_off = 1;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	771a      	strb	r2, [r3, #28]
		speed = stepper->max_speed * (speed / 100.0);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	8adb      	ldrh	r3, [r3, #22]
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7fe f9a6 	bl	8000418 <__aeabi_i2d>
 80020cc:	4604      	mov	r4, r0
 80020ce:	460d      	mov	r5, r1
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7fe f9b2 	bl	800043c <__aeabi_f2d>
 80020d8:	f04f 0200 	mov.w	r2, #0
 80020dc:	4b56      	ldr	r3, [pc, #344]	; (8002238 <stepper_set_speed+0x210>)
 80020de:	f7fe fb2f 	bl	8000740 <__aeabi_ddiv>
 80020e2:	4602      	mov	r2, r0
 80020e4:	460b      	mov	r3, r1
 80020e6:	4620      	mov	r0, r4
 80020e8:	4629      	mov	r1, r5
 80020ea:	f7fe f9ff 	bl	80004ec <__aeabi_dmul>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	4610      	mov	r0, r2
 80020f4:	4619      	mov	r1, r3
 80020f6:	f7fe fcf1 	bl	8000adc <__aeabi_d2f>
 80020fa:	4603      	mov	r3, r0
 80020fc:	603b      	str	r3, [r7, #0]
		if(speed > stepper->max_speed) speed = stepper->max_speed;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	8adb      	ldrh	r3, [r3, #22]
 8002102:	b29b      	uxth	r3, r3
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe fdf3 	bl	8000cf0 <__aeabi_i2f>
 800210a:	4602      	mov	r2, r0
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	4619      	mov	r1, r3
 8002110:	4610      	mov	r0, r2
 8002112:	f7fe ffdf 	bl	80010d4 <__aeabi_fcmplt>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d007      	beq.n	800212c <stepper_set_speed+0x104>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	8adb      	ldrh	r3, [r3, #22]
 8002120:	b29b      	uxth	r3, r3
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe fde0 	bl	8000ce8 <__aeabi_ui2f>
 8002128:	4603      	mov	r3, r0
 800212a:	603b      	str	r3, [r7, #0]
		if(speed < -stepper->max_speed) speed = -stepper->max_speed;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	8adb      	ldrh	r3, [r3, #22]
 8002130:	b29b      	uxth	r3, r3
 8002132:	425b      	negs	r3, r3
 8002134:	4618      	mov	r0, r3
 8002136:	f7fe fddb 	bl	8000cf0 <__aeabi_i2f>
 800213a:	4602      	mov	r2, r0
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	4619      	mov	r1, r3
 8002140:	4610      	mov	r0, r2
 8002142:	f7fe ffe5 	bl	8001110 <__aeabi_fcmpgt>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d008      	beq.n	800215e <stepper_set_speed+0x136>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	8adb      	ldrh	r3, [r3, #22]
 8002150:	b29b      	uxth	r3, r3
 8002152:	425b      	negs	r3, r3
 8002154:	4618      	mov	r0, r3
 8002156:	f7fe fdcb 	bl	8000cf0 <__aeabi_i2f>
 800215a:	4603      	mov	r3, r0
 800215c:	603b      	str	r3, [r7, #0]
		if(speed > 0 && speed < 16) speed = 16;
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	f04f 0100 	mov.w	r1, #0
 8002164:	4618      	mov	r0, r3
 8002166:	f7fe ffd3 	bl	8001110 <__aeabi_fcmpgt>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d00b      	beq.n	8002188 <stepper_set_speed+0x160>
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8002176:	4618      	mov	r0, r3
 8002178:	f7fe ffac 	bl	80010d4 <__aeabi_fcmplt>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d002      	beq.n	8002188 <stepper_set_speed+0x160>
 8002182:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8002186:	603b      	str	r3, [r7, #0]
		if(speed < 0 && speed >-16) speed = -16;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	f04f 0100 	mov.w	r1, #0
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe ffa0 	bl	80010d4 <__aeabi_fcmplt>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d009      	beq.n	80021ae <stepper_set_speed+0x186>
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	4927      	ldr	r1, [pc, #156]	; (800223c <stepper_set_speed+0x214>)
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe ffb6 	bl	8001110 <__aeabi_fcmpgt>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <stepper_set_speed+0x186>
 80021aa:	4b24      	ldr	r3, [pc, #144]	; (800223c <stepper_set_speed+0x214>)
 80021ac:	603b      	str	r3, [r7, #0]
		uint16_t counter = (1.0/abs(speed)) * SEC2uSEC;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7fe ffb7 	bl	8001124 <__aeabi_f2iz>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	bfb8      	it	lt
 80021bc:	425b      	neglt	r3, r3
 80021be:	4618      	mov	r0, r3
 80021c0:	f7fe f92a 	bl	8000418 <__aeabi_i2d>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	f04f 0000 	mov.w	r0, #0
 80021cc:	491c      	ldr	r1, [pc, #112]	; (8002240 <stepper_set_speed+0x218>)
 80021ce:	f7fe fab7 	bl	8000740 <__aeabi_ddiv>
 80021d2:	4602      	mov	r2, r0
 80021d4:	460b      	mov	r3, r1
 80021d6:	4610      	mov	r0, r2
 80021d8:	4619      	mov	r1, r3
 80021da:	a313      	add	r3, pc, #76	; (adr r3, 8002228 <stepper_set_speed+0x200>)
 80021dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e0:	f7fe f984 	bl	80004ec <__aeabi_dmul>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	4610      	mov	r0, r2
 80021ea:	4619      	mov	r1, r3
 80021ec:	f7fe fc56 	bl	8000a9c <__aeabi_d2uiz>
 80021f0:	4603      	mov	r3, r0
 80021f2:	81fb      	strh	r3, [r7, #14]
		stepper->new_counter = counter;
 80021f4:	89fa      	ldrh	r2, [r7, #14]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	621a      	str	r2, [r3, #32]
		if(speed > 0) set_dir(stepper, 1);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	f04f 0100 	mov.w	r1, #0
 8002200:	4618      	mov	r0, r3
 8002202:	f7fe ff85 	bl	8001110 <__aeabi_fcmpgt>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d004      	beq.n	8002216 <stepper_set_speed+0x1ee>
 800220c:	2101      	movs	r1, #1
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff fe54 	bl	8001ebc <set_dir>
}
 8002214:	e004      	b.n	8002220 <stepper_set_speed+0x1f8>
		else set_dir(stepper, -1);
 8002216:	f04f 31ff 	mov.w	r1, #4294967295
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7ff fe4e 	bl	8001ebc <set_dir>
}
 8002220:	bf00      	nop
 8002222:	3710      	adds	r7, #16
 8002224:	46bd      	mov	sp, r7
 8002226:	bdb0      	pop	{r4, r5, r7, pc}
 8002228:	00000000 	.word	0x00000000
 800222c:	412e8480 	.word	0x412e8480
 8002230:	42c80000 	.word	0x42c80000
 8002234:	c2c80000 	.word	0xc2c80000
 8002238:	40590000 	.word	0x40590000
 800223c:	c1800000 	.word	0xc1800000
 8002240:	3ff00000 	.word	0x3ff00000

08002244 <stepper_update>:


void stepper_update(stepper_typedef *stepper)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
	if(stepper->on_off){
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	7f1b      	ldrb	r3, [r3, #28]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d036      	beq.n	80022c4 <stepper_update+0x80>
		stepper->step_counter += stepper->dir;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800225c:	b25a      	sxtb	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	699b      	ldr	r3, [r3, #24]
 8002262:	441a      	add	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	619a      	str	r2, [r3, #24]

		__HAL_TIM_SET_AUTORELOAD(stepper->htim, stepper->new_counter);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a1a      	ldr	r2, [r3, #32]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	62da      	str	r2, [r3, #44]	; 0x2c
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a1a      	ldr	r2, [r3, #32]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d105      	bne.n	8002292 <stepper_update+0x4e>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2264      	movs	r2, #100	; 0x64
 800228e:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8002290:	e018      	b.n	80022c4 <stepper_update+0x80>
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b04      	cmp	r3, #4
 8002298:	d105      	bne.n	80022a6 <stepper_update+0x62>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	2364      	movs	r3, #100	; 0x64
 80022a2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80022a4:	e00e      	b.n	80022c4 <stepper_update+0x80>
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b08      	cmp	r3, #8
 80022ac:	d105      	bne.n	80022ba <stepper_update+0x76>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	2364      	movs	r3, #100	; 0x64
 80022b6:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80022b8:	e004      	b.n	80022c4 <stepper_update+0x80>
		__HAL_TIM_SET_COMPARE(stepper->htim, stepper->Channel, 100);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	2364      	movs	r3, #100	; 0x64
 80022c2:	6413      	str	r3, [r2, #64]	; 0x40
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr
	...

080022d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022d6:	4b15      	ldr	r3, [pc, #84]	; (800232c <HAL_MspInit+0x5c>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	4a14      	ldr	r2, [pc, #80]	; (800232c <HAL_MspInit+0x5c>)
 80022dc:	f043 0301 	orr.w	r3, r3, #1
 80022e0:	6193      	str	r3, [r2, #24]
 80022e2:	4b12      	ldr	r3, [pc, #72]	; (800232c <HAL_MspInit+0x5c>)
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	60bb      	str	r3, [r7, #8]
 80022ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ee:	4b0f      	ldr	r3, [pc, #60]	; (800232c <HAL_MspInit+0x5c>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	4a0e      	ldr	r2, [pc, #56]	; (800232c <HAL_MspInit+0x5c>)
 80022f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022f8:	61d3      	str	r3, [r2, #28]
 80022fa:	4b0c      	ldr	r3, [pc, #48]	; (800232c <HAL_MspInit+0x5c>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002302:	607b      	str	r3, [r7, #4]
 8002304:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002306:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <HAL_MspInit+0x60>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	4a04      	ldr	r2, [pc, #16]	; (8002330 <HAL_MspInit+0x60>)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002322:	bf00      	nop
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	40021000 	.word	0x40021000
 8002330:	40010000 	.word	0x40010000

08002334 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002338:	e7fe      	b.n	8002338 <NMI_Handler+0x4>

0800233a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800233a:	b480      	push	{r7}
 800233c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800233e:	e7fe      	b.n	800233e <HardFault_Handler+0x4>

08002340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002344:	e7fe      	b.n	8002344 <MemManage_Handler+0x4>

08002346 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002346:	b480      	push	{r7}
 8002348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800234a:	e7fe      	b.n	800234a <BusFault_Handler+0x4>

0800234c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002350:	e7fe      	b.n	8002350 <UsageFault_Handler+0x4>

08002352 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	46bd      	mov	sp, r7
 800235a:	bc80      	pop	{r7}
 800235c:	4770      	bx	lr

0800235e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800235e:	b480      	push	{r7}
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	46bd      	mov	sp, r7
 8002366:	bc80      	pop	{r7}
 8002368:	4770      	bx	lr

0800236a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800236a:	b480      	push	{r7}
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800236e:	bf00      	nop
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr

08002376 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800237a:	f001 f84f 	bl	800341c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
	...

08002384 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002388:	4802      	ldr	r0, [pc, #8]	; (8002394 <DMA1_Channel4_IRQHandler+0x10>)
 800238a:	f001 fb03 	bl	8003994 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000780 	.word	0x20000780

08002398 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800239c:	4802      	ldr	r0, [pc, #8]	; (80023a8 <DMA1_Channel5_IRQHandler+0x10>)
 800239e:	f001 faf9 	bl	8003994 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	2000073c 	.word	0x2000073c

080023ac <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80023b0:	4802      	ldr	r0, [pc, #8]	; (80023bc <DMA1_Channel7_IRQHandler+0x10>)
 80023b2:	f001 faef 	bl	8003994 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	200002cc 	.word	0x200002cc

080023c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023c4:	4802      	ldr	r0, [pc, #8]	; (80023d0 <TIM2_IRQHandler+0x10>)
 80023c6:	f005 f84d 	bl	8007464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	2000061c 	.word	0x2000061c

080023d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80023d8:	4802      	ldr	r0, [pc, #8]	; (80023e4 <TIM3_IRQHandler+0x10>)
 80023da:	f005 f843 	bl	8007464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000664 	.word	0x20000664

080023e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80023ec:	4802      	ldr	r0, [pc, #8]	; (80023f8 <TIM4_IRQHandler+0x10>)
 80023ee:	f005 f839 	bl	8007464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	200006ac 	.word	0x200006ac

080023fc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002400:	4802      	ldr	r0, [pc, #8]	; (800240c <I2C2_EV_IRQHandler+0x10>)
 8002402:	f002 fb21 	bl	8004a48 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000278 	.word	0x20000278

08002410 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002414:	4802      	ldr	r0, [pc, #8]	; (8002420 <USART1_IRQHandler+0x10>)
 8002416:	f005 fefd 	bl	8008214 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	200006f4 	.word	0x200006f4

08002424 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  return 1;
 8002428:	2301      	movs	r3, #1
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr

08002432 <_kill>:

int _kill(int pid, int sig)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b082      	sub	sp, #8
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800243c:	f008 fae2 	bl	800aa04 <__errno>
 8002440:	4603      	mov	r3, r0
 8002442:	2216      	movs	r2, #22
 8002444:	601a      	str	r2, [r3, #0]
  return -1;
 8002446:	f04f 33ff 	mov.w	r3, #4294967295
}
 800244a:	4618      	mov	r0, r3
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}

08002452 <_exit>:

void _exit (int status)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	b082      	sub	sp, #8
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800245a:	f04f 31ff 	mov.w	r1, #4294967295
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff ffe7 	bl	8002432 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002464:	e7fe      	b.n	8002464 <_exit+0x12>

08002466 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b086      	sub	sp, #24
 800246a:	af00      	add	r7, sp, #0
 800246c:	60f8      	str	r0, [r7, #12]
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002472:	2300      	movs	r3, #0
 8002474:	617b      	str	r3, [r7, #20]
 8002476:	e00a      	b.n	800248e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002478:	f3af 8000 	nop.w
 800247c:	4601      	mov	r1, r0
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	1c5a      	adds	r2, r3, #1
 8002482:	60ba      	str	r2, [r7, #8]
 8002484:	b2ca      	uxtb	r2, r1
 8002486:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	3301      	adds	r3, #1
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	697a      	ldr	r2, [r7, #20]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	429a      	cmp	r2, r3
 8002494:	dbf0      	blt.n	8002478 <_read+0x12>
  }

  return len;
 8002496:	687b      	ldr	r3, [r7, #4]
}
 8002498:	4618      	mov	r0, r3
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ac:	2300      	movs	r3, #0
 80024ae:	617b      	str	r3, [r7, #20]
 80024b0:	e009      	b.n	80024c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	1c5a      	adds	r2, r3, #1
 80024b6:	60ba      	str	r2, [r7, #8]
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	3301      	adds	r3, #1
 80024c4:	617b      	str	r3, [r7, #20]
 80024c6:	697a      	ldr	r2, [r7, #20]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	dbf1      	blt.n	80024b2 <_write+0x12>
  }
  return len;
 80024ce:	687b      	ldr	r3, [r7, #4]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3718      	adds	r7, #24
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <_close>:

int _close(int file)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc80      	pop	{r7}
 80024ec:	4770      	bx	lr

080024ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024fe:	605a      	str	r2, [r3, #4]
  return 0;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr

0800250c <_isatty>:

int _isatty(int file)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002514:	2301      	movs	r3, #1
}
 8002516:	4618      	mov	r0, r3
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr

08002520 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr

08002538 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002540:	4a14      	ldr	r2, [pc, #80]	; (8002594 <_sbrk+0x5c>)
 8002542:	4b15      	ldr	r3, [pc, #84]	; (8002598 <_sbrk+0x60>)
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800254c:	4b13      	ldr	r3, [pc, #76]	; (800259c <_sbrk+0x64>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d102      	bne.n	800255a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002554:	4b11      	ldr	r3, [pc, #68]	; (800259c <_sbrk+0x64>)
 8002556:	4a12      	ldr	r2, [pc, #72]	; (80025a0 <_sbrk+0x68>)
 8002558:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800255a:	4b10      	ldr	r3, [pc, #64]	; (800259c <_sbrk+0x64>)
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4413      	add	r3, r2
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	429a      	cmp	r2, r3
 8002566:	d207      	bcs.n	8002578 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002568:	f008 fa4c 	bl	800aa04 <__errno>
 800256c:	4603      	mov	r3, r0
 800256e:	220c      	movs	r2, #12
 8002570:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002572:	f04f 33ff 	mov.w	r3, #4294967295
 8002576:	e009      	b.n	800258c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002578:	4b08      	ldr	r3, [pc, #32]	; (800259c <_sbrk+0x64>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800257e:	4b07      	ldr	r3, [pc, #28]	; (800259c <_sbrk+0x64>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4413      	add	r3, r2
 8002586:	4a05      	ldr	r2, [pc, #20]	; (800259c <_sbrk+0x64>)
 8002588:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800258a:	68fb      	ldr	r3, [r7, #12]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	20005000 	.word	0x20005000
 8002598:	00000400 	.word	0x00000400
 800259c:	20000618 	.word	0x20000618
 80025a0:	20000918 	.word	0x20000918

080025a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr

080025b0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08e      	sub	sp, #56	; 0x38
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	605a      	str	r2, [r3, #4]
 80025c0:	609a      	str	r2, [r3, #8]
 80025c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c4:	f107 0320 	add.w	r3, r7, #32
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025ce:	1d3b      	adds	r3, r7, #4
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
 80025dc:	615a      	str	r2, [r3, #20]
 80025de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025e0:	4b2d      	ldr	r3, [pc, #180]	; (8002698 <MX_TIM2_Init+0xe8>)
 80025e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80025e8:	4b2b      	ldr	r3, [pc, #172]	; (8002698 <MX_TIM2_Init+0xe8>)
 80025ea:	2247      	movs	r2, #71	; 0x47
 80025ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ee:	4b2a      	ldr	r3, [pc, #168]	; (8002698 <MX_TIM2_Init+0xe8>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80025f4:	4b28      	ldr	r3, [pc, #160]	; (8002698 <MX_TIM2_Init+0xe8>)
 80025f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025fc:	4b26      	ldr	r3, [pc, #152]	; (8002698 <MX_TIM2_Init+0xe8>)
 80025fe:	2200      	movs	r2, #0
 8002600:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002602:	4b25      	ldr	r3, [pc, #148]	; (8002698 <MX_TIM2_Init+0xe8>)
 8002604:	2200      	movs	r2, #0
 8002606:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002608:	4823      	ldr	r0, [pc, #140]	; (8002698 <MX_TIM2_Init+0xe8>)
 800260a:	f004 fd8f 	bl	800712c <HAL_TIM_Base_Init>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002614:	f7ff f9a4 	bl	8001960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002618:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800261c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800261e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002622:	4619      	mov	r1, r3
 8002624:	481c      	ldr	r0, [pc, #112]	; (8002698 <MX_TIM2_Init+0xe8>)
 8002626:	f005 f8cf 	bl	80077c8 <HAL_TIM_ConfigClockSource>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002630:	f7ff f996 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002634:	4818      	ldr	r0, [pc, #96]	; (8002698 <MX_TIM2_Init+0xe8>)
 8002636:	f004 fe1b 	bl	8007270 <HAL_TIM_PWM_Init>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002640:	f7ff f98e 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002644:	2300      	movs	r3, #0
 8002646:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002648:	2300      	movs	r3, #0
 800264a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800264c:	f107 0320 	add.w	r3, r7, #32
 8002650:	4619      	mov	r1, r3
 8002652:	4811      	ldr	r0, [pc, #68]	; (8002698 <MX_TIM2_Init+0xe8>)
 8002654:	f005 fc54 	bl	8007f00 <HAL_TIMEx_MasterConfigSynchronization>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800265e:	f7ff f97f 	bl	8001960 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002662:	2360      	movs	r3, #96	; 0x60
 8002664:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002666:	2300      	movs	r3, #0
 8002668:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800266a:	2300      	movs	r3, #0
 800266c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800266e:	2300      	movs	r3, #0
 8002670:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002672:	1d3b      	adds	r3, r7, #4
 8002674:	2200      	movs	r2, #0
 8002676:	4619      	mov	r1, r3
 8002678:	4807      	ldr	r0, [pc, #28]	; (8002698 <MX_TIM2_Init+0xe8>)
 800267a:	f004 ffe3 	bl	8007644 <HAL_TIM_PWM_ConfigChannel>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002684:	f7ff f96c 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002688:	4803      	ldr	r0, [pc, #12]	; (8002698 <MX_TIM2_Init+0xe8>)
 800268a:	f000 f927 	bl	80028dc <HAL_TIM_MspPostInit>

}
 800268e:	bf00      	nop
 8002690:	3738      	adds	r7, #56	; 0x38
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	2000061c 	.word	0x2000061c

0800269c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08e      	sub	sp, #56	; 0x38
 80026a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026a6:	2200      	movs	r2, #0
 80026a8:	601a      	str	r2, [r3, #0]
 80026aa:	605a      	str	r2, [r3, #4]
 80026ac:	609a      	str	r2, [r3, #8]
 80026ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b0:	f107 0320 	add.w	r3, r7, #32
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]
 80026b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	605a      	str	r2, [r3, #4]
 80026c2:	609a      	str	r2, [r3, #8]
 80026c4:	60da      	str	r2, [r3, #12]
 80026c6:	611a      	str	r2, [r3, #16]
 80026c8:	615a      	str	r2, [r3, #20]
 80026ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026cc:	4b2c      	ldr	r3, [pc, #176]	; (8002780 <MX_TIM3_Init+0xe4>)
 80026ce:	4a2d      	ldr	r2, [pc, #180]	; (8002784 <MX_TIM3_Init+0xe8>)
 80026d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80026d2:	4b2b      	ldr	r3, [pc, #172]	; (8002780 <MX_TIM3_Init+0xe4>)
 80026d4:	2247      	movs	r2, #71	; 0x47
 80026d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026d8:	4b29      	ldr	r3, [pc, #164]	; (8002780 <MX_TIM3_Init+0xe4>)
 80026da:	2200      	movs	r2, #0
 80026dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80026de:	4b28      	ldr	r3, [pc, #160]	; (8002780 <MX_TIM3_Init+0xe4>)
 80026e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e6:	4b26      	ldr	r3, [pc, #152]	; (8002780 <MX_TIM3_Init+0xe4>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ec:	4b24      	ldr	r3, [pc, #144]	; (8002780 <MX_TIM3_Init+0xe4>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80026f2:	4823      	ldr	r0, [pc, #140]	; (8002780 <MX_TIM3_Init+0xe4>)
 80026f4:	f004 fd1a 	bl	800712c <HAL_TIM_Base_Init>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80026fe:	f7ff f92f 	bl	8001960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002702:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002706:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002708:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800270c:	4619      	mov	r1, r3
 800270e:	481c      	ldr	r0, [pc, #112]	; (8002780 <MX_TIM3_Init+0xe4>)
 8002710:	f005 f85a 	bl	80077c8 <HAL_TIM_ConfigClockSource>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800271a:	f7ff f921 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800271e:	4818      	ldr	r0, [pc, #96]	; (8002780 <MX_TIM3_Init+0xe4>)
 8002720:	f004 fda6 	bl	8007270 <HAL_TIM_PWM_Init>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800272a:	f7ff f919 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800272e:	2300      	movs	r3, #0
 8002730:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002732:	2300      	movs	r3, #0
 8002734:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002736:	f107 0320 	add.w	r3, r7, #32
 800273a:	4619      	mov	r1, r3
 800273c:	4810      	ldr	r0, [pc, #64]	; (8002780 <MX_TIM3_Init+0xe4>)
 800273e:	f005 fbdf 	bl	8007f00 <HAL_TIMEx_MasterConfigSynchronization>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002748:	f7ff f90a 	bl	8001960 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800274c:	2360      	movs	r3, #96	; 0x60
 800274e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800275c:	1d3b      	adds	r3, r7, #4
 800275e:	2200      	movs	r2, #0
 8002760:	4619      	mov	r1, r3
 8002762:	4807      	ldr	r0, [pc, #28]	; (8002780 <MX_TIM3_Init+0xe4>)
 8002764:	f004 ff6e 	bl	8007644 <HAL_TIM_PWM_ConfigChannel>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800276e:	f7ff f8f7 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002772:	4803      	ldr	r0, [pc, #12]	; (8002780 <MX_TIM3_Init+0xe4>)
 8002774:	f000 f8b2 	bl	80028dc <HAL_TIM_MspPostInit>

}
 8002778:	bf00      	nop
 800277a:	3738      	adds	r7, #56	; 0x38
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20000664 	.word	0x20000664
 8002784:	40000400 	.word	0x40000400

08002788 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800278e:	f107 0308 	add.w	r3, r7, #8
 8002792:	2200      	movs	r2, #0
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	605a      	str	r2, [r3, #4]
 8002798:	609a      	str	r2, [r3, #8]
 800279a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800279c:	463b      	mov	r3, r7
 800279e:	2200      	movs	r2, #0
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80027a4:	4b1d      	ldr	r3, [pc, #116]	; (800281c <MX_TIM4_Init+0x94>)
 80027a6:	4a1e      	ldr	r2, [pc, #120]	; (8002820 <MX_TIM4_Init+0x98>)
 80027a8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 80027aa:	4b1c      	ldr	r3, [pc, #112]	; (800281c <MX_TIM4_Init+0x94>)
 80027ac:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80027b0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027b2:	4b1a      	ldr	r3, [pc, #104]	; (800281c <MX_TIM4_Init+0x94>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 39;
 80027b8:	4b18      	ldr	r3, [pc, #96]	; (800281c <MX_TIM4_Init+0x94>)
 80027ba:	2227      	movs	r2, #39	; 0x27
 80027bc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027be:	4b17      	ldr	r3, [pc, #92]	; (800281c <MX_TIM4_Init+0x94>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027c4:	4b15      	ldr	r3, [pc, #84]	; (800281c <MX_TIM4_Init+0x94>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80027ca:	4814      	ldr	r0, [pc, #80]	; (800281c <MX_TIM4_Init+0x94>)
 80027cc:	f004 fcae 	bl	800712c <HAL_TIM_Base_Init>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80027d6:	f7ff f8c3 	bl	8001960 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80027e0:	f107 0308 	add.w	r3, r7, #8
 80027e4:	4619      	mov	r1, r3
 80027e6:	480d      	ldr	r0, [pc, #52]	; (800281c <MX_TIM4_Init+0x94>)
 80027e8:	f004 ffee 	bl	80077c8 <HAL_TIM_ConfigClockSource>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80027f2:	f7ff f8b5 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027f6:	2300      	movs	r3, #0
 80027f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027fa:	2300      	movs	r3, #0
 80027fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027fe:	463b      	mov	r3, r7
 8002800:	4619      	mov	r1, r3
 8002802:	4806      	ldr	r0, [pc, #24]	; (800281c <MX_TIM4_Init+0x94>)
 8002804:	f005 fb7c 	bl	8007f00 <HAL_TIMEx_MasterConfigSynchronization>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800280e:	f7ff f8a7 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002812:	bf00      	nop
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	200006ac 	.word	0x200006ac
 8002820:	40000800 	.word	0x40000800

08002824 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002834:	d114      	bne.n	8002860 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002836:	4b26      	ldr	r3, [pc, #152]	; (80028d0 <HAL_TIM_Base_MspInit+0xac>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	4a25      	ldr	r2, [pc, #148]	; (80028d0 <HAL_TIM_Base_MspInit+0xac>)
 800283c:	f043 0301 	orr.w	r3, r3, #1
 8002840:	61d3      	str	r3, [r2, #28]
 8002842:	4b23      	ldr	r3, [pc, #140]	; (80028d0 <HAL_TIM_Base_MspInit+0xac>)
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800284e:	2200      	movs	r2, #0
 8002850:	2100      	movs	r1, #0
 8002852:	201c      	movs	r0, #28
 8002854:	f000 fef9 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002858:	201c      	movs	r0, #28
 800285a:	f000 ff12 	bl	8003682 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800285e:	e032      	b.n	80028c6 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM3)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a1b      	ldr	r2, [pc, #108]	; (80028d4 <HAL_TIM_Base_MspInit+0xb0>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d114      	bne.n	8002894 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800286a:	4b19      	ldr	r3, [pc, #100]	; (80028d0 <HAL_TIM_Base_MspInit+0xac>)
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	4a18      	ldr	r2, [pc, #96]	; (80028d0 <HAL_TIM_Base_MspInit+0xac>)
 8002870:	f043 0302 	orr.w	r3, r3, #2
 8002874:	61d3      	str	r3, [r2, #28]
 8002876:	4b16      	ldr	r3, [pc, #88]	; (80028d0 <HAL_TIM_Base_MspInit+0xac>)
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	613b      	str	r3, [r7, #16]
 8002880:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002882:	2200      	movs	r2, #0
 8002884:	2100      	movs	r1, #0
 8002886:	201d      	movs	r0, #29
 8002888:	f000 fedf 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800288c:	201d      	movs	r0, #29
 800288e:	f000 fef8 	bl	8003682 <HAL_NVIC_EnableIRQ>
}
 8002892:	e018      	b.n	80028c6 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM4)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a0f      	ldr	r2, [pc, #60]	; (80028d8 <HAL_TIM_Base_MspInit+0xb4>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d113      	bne.n	80028c6 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800289e:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <HAL_TIM_Base_MspInit+0xac>)
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	4a0b      	ldr	r2, [pc, #44]	; (80028d0 <HAL_TIM_Base_MspInit+0xac>)
 80028a4:	f043 0304 	orr.w	r3, r3, #4
 80028a8:	61d3      	str	r3, [r2, #28]
 80028aa:	4b09      	ldr	r3, [pc, #36]	; (80028d0 <HAL_TIM_Base_MspInit+0xac>)
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80028b6:	2200      	movs	r2, #0
 80028b8:	2100      	movs	r1, #0
 80028ba:	201e      	movs	r0, #30
 80028bc:	f000 fec5 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80028c0:	201e      	movs	r0, #30
 80028c2:	f000 fede 	bl	8003682 <HAL_NVIC_EnableIRQ>
}
 80028c6:	bf00      	nop
 80028c8:	3718      	adds	r7, #24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40021000 	.word	0x40021000
 80028d4:	40000400 	.word	0x40000400
 80028d8:	40000800 	.word	0x40000800

080028dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e4:	f107 0310 	add.w	r3, r7, #16
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028fa:	d118      	bne.n	800292e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028fc:	4b1c      	ldr	r3, [pc, #112]	; (8002970 <HAL_TIM_MspPostInit+0x94>)
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	4a1b      	ldr	r2, [pc, #108]	; (8002970 <HAL_TIM_MspPostInit+0x94>)
 8002902:	f043 0304 	orr.w	r3, r3, #4
 8002906:	6193      	str	r3, [r2, #24]
 8002908:	4b19      	ldr	r3, [pc, #100]	; (8002970 <HAL_TIM_MspPostInit+0x94>)
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	f003 0304 	and.w	r3, r3, #4
 8002910:	60fb      	str	r3, [r7, #12]
 8002912:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = STEP1_Pin;
 8002914:	2301      	movs	r3, #1
 8002916:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002918:	2302      	movs	r3, #2
 800291a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291c:	2302      	movs	r3, #2
 800291e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP1_GPIO_Port, &GPIO_InitStruct);
 8002920:	f107 0310 	add.w	r3, r7, #16
 8002924:	4619      	mov	r1, r3
 8002926:	4813      	ldr	r0, [pc, #76]	; (8002974 <HAL_TIM_MspPostInit+0x98>)
 8002928:	f001 f974 	bl	8003c14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800292c:	e01c      	b.n	8002968 <HAL_TIM_MspPostInit+0x8c>
  else if(timHandle->Instance==TIM3)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a11      	ldr	r2, [pc, #68]	; (8002978 <HAL_TIM_MspPostInit+0x9c>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d117      	bne.n	8002968 <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002938:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <HAL_TIM_MspPostInit+0x94>)
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	4a0c      	ldr	r2, [pc, #48]	; (8002970 <HAL_TIM_MspPostInit+0x94>)
 800293e:	f043 0304 	orr.w	r3, r3, #4
 8002942:	6193      	str	r3, [r2, #24]
 8002944:	4b0a      	ldr	r3, [pc, #40]	; (8002970 <HAL_TIM_MspPostInit+0x94>)
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f003 0304 	and.w	r3, r3, #4
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STEP2_Pin;
 8002950:	2340      	movs	r3, #64	; 0x40
 8002952:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002954:	2302      	movs	r3, #2
 8002956:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002958:	2302      	movs	r3, #2
 800295a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP2_GPIO_Port, &GPIO_InitStruct);
 800295c:	f107 0310 	add.w	r3, r7, #16
 8002960:	4619      	mov	r1, r3
 8002962:	4804      	ldr	r0, [pc, #16]	; (8002974 <HAL_TIM_MspPostInit+0x98>)
 8002964:	f001 f956 	bl	8003c14 <HAL_GPIO_Init>
}
 8002968:	bf00      	nop
 800296a:	3720      	adds	r7, #32
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40021000 	.word	0x40021000
 8002974:	40010800 	.word	0x40010800
 8002978:	40000400 	.word	0x40000400

0800297c <uart_interface_init>:
extern uart_interface_typedef uart_interface;



void uart_interface_init(uart_interface_typedef* uart_int, UART_HandleTypeDef *huart, DMA_HandleTypeDef* hdma_usart_rx,
		user_function_typedef* functions_array, uint8_t num_functions){
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
 8002988:	603b      	str	r3, [r7, #0]

	__HAL_DMA_DISABLE_IT(hdma_usart_rx, DMA_IT_HT); //disable half transfer DMA interrupt
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 0204 	bic.w	r2, r2, #4
 8002998:	601a      	str	r2, [r3, #0]

	uart_int->huart = huart;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	601a      	str	r2, [r3, #0]
	uart_int->received_command_size = 0;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f8a3 2184 	strh.w	r2, [r3, #388]	; 0x184
	uart_int->command_received_flag = 0;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
	uart_int->functions_array = functions_array;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	uart_int->num_functions = num_functions;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	7e3a      	ldrb	r2, [r7, #24]
 80029bc:	f883 218c 	strb.w	r2, [r3, #396]	; 0x18c
	uart_int->uart_tx_ready = 1;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
	uart_int->queue_empty = 1;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e


}
 80029d0:	bf00      	nop
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr

080029da <start_uart_interface>:


void start_uart_interface(uart_interface_typedef* uart_int){
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
	HAL_UARTEx_ReceiveToIdle_DMA(uart_int->huart, uart_int->receive_buffer, BUFFER_SIZE_RX);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6818      	ldr	r0, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3304      	adds	r3, #4
 80029ea:	2280      	movs	r2, #128	; 0x80
 80029ec:	4619      	mov	r1, r3
 80029ee:	f005 fbb7 	bl	8008160 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80029f2:	bf00      	nop
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <uart_send>:


void uart_send(uart_interface_typedef* uart_int, uint8_t* buffer, uint16_t size, bool add_to_queue){
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b084      	sub	sp, #16
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	60f8      	str	r0, [r7, #12]
 8002a02:	60b9      	str	r1, [r7, #8]
 8002a04:	4611      	mov	r1, r2
 8002a06:	461a      	mov	r2, r3
 8002a08:	460b      	mov	r3, r1
 8002a0a:	80fb      	strh	r3, [r7, #6]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	717b      	strb	r3, [r7, #5]
	if(size < BUFFER_SIZE_TX){
 8002a10:	88fb      	ldrh	r3, [r7, #6]
 8002a12:	2bff      	cmp	r3, #255	; 0xff
 8002a14:	d833      	bhi.n	8002a7e <uart_send+0x84>
		if(uart_int->uart_tx_ready){
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f893 3187 	ldrb.w	r3, [r3, #391]	; 0x187
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d013      	beq.n	8002a4a <uart_send+0x50>
			uart_int->uart_tx_ready = 0;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
			memcpy(uart_int->transmit_buffer, buffer, size);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	3384      	adds	r3, #132	; 0x84
 8002a2e:	88fa      	ldrh	r2, [r7, #6]
 8002a30:	68b9      	ldr	r1, [r7, #8]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f008 f820 	bl	800aa78 <memcpy>
			HAL_UART_Transmit_DMA(uart_int->huart, uart_int->transmit_buffer, size);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6818      	ldr	r0, [r3, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	3384      	adds	r3, #132	; 0x84
 8002a40:	88fa      	ldrh	r2, [r7, #6]
 8002a42:	4619      	mov	r1, r3
 8002a44:	f005 fb1c 	bl	8008080 <HAL_UART_Transmit_DMA>
			memcpy(uart_int->queue, buffer, size);
			uart_int->queue_data_size = size;
			uart_int->queue_empty = 0;
		}
	}
}
 8002a48:	e019      	b.n	8002a7e <uart_send+0x84>
		else if(add_to_queue && uart_int->queue_empty){
 8002a4a:	797b      	ldrb	r3, [r7, #5]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d016      	beq.n	8002a7e <uart_send+0x84>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f893 328e 	ldrb.w	r3, [r3, #654]	; 0x28e
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d010      	beq.n	8002a7e <uart_send+0x84>
			memcpy(uart_int->queue, buffer, size);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f203 138d 	addw	r3, r3, #397	; 0x18d
 8002a62:	88fa      	ldrh	r2, [r7, #6]
 8002a64:	68b9      	ldr	r1, [r7, #8]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f008 f806 	bl	800aa78 <memcpy>
			uart_int->queue_data_size = size;
 8002a6c:	88fb      	ldrh	r3, [r7, #6]
 8002a6e:	b2da      	uxtb	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f883 228d 	strb.w	r2, [r3, #653]	; 0x28d
			uart_int->queue_empty = 0;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
}
 8002a7e:	bf00      	nop
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <HAL_UARTEx_RxEventCallback>:

/*
 * command received interrupt
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	807b      	strh	r3, [r7, #2]
    if(huart->Instance == uart_interface.huart->Instance)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	4b08      	ldr	r3, [pc, #32]	; (8002abc <HAL_UARTEx_RxEventCallback+0x34>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d107      	bne.n	8002ab2 <HAL_UARTEx_RxEventCallback+0x2a>
    {
    	uart_interface.command_received_flag = 1;
 8002aa2:	4b06      	ldr	r3, [pc, #24]	; (8002abc <HAL_UARTEx_RxEventCallback+0x34>)
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
    	uart_interface.received_command_size = Size;
 8002aaa:	4a04      	ldr	r2, [pc, #16]	; (8002abc <HAL_UARTEx_RxEventCallback+0x34>)
 8002aac:	887b      	ldrh	r3, [r7, #2]
 8002aae:	f8a2 3184 	strh.w	r3, [r2, #388]	; 0x184

    }
}
 8002ab2:	bf00      	nop
 8002ab4:	370c      	adds	r7, #12
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr
 8002abc:	20000310 	.word	0x20000310

08002ac0 <HAL_UART_TxCpltCallback>:

/*
 * transnmit completed, if there is element in queue buffer send it, otherwise set uart transmit to ready
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == uart_interface.huart->Instance){
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	4b19      	ldr	r3, [pc, #100]	; (8002b34 <HAL_UART_TxCpltCallback+0x74>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d129      	bne.n	8002b2a <HAL_UART_TxCpltCallback+0x6a>
		if(uart_interface.queue_empty == 0){
 8002ad6:	4b17      	ldr	r3, [pc, #92]	; (8002b34 <HAL_UART_TxCpltCallback+0x74>)
 8002ad8:	f893 328e 	ldrb.w	r3, [r3, #654]	; 0x28e
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	f083 0301 	eor.w	r3, r3, #1
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d01c      	beq.n	8002b22 <HAL_UART_TxCpltCallback+0x62>
			memcpy(uart_interface.transmit_buffer, uart_interface.queue, uart_interface.queue_data_size);
 8002ae8:	4b12      	ldr	r3, [pc, #72]	; (8002b34 <HAL_UART_TxCpltCallback+0x74>)
 8002aea:	f893 328d 	ldrb.w	r3, [r3, #653]	; 0x28d
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	461a      	mov	r2, r3
 8002af2:	4911      	ldr	r1, [pc, #68]	; (8002b38 <HAL_UART_TxCpltCallback+0x78>)
 8002af4:	4811      	ldr	r0, [pc, #68]	; (8002b3c <HAL_UART_TxCpltCallback+0x7c>)
 8002af6:	f007 ffbf 	bl	800aa78 <memcpy>
			HAL_UART_Transmit_DMA(uart_interface.huart, uart_interface.transmit_buffer, uart_interface.queue_data_size);
 8002afa:	4b0e      	ldr	r3, [pc, #56]	; (8002b34 <HAL_UART_TxCpltCallback+0x74>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a0d      	ldr	r2, [pc, #52]	; (8002b34 <HAL_UART_TxCpltCallback+0x74>)
 8002b00:	f892 228d 	ldrb.w	r2, [r2, #653]	; 0x28d
 8002b04:	b2d2      	uxtb	r2, r2
 8002b06:	b292      	uxth	r2, r2
 8002b08:	490c      	ldr	r1, [pc, #48]	; (8002b3c <HAL_UART_TxCpltCallback+0x7c>)
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f005 fab8 	bl	8008080 <HAL_UART_Transmit_DMA>
			uart_interface.queue_empty = 1;
 8002b10:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <HAL_UART_TxCpltCallback+0x74>)
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
			uart_interface.uart_tx_ready = 0;
 8002b18:	4b06      	ldr	r3, [pc, #24]	; (8002b34 <HAL_UART_TxCpltCallback+0x74>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
		}
		else{
			uart_interface.uart_tx_ready = 1;
		}
	}
}
 8002b20:	e003      	b.n	8002b2a <HAL_UART_TxCpltCallback+0x6a>
			uart_interface.uart_tx_ready = 1;
 8002b22:	4b04      	ldr	r3, [pc, #16]	; (8002b34 <HAL_UART_TxCpltCallback+0x74>)
 8002b24:	2201      	movs	r2, #1
 8002b26:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000310 	.word	0x20000310
 8002b38:	2000049d 	.word	0x2000049d
 8002b3c:	20000394 	.word	0x20000394

08002b40 <execute_received_command>:


int8_t execute_received_command(uart_interface_typedef* uart_int){
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b0a4      	sub	sp, #144	; 0x90
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
	if(!uart_int->command_received_flag) return 0;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f893 3186 	ldrb.w	r3, [r3, #390]	; 0x186
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	f083 0301 	eor.w	r3, r3, #1
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <execute_received_command+0x1e>
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	e12c      	b.n	8002db8 <execute_received_command+0x278>

	uart_int->command_received_flag = 0;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
	char function_code[FUNCTION_CODE_MAX_LENGTH];
	char args[MAX_NUM_ARGS][ARG_MAX_LENGTH];


	// parse function code
	uint8_t idx = 0;
 8002b66:	2300      	movs	r3, #0
 8002b68:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	for(int i = 0; i < uart_int->received_command_size || i < FUNCTION_CODE_MAX_LENGTH; i++){
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b72:	e031      	b.n	8002bd8 <execute_received_command+0x98>
		idx ++;
 8002b74:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002b78:	3301      	adds	r3, #1
 8002b7a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		char elem = uart_int->receive_buffer[i];
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b84:	4413      	add	r3, r2
 8002b86:	3304      	adds	r3, #4
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
		if(elem == '\0' || elem == '\r' || elem == '\n' || elem == '('){
 8002b8e:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00b      	beq.n	8002bae <execute_received_command+0x6e>
 8002b96:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002b9a:	2b0d      	cmp	r3, #13
 8002b9c:	d007      	beq.n	8002bae <execute_received_command+0x6e>
 8002b9e:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002ba2:	2b0a      	cmp	r3, #10
 8002ba4:	d003      	beq.n	8002bae <execute_received_command+0x6e>
 8002ba6:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002baa:	2b28      	cmp	r3, #40	; 0x28
 8002bac:	d107      	bne.n	8002bbe <execute_received_command+0x7e>
			function_code[i] = '\0';
 8002bae:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8002bb2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002bb6:	4413      	add	r3, r2
 8002bb8:	2200      	movs	r2, #0
 8002bba:	701a      	strb	r2, [r3, #0]
			break;
 8002bbc:	e018      	b.n	8002bf0 <execute_received_command+0xb0>
		}
		else function_code[i] = elem;
 8002bbe:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8002bc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002bc6:	4413      	add	r3, r2
 8002bc8:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
 8002bcc:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < uart_int->received_command_size || i < FUNCTION_CODE_MAX_LENGTH; i++){
 8002bce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f8b3 3184 	ldrh.w	r3, [r3, #388]	; 0x184
 8002bde:	461a      	mov	r2, r3
 8002be0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002be4:	4293      	cmp	r3, r2
 8002be6:	dbc5      	blt.n	8002b74 <execute_received_command+0x34>
 8002be8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002bec:	2b0f      	cmp	r3, #15
 8002bee:	ddc1      	ble.n	8002b74 <execute_received_command+0x34>
	}


	//parse arguments
	bool no_args = 1;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	uint8_t arg_len = 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
	uint8_t arg_counter = 0;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
	for(int i = idx; i < uart_int->received_command_size; i++)
 8002c02:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002c06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002c0a:	e071      	b.n	8002cf0 <execute_received_command+0x1b0>
	{
		if(arg_counter >= MAX_NUM_ARGS || arg_len >= ARG_MAX_LENGTH) return -1; //error, to many argumenst/to long argument
 8002c0c:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8002c10:	2b07      	cmp	r3, #7
 8002c12:	d803      	bhi.n	8002c1c <execute_received_command+0xdc>
 8002c14:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8002c18:	2b0b      	cmp	r3, #11
 8002c1a:	d902      	bls.n	8002c22 <execute_received_command+0xe2>
 8002c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c20:	e0ca      	b.n	8002db8 <execute_received_command+0x278>

		char elem = uart_int->receive_buffer[i];
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002c28:	4413      	add	r3, r2
 8002c2a:	3304      	adds	r3, #4
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
		if(elem == '\0' || elem == '\r' || elem == '\n') return -1; //error, commands ends with ')'
 8002c32:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d007      	beq.n	8002c4a <execute_received_command+0x10a>
 8002c3a:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8002c3e:	2b0d      	cmp	r3, #13
 8002c40:	d003      	beq.n	8002c4a <execute_received_command+0x10a>
 8002c42:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8002c46:	2b0a      	cmp	r3, #10
 8002c48:	d102      	bne.n	8002c50 <execute_received_command+0x110>
 8002c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c4e:	e0b3      	b.n	8002db8 <execute_received_command+0x278>

		else if(elem == ')'){
 8002c50:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8002c54:	2b29      	cmp	r3, #41	; 0x29
 8002c56:	d10e      	bne.n	8002c76 <execute_received_command+0x136>
			args[arg_counter][arg_len] = '\0';
 8002c58:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 8002c5c:	f897 1086 	ldrb.w	r1, [r7, #134]	; 0x86
 8002c60:	4613      	mov	r3, r2
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	4413      	add	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	3390      	adds	r3, #144	; 0x90
 8002c6a:	443b      	add	r3, r7
 8002c6c:	440b      	add	r3, r1
 8002c6e:	3b88      	subs	r3, #136	; 0x88
 8002c70:	2200      	movs	r2, #0
 8002c72:	701a      	strb	r2, [r3, #0]
			break;
 8002c74:	e044      	b.n	8002d00 <execute_received_command+0x1c0>
		}
		else if(elem == ','){
 8002c76:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8002c7a:	2b2c      	cmp	r3, #44	; 0x2c
 8002c7c:	d116      	bne.n	8002cac <execute_received_command+0x16c>
			args[arg_counter][arg_len] = '\0';
 8002c7e:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 8002c82:	f897 1086 	ldrb.w	r1, [r7, #134]	; 0x86
 8002c86:	4613      	mov	r3, r2
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	4413      	add	r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	3390      	adds	r3, #144	; 0x90
 8002c90:	443b      	add	r3, r7
 8002c92:	440b      	add	r3, r1
 8002c94:	3b88      	subs	r3, #136	; 0x88
 8002c96:	2200      	movs	r2, #0
 8002c98:	701a      	strb	r2, [r3, #0]
			arg_counter++;
 8002c9a:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
			arg_len = 0;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8002caa:	e01c      	b.n	8002ce6 <execute_received_command+0x1a6>
		}
		else if(elem == ' '){
 8002cac:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8002cb0:	2b20      	cmp	r3, #32
 8002cb2:	d017      	beq.n	8002ce4 <execute_received_command+0x1a4>
			continue;
		}
		else{
			no_args = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
			args[arg_counter][arg_len] = elem;
 8002cba:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 8002cbe:	f897 1086 	ldrb.w	r1, [r7, #134]	; 0x86
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	4413      	add	r3, r2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	3390      	adds	r3, #144	; 0x90
 8002ccc:	443b      	add	r3, r7
 8002cce:	440b      	add	r3, r1
 8002cd0:	3b88      	subs	r3, #136	; 0x88
 8002cd2:	f897 207a 	ldrb.w	r2, [r7, #122]	; 0x7a
 8002cd6:	701a      	strb	r2, [r3, #0]
			arg_len ++;
 8002cd8:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8002cdc:	3301      	adds	r3, #1
 8002cde:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8002ce2:	e000      	b.n	8002ce6 <execute_received_command+0x1a6>
			continue;
 8002ce4:	bf00      	nop
	for(int i = idx; i < uart_int->received_command_size; i++)
 8002ce6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002cea:	3301      	adds	r3, #1
 8002cec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f8b3 3184 	ldrh.w	r3, [r3, #388]	; 0x184
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	db85      	blt.n	8002c0c <execute_received_command+0xcc>
		}
	}
	if(!no_args) arg_counter++;
 8002d00:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002d04:	f083 0301 	eor.w	r3, r3, #1
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d004      	beq.n	8002d18 <execute_received_command+0x1d8>
 8002d0e:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8002d12:	3301      	adds	r3, #1
 8002d14:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85

	if(strcmp(function_code, "help") == 0){
 8002d18:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002d1c:	4928      	ldr	r1, [pc, #160]	; (8002dc0 <execute_received_command+0x280>)
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7fd fa16 	bl	8000150 <strcmp>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d104      	bne.n	8002d34 <execute_received_command+0x1f4>
		help(uart_int);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f84a 	bl	8002dc4 <help>
		return 1;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e041      	b.n	8002db8 <execute_received_command+0x278>
	}


	//run received function
	for(int i = 0; i < uart_int->num_functions; i++){
 8002d34:	2300      	movs	r3, #0
 8002d36:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002d38:	e033      	b.n	8002da2 <execute_received_command+0x262>
		if(strcmp(function_code, uart_int->functions_array[i].function_code) == 0){
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f8d3 1188 	ldr.w	r1, [r3, #392]	; 0x188
 8002d40:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002d42:	4613      	mov	r3, r2
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	4413      	add	r3, r2
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	440b      	add	r3, r1
 8002d4c:	1d1a      	adds	r2, r3, #4
 8002d4e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002d52:	4611      	mov	r1, r2
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fd f9fb 	bl	8000150 <strcmp>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d11d      	bne.n	8002d9c <execute_received_command+0x25c>
			if(uart_int->functions_array[i].num_args == arg_counter){
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f8d3 1188 	ldr.w	r1, [r3, #392]	; 0x188
 8002d66:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002d68:	4613      	mov	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	4413      	add	r3, r2
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	440b      	add	r3, r1
 8002d72:	7d1b      	ldrb	r3, [r3, #20]
 8002d74:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d11a      	bne.n	8002db2 <execute_received_command+0x272>
				(*uart_int->functions_array[i].function_pointer)(args);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f8d3 1188 	ldr.w	r1, [r3, #392]	; 0x188
 8002d82:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002d84:	4613      	mov	r3, r2
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	4413      	add	r3, r2
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	440b      	add	r3, r1
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f107 0208 	add.w	r2, r7, #8
 8002d94:	4610      	mov	r0, r2
 8002d96:	4798      	blx	r3
				return 1;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e00d      	b.n	8002db8 <execute_received_command+0x278>
	for(int i = 0; i < uart_int->num_functions; i++){
 8002d9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002d9e:	3301      	adds	r3, #1
 8002da0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f893 318c 	ldrb.w	r3, [r3, #396]	; 0x18c
 8002da8:	461a      	mov	r2, r3
 8002daa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002dac:	4293      	cmp	r3, r2
 8002dae:	dbc4      	blt.n	8002d3a <execute_received_command+0x1fa>
 8002db0:	e000      	b.n	8002db4 <execute_received_command+0x274>
			}
			break;
 8002db2:	bf00      	nop
		}
	}
	return -1;
 8002db4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3790      	adds	r7, #144	; 0x90
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	0800d410 	.word	0x0800d410

08002dc4 <help>:

/*
 * send "help" command to stm, stm will transmit avaible commands and number of arguments for each command
 */

void help(uart_interface_typedef* uart_int){
 8002dc4:	b5b0      	push	{r4, r5, r7, lr}
 8002dc6:	b0c8      	sub	sp, #288	; 0x120
 8002dc8:	af02      	add	r7, sp, #8
 8002dca:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002dce:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002dd2:	6018      	str	r0, [r3, #0]
	uint8_t offset = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	uint8_t buffer[BUFFER_SIZE_TX];
	for (int i = 0; i < uart_int->num_functions; i++) {
 8002dda:	2300      	movs	r3, #0
 8002ddc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002de0:	e041      	b.n	8002e66 <help+0xa2>
		int16_t written = snprintf((char*)(buffer + offset), BUFFER_SIZE_TX - offset,
 8002de2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002de6:	f107 020c 	add.w	r2, r7, #12
 8002dea:	18d0      	adds	r0, r2, r3
 8002dec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002df0:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002df4:	461d      	mov	r5, r3
							   "%s - num_args: %d\n",
							   uart_int->functions_array[i].function_code,
 8002df6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002dfa:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f8d3 1188 	ldr.w	r1, [r3, #392]	; 0x188
 8002e04:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002e08:	4613      	mov	r3, r2
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	4413      	add	r3, r2
 8002e0e:	00db      	lsls	r3, r3, #3
 8002e10:	440b      	add	r3, r1
 8002e12:	1d1c      	adds	r4, r3, #4
							   uart_int->functions_array[i].num_args);
 8002e14:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002e18:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f8d3 1188 	ldr.w	r1, [r3, #392]	; 0x188
 8002e22:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002e26:	4613      	mov	r3, r2
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	4413      	add	r3, r2
 8002e2c:	00db      	lsls	r3, r3, #3
 8002e2e:	440b      	add	r3, r1
 8002e30:	7d1b      	ldrb	r3, [r3, #20]
		int16_t written = snprintf((char*)(buffer + offset), BUFFER_SIZE_TX - offset,
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	4623      	mov	r3, r4
 8002e36:	4a1c      	ldr	r2, [pc, #112]	; (8002ea8 <help+0xe4>)
 8002e38:	4629      	mov	r1, r5
 8002e3a:	f007 fc73 	bl	800a724 <sniprintf>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		if (written < 0 || offset >= BUFFER_SIZE_TX){
 8002e44:	f9b7 310e 	ldrsh.w	r3, [r7, #270]	; 0x10e
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	db19      	blt.n	8002e80 <help+0xbc>
			break;
		}

		offset += written;
 8002e4c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002e56:	4413      	add	r3, r2
 8002e58:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	for (int i = 0; i < uart_int->num_functions; i++) {
 8002e5c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e60:	3301      	adds	r3, #1
 8002e62:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002e66:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002e6a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f893 318c 	ldrb.w	r3, [r3, #396]	; 0x18c
 8002e74:	461a      	mov	r2, r3
 8002e76:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	dbb1      	blt.n	8002de2 <help+0x1e>
 8002e7e:	e000      	b.n	8002e82 <help+0xbe>
			break;
 8002e80:	bf00      	nop
	}
	uart_send(uart_int, buffer, offset, 1);
 8002e82:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	f107 010c 	add.w	r1, r7, #12
 8002e8c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002e90:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8002e94:	2301      	movs	r3, #1
 8002e96:	6800      	ldr	r0, [r0, #0]
 8002e98:	f7ff fdaf 	bl	80029fa <uart_send>
}
 8002e9c:	bf00      	nop
 8002e9e:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	0800d418 	.word	0x0800d418

08002eac <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002eb0:	4b11      	ldr	r3, [pc, #68]	; (8002ef8 <MX_USART1_UART_Init+0x4c>)
 8002eb2:	4a12      	ldr	r2, [pc, #72]	; (8002efc <MX_USART1_UART_Init+0x50>)
 8002eb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 8002eb6:	4b10      	ldr	r3, [pc, #64]	; (8002ef8 <MX_USART1_UART_Init+0x4c>)
 8002eb8:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8002ebc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ebe:	4b0e      	ldr	r3, [pc, #56]	; (8002ef8 <MX_USART1_UART_Init+0x4c>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <MX_USART1_UART_Init+0x4c>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002eca:	4b0b      	ldr	r3, [pc, #44]	; (8002ef8 <MX_USART1_UART_Init+0x4c>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ed0:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <MX_USART1_UART_Init+0x4c>)
 8002ed2:	220c      	movs	r2, #12
 8002ed4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ed6:	4b08      	ldr	r3, [pc, #32]	; (8002ef8 <MX_USART1_UART_Init+0x4c>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002edc:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <MX_USART1_UART_Init+0x4c>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ee2:	4805      	ldr	r0, [pc, #20]	; (8002ef8 <MX_USART1_UART_Init+0x4c>)
 8002ee4:	f005 f87c 	bl	8007fe0 <HAL_UART_Init>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002eee:	f7fe fd37 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ef2:	bf00      	nop
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	200006f4 	.word	0x200006f4
 8002efc:	40013800 	.word	0x40013800

08002f00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f08:	f107 0310 	add.w	r3, r7, #16
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	605a      	str	r2, [r3, #4]
 8002f12:	609a      	str	r2, [r3, #8]
 8002f14:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a47      	ldr	r2, [pc, #284]	; (8003038 <HAL_UART_MspInit+0x138>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	f040 8086 	bne.w	800302e <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f22:	4b46      	ldr	r3, [pc, #280]	; (800303c <HAL_UART_MspInit+0x13c>)
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	4a45      	ldr	r2, [pc, #276]	; (800303c <HAL_UART_MspInit+0x13c>)
 8002f28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f2c:	6193      	str	r3, [r2, #24]
 8002f2e:	4b43      	ldr	r3, [pc, #268]	; (800303c <HAL_UART_MspInit+0x13c>)
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f36:	60fb      	str	r3, [r7, #12]
 8002f38:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f3a:	4b40      	ldr	r3, [pc, #256]	; (800303c <HAL_UART_MspInit+0x13c>)
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	4a3f      	ldr	r2, [pc, #252]	; (800303c <HAL_UART_MspInit+0x13c>)
 8002f40:	f043 0304 	orr.w	r3, r3, #4
 8002f44:	6193      	str	r3, [r2, #24]
 8002f46:	4b3d      	ldr	r3, [pc, #244]	; (800303c <HAL_UART_MspInit+0x13c>)
 8002f48:	699b      	ldr	r3, [r3, #24]
 8002f4a:	f003 0304 	and.w	r3, r3, #4
 8002f4e:	60bb      	str	r3, [r7, #8]
 8002f50:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f60:	f107 0310 	add.w	r3, r7, #16
 8002f64:	4619      	mov	r1, r3
 8002f66:	4836      	ldr	r0, [pc, #216]	; (8003040 <HAL_UART_MspInit+0x140>)
 8002f68:	f000 fe54 	bl	8003c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f72:	2300      	movs	r3, #0
 8002f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f76:	2300      	movs	r3, #0
 8002f78:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f7a:	f107 0310 	add.w	r3, r7, #16
 8002f7e:	4619      	mov	r1, r3
 8002f80:	482f      	ldr	r0, [pc, #188]	; (8003040 <HAL_UART_MspInit+0x140>)
 8002f82:	f000 fe47 	bl	8003c14 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002f86:	4b2f      	ldr	r3, [pc, #188]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002f88:	4a2f      	ldr	r2, [pc, #188]	; (8003048 <HAL_UART_MspInit+0x148>)
 8002f8a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f8c:	4b2d      	ldr	r3, [pc, #180]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f92:	4b2c      	ldr	r3, [pc, #176]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f98:	4b2a      	ldr	r3, [pc, #168]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002f9a:	2280      	movs	r2, #128	; 0x80
 8002f9c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f9e:	4b29      	ldr	r3, [pc, #164]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fa4:	4b27      	ldr	r3, [pc, #156]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002faa:	4b26      	ldr	r3, [pc, #152]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002fb0:	4b24      	ldr	r3, [pc, #144]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002fb6:	4823      	ldr	r0, [pc, #140]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002fb8:	f000 fb7e 	bl	80036b8 <HAL_DMA_Init>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8002fc2:	f7fe fccd 	bl	8001960 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a1e      	ldr	r2, [pc, #120]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002fca:	63da      	str	r2, [r3, #60]	; 0x3c
 8002fcc:	4a1d      	ldr	r2, [pc, #116]	; (8003044 <HAL_UART_MspInit+0x144>)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002fd2:	4b1e      	ldr	r3, [pc, #120]	; (800304c <HAL_UART_MspInit+0x14c>)
 8002fd4:	4a1e      	ldr	r2, [pc, #120]	; (8003050 <HAL_UART_MspInit+0x150>)
 8002fd6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fd8:	4b1c      	ldr	r3, [pc, #112]	; (800304c <HAL_UART_MspInit+0x14c>)
 8002fda:	2210      	movs	r2, #16
 8002fdc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fde:	4b1b      	ldr	r3, [pc, #108]	; (800304c <HAL_UART_MspInit+0x14c>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fe4:	4b19      	ldr	r3, [pc, #100]	; (800304c <HAL_UART_MspInit+0x14c>)
 8002fe6:	2280      	movs	r2, #128	; 0x80
 8002fe8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fea:	4b18      	ldr	r3, [pc, #96]	; (800304c <HAL_UART_MspInit+0x14c>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ff0:	4b16      	ldr	r3, [pc, #88]	; (800304c <HAL_UART_MspInit+0x14c>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002ff6:	4b15      	ldr	r3, [pc, #84]	; (800304c <HAL_UART_MspInit+0x14c>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ffc:	4b13      	ldr	r3, [pc, #76]	; (800304c <HAL_UART_MspInit+0x14c>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003002:	4812      	ldr	r0, [pc, #72]	; (800304c <HAL_UART_MspInit+0x14c>)
 8003004:	f000 fb58 	bl	80036b8 <HAL_DMA_Init>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800300e:	f7fe fca7 	bl	8001960 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a0d      	ldr	r2, [pc, #52]	; (800304c <HAL_UART_MspInit+0x14c>)
 8003016:	639a      	str	r2, [r3, #56]	; 0x38
 8003018:	4a0c      	ldr	r2, [pc, #48]	; (800304c <HAL_UART_MspInit+0x14c>)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 800301e:	2200      	movs	r2, #0
 8003020:	2103      	movs	r1, #3
 8003022:	2025      	movs	r0, #37	; 0x25
 8003024:	f000 fb11 	bl	800364a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003028:	2025      	movs	r0, #37	; 0x25
 800302a:	f000 fb2a 	bl	8003682 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800302e:	bf00      	nop
 8003030:	3720      	adds	r7, #32
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40013800 	.word	0x40013800
 800303c:	40021000 	.word	0x40021000
 8003040:	40010800 	.word	0x40010800
 8003044:	2000073c 	.word	0x2000073c
 8003048:	40020058 	.word	0x40020058
 800304c:	20000780 	.word	0x20000780
 8003050:	40020044 	.word	0x40020044

08003054 <led>:
extern robot_typedef robot;




void led(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
	if(strcmp(args[0], "1") == 0){
 800305c:	490e      	ldr	r1, [pc, #56]	; (8003098 <led+0x44>)
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7fd f876 	bl	8000150 <strcmp>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d105      	bne.n	8003076 <led+0x22>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800306a:	2200      	movs	r2, #0
 800306c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003070:	480a      	ldr	r0, [pc, #40]	; (800309c <led+0x48>)
 8003072:	f000 ff53 	bl	8003f1c <HAL_GPIO_WritePin>
	}
	if(strcmp(args[0], "0") == 0){
 8003076:	490a      	ldr	r1, [pc, #40]	; (80030a0 <led+0x4c>)
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f7fd f869 	bl	8000150 <strcmp>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d105      	bne.n	8003090 <led+0x3c>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003084:	2201      	movs	r2, #1
 8003086:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800308a:	4804      	ldr	r0, [pc, #16]	; (800309c <led+0x48>)
 800308c:	f000 ff46 	bl	8003f1c <HAL_GPIO_WritePin>
	}
}
 8003090:	bf00      	nop
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	0800d42c 	.word	0x0800d42c
 800309c:	40011000 	.word	0x40011000
 80030a0:	0800d430 	.word	0x0800d430

080030a4 <comunication_test>:

void comunication_test(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b0c4      	sub	sp, #272	; 0x110
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80030ae:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80030b2:	6018      	str	r0, [r3, #0]
	uint8_t buffer[BUFFER_SIZE_TX];
	uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "Command received!!!\n");
 80030b4:	f107 030c 	add.w	r3, r7, #12
 80030b8:	4a0a      	ldr	r2, [pc, #40]	; (80030e4 <comunication_test+0x40>)
 80030ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030be:	4618      	mov	r0, r3
 80030c0:	f007 fb30 	bl	800a724 <sniprintf>
 80030c4:	4603      	mov	r3, r0
 80030c6:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uart_send(&uart_interface, buffer, size, 1);
 80030ca:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 80030ce:	f107 010c 	add.w	r1, r7, #12
 80030d2:	2301      	movs	r3, #1
 80030d4:	4804      	ldr	r0, [pc, #16]	; (80030e8 <comunication_test+0x44>)
 80030d6:	f7ff fc90 	bl	80029fa <uart_send>

}
 80030da:	bf00      	nop
 80030dc:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	0800d434 	.word	0x0800d434
 80030e8:	20000310 	.word	0x20000310

080030ec <motor_test>:


void motor_test(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b0c4      	sub	sp, #272	; 0x110
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80030f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80030fa:	6018      	str	r0, [r3, #0]
	if(robot.control_on) return;
 80030fc:	4b37      	ldr	r3, [pc, #220]	; (80031dc <motor_test+0xf0>)
 80030fe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003102:	2b00      	cmp	r3, #0
 8003104:	d165      	bne.n	80031d2 <motor_test+0xe6>
	float speed = atof(args[1]);
 8003106:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800310a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	330c      	adds	r3, #12
 8003112:	4618      	mov	r0, r3
 8003114:	f005 ff78 	bl	8009008 <atof>
 8003118:	4602      	mov	r2, r0
 800311a:	460b      	mov	r3, r1
 800311c:	4610      	mov	r0, r2
 800311e:	4619      	mov	r1, r3
 8003120:	f7fd fcdc 	bl	8000adc <__aeabi_d2f>
 8003124:	4603      	mov	r3, r0
 8003126:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	if(strcmp(args[0], "1") == 0){
 800312a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800312e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003132:	492b      	ldr	r1, [pc, #172]	; (80031e0 <motor_test+0xf4>)
 8003134:	6818      	ldr	r0, [r3, #0]
 8003136:	f7fd f80b 	bl	8000150 <strcmp>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d107      	bne.n	8003150 <motor_test+0x64>
		stepper_set_speed(robot.stepper1, speed);
 8003140:	4b26      	ldr	r3, [pc, #152]	; (80031dc <motor_test+0xf0>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 8003148:	4618      	mov	r0, r3
 800314a:	f7fe ff6d 	bl	8002028 <stepper_set_speed>
 800314e:	e041      	b.n	80031d4 <motor_test+0xe8>
	}
	else if(strcmp(args[0], "2") == 0){
 8003150:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003154:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003158:	4922      	ldr	r1, [pc, #136]	; (80031e4 <motor_test+0xf8>)
 800315a:	6818      	ldr	r0, [r3, #0]
 800315c:	f7fc fff8 	bl	8000150 <strcmp>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d107      	bne.n	8003176 <motor_test+0x8a>
		stepper_set_speed(robot.stepper2, speed);
 8003166:	4b1d      	ldr	r3, [pc, #116]	; (80031dc <motor_test+0xf0>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 800316e:	4618      	mov	r0, r3
 8003170:	f7fe ff5a 	bl	8002028 <stepper_set_speed>
 8003174:	e02e      	b.n	80031d4 <motor_test+0xe8>
	}
	else if(strcmp(args[0], "0") == 0){
 8003176:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800317a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800317e:	491a      	ldr	r1, [pc, #104]	; (80031e8 <motor_test+0xfc>)
 8003180:	6818      	ldr	r0, [r3, #0]
 8003182:	f7fc ffe5 	bl	8000150 <strcmp>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10e      	bne.n	80031aa <motor_test+0xbe>
		stepper_set_speed(robot.stepper1, speed);
 800318c:	4b13      	ldr	r3, [pc, #76]	; (80031dc <motor_test+0xf0>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 8003194:	4618      	mov	r0, r3
 8003196:	f7fe ff47 	bl	8002028 <stepper_set_speed>
		stepper_set_speed(robot.stepper2, speed);
 800319a:	4b10      	ldr	r3, [pc, #64]	; (80031dc <motor_test+0xf0>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f8d7 110c 	ldr.w	r1, [r7, #268]	; 0x10c
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7fe ff40 	bl	8002028 <stepper_set_speed>
 80031a8:	e014      	b.n	80031d4 <motor_test+0xe8>
	}
	else{
		uint8_t buffer[BUFFER_SIZE_TX];
		uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "Select motor '1' or '2' or both '0'\n");
 80031aa:	f107 0308 	add.w	r3, r7, #8
 80031ae:	4a0f      	ldr	r2, [pc, #60]	; (80031ec <motor_test+0x100>)
 80031b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031b4:	4618      	mov	r0, r3
 80031b6:	f007 fab5 	bl	800a724 <sniprintf>
 80031ba:	4603      	mov	r3, r0
 80031bc:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
		uart_send(&uart_interface, buffer, size, 1);
 80031c0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80031c4:	f107 0108 	add.w	r1, r7, #8
 80031c8:	2301      	movs	r3, #1
 80031ca:	4809      	ldr	r0, [pc, #36]	; (80031f0 <motor_test+0x104>)
 80031cc:	f7ff fc15 	bl	80029fa <uart_send>
 80031d0:	e000      	b.n	80031d4 <motor_test+0xe8>
	if(robot.control_on) return;
 80031d2:	bf00      	nop
	}
}
 80031d4:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	20000000 	.word	0x20000000
 80031e0:	0800d42c 	.word	0x0800d42c
 80031e4:	0800d44c 	.word	0x0800d44c
 80031e8:	0800d430 	.word	0x0800d430
 80031ec:	0800d450 	.word	0x0800d450
 80031f0:	20000310 	.word	0x20000310

080031f4 <motor_enable>:


void motor_enable(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b0c4      	sub	sp, #272	; 0x110
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80031fe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003202:	6018      	str	r0, [r3, #0]
	if(robot.control_on) return;
 8003204:	4b27      	ldr	r3, [pc, #156]	; (80032a4 <motor_enable+0xb0>)
 8003206:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800320a:	2b00      	cmp	r3, #0
 800320c:	d144      	bne.n	8003298 <motor_enable+0xa4>
	bool enable = 0;
 800320e:	2300      	movs	r3, #0
 8003210:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	if(strcmp(args[0], "1") == 0) enable = 1;
 8003214:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003218:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800321c:	4922      	ldr	r1, [pc, #136]	; (80032a8 <motor_enable+0xb4>)
 800321e:	6818      	ldr	r0, [r3, #0]
 8003220:	f7fc ff96 	bl	8000150 <strcmp>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d103      	bne.n	8003232 <motor_enable+0x3e>
 800322a:	2301      	movs	r3, #1
 800322c:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8003230:	e021      	b.n	8003276 <motor_enable+0x82>
	else if (strcmp(args[0], "0") == 0) enable = 0;
 8003232:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003236:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800323a:	491c      	ldr	r1, [pc, #112]	; (80032ac <motor_enable+0xb8>)
 800323c:	6818      	ldr	r0, [r3, #0]
 800323e:	f7fc ff87 	bl	8000150 <strcmp>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d103      	bne.n	8003250 <motor_enable+0x5c>
 8003248:	2300      	movs	r3, #0
 800324a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800324e:	e012      	b.n	8003276 <motor_enable+0x82>
	else{
		uint8_t buffer[BUFFER_SIZE_TX];
		uint16_t size = snprintf((char*)buffer, BUFFER_SIZE_TX, "enable must be '0' or '1'\n");
 8003250:	f107 030c 	add.w	r3, r7, #12
 8003254:	4a16      	ldr	r2, [pc, #88]	; (80032b0 <motor_enable+0xbc>)
 8003256:	f44f 7180 	mov.w	r1, #256	; 0x100
 800325a:	4618      	mov	r0, r3
 800325c:	f007 fa62 	bl	800a724 <sniprintf>
 8003260:	4603      	mov	r3, r0
 8003262:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
		uart_send(&uart_interface, buffer, size, 1);
 8003266:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
 800326a:	f107 010c 	add.w	r1, r7, #12
 800326e:	2301      	movs	r3, #1
 8003270:	4810      	ldr	r0, [pc, #64]	; (80032b4 <motor_enable+0xc0>)
 8003272:	f7ff fbc2 	bl	80029fa <uart_send>
	}
	stepper_enable(robot.stepper1, enable);
 8003276:	4b0b      	ldr	r3, [pc, #44]	; (80032a4 <motor_enable+0xb0>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f897 210f 	ldrb.w	r2, [r7, #271]	; 0x10f
 800327e:	4611      	mov	r1, r2
 8003280:	4618      	mov	r0, r3
 8003282:	f7fe fe9d 	bl	8001fc0 <stepper_enable>
	stepper_enable(robot.stepper2, enable);
 8003286:	4b07      	ldr	r3, [pc, #28]	; (80032a4 <motor_enable+0xb0>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f897 210f 	ldrb.w	r2, [r7, #271]	; 0x10f
 800328e:	4611      	mov	r1, r2
 8003290:	4618      	mov	r0, r3
 8003292:	f7fe fe95 	bl	8001fc0 <stepper_enable>
 8003296:	e000      	b.n	800329a <motor_enable+0xa6>
	if(robot.control_on) return;
 8003298:	bf00      	nop

}
 800329a:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20000000 	.word	0x20000000
 80032a8:	0800d42c 	.word	0x0800d42c
 80032ac:	0800d430 	.word	0x0800d430
 80032b0:	0800d478 	.word	0x0800d478
 80032b4:	20000310 	.word	0x20000310

080032b8 <controler_start>:


void controler_start(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
	robot.control_on = 1;
 80032c0:	4b04      	ldr	r3, [pc, #16]	; (80032d4 <controler_start+0x1c>)
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	20000000 	.word	0x20000000

080032d8 <controler_stop>:


void controler_stop(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
	robot.control_on = 0;
 80032e0:	4b04      	ldr	r3, [pc, #16]	; (80032f4 <controler_stop+0x1c>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bc80      	pop	{r7}
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	20000000 	.word	0x20000000

080032f8 <send_log>:


void send_log(char args[MAX_NUM_ARGS][ARG_MAX_LENGTH]){
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
	if(strcmp(args[0], "0") == 0){
 8003300:	490d      	ldr	r1, [pc, #52]	; (8003338 <send_log+0x40>)
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7fc ff24 	bl	8000150 <strcmp>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d104      	bne.n	8003318 <send_log+0x20>
		robot.send_log = 0;
 800330e:	4b0b      	ldr	r3, [pc, #44]	; (800333c <send_log+0x44>)
 8003310:	2200      	movs	r2, #0
 8003312:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}
	else if(strcmp(args[0], "1") == 0){
		robot.send_log = 1;
	}

}
 8003316:	e00a      	b.n	800332e <send_log+0x36>
	else if(strcmp(args[0], "1") == 0){
 8003318:	4909      	ldr	r1, [pc, #36]	; (8003340 <send_log+0x48>)
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f7fc ff18 	bl	8000150 <strcmp>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d103      	bne.n	800332e <send_log+0x36>
		robot.send_log = 1;
 8003326:	4b05      	ldr	r3, [pc, #20]	; (800333c <send_log+0x44>)
 8003328:	2201      	movs	r2, #1
 800332a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800332e:	bf00      	nop
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	0800d430 	.word	0x0800d430
 800333c:	20000000 	.word	0x20000000
 8003340:	0800d42c 	.word	0x0800d42c

08003344 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003344:	f7ff f92e 	bl	80025a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003348:	480b      	ldr	r0, [pc, #44]	; (8003378 <LoopFillZerobss+0xe>)
   ldr r1, =_edata
 800334a:	490c      	ldr	r1, [pc, #48]	; (800337c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800334c:	4a0c      	ldr	r2, [pc, #48]	; (8003380 <LoopFillZerobss+0x16>)
  movs r3, #0
 800334e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003350:	e002      	b.n	8003358 <LoopCopyDataInit>

08003352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003356:	3304      	adds	r3, #4

08003358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800335a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800335c:	d3f9      	bcc.n	8003352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800335e:	4a09      	ldr	r2, [pc, #36]	; (8003384 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003360:	4c09      	ldr	r4, [pc, #36]	; (8003388 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003364:	e001      	b.n	800336a <LoopFillZerobss>

08003366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003368:	3204      	adds	r2, #4

0800336a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800336a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800336c:	d3fb      	bcc.n	8003366 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800336e:	f007 fb4f 	bl	800aa10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003372:	f7fe f9bb 	bl	80016ec <main>
  bx lr
 8003376:	4770      	bx	lr
  ldr r0, =_sdata
 8003378:	20000000 	.word	0x20000000
   ldr r1, =_edata
 800337c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8003380:	0800d8ec 	.word	0x0800d8ec
  ldr r2, =_sbss
 8003384:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8003388:	20000914 	.word	0x20000914

0800338c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800338c:	e7fe      	b.n	800338c <ADC1_2_IRQHandler>
	...

08003390 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003394:	4b08      	ldr	r3, [pc, #32]	; (80033b8 <HAL_Init+0x28>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a07      	ldr	r2, [pc, #28]	; (80033b8 <HAL_Init+0x28>)
 800339a:	f043 0310 	orr.w	r3, r3, #16
 800339e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033a0:	2003      	movs	r0, #3
 80033a2:	f000 f947 	bl	8003634 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033a6:	2001      	movs	r0, #1
 80033a8:	f000 f808 	bl	80033bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033ac:	f7fe ff90 	bl	80022d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40022000 	.word	0x40022000

080033bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033c4:	4b12      	ldr	r3, [pc, #72]	; (8003410 <HAL_InitTick+0x54>)
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	4b12      	ldr	r3, [pc, #72]	; (8003414 <HAL_InitTick+0x58>)
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	4619      	mov	r1, r3
 80033ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80033d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033da:	4618      	mov	r0, r3
 80033dc:	f000 f95f 	bl	800369e <HAL_SYSTICK_Config>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e00e      	b.n	8003408 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b0f      	cmp	r3, #15
 80033ee:	d80a      	bhi.n	8003406 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033f0:	2200      	movs	r2, #0
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	f04f 30ff 	mov.w	r0, #4294967295
 80033f8:	f000 f927 	bl	800364a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033fc:	4a06      	ldr	r2, [pc, #24]	; (8003418 <HAL_InitTick+0x5c>)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003402:	2300      	movs	r3, #0
 8003404:	e000      	b.n	8003408 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
}
 8003408:	4618      	mov	r0, r3
 800340a:	3708      	adds	r7, #8
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	20000030 	.word	0x20000030
 8003414:	20000038 	.word	0x20000038
 8003418:	20000034 	.word	0x20000034

0800341c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003420:	4b05      	ldr	r3, [pc, #20]	; (8003438 <HAL_IncTick+0x1c>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	461a      	mov	r2, r3
 8003426:	4b05      	ldr	r3, [pc, #20]	; (800343c <HAL_IncTick+0x20>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4413      	add	r3, r2
 800342c:	4a03      	ldr	r2, [pc, #12]	; (800343c <HAL_IncTick+0x20>)
 800342e:	6013      	str	r3, [r2, #0]
}
 8003430:	bf00      	nop
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr
 8003438:	20000038 	.word	0x20000038
 800343c:	200007c4 	.word	0x200007c4

08003440 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  return uwTick;
 8003444:	4b02      	ldr	r3, [pc, #8]	; (8003450 <HAL_GetTick+0x10>)
 8003446:	681b      	ldr	r3, [r3, #0]
}
 8003448:	4618      	mov	r0, r3
 800344a:	46bd      	mov	sp, r7
 800344c:	bc80      	pop	{r7}
 800344e:	4770      	bx	lr
 8003450:	200007c4 	.word	0x200007c4

08003454 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800345c:	f7ff fff0 	bl	8003440 <HAL_GetTick>
 8003460:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346c:	d005      	beq.n	800347a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800346e:	4b0a      	ldr	r3, [pc, #40]	; (8003498 <HAL_Delay+0x44>)
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	461a      	mov	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	4413      	add	r3, r2
 8003478:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800347a:	bf00      	nop
 800347c:	f7ff ffe0 	bl	8003440 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	429a      	cmp	r2, r3
 800348a:	d8f7      	bhi.n	800347c <HAL_Delay+0x28>
  {
  }
}
 800348c:	bf00      	nop
 800348e:	bf00      	nop
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	20000038 	.word	0x20000038

0800349c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034ac:	4b0c      	ldr	r3, [pc, #48]	; (80034e0 <__NVIC_SetPriorityGrouping+0x44>)
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034b8:	4013      	ands	r3, r2
 80034ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ce:	4a04      	ldr	r2, [pc, #16]	; (80034e0 <__NVIC_SetPriorityGrouping+0x44>)
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	60d3      	str	r3, [r2, #12]
}
 80034d4:	bf00      	nop
 80034d6:	3714      	adds	r7, #20
 80034d8:	46bd      	mov	sp, r7
 80034da:	bc80      	pop	{r7}
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	e000ed00 	.word	0xe000ed00

080034e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034e8:	4b04      	ldr	r3, [pc, #16]	; (80034fc <__NVIC_GetPriorityGrouping+0x18>)
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	0a1b      	lsrs	r3, r3, #8
 80034ee:	f003 0307 	and.w	r3, r3, #7
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	e000ed00 	.word	0xe000ed00

08003500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	4603      	mov	r3, r0
 8003508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800350a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800350e:	2b00      	cmp	r3, #0
 8003510:	db0b      	blt.n	800352a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003512:	79fb      	ldrb	r3, [r7, #7]
 8003514:	f003 021f 	and.w	r2, r3, #31
 8003518:	4906      	ldr	r1, [pc, #24]	; (8003534 <__NVIC_EnableIRQ+0x34>)
 800351a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800351e:	095b      	lsrs	r3, r3, #5
 8003520:	2001      	movs	r0, #1
 8003522:	fa00 f202 	lsl.w	r2, r0, r2
 8003526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr
 8003534:	e000e100 	.word	0xe000e100

08003538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	4603      	mov	r3, r0
 8003540:	6039      	str	r1, [r7, #0]
 8003542:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003548:	2b00      	cmp	r3, #0
 800354a:	db0a      	blt.n	8003562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	b2da      	uxtb	r2, r3
 8003550:	490c      	ldr	r1, [pc, #48]	; (8003584 <__NVIC_SetPriority+0x4c>)
 8003552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003556:	0112      	lsls	r2, r2, #4
 8003558:	b2d2      	uxtb	r2, r2
 800355a:	440b      	add	r3, r1
 800355c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003560:	e00a      	b.n	8003578 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	b2da      	uxtb	r2, r3
 8003566:	4908      	ldr	r1, [pc, #32]	; (8003588 <__NVIC_SetPriority+0x50>)
 8003568:	79fb      	ldrb	r3, [r7, #7]
 800356a:	f003 030f 	and.w	r3, r3, #15
 800356e:	3b04      	subs	r3, #4
 8003570:	0112      	lsls	r2, r2, #4
 8003572:	b2d2      	uxtb	r2, r2
 8003574:	440b      	add	r3, r1
 8003576:	761a      	strb	r2, [r3, #24]
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	bc80      	pop	{r7}
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	e000e100 	.word	0xe000e100
 8003588:	e000ed00 	.word	0xe000ed00

0800358c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800358c:	b480      	push	{r7}
 800358e:	b089      	sub	sp, #36	; 0x24
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	f1c3 0307 	rsb	r3, r3, #7
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	bf28      	it	cs
 80035aa:	2304      	movcs	r3, #4
 80035ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	3304      	adds	r3, #4
 80035b2:	2b06      	cmp	r3, #6
 80035b4:	d902      	bls.n	80035bc <NVIC_EncodePriority+0x30>
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	3b03      	subs	r3, #3
 80035ba:	e000      	b.n	80035be <NVIC_EncodePriority+0x32>
 80035bc:	2300      	movs	r3, #0
 80035be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c0:	f04f 32ff 	mov.w	r2, #4294967295
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	43da      	mvns	r2, r3
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	401a      	ands	r2, r3
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035d4:	f04f 31ff 	mov.w	r1, #4294967295
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	fa01 f303 	lsl.w	r3, r1, r3
 80035de:	43d9      	mvns	r1, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e4:	4313      	orrs	r3, r2
         );
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3724      	adds	r7, #36	; 0x24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr

080035f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003600:	d301      	bcc.n	8003606 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003602:	2301      	movs	r3, #1
 8003604:	e00f      	b.n	8003626 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003606:	4a0a      	ldr	r2, [pc, #40]	; (8003630 <SysTick_Config+0x40>)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3b01      	subs	r3, #1
 800360c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800360e:	210f      	movs	r1, #15
 8003610:	f04f 30ff 	mov.w	r0, #4294967295
 8003614:	f7ff ff90 	bl	8003538 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003618:	4b05      	ldr	r3, [pc, #20]	; (8003630 <SysTick_Config+0x40>)
 800361a:	2200      	movs	r2, #0
 800361c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800361e:	4b04      	ldr	r3, [pc, #16]	; (8003630 <SysTick_Config+0x40>)
 8003620:	2207      	movs	r2, #7
 8003622:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	e000e010 	.word	0xe000e010

08003634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f7ff ff2d 	bl	800349c <__NVIC_SetPriorityGrouping>
}
 8003642:	bf00      	nop
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800364a:	b580      	push	{r7, lr}
 800364c:	b086      	sub	sp, #24
 800364e:	af00      	add	r7, sp, #0
 8003650:	4603      	mov	r3, r0
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003658:	2300      	movs	r3, #0
 800365a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800365c:	f7ff ff42 	bl	80034e4 <__NVIC_GetPriorityGrouping>
 8003660:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	68b9      	ldr	r1, [r7, #8]
 8003666:	6978      	ldr	r0, [r7, #20]
 8003668:	f7ff ff90 	bl	800358c <NVIC_EncodePriority>
 800366c:	4602      	mov	r2, r0
 800366e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003672:	4611      	mov	r1, r2
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff ff5f 	bl	8003538 <__NVIC_SetPriority>
}
 800367a:	bf00      	nop
 800367c:	3718      	adds	r7, #24
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b082      	sub	sp, #8
 8003686:	af00      	add	r7, sp, #0
 8003688:	4603      	mov	r3, r0
 800368a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800368c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003690:	4618      	mov	r0, r3
 8003692:	f7ff ff35 	bl	8003500 <__NVIC_EnableIRQ>
}
 8003696:	bf00      	nop
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b082      	sub	sp, #8
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7ff ffa2 	bl	80035f0 <SysTick_Config>
 80036ac:	4603      	mov	r3, r0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
	...

080036b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e043      	b.n	8003756 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	461a      	mov	r2, r3
 80036d4:	4b22      	ldr	r3, [pc, #136]	; (8003760 <HAL_DMA_Init+0xa8>)
 80036d6:	4413      	add	r3, r2
 80036d8:	4a22      	ldr	r2, [pc, #136]	; (8003764 <HAL_DMA_Init+0xac>)
 80036da:	fba2 2303 	umull	r2, r3, r2, r3
 80036de:	091b      	lsrs	r3, r3, #4
 80036e0:	009a      	lsls	r2, r3, #2
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a1f      	ldr	r2, [pc, #124]	; (8003768 <HAL_DMA_Init+0xb0>)
 80036ea:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003702:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003706:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003710:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800371c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003728:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	69db      	ldr	r3, [r3, #28]
 800372e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	bc80      	pop	{r7}
 800375e:	4770      	bx	lr
 8003760:	bffdfff8 	.word	0xbffdfff8
 8003764:	cccccccd 	.word	0xcccccccd
 8003768:	40020000 	.word	0x40020000

0800376c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
 8003778:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800377a:	2300      	movs	r3, #0
 800377c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d101      	bne.n	800378c <HAL_DMA_Start_IT+0x20>
 8003788:	2302      	movs	r3, #2
 800378a:	e04b      	b.n	8003824 <HAL_DMA_Start_IT+0xb8>
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2b01      	cmp	r3, #1
 800379e:	d13a      	bne.n	8003816 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2202      	movs	r2, #2
 80037a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0201 	bic.w	r2, r2, #1
 80037bc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	68b9      	ldr	r1, [r7, #8]
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	f000 f9f8 	bl	8003bba <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d008      	beq.n	80037e4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 020e 	orr.w	r2, r2, #14
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	e00f      	b.n	8003804 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f022 0204 	bic.w	r2, r2, #4
 80037f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 020a 	orr.w	r2, r2, #10
 8003802:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f042 0201 	orr.w	r2, r2, #1
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	e005      	b.n	8003822 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800381e:	2302      	movs	r3, #2
 8003820:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003822:	7dfb      	ldrb	r3, [r7, #23]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003834:	2300      	movs	r3, #0
 8003836:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d008      	beq.n	8003856 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2204      	movs	r2, #4
 8003848:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e020      	b.n	8003898 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 020e 	bic.w	r2, r2, #14
 8003864:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0201 	bic.w	r2, r2, #1
 8003874:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800387e:	2101      	movs	r1, #1
 8003880:	fa01 f202 	lsl.w	r2, r1, r2
 8003884:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003896:	7bfb      	ldrb	r3, [r7, #15]
}
 8003898:	4618      	mov	r0, r3
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	bc80      	pop	{r7}
 80038a0:	4770      	bx	lr
	...

080038a4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d005      	beq.n	80038c8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2204      	movs	r2, #4
 80038c0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	73fb      	strb	r3, [r7, #15]
 80038c6:	e051      	b.n	800396c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f022 020e 	bic.w	r2, r2, #14
 80038d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f022 0201 	bic.w	r2, r2, #1
 80038e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a22      	ldr	r2, [pc, #136]	; (8003978 <HAL_DMA_Abort_IT+0xd4>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d029      	beq.n	8003946 <HAL_DMA_Abort_IT+0xa2>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a21      	ldr	r2, [pc, #132]	; (800397c <HAL_DMA_Abort_IT+0xd8>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d022      	beq.n	8003942 <HAL_DMA_Abort_IT+0x9e>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a1f      	ldr	r2, [pc, #124]	; (8003980 <HAL_DMA_Abort_IT+0xdc>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d01a      	beq.n	800393c <HAL_DMA_Abort_IT+0x98>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a1e      	ldr	r2, [pc, #120]	; (8003984 <HAL_DMA_Abort_IT+0xe0>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d012      	beq.n	8003936 <HAL_DMA_Abort_IT+0x92>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a1c      	ldr	r2, [pc, #112]	; (8003988 <HAL_DMA_Abort_IT+0xe4>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d00a      	beq.n	8003930 <HAL_DMA_Abort_IT+0x8c>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a1b      	ldr	r2, [pc, #108]	; (800398c <HAL_DMA_Abort_IT+0xe8>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d102      	bne.n	800392a <HAL_DMA_Abort_IT+0x86>
 8003924:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003928:	e00e      	b.n	8003948 <HAL_DMA_Abort_IT+0xa4>
 800392a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800392e:	e00b      	b.n	8003948 <HAL_DMA_Abort_IT+0xa4>
 8003930:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003934:	e008      	b.n	8003948 <HAL_DMA_Abort_IT+0xa4>
 8003936:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800393a:	e005      	b.n	8003948 <HAL_DMA_Abort_IT+0xa4>
 800393c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003940:	e002      	b.n	8003948 <HAL_DMA_Abort_IT+0xa4>
 8003942:	2310      	movs	r3, #16
 8003944:	e000      	b.n	8003948 <HAL_DMA_Abort_IT+0xa4>
 8003946:	2301      	movs	r3, #1
 8003948:	4a11      	ldr	r2, [pc, #68]	; (8003990 <HAL_DMA_Abort_IT+0xec>)
 800394a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003960:	2b00      	cmp	r3, #0
 8003962:	d003      	beq.n	800396c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	4798      	blx	r3
    } 
  }
  return status;
 800396c:	7bfb      	ldrb	r3, [r7, #15]
}
 800396e:	4618      	mov	r0, r3
 8003970:	3710      	adds	r7, #16
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40020008 	.word	0x40020008
 800397c:	4002001c 	.word	0x4002001c
 8003980:	40020030 	.word	0x40020030
 8003984:	40020044 	.word	0x40020044
 8003988:	40020058 	.word	0x40020058
 800398c:	4002006c 	.word	0x4002006c
 8003990:	40020000 	.word	0x40020000

08003994 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b0:	2204      	movs	r2, #4
 80039b2:	409a      	lsls	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	4013      	ands	r3, r2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d04f      	beq.n	8003a5c <HAL_DMA_IRQHandler+0xc8>
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d04a      	beq.n	8003a5c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0320 	and.w	r3, r3, #32
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d107      	bne.n	80039e4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0204 	bic.w	r2, r2, #4
 80039e2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a66      	ldr	r2, [pc, #408]	; (8003b84 <HAL_DMA_IRQHandler+0x1f0>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d029      	beq.n	8003a42 <HAL_DMA_IRQHandler+0xae>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a65      	ldr	r2, [pc, #404]	; (8003b88 <HAL_DMA_IRQHandler+0x1f4>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d022      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xaa>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a63      	ldr	r2, [pc, #396]	; (8003b8c <HAL_DMA_IRQHandler+0x1f8>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d01a      	beq.n	8003a38 <HAL_DMA_IRQHandler+0xa4>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a62      	ldr	r2, [pc, #392]	; (8003b90 <HAL_DMA_IRQHandler+0x1fc>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d012      	beq.n	8003a32 <HAL_DMA_IRQHandler+0x9e>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a60      	ldr	r2, [pc, #384]	; (8003b94 <HAL_DMA_IRQHandler+0x200>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d00a      	beq.n	8003a2c <HAL_DMA_IRQHandler+0x98>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a5f      	ldr	r2, [pc, #380]	; (8003b98 <HAL_DMA_IRQHandler+0x204>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d102      	bne.n	8003a26 <HAL_DMA_IRQHandler+0x92>
 8003a20:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003a24:	e00e      	b.n	8003a44 <HAL_DMA_IRQHandler+0xb0>
 8003a26:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003a2a:	e00b      	b.n	8003a44 <HAL_DMA_IRQHandler+0xb0>
 8003a2c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003a30:	e008      	b.n	8003a44 <HAL_DMA_IRQHandler+0xb0>
 8003a32:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a36:	e005      	b.n	8003a44 <HAL_DMA_IRQHandler+0xb0>
 8003a38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a3c:	e002      	b.n	8003a44 <HAL_DMA_IRQHandler+0xb0>
 8003a3e:	2340      	movs	r3, #64	; 0x40
 8003a40:	e000      	b.n	8003a44 <HAL_DMA_IRQHandler+0xb0>
 8003a42:	2304      	movs	r3, #4
 8003a44:	4a55      	ldr	r2, [pc, #340]	; (8003b9c <HAL_DMA_IRQHandler+0x208>)
 8003a46:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 8094 	beq.w	8003b7a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003a5a:	e08e      	b.n	8003b7a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a60:	2202      	movs	r2, #2
 8003a62:	409a      	lsls	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	4013      	ands	r3, r2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d056      	beq.n	8003b1a <HAL_DMA_IRQHandler+0x186>
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d051      	beq.n	8003b1a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0320 	and.w	r3, r3, #32
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10b      	bne.n	8003a9c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 020a 	bic.w	r2, r2, #10
 8003a92:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a38      	ldr	r2, [pc, #224]	; (8003b84 <HAL_DMA_IRQHandler+0x1f0>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d029      	beq.n	8003afa <HAL_DMA_IRQHandler+0x166>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a37      	ldr	r2, [pc, #220]	; (8003b88 <HAL_DMA_IRQHandler+0x1f4>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d022      	beq.n	8003af6 <HAL_DMA_IRQHandler+0x162>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a35      	ldr	r2, [pc, #212]	; (8003b8c <HAL_DMA_IRQHandler+0x1f8>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d01a      	beq.n	8003af0 <HAL_DMA_IRQHandler+0x15c>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a34      	ldr	r2, [pc, #208]	; (8003b90 <HAL_DMA_IRQHandler+0x1fc>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d012      	beq.n	8003aea <HAL_DMA_IRQHandler+0x156>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a32      	ldr	r2, [pc, #200]	; (8003b94 <HAL_DMA_IRQHandler+0x200>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00a      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x150>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a31      	ldr	r2, [pc, #196]	; (8003b98 <HAL_DMA_IRQHandler+0x204>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d102      	bne.n	8003ade <HAL_DMA_IRQHandler+0x14a>
 8003ad8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003adc:	e00e      	b.n	8003afc <HAL_DMA_IRQHandler+0x168>
 8003ade:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ae2:	e00b      	b.n	8003afc <HAL_DMA_IRQHandler+0x168>
 8003ae4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ae8:	e008      	b.n	8003afc <HAL_DMA_IRQHandler+0x168>
 8003aea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003aee:	e005      	b.n	8003afc <HAL_DMA_IRQHandler+0x168>
 8003af0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003af4:	e002      	b.n	8003afc <HAL_DMA_IRQHandler+0x168>
 8003af6:	2320      	movs	r3, #32
 8003af8:	e000      	b.n	8003afc <HAL_DMA_IRQHandler+0x168>
 8003afa:	2302      	movs	r3, #2
 8003afc:	4a27      	ldr	r2, [pc, #156]	; (8003b9c <HAL_DMA_IRQHandler+0x208>)
 8003afe:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d034      	beq.n	8003b7a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b18:	e02f      	b.n	8003b7a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	2208      	movs	r2, #8
 8003b20:	409a      	lsls	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	4013      	ands	r3, r2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d028      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x1e8>
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	f003 0308 	and.w	r3, r3, #8
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d023      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f022 020e 	bic.w	r2, r2, #14
 8003b42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b52:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d004      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	4798      	blx	r3
    }
  }
  return;
 8003b7a:	bf00      	nop
 8003b7c:	bf00      	nop
}
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	40020008 	.word	0x40020008
 8003b88:	4002001c 	.word	0x4002001c
 8003b8c:	40020030 	.word	0x40020030
 8003b90:	40020044 	.word	0x40020044
 8003b94:	40020058 	.word	0x40020058
 8003b98:	4002006c 	.word	0x4002006c
 8003b9c:	40020000 	.word	0x40020000

08003ba0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bae:	b2db      	uxtb	r3, r3
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bc80      	pop	{r7}
 8003bb8:	4770      	bx	lr

08003bba <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b085      	sub	sp, #20
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	60f8      	str	r0, [r7, #12]
 8003bc2:	60b9      	str	r1, [r7, #8]
 8003bc4:	607a      	str	r2, [r7, #4]
 8003bc6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd0:	2101      	movs	r1, #1
 8003bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8003bd6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	2b10      	cmp	r3, #16
 8003be6:	d108      	bne.n	8003bfa <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bf8:	e007      	b.n	8003c0a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	60da      	str	r2, [r3, #12]
}
 8003c0a:	bf00      	nop
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr

08003c14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b08b      	sub	sp, #44	; 0x2c
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c22:	2300      	movs	r3, #0
 8003c24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c26:	e169      	b.n	8003efc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c28:	2201      	movs	r2, #1
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	69fa      	ldr	r2, [r7, #28]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	f040 8158 	bne.w	8003ef6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	4a9a      	ldr	r2, [pc, #616]	; (8003eb4 <HAL_GPIO_Init+0x2a0>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d05e      	beq.n	8003d0e <HAL_GPIO_Init+0xfa>
 8003c50:	4a98      	ldr	r2, [pc, #608]	; (8003eb4 <HAL_GPIO_Init+0x2a0>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d875      	bhi.n	8003d42 <HAL_GPIO_Init+0x12e>
 8003c56:	4a98      	ldr	r2, [pc, #608]	; (8003eb8 <HAL_GPIO_Init+0x2a4>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d058      	beq.n	8003d0e <HAL_GPIO_Init+0xfa>
 8003c5c:	4a96      	ldr	r2, [pc, #600]	; (8003eb8 <HAL_GPIO_Init+0x2a4>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d86f      	bhi.n	8003d42 <HAL_GPIO_Init+0x12e>
 8003c62:	4a96      	ldr	r2, [pc, #600]	; (8003ebc <HAL_GPIO_Init+0x2a8>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d052      	beq.n	8003d0e <HAL_GPIO_Init+0xfa>
 8003c68:	4a94      	ldr	r2, [pc, #592]	; (8003ebc <HAL_GPIO_Init+0x2a8>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d869      	bhi.n	8003d42 <HAL_GPIO_Init+0x12e>
 8003c6e:	4a94      	ldr	r2, [pc, #592]	; (8003ec0 <HAL_GPIO_Init+0x2ac>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d04c      	beq.n	8003d0e <HAL_GPIO_Init+0xfa>
 8003c74:	4a92      	ldr	r2, [pc, #584]	; (8003ec0 <HAL_GPIO_Init+0x2ac>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d863      	bhi.n	8003d42 <HAL_GPIO_Init+0x12e>
 8003c7a:	4a92      	ldr	r2, [pc, #584]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d046      	beq.n	8003d0e <HAL_GPIO_Init+0xfa>
 8003c80:	4a90      	ldr	r2, [pc, #576]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d85d      	bhi.n	8003d42 <HAL_GPIO_Init+0x12e>
 8003c86:	2b12      	cmp	r3, #18
 8003c88:	d82a      	bhi.n	8003ce0 <HAL_GPIO_Init+0xcc>
 8003c8a:	2b12      	cmp	r3, #18
 8003c8c:	d859      	bhi.n	8003d42 <HAL_GPIO_Init+0x12e>
 8003c8e:	a201      	add	r2, pc, #4	; (adr r2, 8003c94 <HAL_GPIO_Init+0x80>)
 8003c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c94:	08003d0f 	.word	0x08003d0f
 8003c98:	08003ce9 	.word	0x08003ce9
 8003c9c:	08003cfb 	.word	0x08003cfb
 8003ca0:	08003d3d 	.word	0x08003d3d
 8003ca4:	08003d43 	.word	0x08003d43
 8003ca8:	08003d43 	.word	0x08003d43
 8003cac:	08003d43 	.word	0x08003d43
 8003cb0:	08003d43 	.word	0x08003d43
 8003cb4:	08003d43 	.word	0x08003d43
 8003cb8:	08003d43 	.word	0x08003d43
 8003cbc:	08003d43 	.word	0x08003d43
 8003cc0:	08003d43 	.word	0x08003d43
 8003cc4:	08003d43 	.word	0x08003d43
 8003cc8:	08003d43 	.word	0x08003d43
 8003ccc:	08003d43 	.word	0x08003d43
 8003cd0:	08003d43 	.word	0x08003d43
 8003cd4:	08003d43 	.word	0x08003d43
 8003cd8:	08003cf1 	.word	0x08003cf1
 8003cdc:	08003d05 	.word	0x08003d05
 8003ce0:	4a79      	ldr	r2, [pc, #484]	; (8003ec8 <HAL_GPIO_Init+0x2b4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d013      	beq.n	8003d0e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003ce6:	e02c      	b.n	8003d42 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	623b      	str	r3, [r7, #32]
          break;
 8003cee:	e029      	b.n	8003d44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	623b      	str	r3, [r7, #32]
          break;
 8003cf8:	e024      	b.n	8003d44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	3308      	adds	r3, #8
 8003d00:	623b      	str	r3, [r7, #32]
          break;
 8003d02:	e01f      	b.n	8003d44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	330c      	adds	r3, #12
 8003d0a:	623b      	str	r3, [r7, #32]
          break;
 8003d0c:	e01a      	b.n	8003d44 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d102      	bne.n	8003d1c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d16:	2304      	movs	r3, #4
 8003d18:	623b      	str	r3, [r7, #32]
          break;
 8003d1a:	e013      	b.n	8003d44 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d105      	bne.n	8003d30 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d24:	2308      	movs	r3, #8
 8003d26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	69fa      	ldr	r2, [r7, #28]
 8003d2c:	611a      	str	r2, [r3, #16]
          break;
 8003d2e:	e009      	b.n	8003d44 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d30:	2308      	movs	r3, #8
 8003d32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	69fa      	ldr	r2, [r7, #28]
 8003d38:	615a      	str	r2, [r3, #20]
          break;
 8003d3a:	e003      	b.n	8003d44 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	623b      	str	r3, [r7, #32]
          break;
 8003d40:	e000      	b.n	8003d44 <HAL_GPIO_Init+0x130>
          break;
 8003d42:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	2bff      	cmp	r3, #255	; 0xff
 8003d48:	d801      	bhi.n	8003d4e <HAL_GPIO_Init+0x13a>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	e001      	b.n	8003d52 <HAL_GPIO_Init+0x13e>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	3304      	adds	r3, #4
 8003d52:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	2bff      	cmp	r3, #255	; 0xff
 8003d58:	d802      	bhi.n	8003d60 <HAL_GPIO_Init+0x14c>
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	e002      	b.n	8003d66 <HAL_GPIO_Init+0x152>
 8003d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d62:	3b08      	subs	r3, #8
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	210f      	movs	r1, #15
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	fa01 f303 	lsl.w	r3, r1, r3
 8003d74:	43db      	mvns	r3, r3
 8003d76:	401a      	ands	r2, r3
 8003d78:	6a39      	ldr	r1, [r7, #32]
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d80:	431a      	orrs	r2, r3
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 80b1 	beq.w	8003ef6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d94:	4b4d      	ldr	r3, [pc, #308]	; (8003ecc <HAL_GPIO_Init+0x2b8>)
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	4a4c      	ldr	r2, [pc, #304]	; (8003ecc <HAL_GPIO_Init+0x2b8>)
 8003d9a:	f043 0301 	orr.w	r3, r3, #1
 8003d9e:	6193      	str	r3, [r2, #24]
 8003da0:	4b4a      	ldr	r3, [pc, #296]	; (8003ecc <HAL_GPIO_Init+0x2b8>)
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	60bb      	str	r3, [r7, #8]
 8003daa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003dac:	4a48      	ldr	r2, [pc, #288]	; (8003ed0 <HAL_GPIO_Init+0x2bc>)
 8003dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db0:	089b      	lsrs	r3, r3, #2
 8003db2:	3302      	adds	r3, #2
 8003db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003db8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dbc:	f003 0303 	and.w	r3, r3, #3
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	220f      	movs	r2, #15
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	43db      	mvns	r3, r3
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	4013      	ands	r3, r2
 8003dce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a40      	ldr	r2, [pc, #256]	; (8003ed4 <HAL_GPIO_Init+0x2c0>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d013      	beq.n	8003e00 <HAL_GPIO_Init+0x1ec>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a3f      	ldr	r2, [pc, #252]	; (8003ed8 <HAL_GPIO_Init+0x2c4>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d00d      	beq.n	8003dfc <HAL_GPIO_Init+0x1e8>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a3e      	ldr	r2, [pc, #248]	; (8003edc <HAL_GPIO_Init+0x2c8>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d007      	beq.n	8003df8 <HAL_GPIO_Init+0x1e4>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a3d      	ldr	r2, [pc, #244]	; (8003ee0 <HAL_GPIO_Init+0x2cc>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d101      	bne.n	8003df4 <HAL_GPIO_Init+0x1e0>
 8003df0:	2303      	movs	r3, #3
 8003df2:	e006      	b.n	8003e02 <HAL_GPIO_Init+0x1ee>
 8003df4:	2304      	movs	r3, #4
 8003df6:	e004      	b.n	8003e02 <HAL_GPIO_Init+0x1ee>
 8003df8:	2302      	movs	r3, #2
 8003dfa:	e002      	b.n	8003e02 <HAL_GPIO_Init+0x1ee>
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e000      	b.n	8003e02 <HAL_GPIO_Init+0x1ee>
 8003e00:	2300      	movs	r3, #0
 8003e02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e04:	f002 0203 	and.w	r2, r2, #3
 8003e08:	0092      	lsls	r2, r2, #2
 8003e0a:	4093      	lsls	r3, r2
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e12:	492f      	ldr	r1, [pc, #188]	; (8003ed0 <HAL_GPIO_Init+0x2bc>)
 8003e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e16:	089b      	lsrs	r3, r3, #2
 8003e18:	3302      	adds	r3, #2
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d006      	beq.n	8003e3a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e2c:	4b2d      	ldr	r3, [pc, #180]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	492c      	ldr	r1, [pc, #176]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	608b      	str	r3, [r1, #8]
 8003e38:	e006      	b.n	8003e48 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e3a:	4b2a      	ldr	r3, [pc, #168]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	43db      	mvns	r3, r3
 8003e42:	4928      	ldr	r1, [pc, #160]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e44:	4013      	ands	r3, r2
 8003e46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d006      	beq.n	8003e62 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e54:	4b23      	ldr	r3, [pc, #140]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e56:	68da      	ldr	r2, [r3, #12]
 8003e58:	4922      	ldr	r1, [pc, #136]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	60cb      	str	r3, [r1, #12]
 8003e60:	e006      	b.n	8003e70 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e62:	4b20      	ldr	r3, [pc, #128]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	491e      	ldr	r1, [pc, #120]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d006      	beq.n	8003e8a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e7c:	4b19      	ldr	r3, [pc, #100]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	4918      	ldr	r1, [pc, #96]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	604b      	str	r3, [r1, #4]
 8003e88:	e006      	b.n	8003e98 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e8a:	4b16      	ldr	r3, [pc, #88]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	43db      	mvns	r3, r3
 8003e92:	4914      	ldr	r1, [pc, #80]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003e94:	4013      	ands	r3, r2
 8003e96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d021      	beq.n	8003ee8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003ea4:	4b0f      	ldr	r3, [pc, #60]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	490e      	ldr	r1, [pc, #56]	; (8003ee4 <HAL_GPIO_Init+0x2d0>)
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	600b      	str	r3, [r1, #0]
 8003eb0:	e021      	b.n	8003ef6 <HAL_GPIO_Init+0x2e2>
 8003eb2:	bf00      	nop
 8003eb4:	10320000 	.word	0x10320000
 8003eb8:	10310000 	.word	0x10310000
 8003ebc:	10220000 	.word	0x10220000
 8003ec0:	10210000 	.word	0x10210000
 8003ec4:	10120000 	.word	0x10120000
 8003ec8:	10110000 	.word	0x10110000
 8003ecc:	40021000 	.word	0x40021000
 8003ed0:	40010000 	.word	0x40010000
 8003ed4:	40010800 	.word	0x40010800
 8003ed8:	40010c00 	.word	0x40010c00
 8003edc:	40011000 	.word	0x40011000
 8003ee0:	40011400 	.word	0x40011400
 8003ee4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <HAL_GPIO_Init+0x304>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	4909      	ldr	r1, [pc, #36]	; (8003f18 <HAL_GPIO_Init+0x304>)
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef8:	3301      	adds	r3, #1
 8003efa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f02:	fa22 f303 	lsr.w	r3, r2, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f47f ae8e 	bne.w	8003c28 <HAL_GPIO_Init+0x14>
  }
}
 8003f0c:	bf00      	nop
 8003f0e:	bf00      	nop
 8003f10:	372c      	adds	r7, #44	; 0x2c
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bc80      	pop	{r7}
 8003f16:	4770      	bx	lr
 8003f18:	40010400 	.word	0x40010400

08003f1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	807b      	strh	r3, [r7, #2]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f2c:	787b      	ldrb	r3, [r7, #1]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f32:	887a      	ldrh	r2, [r7, #2]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f38:	e003      	b.n	8003f42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f3a:	887b      	ldrh	r3, [r7, #2]
 8003f3c:	041a      	lsls	r2, r3, #16
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	611a      	str	r2, [r3, #16]
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bc80      	pop	{r7}
 8003f4a:	4770      	bx	lr

08003f4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e12b      	b.n	80041b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d106      	bne.n	8003f78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7fd fad0 	bl	8001518 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2224      	movs	r2, #36	; 0x24
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0201 	bic.w	r2, r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fb0:	f003 f876 	bl	80070a0 <HAL_RCC_GetPCLK1Freq>
 8003fb4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	4a81      	ldr	r2, [pc, #516]	; (80041c0 <HAL_I2C_Init+0x274>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d807      	bhi.n	8003fd0 <HAL_I2C_Init+0x84>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4a80      	ldr	r2, [pc, #512]	; (80041c4 <HAL_I2C_Init+0x278>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	bf94      	ite	ls
 8003fc8:	2301      	movls	r3, #1
 8003fca:	2300      	movhi	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	e006      	b.n	8003fde <HAL_I2C_Init+0x92>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	4a7d      	ldr	r2, [pc, #500]	; (80041c8 <HAL_I2C_Init+0x27c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	bf94      	ite	ls
 8003fd8:	2301      	movls	r3, #1
 8003fda:	2300      	movhi	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e0e7      	b.n	80041b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	4a78      	ldr	r2, [pc, #480]	; (80041cc <HAL_I2C_Init+0x280>)
 8003fea:	fba2 2303 	umull	r2, r3, r2, r3
 8003fee:	0c9b      	lsrs	r3, r3, #18
 8003ff0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	430a      	orrs	r2, r1
 8004004:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	6a1b      	ldr	r3, [r3, #32]
 800400c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	4a6a      	ldr	r2, [pc, #424]	; (80041c0 <HAL_I2C_Init+0x274>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d802      	bhi.n	8004020 <HAL_I2C_Init+0xd4>
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	3301      	adds	r3, #1
 800401e:	e009      	b.n	8004034 <HAL_I2C_Init+0xe8>
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004026:	fb02 f303 	mul.w	r3, r2, r3
 800402a:	4a69      	ldr	r2, [pc, #420]	; (80041d0 <HAL_I2C_Init+0x284>)
 800402c:	fba2 2303 	umull	r2, r3, r2, r3
 8004030:	099b      	lsrs	r3, r3, #6
 8004032:	3301      	adds	r3, #1
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	6812      	ldr	r2, [r2, #0]
 8004038:	430b      	orrs	r3, r1
 800403a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	69db      	ldr	r3, [r3, #28]
 8004042:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004046:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	495c      	ldr	r1, [pc, #368]	; (80041c0 <HAL_I2C_Init+0x274>)
 8004050:	428b      	cmp	r3, r1
 8004052:	d819      	bhi.n	8004088 <HAL_I2C_Init+0x13c>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	1e59      	subs	r1, r3, #1
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004062:	1c59      	adds	r1, r3, #1
 8004064:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004068:	400b      	ands	r3, r1
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <HAL_I2C_Init+0x138>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	1e59      	subs	r1, r3, #1
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	005b      	lsls	r3, r3, #1
 8004078:	fbb1 f3f3 	udiv	r3, r1, r3
 800407c:	3301      	adds	r3, #1
 800407e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004082:	e051      	b.n	8004128 <HAL_I2C_Init+0x1dc>
 8004084:	2304      	movs	r3, #4
 8004086:	e04f      	b.n	8004128 <HAL_I2C_Init+0x1dc>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d111      	bne.n	80040b4 <HAL_I2C_Init+0x168>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	1e58      	subs	r0, r3, #1
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6859      	ldr	r1, [r3, #4]
 8004098:	460b      	mov	r3, r1
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	440b      	add	r3, r1
 800409e:	fbb0 f3f3 	udiv	r3, r0, r3
 80040a2:	3301      	adds	r3, #1
 80040a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	bf0c      	ite	eq
 80040ac:	2301      	moveq	r3, #1
 80040ae:	2300      	movne	r3, #0
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	e012      	b.n	80040da <HAL_I2C_Init+0x18e>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	1e58      	subs	r0, r3, #1
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6859      	ldr	r1, [r3, #4]
 80040bc:	460b      	mov	r3, r1
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	440b      	add	r3, r1
 80040c2:	0099      	lsls	r1, r3, #2
 80040c4:	440b      	add	r3, r1
 80040c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80040ca:	3301      	adds	r3, #1
 80040cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	bf0c      	ite	eq
 80040d4:	2301      	moveq	r3, #1
 80040d6:	2300      	movne	r3, #0
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d001      	beq.n	80040e2 <HAL_I2C_Init+0x196>
 80040de:	2301      	movs	r3, #1
 80040e0:	e022      	b.n	8004128 <HAL_I2C_Init+0x1dc>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10e      	bne.n	8004108 <HAL_I2C_Init+0x1bc>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	1e58      	subs	r0, r3, #1
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6859      	ldr	r1, [r3, #4]
 80040f2:	460b      	mov	r3, r1
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	440b      	add	r3, r1
 80040f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80040fc:	3301      	adds	r3, #1
 80040fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004106:	e00f      	b.n	8004128 <HAL_I2C_Init+0x1dc>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	1e58      	subs	r0, r3, #1
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6859      	ldr	r1, [r3, #4]
 8004110:	460b      	mov	r3, r1
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	440b      	add	r3, r1
 8004116:	0099      	lsls	r1, r3, #2
 8004118:	440b      	add	r3, r1
 800411a:	fbb0 f3f3 	udiv	r3, r0, r3
 800411e:	3301      	adds	r3, #1
 8004120:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004124:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004128:	6879      	ldr	r1, [r7, #4]
 800412a:	6809      	ldr	r1, [r1, #0]
 800412c:	4313      	orrs	r3, r2
 800412e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	69da      	ldr	r2, [r3, #28]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004156:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	6911      	ldr	r1, [r2, #16]
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	68d2      	ldr	r2, [r2, #12]
 8004162:	4311      	orrs	r1, r2
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	6812      	ldr	r2, [r2, #0]
 8004168:	430b      	orrs	r3, r1
 800416a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	695a      	ldr	r2, [r3, #20]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	699b      	ldr	r3, [r3, #24]
 800417e:	431a      	orrs	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	430a      	orrs	r2, r1
 8004186:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0201 	orr.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2220      	movs	r2, #32
 80041a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	000186a0 	.word	0x000186a0
 80041c4:	001e847f 	.word	0x001e847f
 80041c8:	003d08ff 	.word	0x003d08ff
 80041cc:	431bde83 	.word	0x431bde83
 80041d0:	10624dd3 	.word	0x10624dd3

080041d4 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041e6:	2b80      	cmp	r3, #128	; 0x80
 80041e8:	d103      	bne.n	80041f2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2200      	movs	r2, #0
 80041f0:	611a      	str	r2, [r3, #16]
  }
}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bc80      	pop	{r7}
 80041fa:	4770      	bx	lr

080041fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b088      	sub	sp, #32
 8004200:	af02      	add	r7, sp, #8
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	4608      	mov	r0, r1
 8004206:	4611      	mov	r1, r2
 8004208:	461a      	mov	r2, r3
 800420a:	4603      	mov	r3, r0
 800420c:	817b      	strh	r3, [r7, #10]
 800420e:	460b      	mov	r3, r1
 8004210:	813b      	strh	r3, [r7, #8]
 8004212:	4613      	mov	r3, r2
 8004214:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004216:	f7ff f913 	bl	8003440 <HAL_GetTick>
 800421a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b20      	cmp	r3, #32
 8004226:	f040 80d9 	bne.w	80043dc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	2319      	movs	r3, #25
 8004230:	2201      	movs	r2, #1
 8004232:	496d      	ldr	r1, [pc, #436]	; (80043e8 <HAL_I2C_Mem_Write+0x1ec>)
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	f002 f8e7 	bl	8006408 <I2C_WaitOnFlagUntilTimeout>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d001      	beq.n	8004244 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004240:	2302      	movs	r3, #2
 8004242:	e0cc      	b.n	80043de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800424a:	2b01      	cmp	r3, #1
 800424c:	d101      	bne.n	8004252 <HAL_I2C_Mem_Write+0x56>
 800424e:	2302      	movs	r3, #2
 8004250:	e0c5      	b.n	80043de <HAL_I2C_Mem_Write+0x1e2>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2201      	movs	r2, #1
 8004256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0301 	and.w	r3, r3, #1
 8004264:	2b01      	cmp	r3, #1
 8004266:	d007      	beq.n	8004278 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0201 	orr.w	r2, r2, #1
 8004276:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004286:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2221      	movs	r2, #33	; 0x21
 800428c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2240      	movs	r2, #64	; 0x40
 8004294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6a3a      	ldr	r2, [r7, #32]
 80042a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80042a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	4a4d      	ldr	r2, [pc, #308]	; (80043ec <HAL_I2C_Mem_Write+0x1f0>)
 80042b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042ba:	88f8      	ldrh	r0, [r7, #6]
 80042bc:	893a      	ldrh	r2, [r7, #8]
 80042be:	8979      	ldrh	r1, [r7, #10]
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	9301      	str	r3, [sp, #4]
 80042c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c6:	9300      	str	r3, [sp, #0]
 80042c8:	4603      	mov	r3, r0
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f001 fe76 	bl	8005fbc <I2C_RequestMemoryWrite>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d052      	beq.n	800437c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e081      	b.n	80043de <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f002 f9ac 	bl	800663c <I2C_WaitOnTXEFlagUntilTimeout>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00d      	beq.n	8004306 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ee:	2b04      	cmp	r3, #4
 80042f0:	d107      	bne.n	8004302 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004300:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e06b      	b.n	80043de <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430a:	781a      	ldrb	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004316:	1c5a      	adds	r2, r3, #1
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800432c:	b29b      	uxth	r3, r3
 800432e:	3b01      	subs	r3, #1
 8004330:	b29a      	uxth	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	695b      	ldr	r3, [r3, #20]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	2b04      	cmp	r3, #4
 8004342:	d11b      	bne.n	800437c <HAL_I2C_Mem_Write+0x180>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004348:	2b00      	cmp	r3, #0
 800434a:	d017      	beq.n	800437c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004350:	781a      	ldrb	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435c:	1c5a      	adds	r2, r3, #1
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004366:	3b01      	subs	r3, #1
 8004368:	b29a      	uxth	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004372:	b29b      	uxth	r3, r3
 8004374:	3b01      	subs	r3, #1
 8004376:	b29a      	uxth	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1aa      	bne.n	80042da <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004384:	697a      	ldr	r2, [r7, #20]
 8004386:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f002 f99f 	bl	80066cc <I2C_WaitOnBTFFlagUntilTimeout>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00d      	beq.n	80043b0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	2b04      	cmp	r3, #4
 800439a:	d107      	bne.n	80043ac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043aa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e016      	b.n	80043de <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2220      	movs	r2, #32
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80043d8:	2300      	movs	r3, #0
 80043da:	e000      	b.n	80043de <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80043dc:	2302      	movs	r3, #2
  }
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3718      	adds	r7, #24
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	00100002 	.word	0x00100002
 80043ec:	ffff0000 	.word	0xffff0000

080043f0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b08c      	sub	sp, #48	; 0x30
 80043f4:	af02      	add	r7, sp, #8
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	4608      	mov	r0, r1
 80043fa:	4611      	mov	r1, r2
 80043fc:	461a      	mov	r2, r3
 80043fe:	4603      	mov	r3, r0
 8004400:	817b      	strh	r3, [r7, #10]
 8004402:	460b      	mov	r3, r1
 8004404:	813b      	strh	r3, [r7, #8]
 8004406:	4613      	mov	r3, r2
 8004408:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800440a:	2300      	movs	r3, #0
 800440c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800440e:	f7ff f817 	bl	8003440 <HAL_GetTick>
 8004412:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b20      	cmp	r3, #32
 800441e:	f040 8250 	bne.w	80048c2 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004424:	9300      	str	r3, [sp, #0]
 8004426:	2319      	movs	r3, #25
 8004428:	2201      	movs	r2, #1
 800442a:	4982      	ldr	r1, [pc, #520]	; (8004634 <HAL_I2C_Mem_Read+0x244>)
 800442c:	68f8      	ldr	r0, [r7, #12]
 800442e:	f001 ffeb 	bl	8006408 <I2C_WaitOnFlagUntilTimeout>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d001      	beq.n	800443c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004438:	2302      	movs	r3, #2
 800443a:	e243      	b.n	80048c4 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004442:	2b01      	cmp	r3, #1
 8004444:	d101      	bne.n	800444a <HAL_I2C_Mem_Read+0x5a>
 8004446:	2302      	movs	r3, #2
 8004448:	e23c      	b.n	80048c4 <HAL_I2C_Mem_Read+0x4d4>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	2b01      	cmp	r3, #1
 800445e:	d007      	beq.n	8004470 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f042 0201 	orr.w	r2, r2, #1
 800446e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800447e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2222      	movs	r2, #34	; 0x22
 8004484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2240      	movs	r2, #64	; 0x40
 800448c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800449a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80044a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	4a62      	ldr	r2, [pc, #392]	; (8004638 <HAL_I2C_Mem_Read+0x248>)
 80044b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044b2:	88f8      	ldrh	r0, [r7, #6]
 80044b4:	893a      	ldrh	r2, [r7, #8]
 80044b6:	8979      	ldrh	r1, [r7, #10]
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	9301      	str	r3, [sp, #4]
 80044bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044be:	9300      	str	r3, [sp, #0]
 80044c0:	4603      	mov	r3, r0
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f001 fe10 	bl	80060e8 <I2C_RequestMemoryRead>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e1f8      	b.n	80048c4 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d113      	bne.n	8004502 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044da:	2300      	movs	r3, #0
 80044dc:	61fb      	str	r3, [r7, #28]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	695b      	ldr	r3, [r3, #20]
 80044e4:	61fb      	str	r3, [r7, #28]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	61fb      	str	r3, [r7, #28]
 80044ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044fe:	601a      	str	r2, [r3, #0]
 8004500:	e1cc      	b.n	800489c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004506:	2b01      	cmp	r3, #1
 8004508:	d11e      	bne.n	8004548 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004518:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800451a:	b672      	cpsid	i
}
 800451c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800451e:	2300      	movs	r3, #0
 8004520:	61bb      	str	r3, [r7, #24]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	61bb      	str	r3, [r7, #24]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	61bb      	str	r3, [r7, #24]
 8004532:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004542:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004544:	b662      	cpsie	i
}
 8004546:	e035      	b.n	80045b4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800454c:	2b02      	cmp	r3, #2
 800454e:	d11e      	bne.n	800458e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800455e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004560:	b672      	cpsid	i
}
 8004562:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004564:	2300      	movs	r3, #0
 8004566:	617b      	str	r3, [r7, #20]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	617b      	str	r3, [r7, #20]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	617b      	str	r3, [r7, #20]
 8004578:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004588:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800458a:	b662      	cpsie	i
}
 800458c:	e012      	b.n	80045b4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800459c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800459e:	2300      	movs	r3, #0
 80045a0:	613b      	str	r3, [r7, #16]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	613b      	str	r3, [r7, #16]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	613b      	str	r3, [r7, #16]
 80045b2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80045b4:	e172      	b.n	800489c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ba:	2b03      	cmp	r3, #3
 80045bc:	f200 811f 	bhi.w	80047fe <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d123      	bne.n	8004610 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80045cc:	68f8      	ldr	r0, [r7, #12]
 80045ce:	f002 f8f7 	bl	80067c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d001      	beq.n	80045dc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e173      	b.n	80048c4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	691a      	ldr	r2, [r3, #16]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e6:	b2d2      	uxtb	r2, r2
 80045e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ee:	1c5a      	adds	r2, r3, #1
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004604:	b29b      	uxth	r3, r3
 8004606:	3b01      	subs	r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800460e:	e145      	b.n	800489c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004614:	2b02      	cmp	r3, #2
 8004616:	d152      	bne.n	80046be <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800461e:	2200      	movs	r2, #0
 8004620:	4906      	ldr	r1, [pc, #24]	; (800463c <HAL_I2C_Mem_Read+0x24c>)
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f001 fef0 	bl	8006408 <I2C_WaitOnFlagUntilTimeout>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d008      	beq.n	8004640 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e148      	b.n	80048c4 <HAL_I2C_Mem_Read+0x4d4>
 8004632:	bf00      	nop
 8004634:	00100002 	.word	0x00100002
 8004638:	ffff0000 	.word	0xffff0000
 800463c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004640:	b672      	cpsid	i
}
 8004642:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004652:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	691a      	ldr	r2, [r3, #16]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465e:	b2d2      	uxtb	r2, r2
 8004660:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	1c5a      	adds	r2, r3, #1
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004670:	3b01      	subs	r3, #1
 8004672:	b29a      	uxth	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800467c:	b29b      	uxth	r3, r3
 800467e:	3b01      	subs	r3, #1
 8004680:	b29a      	uxth	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004686:	b662      	cpsie	i
}
 8004688:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	691a      	ldr	r2, [r3, #16]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004694:	b2d2      	uxtb	r2, r2
 8004696:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469c:	1c5a      	adds	r2, r3, #1
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80046bc:	e0ee      	b.n	800489c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80046be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c0:	9300      	str	r3, [sp, #0]
 80046c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c4:	2200      	movs	r2, #0
 80046c6:	4981      	ldr	r1, [pc, #516]	; (80048cc <HAL_I2C_Mem_Read+0x4dc>)
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f001 fe9d 	bl	8006408 <I2C_WaitOnFlagUntilTimeout>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d001      	beq.n	80046d8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e0f5      	b.n	80048c4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80046e8:	b672      	cpsid	i
}
 80046ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	691a      	ldr	r2, [r3, #16]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f6:	b2d2      	uxtb	r2, r2
 80046f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fe:	1c5a      	adds	r2, r3, #1
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004708:	3b01      	subs	r3, #1
 800470a:	b29a      	uxth	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004714:	b29b      	uxth	r3, r3
 8004716:	3b01      	subs	r3, #1
 8004718:	b29a      	uxth	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800471e:	4b6c      	ldr	r3, [pc, #432]	; (80048d0 <HAL_I2C_Mem_Read+0x4e0>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	08db      	lsrs	r3, r3, #3
 8004724:	4a6b      	ldr	r2, [pc, #428]	; (80048d4 <HAL_I2C_Mem_Read+0x4e4>)
 8004726:	fba2 2303 	umull	r2, r3, r2, r3
 800472a:	0a1a      	lsrs	r2, r3, #8
 800472c:	4613      	mov	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	4413      	add	r3, r2
 8004732:	00da      	lsls	r2, r3, #3
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004738:	6a3b      	ldr	r3, [r7, #32]
 800473a:	3b01      	subs	r3, #1
 800473c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d118      	bne.n	8004776 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2220      	movs	r2, #32
 800474e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475e:	f043 0220 	orr.w	r2, r3, #32
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004766:	b662      	cpsie	i
}
 8004768:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e0a6      	b.n	80048c4 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	695b      	ldr	r3, [r3, #20]
 800477c:	f003 0304 	and.w	r3, r3, #4
 8004780:	2b04      	cmp	r3, #4
 8004782:	d1d9      	bne.n	8004738 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004792:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	691a      	ldr	r2, [r3, #16]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479e:	b2d2      	uxtb	r2, r2
 80047a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a6:	1c5a      	adds	r2, r3, #1
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047b0:	3b01      	subs	r3, #1
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047bc:	b29b      	uxth	r3, r3
 80047be:	3b01      	subs	r3, #1
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80047c6:	b662      	cpsie	i
}
 80047c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	691a      	ldr	r2, [r3, #16]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d4:	b2d2      	uxtb	r2, r2
 80047d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047dc:	1c5a      	adds	r2, r3, #1
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e6:	3b01      	subs	r3, #1
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80047fc:	e04e      	b.n	800489c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004800:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f001 ffdc 	bl	80067c0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e058      	b.n	80048c4 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	691a      	ldr	r2, [r3, #16]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481c:	b2d2      	uxtb	r2, r2
 800481e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004824:	1c5a      	adds	r2, r3, #1
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800482e:	3b01      	subs	r3, #1
 8004830:	b29a      	uxth	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800483a:	b29b      	uxth	r3, r3
 800483c:	3b01      	subs	r3, #1
 800483e:	b29a      	uxth	r2, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	2b04      	cmp	r3, #4
 8004850:	d124      	bne.n	800489c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004856:	2b03      	cmp	r3, #3
 8004858:	d107      	bne.n	800486a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004868:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	691a      	ldr	r2, [r3, #16]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004874:	b2d2      	uxtb	r2, r2
 8004876:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487c:	1c5a      	adds	r2, r3, #1
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004886:	3b01      	subs	r3, #1
 8004888:	b29a      	uxth	r2, r3
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004892:	b29b      	uxth	r3, r3
 8004894:	3b01      	subs	r3, #1
 8004896:	b29a      	uxth	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f47f ae88 	bne.w	80045b6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2220      	movs	r2, #32
 80048aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80048be:	2300      	movs	r3, #0
 80048c0:	e000      	b.n	80048c4 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80048c2:	2302      	movs	r3, #2
  }
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3728      	adds	r7, #40	; 0x28
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	00010004 	.word	0x00010004
 80048d0:	20000030 	.word	0x20000030
 80048d4:	14f8b589 	.word	0x14f8b589

080048d8 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	4608      	mov	r0, r1
 80048e2:	4611      	mov	r1, r2
 80048e4:	461a      	mov	r2, r3
 80048e6:	4603      	mov	r3, r0
 80048e8:	817b      	strh	r3, [r7, #10]
 80048ea:	460b      	mov	r3, r1
 80048ec:	813b      	strh	r3, [r7, #8]
 80048ee:	4613      	mov	r3, r2
 80048f0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80048f2:	2300      	movs	r3, #0
 80048f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b20      	cmp	r3, #32
 8004900:	f040 8096 	bne.w	8004a30 <HAL_I2C_Mem_Read_IT+0x158>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004904:	4b4d      	ldr	r3, [pc, #308]	; (8004a3c <HAL_I2C_Mem_Read_IT+0x164>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	08db      	lsrs	r3, r3, #3
 800490a:	4a4d      	ldr	r2, [pc, #308]	; (8004a40 <HAL_I2C_Mem_Read_IT+0x168>)
 800490c:	fba2 2303 	umull	r2, r3, r2, r3
 8004910:	0a1a      	lsrs	r2, r3, #8
 8004912:	4613      	mov	r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	4413      	add	r3, r2
 8004918:	009a      	lsls	r2, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	3b01      	subs	r3, #1
 8004922:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d112      	bne.n	8004950 <HAL_I2C_Mem_Read_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2220      	movs	r2, #32
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004944:	f043 0220 	orr.w	r2, r3, #32
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	641a      	str	r2, [r3, #64]	; 0x40

        return HAL_BUSY;
 800494c:	2302      	movs	r3, #2
 800494e:	e070      	b.n	8004a32 <HAL_I2C_Mem_Read_IT+0x15a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b02      	cmp	r3, #2
 800495c:	d0df      	beq.n	800491e <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004964:	2b01      	cmp	r3, #1
 8004966:	d101      	bne.n	800496c <HAL_I2C_Mem_Read_IT+0x94>
 8004968:	2302      	movs	r3, #2
 800496a:	e062      	b.n	8004a32 <HAL_I2C_Mem_Read_IT+0x15a>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0301 	and.w	r3, r3, #1
 800497e:	2b01      	cmp	r3, #1
 8004980:	d007      	beq.n	8004992 <HAL_I2C_Mem_Read_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f042 0201 	orr.w	r2, r2, #1
 8004990:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049a0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2222      	movs	r2, #34	; 0x22
 80049a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2240      	movs	r2, #64	; 0x40
 80049ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6a3a      	ldr	r2, [r7, #32]
 80049bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80049c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4a1c      	ldr	r2, [pc, #112]	; (8004a44 <HAL_I2C_Mem_Read_IT+0x16c>)
 80049d2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80049d4:	897a      	ldrh	r2, [r7, #10]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 80049da:	893a      	ldrh	r2, [r7, #8]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 80049e0:	88fa      	ldrh	r2, [r7, #6]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80049fa:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a0a:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d007      	beq.n	8004a2c <HAL_I2C_Mem_Read_IT+0x154>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004a2a:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	e000      	b.n	8004a32 <HAL_I2C_Mem_Read_IT+0x15a>
  }
  else
  {
    return HAL_BUSY;
 8004a30:	2302      	movs	r3, #2
  }
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	371c      	adds	r7, #28
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr
 8004a3c:	20000030 	.word	0x20000030
 8004a40:	14f8b589 	.word	0x14f8b589
 8004a44:	ffff0000 	.word	0xffff0000

08004a48 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b088      	sub	sp, #32
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004a50:	2300      	movs	r3, #0
 8004a52:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a60:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a68:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a70:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004a72:	7bfb      	ldrb	r3, [r7, #15]
 8004a74:	2b10      	cmp	r3, #16
 8004a76:	d003      	beq.n	8004a80 <HAL_I2C_EV_IRQHandler+0x38>
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
 8004a7a:	2b40      	cmp	r3, #64	; 0x40
 8004a7c:	f040 80b1 	bne.w	8004be2 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d10d      	bne.n	8004ab6 <HAL_I2C_EV_IRQHandler+0x6e>
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004aa0:	d003      	beq.n	8004aaa <HAL_I2C_EV_IRQHandler+0x62>
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004aa8:	d101      	bne.n	8004aae <HAL_I2C_EV_IRQHandler+0x66>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e000      	b.n	8004ab0 <HAL_I2C_EV_IRQHandler+0x68>
 8004aae:	2300      	movs	r3, #0
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	f000 8114 	beq.w	8004cde <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00b      	beq.n	8004ad8 <HAL_I2C_EV_IRQHandler+0x90>
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d006      	beq.n	8004ad8 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f001 ff03 	bl	80068d6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 fcc4 	bl	800545e <I2C_Master_SB>
 8004ad6:	e083      	b.n	8004be0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	f003 0308 	and.w	r3, r3, #8
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d008      	beq.n	8004af4 <HAL_I2C_EV_IRQHandler+0xac>
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d003      	beq.n	8004af4 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 fd3b 	bl	8005568 <I2C_Master_ADD10>
 8004af2:	e075      	b.n	8004be0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d008      	beq.n	8004b10 <HAL_I2C_EV_IRQHandler+0xc8>
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d003      	beq.n	8004b10 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 fd56 	bl	80055ba <I2C_Master_ADDR>
 8004b0e:	e067      	b.n	8004be0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	f003 0304 	and.w	r3, r3, #4
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d036      	beq.n	8004b88 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b28:	f000 80db 	beq.w	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00d      	beq.n	8004b52 <HAL_I2C_EV_IRQHandler+0x10a>
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d008      	beq.n	8004b52 <HAL_I2C_EV_IRQHandler+0x10a>
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	f003 0304 	and.w	r3, r3, #4
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d103      	bne.n	8004b52 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f924 	bl	8004d98 <I2C_MasterTransmit_TXE>
 8004b50:	e046      	b.n	8004be0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	f003 0304 	and.w	r3, r3, #4
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 80c2 	beq.w	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 80bc 	beq.w	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004b6a:	7bbb      	ldrb	r3, [r7, #14]
 8004b6c:	2b21      	cmp	r3, #33	; 0x21
 8004b6e:	d103      	bne.n	8004b78 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 f9ad 	bl	8004ed0 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b76:	e0b4      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004b78:	7bfb      	ldrb	r3, [r7, #15]
 8004b7a:	2b40      	cmp	r3, #64	; 0x40
 8004b7c:	f040 80b1 	bne.w	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 fa1b 	bl	8004fbc <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b86:	e0ac      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b96:	f000 80a4 	beq.w	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00d      	beq.n	8004bc0 <HAL_I2C_EV_IRQHandler+0x178>
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d008      	beq.n	8004bc0 <HAL_I2C_EV_IRQHandler+0x178>
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d103      	bne.n	8004bc0 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 fa97 	bl	80050ec <I2C_MasterReceive_RXNE>
 8004bbe:	e00f      	b.n	8004be0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	f003 0304 	and.w	r3, r3, #4
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	f000 808b 	beq.w	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 8085 	beq.w	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 fb4f 	bl	800527c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bde:	e080      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
 8004be0:	e07f      	b.n	8004ce2 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d004      	beq.n	8004bf4 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	61fb      	str	r3, [r7, #28]
 8004bf2:	e007      	b.n	8004c04 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d011      	beq.n	8004c32 <HAL_I2C_EV_IRQHandler+0x1ea>
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00c      	beq.n	8004c32 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d003      	beq.n	8004c28 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004c28:	69b9      	ldr	r1, [r7, #24]
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 ff1c 	bl	8005a68 <I2C_Slave_ADDR>
 8004c30:	e05a      	b.n	8004ce8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	f003 0310 	and.w	r3, r3, #16
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d008      	beq.n	8004c4e <HAL_I2C_EV_IRQHandler+0x206>
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 ff56 	bl	8005af8 <I2C_Slave_STOPF>
 8004c4c:	e04c      	b.n	8004ce8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c4e:	7bbb      	ldrb	r3, [r7, #14]
 8004c50:	2b21      	cmp	r3, #33	; 0x21
 8004c52:	d002      	beq.n	8004c5a <HAL_I2C_EV_IRQHandler+0x212>
 8004c54:	7bbb      	ldrb	r3, [r7, #14]
 8004c56:	2b29      	cmp	r3, #41	; 0x29
 8004c58:	d120      	bne.n	8004c9c <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00d      	beq.n	8004c80 <HAL_I2C_EV_IRQHandler+0x238>
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d008      	beq.n	8004c80 <HAL_I2C_EV_IRQHandler+0x238>
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d103      	bne.n	8004c80 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 fe39 	bl	80058f0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c7e:	e032      	b.n	8004ce6 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f003 0304 	and.w	r3, r3, #4
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d02d      	beq.n	8004ce6 <HAL_I2C_EV_IRQHandler+0x29e>
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d028      	beq.n	8004ce6 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 fe68 	bl	800596a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c9a:	e024      	b.n	8004ce6 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00d      	beq.n	8004cc2 <HAL_I2C_EV_IRQHandler+0x27a>
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d008      	beq.n	8004cc2 <HAL_I2C_EV_IRQHandler+0x27a>
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	f003 0304 	and.w	r3, r3, #4
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d103      	bne.n	8004cc2 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 fe75 	bl	80059aa <I2C_SlaveReceive_RXNE>
 8004cc0:	e012      	b.n	8004ce8 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	f003 0304 	and.w	r3, r3, #4
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00d      	beq.n	8004ce8 <HAL_I2C_EV_IRQHandler+0x2a0>
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d008      	beq.n	8004ce8 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 fea5 	bl	8005a26 <I2C_SlaveReceive_BTF>
 8004cdc:	e004      	b.n	8004ce8 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8004cde:	bf00      	nop
 8004ce0:	e002      	b.n	8004ce8 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ce2:	bf00      	nop
 8004ce4:	e000      	b.n	8004ce8 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ce6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004ce8:	3720      	adds	r7, #32
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	b083      	sub	sp, #12
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004cf6:	bf00      	nop
 8004cf8:	370c      	adds	r7, #12
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bc80      	pop	{r7}
 8004cfe:	4770      	bx	lr

08004d00 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b083      	sub	sp, #12
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr

08004d12 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bc80      	pop	{r7}
 8004d22:	4770      	bx	lr

08004d24 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bc80      	pop	{r7}
 8004d34:	4770      	bx	lr

08004d36 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004d36:	b480      	push	{r7}
 8004d38:	b083      	sub	sp, #12
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
 8004d3e:	460b      	mov	r3, r1
 8004d40:	70fb      	strb	r3, [r7, #3]
 8004d42:	4613      	mov	r3, r2
 8004d44:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004d46:	bf00      	nop
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr

08004d50 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bc80      	pop	{r7}
 8004d60:	4770      	bx	lr

08004d62 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d62:	b480      	push	{r7}
 8004d64:	b083      	sub	sp, #12
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004d6a:	bf00      	nop
 8004d6c:	370c      	adds	r7, #12
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bc80      	pop	{r7}
 8004d72:	4770      	bx	lr

08004d74 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bc80      	pop	{r7}
 8004d84:	4770      	bx	lr

08004d86 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d86:	b480      	push	{r7}
 8004d88:	b083      	sub	sp, #12
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr

08004d98 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dae:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db4:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d150      	bne.n	8004e60 <I2C_MasterTransmit_TXE+0xc8>
 8004dbe:	7bfb      	ldrb	r3, [r7, #15]
 8004dc0:	2b21      	cmp	r3, #33	; 0x21
 8004dc2:	d14d      	bne.n	8004e60 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2b08      	cmp	r3, #8
 8004dc8:	d01d      	beq.n	8004e06 <I2C_MasterTransmit_TXE+0x6e>
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	2b20      	cmp	r3, #32
 8004dce:	d01a      	beq.n	8004e06 <I2C_MasterTransmit_TXE+0x6e>
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004dd6:	d016      	beq.n	8004e06 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004de6:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2211      	movs	r2, #17
 8004dec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f7ff ff75 	bl	8004cee <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004e04:	e060      	b.n	8004ec8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e14:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e24:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2220      	movs	r2, #32
 8004e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	2b40      	cmp	r3, #64	; 0x40
 8004e3e:	d107      	bne.n	8004e50 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f7ff ff8a 	bl	8004d62 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004e4e:	e03b      	b.n	8004ec8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f7ff ff48 	bl	8004cee <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004e5e:	e033      	b.n	8004ec8 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004e60:	7bfb      	ldrb	r3, [r7, #15]
 8004e62:	2b21      	cmp	r3, #33	; 0x21
 8004e64:	d005      	beq.n	8004e72 <I2C_MasterTransmit_TXE+0xda>
 8004e66:	7bbb      	ldrb	r3, [r7, #14]
 8004e68:	2b40      	cmp	r3, #64	; 0x40
 8004e6a:	d12d      	bne.n	8004ec8 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004e6c:	7bfb      	ldrb	r3, [r7, #15]
 8004e6e:	2b22      	cmp	r3, #34	; 0x22
 8004e70:	d12a      	bne.n	8004ec8 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d108      	bne.n	8004e8e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e8a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004e8c:	e01c      	b.n	8004ec8 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b40      	cmp	r3, #64	; 0x40
 8004e98:	d103      	bne.n	8004ea2 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f88e 	bl	8004fbc <I2C_MemoryTransmit_TXE_BTF>
}
 8004ea0:	e012      	b.n	8004ec8 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	781a      	ldrb	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb2:	1c5a      	adds	r2, r3, #1
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004ec6:	e7ff      	b.n	8004ec8 <I2C_MasterTransmit_TXE+0x130>
 8004ec8:	bf00      	nop
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004edc:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b21      	cmp	r3, #33	; 0x21
 8004ee8:	d164      	bne.n	8004fb4 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d012      	beq.n	8004f1a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef8:	781a      	ldrb	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f04:	1c5a      	adds	r2, r3, #1
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	3b01      	subs	r3, #1
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004f18:	e04c      	b.n	8004fb4 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d01d      	beq.n	8004f5c <I2C_MasterTransmit_BTF+0x8c>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2b20      	cmp	r3, #32
 8004f24:	d01a      	beq.n	8004f5c <I2C_MasterTransmit_BTF+0x8c>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f2c:	d016      	beq.n	8004f5c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	685a      	ldr	r2, [r3, #4]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f3c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2211      	movs	r2, #17
 8004f42:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f7ff feca 	bl	8004cee <HAL_I2C_MasterTxCpltCallback>
}
 8004f5a:	e02b      	b.n	8004fb4 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f6a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f7a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2220      	movs	r2, #32
 8004f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b40      	cmp	r3, #64	; 0x40
 8004f94:	d107      	bne.n	8004fa6 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f7ff fedf 	bl	8004d62 <HAL_I2C_MemTxCpltCallback>
}
 8004fa4:	e006      	b.n	8004fb4 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7ff fe9d 	bl	8004cee <HAL_I2C_MasterTxCpltCallback>
}
 8004fb4:	bf00      	nop
 8004fb6:	3710      	adds	r7, #16
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b084      	sub	sp, #16
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d11d      	bne.n	8005010 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d10b      	bne.n	8004ff4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fe0:	b2da      	uxtb	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fec:	1c9a      	adds	r2, r3, #2
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004ff2:	e077      	b.n	80050e4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	121b      	asrs	r3, r3, #8
 8004ffc:	b2da      	uxtb	r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005008:	1c5a      	adds	r2, r3, #1
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800500e:	e069      	b.n	80050e4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005014:	2b01      	cmp	r3, #1
 8005016:	d10b      	bne.n	8005030 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800501c:	b2da      	uxtb	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005028:	1c5a      	adds	r2, r3, #1
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800502e:	e059      	b.n	80050e4 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005034:	2b02      	cmp	r3, #2
 8005036:	d152      	bne.n	80050de <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005038:	7bfb      	ldrb	r3, [r7, #15]
 800503a:	2b22      	cmp	r3, #34	; 0x22
 800503c:	d10d      	bne.n	800505a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800504c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005052:	1c5a      	adds	r2, r3, #1
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005058:	e044      	b.n	80050e4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800505e:	b29b      	uxth	r3, r3
 8005060:	2b00      	cmp	r3, #0
 8005062:	d015      	beq.n	8005090 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005064:	7bfb      	ldrb	r3, [r7, #15]
 8005066:	2b21      	cmp	r3, #33	; 0x21
 8005068:	d112      	bne.n	8005090 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506e:	781a      	ldrb	r2, [r3, #0]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507a:	1c5a      	adds	r2, r3, #1
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005084:	b29b      	uxth	r3, r3
 8005086:	3b01      	subs	r3, #1
 8005088:	b29a      	uxth	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800508e:	e029      	b.n	80050e4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005094:	b29b      	uxth	r3, r3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d124      	bne.n	80050e4 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800509a:	7bfb      	ldrb	r3, [r7, #15]
 800509c:	2b21      	cmp	r3, #33	; 0x21
 800509e:	d121      	bne.n	80050e4 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050ae:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050be:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2220      	movs	r2, #32
 80050ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f7ff fe43 	bl	8004d62 <HAL_I2C_MemTxCpltCallback>
}
 80050dc:	e002      	b.n	80050e4 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f7ff f878 	bl	80041d4 <I2C_Flush_DR>
}
 80050e4:	bf00      	nop
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b22      	cmp	r3, #34	; 0x22
 80050fe:	f040 80b9 	bne.w	8005274 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005106:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800510c:	b29b      	uxth	r3, r3
 800510e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	2b03      	cmp	r3, #3
 8005114:	d921      	bls.n	800515a <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005120:	b2d2      	uxtb	r2, r2
 8005122:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005132:	b29b      	uxth	r3, r3
 8005134:	3b01      	subs	r3, #1
 8005136:	b29a      	uxth	r2, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005140:	b29b      	uxth	r3, r3
 8005142:	2b03      	cmp	r3, #3
 8005144:	f040 8096 	bne.w	8005274 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	685a      	ldr	r2, [r3, #4]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005156:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005158:	e08c      	b.n	8005274 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515e:	2b02      	cmp	r3, #2
 8005160:	d07f      	beq.n	8005262 <I2C_MasterReceive_RXNE+0x176>
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d002      	beq.n	800516e <I2C_MasterReceive_RXNE+0x82>
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d179      	bne.n	8005262 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f001 faf4 	bl	800675c <I2C_WaitOnSTOPRequestThroughIT>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d14c      	bne.n	8005214 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005188:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	685a      	ldr	r2, [r3, #4]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005198:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	691a      	ldr	r2, [r3, #16]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a4:	b2d2      	uxtb	r2, r2
 80051a6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ac:	1c5a      	adds	r2, r3, #1
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	3b01      	subs	r3, #1
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2220      	movs	r2, #32
 80051c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b40      	cmp	r3, #64	; 0x40
 80051d2:	d10a      	bne.n	80051ea <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f7fc fdf2 	bl	8001dcc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80051e8:	e044      	b.n	8005274 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2b08      	cmp	r3, #8
 80051f6:	d002      	beq.n	80051fe <I2C_MasterReceive_RXNE+0x112>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2b20      	cmp	r3, #32
 80051fc:	d103      	bne.n	8005206 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	631a      	str	r2, [r3, #48]	; 0x30
 8005204:	e002      	b.n	800520c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2212      	movs	r2, #18
 800520a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f7ff fd77 	bl	8004d00 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005212:	e02f      	b.n	8005274 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	685a      	ldr	r2, [r3, #4]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005222:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691a      	ldr	r2, [r3, #16]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522e:	b2d2      	uxtb	r2, r2
 8005230:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005236:	1c5a      	adds	r2, r3, #1
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005240:	b29b      	uxth	r3, r3
 8005242:	3b01      	subs	r3, #1
 8005244:	b29a      	uxth	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2220      	movs	r2, #32
 800524e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f7ff fd8a 	bl	8004d74 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005260:	e008      	b.n	8005274 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005270:	605a      	str	r2, [r3, #4]
}
 8005272:	e7ff      	b.n	8005274 <I2C_MasterReceive_RXNE+0x188>
 8005274:	bf00      	nop
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005288:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b04      	cmp	r3, #4
 8005292:	d11b      	bne.n	80052cc <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	685a      	ldr	r2, [r3, #4]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052a2:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	691a      	ldr	r2, [r3, #16]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ae:	b2d2      	uxtb	r2, r2
 80052b0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	3b01      	subs	r3, #1
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80052ca:	e0c4      	b.n	8005456 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	2b03      	cmp	r3, #3
 80052d4:	d129      	bne.n	800532a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052e4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2b04      	cmp	r3, #4
 80052ea:	d00a      	beq.n	8005302 <I2C_MasterReceive_BTF+0x86>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d007      	beq.n	8005302 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005300:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	691a      	ldr	r2, [r3, #16]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530c:	b2d2      	uxtb	r2, r2
 800530e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800531e:	b29b      	uxth	r3, r3
 8005320:	3b01      	subs	r3, #1
 8005322:	b29a      	uxth	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005328:	e095      	b.n	8005456 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800532e:	b29b      	uxth	r3, r3
 8005330:	2b02      	cmp	r3, #2
 8005332:	d17d      	bne.n	8005430 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2b01      	cmp	r3, #1
 8005338:	d002      	beq.n	8005340 <I2C_MasterReceive_BTF+0xc4>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2b10      	cmp	r3, #16
 800533e:	d108      	bne.n	8005352 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	e016      	b.n	8005380 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2b04      	cmp	r3, #4
 8005356:	d002      	beq.n	800535e <I2C_MasterReceive_BTF+0xe2>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2b02      	cmp	r3, #2
 800535c:	d108      	bne.n	8005370 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800536c:	601a      	str	r2, [r3, #0]
 800536e:	e007      	b.n	8005380 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800537e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	691a      	ldr	r2, [r3, #16]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538a:	b2d2      	uxtb	r2, r2
 800538c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800539c:	b29b      	uxth	r3, r3
 800539e:	3b01      	subs	r3, #1
 80053a0:	b29a      	uxth	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	691a      	ldr	r2, [r3, #16]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b0:	b2d2      	uxtb	r2, r2
 80053b2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b8:	1c5a      	adds	r2, r3, #1
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	3b01      	subs	r3, #1
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	685a      	ldr	r2, [r3, #4]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80053da:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2220      	movs	r2, #32
 80053e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	2b40      	cmp	r3, #64	; 0x40
 80053ee:	d10a      	bne.n	8005406 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f7fc fce4 	bl	8001dcc <HAL_I2C_MemRxCpltCallback>
}
 8005404:	e027      	b.n	8005456 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2b08      	cmp	r3, #8
 8005412:	d002      	beq.n	800541a <I2C_MasterReceive_BTF+0x19e>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2b20      	cmp	r3, #32
 8005418:	d103      	bne.n	8005422 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	631a      	str	r2, [r3, #48]	; 0x30
 8005420:	e002      	b.n	8005428 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2212      	movs	r2, #18
 8005426:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f7ff fc69 	bl	8004d00 <HAL_I2C_MasterRxCpltCallback>
}
 800542e:	e012      	b.n	8005456 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800544c:	b29b      	uxth	r3, r3
 800544e:	3b01      	subs	r3, #1
 8005450:	b29a      	uxth	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005456:	bf00      	nop
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}

0800545e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b40      	cmp	r3, #64	; 0x40
 8005470:	d117      	bne.n	80054a2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005476:	2b00      	cmp	r3, #0
 8005478:	d109      	bne.n	800548e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800547e:	b2db      	uxtb	r3, r3
 8005480:	461a      	mov	r2, r3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800548a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800548c:	e067      	b.n	800555e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005492:	b2db      	uxtb	r3, r3
 8005494:	f043 0301 	orr.w	r3, r3, #1
 8005498:	b2da      	uxtb	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	611a      	str	r2, [r3, #16]
}
 80054a0:	e05d      	b.n	800555e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054aa:	d133      	bne.n	8005514 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2b21      	cmp	r3, #33	; 0x21
 80054b6:	d109      	bne.n	80054cc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	461a      	mov	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054c8:	611a      	str	r2, [r3, #16]
 80054ca:	e008      	b.n	80054de <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	f043 0301 	orr.w	r3, r3, #1
 80054d6:	b2da      	uxtb	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d004      	beq.n	80054f0 <I2C_Master_SB+0x92>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d108      	bne.n	8005502 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d032      	beq.n	800555e <I2C_Master_SB+0x100>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d02d      	beq.n	800555e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005510:	605a      	str	r2, [r3, #4]
}
 8005512:	e024      	b.n	800555e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005518:	2b00      	cmp	r3, #0
 800551a:	d10e      	bne.n	800553a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005520:	b29b      	uxth	r3, r3
 8005522:	11db      	asrs	r3, r3, #7
 8005524:	b2db      	uxtb	r3, r3
 8005526:	f003 0306 	and.w	r3, r3, #6
 800552a:	b2db      	uxtb	r3, r3
 800552c:	f063 030f 	orn	r3, r3, #15
 8005530:	b2da      	uxtb	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	611a      	str	r2, [r3, #16]
}
 8005538:	e011      	b.n	800555e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800553e:	2b01      	cmp	r3, #1
 8005540:	d10d      	bne.n	800555e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005546:	b29b      	uxth	r3, r3
 8005548:	11db      	asrs	r3, r3, #7
 800554a:	b2db      	uxtb	r3, r3
 800554c:	f003 0306 	and.w	r3, r3, #6
 8005550:	b2db      	uxtb	r3, r3
 8005552:	f063 030e 	orn	r3, r3, #14
 8005556:	b2da      	uxtb	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	611a      	str	r2, [r3, #16]
}
 800555e:	bf00      	nop
 8005560:	370c      	adds	r7, #12
 8005562:	46bd      	mov	sp, r7
 8005564:	bc80      	pop	{r7}
 8005566:	4770      	bx	lr

08005568 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005574:	b2da      	uxtb	r2, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005580:	2b00      	cmp	r3, #0
 8005582:	d004      	beq.n	800558e <I2C_Master_ADD10+0x26>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800558a:	2b00      	cmp	r3, #0
 800558c:	d108      	bne.n	80055a0 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00c      	beq.n	80055b0 <I2C_Master_ADD10+0x48>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800559c:	2b00      	cmp	r3, #0
 800559e:	d007      	beq.n	80055b0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	685a      	ldr	r2, [r3, #4]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055ae:	605a      	str	r2, [r3, #4]
  }
}
 80055b0:	bf00      	nop
 80055b2:	370c      	adds	r7, #12
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bc80      	pop	{r7}
 80055b8:	4770      	bx	lr

080055ba <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b091      	sub	sp, #68	; 0x44
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	2b22      	cmp	r3, #34	; 0x22
 80055e2:	f040 8174 	bne.w	80058ce <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d10f      	bne.n	800560e <I2C_Master_ADDR+0x54>
 80055ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80055f2:	2b40      	cmp	r3, #64	; 0x40
 80055f4:	d10b      	bne.n	800560e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055f6:	2300      	movs	r3, #0
 80055f8:	633b      	str	r3, [r7, #48]	; 0x30
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	633b      	str	r3, [r7, #48]	; 0x30
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	699b      	ldr	r3, [r3, #24]
 8005608:	633b      	str	r3, [r7, #48]	; 0x30
 800560a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800560c:	e16b      	b.n	80058e6 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005612:	2b00      	cmp	r3, #0
 8005614:	d11d      	bne.n	8005652 <I2C_Master_ADDR+0x98>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800561e:	d118      	bne.n	8005652 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005620:	2300      	movs	r3, #0
 8005622:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005634:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005644:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800564a:	1c5a      	adds	r2, r3, #1
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	651a      	str	r2, [r3, #80]	; 0x50
 8005650:	e149      	b.n	80058e6 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005656:	b29b      	uxth	r3, r3
 8005658:	2b00      	cmp	r3, #0
 800565a:	d113      	bne.n	8005684 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800565c:	2300      	movs	r3, #0
 800565e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	62bb      	str	r3, [r7, #40]	; 0x28
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	699b      	ldr	r3, [r3, #24]
 800566e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005670:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005680:	601a      	str	r2, [r3, #0]
 8005682:	e120      	b.n	80058c6 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005688:	b29b      	uxth	r3, r3
 800568a:	2b01      	cmp	r3, #1
 800568c:	f040 808a 	bne.w	80057a4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005692:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005696:	d137      	bne.n	8005708 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056a6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056b6:	d113      	bne.n	80056e0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056c6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056c8:	2300      	movs	r3, #0
 80056ca:	627b      	str	r3, [r7, #36]	; 0x24
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	627b      	str	r3, [r7, #36]	; 0x24
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	627b      	str	r3, [r7, #36]	; 0x24
 80056dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056de:	e0f2      	b.n	80058c6 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056e0:	2300      	movs	r3, #0
 80056e2:	623b      	str	r3, [r7, #32]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	623b      	str	r3, [r7, #32]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	623b      	str	r3, [r7, #32]
 80056f4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005704:	601a      	str	r2, [r3, #0]
 8005706:	e0de      	b.n	80058c6 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800570a:	2b08      	cmp	r3, #8
 800570c:	d02e      	beq.n	800576c <I2C_Master_ADDR+0x1b2>
 800570e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005710:	2b20      	cmp	r3, #32
 8005712:	d02b      	beq.n	800576c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005716:	2b12      	cmp	r3, #18
 8005718:	d102      	bne.n	8005720 <I2C_Master_ADDR+0x166>
 800571a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800571c:	2b01      	cmp	r3, #1
 800571e:	d125      	bne.n	800576c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005722:	2b04      	cmp	r3, #4
 8005724:	d00e      	beq.n	8005744 <I2C_Master_ADDR+0x18a>
 8005726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005728:	2b02      	cmp	r3, #2
 800572a:	d00b      	beq.n	8005744 <I2C_Master_ADDR+0x18a>
 800572c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800572e:	2b10      	cmp	r3, #16
 8005730:	d008      	beq.n	8005744 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005740:	601a      	str	r2, [r3, #0]
 8005742:	e007      	b.n	8005754 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005752:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005754:	2300      	movs	r3, #0
 8005756:	61fb      	str	r3, [r7, #28]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	61fb      	str	r3, [r7, #28]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	61fb      	str	r3, [r7, #28]
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	e0ac      	b.n	80058c6 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800577a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800577c:	2300      	movs	r3, #0
 800577e:	61bb      	str	r3, [r7, #24]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	61bb      	str	r3, [r7, #24]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	61bb      	str	r3, [r7, #24]
 8005790:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057a0:	601a      	str	r2, [r3, #0]
 80057a2:	e090      	b.n	80058c6 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d158      	bne.n	8005860 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80057ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b0:	2b04      	cmp	r3, #4
 80057b2:	d021      	beq.n	80057f8 <I2C_Master_ADDR+0x23e>
 80057b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d01e      	beq.n	80057f8 <I2C_Master_ADDR+0x23e>
 80057ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057bc:	2b10      	cmp	r3, #16
 80057be:	d01b      	beq.n	80057f8 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057ce:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057d0:	2300      	movs	r3, #0
 80057d2:	617b      	str	r3, [r7, #20]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	617b      	str	r3, [r7, #20]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	617b      	str	r3, [r7, #20]
 80057e4:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057f4:	601a      	str	r2, [r3, #0]
 80057f6:	e012      	b.n	800581e <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005806:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005808:	2300      	movs	r3, #0
 800580a:	613b      	str	r3, [r7, #16]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	613b      	str	r3, [r7, #16]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	613b      	str	r3, [r7, #16]
 800581c:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005828:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800582c:	d14b      	bne.n	80058c6 <I2C_Master_ADDR+0x30c>
 800582e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005830:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005834:	d00b      	beq.n	800584e <I2C_Master_ADDR+0x294>
 8005836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005838:	2b01      	cmp	r3, #1
 800583a:	d008      	beq.n	800584e <I2C_Master_ADDR+0x294>
 800583c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800583e:	2b08      	cmp	r3, #8
 8005840:	d005      	beq.n	800584e <I2C_Master_ADDR+0x294>
 8005842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005844:	2b10      	cmp	r3, #16
 8005846:	d002      	beq.n	800584e <I2C_Master_ADDR+0x294>
 8005848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800584a:	2b20      	cmp	r3, #32
 800584c:	d13b      	bne.n	80058c6 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800585c:	605a      	str	r2, [r3, #4]
 800585e:	e032      	b.n	80058c6 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800586e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800587a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800587e:	d117      	bne.n	80058b0 <I2C_Master_ADDR+0x2f6>
 8005880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005882:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005886:	d00b      	beq.n	80058a0 <I2C_Master_ADDR+0x2e6>
 8005888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800588a:	2b01      	cmp	r3, #1
 800588c:	d008      	beq.n	80058a0 <I2C_Master_ADDR+0x2e6>
 800588e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005890:	2b08      	cmp	r3, #8
 8005892:	d005      	beq.n	80058a0 <I2C_Master_ADDR+0x2e6>
 8005894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005896:	2b10      	cmp	r3, #16
 8005898:	d002      	beq.n	80058a0 <I2C_Master_ADDR+0x2e6>
 800589a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800589c:	2b20      	cmp	r3, #32
 800589e:	d107      	bne.n	80058b0 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	685a      	ldr	r2, [r3, #4]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058ae:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058b0:	2300      	movs	r3, #0
 80058b2:	60fb      	str	r3, [r7, #12]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	60fb      	str	r3, [r7, #12]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80058cc:	e00b      	b.n	80058e6 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058ce:	2300      	movs	r3, #0
 80058d0:	60bb      	str	r3, [r7, #8]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	60bb      	str	r3, [r7, #8]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	60bb      	str	r3, [r7, #8]
 80058e2:	68bb      	ldr	r3, [r7, #8]
}
 80058e4:	e7ff      	b.n	80058e6 <I2C_Master_ADDR+0x32c>
 80058e6:	bf00      	nop
 80058e8:	3744      	adds	r7, #68	; 0x44
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bc80      	pop	{r7}
 80058ee:	4770      	bx	lr

080058f0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058fe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005904:	b29b      	uxth	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d02b      	beq.n	8005962 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590e:	781a      	ldrb	r2, [r3, #0]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591a:	1c5a      	adds	r2, r3, #1
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005924:	b29b      	uxth	r3, r3
 8005926:	3b01      	subs	r3, #1
 8005928:	b29a      	uxth	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005932:	b29b      	uxth	r3, r3
 8005934:	2b00      	cmp	r3, #0
 8005936:	d114      	bne.n	8005962 <I2C_SlaveTransmit_TXE+0x72>
 8005938:	7bfb      	ldrb	r3, [r7, #15]
 800593a:	2b29      	cmp	r3, #41	; 0x29
 800593c:	d111      	bne.n	8005962 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800594c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2221      	movs	r2, #33	; 0x21
 8005952:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2228      	movs	r2, #40	; 0x28
 8005958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f7ff f9d8 	bl	8004d12 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005962:	bf00      	nop
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800596a:	b480      	push	{r7}
 800596c:	b083      	sub	sp, #12
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005976:	b29b      	uxth	r3, r3
 8005978:	2b00      	cmp	r3, #0
 800597a:	d011      	beq.n	80059a0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005980:	781a      	ldrb	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005996:	b29b      	uxth	r3, r3
 8005998:	3b01      	subs	r3, #1
 800599a:	b29a      	uxth	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bc80      	pop	{r7}
 80059a8:	4770      	bx	lr

080059aa <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b084      	sub	sp, #16
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059b8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059be:	b29b      	uxth	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d02c      	beq.n	8005a1e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	691a      	ldr	r2, [r3, #16]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ce:	b2d2      	uxtb	r2, r2
 80059d0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d6:	1c5a      	adds	r2, r3, #1
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	3b01      	subs	r3, #1
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d114      	bne.n	8005a1e <I2C_SlaveReceive_RXNE+0x74>
 80059f4:	7bfb      	ldrb	r3, [r7, #15]
 80059f6:	2b2a      	cmp	r3, #42	; 0x2a
 80059f8:	d111      	bne.n	8005a1e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	685a      	ldr	r2, [r3, #4]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a08:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2222      	movs	r2, #34	; 0x22
 8005a0e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2228      	movs	r2, #40	; 0x28
 8005a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f7ff f983 	bl	8004d24 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005a1e:	bf00      	nop
 8005a20:	3710      	adds	r7, #16
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}

08005a26 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005a26:	b480      	push	{r7}
 8005a28:	b083      	sub	sp, #12
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d012      	beq.n	8005a5e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	691a      	ldr	r2, [r3, #16]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a42:	b2d2      	uxtb	r2, r2
 8005a44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4a:	1c5a      	adds	r2, r3, #1
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	3b01      	subs	r3, #1
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005a5e:	bf00      	nop
 8005a60:	370c      	adds	r7, #12
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bc80      	pop	{r7}
 8005a66:	4770      	bx	lr

08005a68 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005a72:	2300      	movs	r3, #0
 8005a74:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005a82:	2b28      	cmp	r3, #40	; 0x28
 8005a84:	d125      	bne.n	8005ad2 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a94:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d101      	bne.n	8005aa4 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d103      	bne.n	8005ab6 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	81bb      	strh	r3, [r7, #12]
 8005ab4:	e002      	b.n	8005abc <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005ac4:	89ba      	ldrh	r2, [r7, #12]
 8005ac6:	7bfb      	ldrb	r3, [r7, #15]
 8005ac8:	4619      	mov	r1, r3
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f7ff f933 	bl	8004d36 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005ad0:	e00e      	b.n	8005af0 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	60bb      	str	r3, [r7, #8]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	60bb      	str	r3, [r7, #8]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	60bb      	str	r3, [r7, #8]
 8005ae6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005af0:	bf00      	nop
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b06:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005b16:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005b18:	2300      	movs	r3, #0
 8005b1a:	60bb      	str	r3, [r7, #8]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	695b      	ldr	r3, [r3, #20]
 8005b22:	60bb      	str	r3, [r7, #8]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f042 0201 	orr.w	r2, r2, #1
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b44:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b54:	d172      	bne.n	8005c3c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005b56:	7bfb      	ldrb	r3, [r7, #15]
 8005b58:	2b22      	cmp	r3, #34	; 0x22
 8005b5a:	d002      	beq.n	8005b62 <I2C_Slave_STOPF+0x6a>
 8005b5c:	7bfb      	ldrb	r3, [r7, #15]
 8005b5e:	2b2a      	cmp	r3, #42	; 0x2a
 8005b60:	d135      	bne.n	8005bce <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	b29a      	uxth	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d005      	beq.n	8005b86 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7e:	f043 0204 	orr.w	r2, r3, #4
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b94:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7fe f800 	bl	8003ba0 <HAL_DMA_GetState>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d049      	beq.n	8005c3a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005baa:	4a69      	ldr	r2, [pc, #420]	; (8005d50 <I2C_Slave_STOPF+0x258>)
 8005bac:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7fd fe76 	bl	80038a4 <HAL_DMA_Abort_IT>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d03d      	beq.n	8005c3a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bc8:	4610      	mov	r0, r2
 8005bca:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005bcc:	e035      	b.n	8005c3a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d005      	beq.n	8005bf2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bea:	f043 0204 	orr.w	r2, r3, #4
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	685a      	ldr	r2, [r3, #4]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c00:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c06:	4618      	mov	r0, r3
 8005c08:	f7fd ffca 	bl	8003ba0 <HAL_DMA_GetState>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d014      	beq.n	8005c3c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c16:	4a4e      	ldr	r2, [pc, #312]	; (8005d50 <I2C_Slave_STOPF+0x258>)
 8005c18:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f7fd fe40 	bl	80038a4 <HAL_DMA_Abort_IT>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d008      	beq.n	8005c3c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c34:	4610      	mov	r0, r2
 8005c36:	4798      	blx	r3
 8005c38:	e000      	b.n	8005c3c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005c3a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d03e      	beq.n	8005cc4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	695b      	ldr	r3, [r3, #20]
 8005c4c:	f003 0304 	and.w	r3, r3, #4
 8005c50:	2b04      	cmp	r3, #4
 8005c52:	d112      	bne.n	8005c7a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	691a      	ldr	r2, [r3, #16]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5e:	b2d2      	uxtb	r2, r2
 8005c60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c66:	1c5a      	adds	r2, r3, #1
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	3b01      	subs	r3, #1
 8005c74:	b29a      	uxth	r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c84:	2b40      	cmp	r3, #64	; 0x40
 8005c86:	d112      	bne.n	8005cae <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	691a      	ldr	r2, [r3, #16]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c92:	b2d2      	uxtb	r2, r2
 8005c94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9a:	1c5a      	adds	r2, r3, #1
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	b29a      	uxth	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d005      	beq.n	8005cc4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cbc:	f043 0204 	orr.w	r2, r3, #4
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d003      	beq.n	8005cd4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 f843 	bl	8005d58 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005cd2:	e039      	b.n	8005d48 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005cd4:	7bfb      	ldrb	r3, [r7, #15]
 8005cd6:	2b2a      	cmp	r3, #42	; 0x2a
 8005cd8:	d109      	bne.n	8005cee <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2228      	movs	r2, #40	; 0x28
 8005ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f7ff f81b 	bl	8004d24 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	2b28      	cmp	r3, #40	; 0x28
 8005cf8:	d111      	bne.n	8005d1e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a15      	ldr	r2, [pc, #84]	; (8005d54 <I2C_Slave_STOPF+0x25c>)
 8005cfe:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2220      	movs	r2, #32
 8005d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7ff f81a 	bl	8004d50 <HAL_I2C_ListenCpltCallback>
}
 8005d1c:	e014      	b.n	8005d48 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d22:	2b22      	cmp	r3, #34	; 0x22
 8005d24:	d002      	beq.n	8005d2c <I2C_Slave_STOPF+0x234>
 8005d26:	7bfb      	ldrb	r3, [r7, #15]
 8005d28:	2b22      	cmp	r3, #34	; 0x22
 8005d2a:	d10d      	bne.n	8005d48 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2220      	movs	r2, #32
 8005d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f7fe ffee 	bl	8004d24 <HAL_I2C_SlaveRxCpltCallback>
}
 8005d48:	bf00      	nop
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	080062b9 	.word	0x080062b9
 8005d54:	ffff0000 	.word	0xffff0000

08005d58 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d66:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d6e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005d70:	7bbb      	ldrb	r3, [r7, #14]
 8005d72:	2b10      	cmp	r3, #16
 8005d74:	d002      	beq.n	8005d7c <I2C_ITError+0x24>
 8005d76:	7bbb      	ldrb	r3, [r7, #14]
 8005d78:	2b40      	cmp	r3, #64	; 0x40
 8005d7a:	d10a      	bne.n	8005d92 <I2C_ITError+0x3a>
 8005d7c:	7bfb      	ldrb	r3, [r7, #15]
 8005d7e:	2b22      	cmp	r3, #34	; 0x22
 8005d80:	d107      	bne.n	8005d92 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d90:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d92:	7bfb      	ldrb	r3, [r7, #15]
 8005d94:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005d98:	2b28      	cmp	r3, #40	; 0x28
 8005d9a:	d107      	bne.n	8005dac <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2228      	movs	r2, #40	; 0x28
 8005da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005daa:	e015      	b.n	8005dd8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005db6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005dba:	d00a      	beq.n	8005dd2 <I2C_ITError+0x7a>
 8005dbc:	7bfb      	ldrb	r3, [r7, #15]
 8005dbe:	2b60      	cmp	r3, #96	; 0x60
 8005dc0:	d007      	beq.n	8005dd2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005de2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005de6:	d162      	bne.n	8005eae <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005df6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dfc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d020      	beq.n	8005e48 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e0a:	4a6a      	ldr	r2, [pc, #424]	; (8005fb4 <I2C_ITError+0x25c>)
 8005e0c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7fd fd46 	bl	80038a4 <HAL_DMA_Abort_IT>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f000 8089 	beq.w	8005f32 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f022 0201 	bic.w	r2, r2, #1
 8005e2e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2220      	movs	r2, #32
 8005e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e42:	4610      	mov	r0, r2
 8005e44:	4798      	blx	r3
 8005e46:	e074      	b.n	8005f32 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4c:	4a59      	ldr	r2, [pc, #356]	; (8005fb4 <I2C_ITError+0x25c>)
 8005e4e:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e54:	4618      	mov	r0, r3
 8005e56:	f7fd fd25 	bl	80038a4 <HAL_DMA_Abort_IT>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d068      	beq.n	8005f32 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e6a:	2b40      	cmp	r3, #64	; 0x40
 8005e6c:	d10b      	bne.n	8005e86 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	691a      	ldr	r2, [r3, #16]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e78:	b2d2      	uxtb	r2, r2
 8005e7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e80:	1c5a      	adds	r2, r3, #1
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0201 	bic.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2220      	movs	r2, #32
 8005e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ea8:	4610      	mov	r0, r2
 8005eaa:	4798      	blx	r3
 8005eac:	e041      	b.n	8005f32 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b60      	cmp	r3, #96	; 0x60
 8005eb8:	d125      	bne.n	8005f06 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ed2:	2b40      	cmp	r3, #64	; 0x40
 8005ed4:	d10b      	bne.n	8005eee <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	691a      	ldr	r2, [r3, #16]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee0:	b2d2      	uxtb	r2, r2
 8005ee2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee8:	1c5a      	adds	r2, r3, #1
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f022 0201 	bic.w	r2, r2, #1
 8005efc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f7fe ff41 	bl	8004d86 <HAL_I2C_AbortCpltCallback>
 8005f04:	e015      	b.n	8005f32 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	695b      	ldr	r3, [r3, #20]
 8005f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f10:	2b40      	cmp	r3, #64	; 0x40
 8005f12:	d10b      	bne.n	8005f2c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	691a      	ldr	r2, [r3, #16]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f1e:	b2d2      	uxtb	r2, r2
 8005f20:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f26:	1c5a      	adds	r2, r3, #1
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f7fe ff21 	bl	8004d74 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f36:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	f003 0301 	and.w	r3, r3, #1
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10e      	bne.n	8005f60 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d109      	bne.n	8005f60 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d104      	bne.n	8005f60 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d007      	beq.n	8005f70 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685a      	ldr	r2, [r3, #4]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f6e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f76:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7c:	f003 0304 	and.w	r3, r3, #4
 8005f80:	2b04      	cmp	r3, #4
 8005f82:	d113      	bne.n	8005fac <I2C_ITError+0x254>
 8005f84:	7bfb      	ldrb	r3, [r7, #15]
 8005f86:	2b28      	cmp	r3, #40	; 0x28
 8005f88:	d110      	bne.n	8005fac <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a0a      	ldr	r2, [pc, #40]	; (8005fb8 <I2C_ITError+0x260>)
 8005f8e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2220      	movs	r2, #32
 8005f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7fe fed2 	bl	8004d50 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005fac:	bf00      	nop
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	080062b9 	.word	0x080062b9
 8005fb8:	ffff0000 	.word	0xffff0000

08005fbc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b088      	sub	sp, #32
 8005fc0:	af02      	add	r7, sp, #8
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	4608      	mov	r0, r1
 8005fc6:	4611      	mov	r1, r2
 8005fc8:	461a      	mov	r2, r3
 8005fca:	4603      	mov	r3, r0
 8005fcc:	817b      	strh	r3, [r7, #10]
 8005fce:	460b      	mov	r3, r1
 8005fd0:	813b      	strh	r3, [r7, #8]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fe4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe8:	9300      	str	r3, [sp, #0]
 8005fea:	6a3b      	ldr	r3, [r7, #32]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005ff2:	68f8      	ldr	r0, [r7, #12]
 8005ff4:	f000 fa08 	bl	8006408 <I2C_WaitOnFlagUntilTimeout>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00d      	beq.n	800601a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006008:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800600c:	d103      	bne.n	8006016 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006014:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e05f      	b.n	80060da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800601a:	897b      	ldrh	r3, [r7, #10]
 800601c:	b2db      	uxtb	r3, r3
 800601e:	461a      	mov	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006028:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800602a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602c:	6a3a      	ldr	r2, [r7, #32]
 800602e:	492d      	ldr	r1, [pc, #180]	; (80060e4 <I2C_RequestMemoryWrite+0x128>)
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 fa63 	bl	80064fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d001      	beq.n	8006040 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e04c      	b.n	80060da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006040:	2300      	movs	r3, #0
 8006042:	617b      	str	r3, [r7, #20]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	617b      	str	r3, [r7, #20]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	617b      	str	r3, [r7, #20]
 8006054:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006058:	6a39      	ldr	r1, [r7, #32]
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f000 faee 	bl	800663c <I2C_WaitOnTXEFlagUntilTimeout>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00d      	beq.n	8006082 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800606a:	2b04      	cmp	r3, #4
 800606c:	d107      	bne.n	800607e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800607c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e02b      	b.n	80060da <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006082:	88fb      	ldrh	r3, [r7, #6]
 8006084:	2b01      	cmp	r3, #1
 8006086:	d105      	bne.n	8006094 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006088:	893b      	ldrh	r3, [r7, #8]
 800608a:	b2da      	uxtb	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	611a      	str	r2, [r3, #16]
 8006092:	e021      	b.n	80060d8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006094:	893b      	ldrh	r3, [r7, #8]
 8006096:	0a1b      	lsrs	r3, r3, #8
 8006098:	b29b      	uxth	r3, r3
 800609a:	b2da      	uxtb	r2, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060a4:	6a39      	ldr	r1, [r7, #32]
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f000 fac8 	bl	800663c <I2C_WaitOnTXEFlagUntilTimeout>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00d      	beq.n	80060ce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b6:	2b04      	cmp	r3, #4
 80060b8:	d107      	bne.n	80060ca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e005      	b.n	80060da <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80060ce:	893b      	ldrh	r3, [r7, #8]
 80060d0:	b2da      	uxtb	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3718      	adds	r7, #24
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	00010002 	.word	0x00010002

080060e8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af02      	add	r7, sp, #8
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	4608      	mov	r0, r1
 80060f2:	4611      	mov	r1, r2
 80060f4:	461a      	mov	r2, r3
 80060f6:	4603      	mov	r3, r0
 80060f8:	817b      	strh	r3, [r7, #10]
 80060fa:	460b      	mov	r3, r1
 80060fc:	813b      	strh	r3, [r7, #8]
 80060fe:	4613      	mov	r3, r2
 8006100:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006110:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006120:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	6a3b      	ldr	r3, [r7, #32]
 8006128:	2200      	movs	r2, #0
 800612a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f000 f96a 	bl	8006408 <I2C_WaitOnFlagUntilTimeout>
 8006134:	4603      	mov	r3, r0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00d      	beq.n	8006156 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006144:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006148:	d103      	bne.n	8006152 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006150:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e0aa      	b.n	80062ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006156:	897b      	ldrh	r3, [r7, #10]
 8006158:	b2db      	uxtb	r3, r3
 800615a:	461a      	mov	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006164:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006168:	6a3a      	ldr	r2, [r7, #32]
 800616a:	4952      	ldr	r1, [pc, #328]	; (80062b4 <I2C_RequestMemoryRead+0x1cc>)
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f000 f9c5 	bl	80064fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e097      	b.n	80062ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800617c:	2300      	movs	r3, #0
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	617b      	str	r3, [r7, #20]
 8006190:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006194:	6a39      	ldr	r1, [r7, #32]
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	f000 fa50 	bl	800663c <I2C_WaitOnTXEFlagUntilTimeout>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00d      	beq.n	80061be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a6:	2b04      	cmp	r3, #4
 80061a8:	d107      	bne.n	80061ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e076      	b.n	80062ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061be:	88fb      	ldrh	r3, [r7, #6]
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d105      	bne.n	80061d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061c4:	893b      	ldrh	r3, [r7, #8]
 80061c6:	b2da      	uxtb	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	611a      	str	r2, [r3, #16]
 80061ce:	e021      	b.n	8006214 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80061d0:	893b      	ldrh	r3, [r7, #8]
 80061d2:	0a1b      	lsrs	r3, r3, #8
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	b2da      	uxtb	r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061e0:	6a39      	ldr	r1, [r7, #32]
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f000 fa2a 	bl	800663c <I2C_WaitOnTXEFlagUntilTimeout>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00d      	beq.n	800620a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f2:	2b04      	cmp	r3, #4
 80061f4:	d107      	bne.n	8006206 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006204:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e050      	b.n	80062ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800620a:	893b      	ldrh	r3, [r7, #8]
 800620c:	b2da      	uxtb	r2, r3
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006216:	6a39      	ldr	r1, [r7, #32]
 8006218:	68f8      	ldr	r0, [r7, #12]
 800621a:	f000 fa0f 	bl	800663c <I2C_WaitOnTXEFlagUntilTimeout>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d00d      	beq.n	8006240 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006228:	2b04      	cmp	r3, #4
 800622a:	d107      	bne.n	800623c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800623a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	e035      	b.n	80062ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800624e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	9300      	str	r3, [sp, #0]
 8006254:	6a3b      	ldr	r3, [r7, #32]
 8006256:	2200      	movs	r2, #0
 8006258:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800625c:	68f8      	ldr	r0, [r7, #12]
 800625e:	f000 f8d3 	bl	8006408 <I2C_WaitOnFlagUntilTimeout>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00d      	beq.n	8006284 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006272:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006276:	d103      	bne.n	8006280 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800627e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	e013      	b.n	80062ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006284:	897b      	ldrh	r3, [r7, #10]
 8006286:	b2db      	uxtb	r3, r3
 8006288:	f043 0301 	orr.w	r3, r3, #1
 800628c:	b2da      	uxtb	r2, r3
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006296:	6a3a      	ldr	r2, [r7, #32]
 8006298:	4906      	ldr	r1, [pc, #24]	; (80062b4 <I2C_RequestMemoryRead+0x1cc>)
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f000 f92e 	bl	80064fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d001      	beq.n	80062aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e000      	b.n	80062ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3718      	adds	r7, #24
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	00010002 	.word	0x00010002

080062b8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062c0:	2300      	movs	r3, #0
 80062c2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062d0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80062d2:	4b4b      	ldr	r3, [pc, #300]	; (8006400 <I2C_DMAAbort+0x148>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	08db      	lsrs	r3, r3, #3
 80062d8:	4a4a      	ldr	r2, [pc, #296]	; (8006404 <I2C_DMAAbort+0x14c>)
 80062da:	fba2 2303 	umull	r2, r3, r2, r3
 80062de:	0a1a      	lsrs	r2, r3, #8
 80062e0:	4613      	mov	r3, r2
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4413      	add	r3, r2
 80062e6:	00da      	lsls	r2, r3, #3
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d106      	bne.n	8006300 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f6:	f043 0220 	orr.w	r2, r3, #32
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80062fe:	e00a      	b.n	8006316 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	3b01      	subs	r3, #1
 8006304:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006310:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006314:	d0ea      	beq.n	80062ec <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800631a:	2b00      	cmp	r3, #0
 800631c:	d003      	beq.n	8006326 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006322:	2200      	movs	r2, #0
 8006324:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006332:	2200      	movs	r2, #0
 8006334:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006344:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2200      	movs	r2, #0
 800634a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006350:	2b00      	cmp	r3, #0
 8006352:	d003      	beq.n	800635c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006358:	2200      	movs	r2, #0
 800635a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006360:	2b00      	cmp	r3, #0
 8006362:	d003      	beq.n	800636c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006368:	2200      	movs	r2, #0
 800636a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f022 0201 	bic.w	r2, r2, #1
 800637a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006382:	b2db      	uxtb	r3, r3
 8006384:	2b60      	cmp	r3, #96	; 0x60
 8006386:	d10e      	bne.n	80063a6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	2220      	movs	r2, #32
 800638c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	2200      	movs	r2, #0
 800639c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800639e:	6978      	ldr	r0, [r7, #20]
 80063a0:	f7fe fcf1 	bl	8004d86 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80063a4:	e027      	b.n	80063f6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80063a6:	7cfb      	ldrb	r3, [r7, #19]
 80063a8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80063ac:	2b28      	cmp	r3, #40	; 0x28
 80063ae:	d117      	bne.n	80063e0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f042 0201 	orr.w	r2, r2, #1
 80063be:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80063ce:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	2200      	movs	r2, #0
 80063d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	2228      	movs	r2, #40	; 0x28
 80063da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80063de:	e007      	b.n	80063f0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	2220      	movs	r2, #32
 80063e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80063f0:	6978      	ldr	r0, [r7, #20]
 80063f2:	f7fe fcbf 	bl	8004d74 <HAL_I2C_ErrorCallback>
}
 80063f6:	bf00      	nop
 80063f8:	3718      	adds	r7, #24
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	bf00      	nop
 8006400:	20000030 	.word	0x20000030
 8006404:	14f8b589 	.word	0x14f8b589

08006408 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	603b      	str	r3, [r7, #0]
 8006414:	4613      	mov	r3, r2
 8006416:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006418:	e048      	b.n	80064ac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006420:	d044      	beq.n	80064ac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006422:	f7fd f80d 	bl	8003440 <HAL_GetTick>
 8006426:	4602      	mov	r2, r0
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	429a      	cmp	r2, r3
 8006430:	d302      	bcc.n	8006438 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d139      	bne.n	80064ac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	0c1b      	lsrs	r3, r3, #16
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b01      	cmp	r3, #1
 8006440:	d10d      	bne.n	800645e <I2C_WaitOnFlagUntilTimeout+0x56>
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	43da      	mvns	r2, r3
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	4013      	ands	r3, r2
 800644e:	b29b      	uxth	r3, r3
 8006450:	2b00      	cmp	r3, #0
 8006452:	bf0c      	ite	eq
 8006454:	2301      	moveq	r3, #1
 8006456:	2300      	movne	r3, #0
 8006458:	b2db      	uxtb	r3, r3
 800645a:	461a      	mov	r2, r3
 800645c:	e00c      	b.n	8006478 <I2C_WaitOnFlagUntilTimeout+0x70>
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	43da      	mvns	r2, r3
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	4013      	ands	r3, r2
 800646a:	b29b      	uxth	r3, r3
 800646c:	2b00      	cmp	r3, #0
 800646e:	bf0c      	ite	eq
 8006470:	2301      	moveq	r3, #1
 8006472:	2300      	movne	r3, #0
 8006474:	b2db      	uxtb	r3, r3
 8006476:	461a      	mov	r2, r3
 8006478:	79fb      	ldrb	r3, [r7, #7]
 800647a:	429a      	cmp	r2, r3
 800647c:	d116      	bne.n	80064ac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2200      	movs	r2, #0
 8006482:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2220      	movs	r2, #32
 8006488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006498:	f043 0220 	orr.w	r2, r3, #32
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e023      	b.n	80064f4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	0c1b      	lsrs	r3, r3, #16
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d10d      	bne.n	80064d2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	695b      	ldr	r3, [r3, #20]
 80064bc:	43da      	mvns	r2, r3
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	4013      	ands	r3, r2
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	bf0c      	ite	eq
 80064c8:	2301      	moveq	r3, #1
 80064ca:	2300      	movne	r3, #0
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	461a      	mov	r2, r3
 80064d0:	e00c      	b.n	80064ec <I2C_WaitOnFlagUntilTimeout+0xe4>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	43da      	mvns	r2, r3
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	4013      	ands	r3, r2
 80064de:	b29b      	uxth	r3, r3
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	bf0c      	ite	eq
 80064e4:	2301      	moveq	r3, #1
 80064e6:	2300      	movne	r3, #0
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	461a      	mov	r2, r3
 80064ec:	79fb      	ldrb	r3, [r7, #7]
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d093      	beq.n	800641a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064f2:	2300      	movs	r3, #0
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3710      	adds	r7, #16
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}

080064fc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	60b9      	str	r1, [r7, #8]
 8006506:	607a      	str	r2, [r7, #4]
 8006508:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800650a:	e071      	b.n	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	695b      	ldr	r3, [r3, #20]
 8006512:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006516:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800651a:	d123      	bne.n	8006564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800652a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006534:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2220      	movs	r2, #32
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006550:	f043 0204 	orr.w	r2, r3, #4
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e067      	b.n	8006634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656a:	d041      	beq.n	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800656c:	f7fc ff68 	bl	8003440 <HAL_GetTick>
 8006570:	4602      	mov	r2, r0
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	429a      	cmp	r2, r3
 800657a:	d302      	bcc.n	8006582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d136      	bne.n	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	0c1b      	lsrs	r3, r3, #16
 8006586:	b2db      	uxtb	r3, r3
 8006588:	2b01      	cmp	r3, #1
 800658a:	d10c      	bne.n	80065a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	695b      	ldr	r3, [r3, #20]
 8006592:	43da      	mvns	r2, r3
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	4013      	ands	r3, r2
 8006598:	b29b      	uxth	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	bf14      	ite	ne
 800659e:	2301      	movne	r3, #1
 80065a0:	2300      	moveq	r3, #0
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	e00b      	b.n	80065be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	699b      	ldr	r3, [r3, #24]
 80065ac:	43da      	mvns	r2, r3
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	4013      	ands	r3, r2
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	bf14      	ite	ne
 80065b8:	2301      	movne	r3, #1
 80065ba:	2300      	moveq	r3, #0
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d016      	beq.n	80065f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2200      	movs	r2, #0
 80065c6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2220      	movs	r2, #32
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065dc:	f043 0220 	orr.w	r2, r3, #32
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	e021      	b.n	8006634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	0c1b      	lsrs	r3, r3, #16
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d10c      	bne.n	8006614 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	695b      	ldr	r3, [r3, #20]
 8006600:	43da      	mvns	r2, r3
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	4013      	ands	r3, r2
 8006606:	b29b      	uxth	r3, r3
 8006608:	2b00      	cmp	r3, #0
 800660a:	bf14      	ite	ne
 800660c:	2301      	movne	r3, #1
 800660e:	2300      	moveq	r3, #0
 8006610:	b2db      	uxtb	r3, r3
 8006612:	e00b      	b.n	800662c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	699b      	ldr	r3, [r3, #24]
 800661a:	43da      	mvns	r2, r3
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	4013      	ands	r3, r2
 8006620:	b29b      	uxth	r3, r3
 8006622:	2b00      	cmp	r3, #0
 8006624:	bf14      	ite	ne
 8006626:	2301      	movne	r3, #1
 8006628:	2300      	moveq	r3, #0
 800662a:	b2db      	uxtb	r3, r3
 800662c:	2b00      	cmp	r3, #0
 800662e:	f47f af6d 	bne.w	800650c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006648:	e034      	b.n	80066b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800664a:	68f8      	ldr	r0, [r7, #12]
 800664c:	f000 f915 	bl	800687a <I2C_IsAcknowledgeFailed>
 8006650:	4603      	mov	r3, r0
 8006652:	2b00      	cmp	r3, #0
 8006654:	d001      	beq.n	800665a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	e034      	b.n	80066c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006660:	d028      	beq.n	80066b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006662:	f7fc feed 	bl	8003440 <HAL_GetTick>
 8006666:	4602      	mov	r2, r0
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	429a      	cmp	r2, r3
 8006670:	d302      	bcc.n	8006678 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d11d      	bne.n	80066b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006682:	2b80      	cmp	r3, #128	; 0x80
 8006684:	d016      	beq.n	80066b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2220      	movs	r2, #32
 8006690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a0:	f043 0220 	orr.w	r2, r3, #32
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e007      	b.n	80066c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	695b      	ldr	r3, [r3, #20]
 80066ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066be:	2b80      	cmp	r3, #128	; 0x80
 80066c0:	d1c3      	bne.n	800664a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3710      	adds	r7, #16
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066d8:	e034      	b.n	8006744 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f000 f8cd 	bl	800687a <I2C_IsAcknowledgeFailed>
 80066e0:	4603      	mov	r3, r0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d001      	beq.n	80066ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e034      	b.n	8006754 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f0:	d028      	beq.n	8006744 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066f2:	f7fc fea5 	bl	8003440 <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	68ba      	ldr	r2, [r7, #8]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d302      	bcc.n	8006708 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d11d      	bne.n	8006744 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	f003 0304 	and.w	r3, r3, #4
 8006712:	2b04      	cmp	r3, #4
 8006714:	d016      	beq.n	8006744 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2220      	movs	r2, #32
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006730:	f043 0220 	orr.w	r2, r3, #32
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2200      	movs	r2, #0
 800673c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e007      	b.n	8006754 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	695b      	ldr	r3, [r3, #20]
 800674a:	f003 0304 	and.w	r3, r3, #4
 800674e:	2b04      	cmp	r3, #4
 8006750:	d1c3      	bne.n	80066da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3710      	adds	r7, #16
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006764:	2300      	movs	r3, #0
 8006766:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006768:	4b13      	ldr	r3, [pc, #76]	; (80067b8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	08db      	lsrs	r3, r3, #3
 800676e:	4a13      	ldr	r2, [pc, #76]	; (80067bc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006770:	fba2 2303 	umull	r2, r3, r2, r3
 8006774:	0a1a      	lsrs	r2, r3, #8
 8006776:	4613      	mov	r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	4413      	add	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	3b01      	subs	r3, #1
 8006782:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d107      	bne.n	800679a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678e:	f043 0220 	orr.w	r2, r3, #32
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e008      	b.n	80067ac <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067a8:	d0e9      	beq.n	800677e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3714      	adds	r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bc80      	pop	{r7}
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	20000030 	.word	0x20000030
 80067bc:	14f8b589 	.word	0x14f8b589

080067c0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80067cc:	e049      	b.n	8006862 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	f003 0310 	and.w	r3, r3, #16
 80067d8:	2b10      	cmp	r3, #16
 80067da:	d119      	bne.n	8006810 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f06f 0210 	mvn.w	r2, #16
 80067e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2220      	movs	r2, #32
 80067f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2200      	movs	r2, #0
 8006808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e030      	b.n	8006872 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006810:	f7fc fe16 	bl	8003440 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	429a      	cmp	r2, r3
 800681e:	d302      	bcc.n	8006826 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d11d      	bne.n	8006862 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	695b      	ldr	r3, [r3, #20]
 800682c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006830:	2b40      	cmp	r3, #64	; 0x40
 8006832:	d016      	beq.n	8006862 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2200      	movs	r2, #0
 8006838:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2220      	movs	r2, #32
 800683e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684e:	f043 0220 	orr.w	r2, r3, #32
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e007      	b.n	8006872 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	695b      	ldr	r3, [r3, #20]
 8006868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800686c:	2b40      	cmp	r3, #64	; 0x40
 800686e:	d1ae      	bne.n	80067ce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800687a:	b480      	push	{r7}
 800687c:	b083      	sub	sp, #12
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800688c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006890:	d11b      	bne.n	80068ca <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800689a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2220      	movs	r2, #32
 80068a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b6:	f043 0204 	orr.w	r2, r3, #4
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e000      	b.n	80068cc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80068ca:	2300      	movs	r3, #0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bc80      	pop	{r7}
 80068d4:	4770      	bx	lr

080068d6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80068d6:	b480      	push	{r7}
 80068d8:	b083      	sub	sp, #12
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068e2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80068e6:	d103      	bne.n	80068f0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80068ee:	e007      	b.n	8006900 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068f4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80068f8:	d102      	bne.n	8006900 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2208      	movs	r2, #8
 80068fe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006900:	bf00      	nop
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	bc80      	pop	{r7}
 8006908:	4770      	bx	lr
	...

0800690c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b086      	sub	sp, #24
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d101      	bne.n	800691e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e272      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 0301 	and.w	r3, r3, #1
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 8087 	beq.w	8006a3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800692c:	4b92      	ldr	r3, [pc, #584]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	f003 030c 	and.w	r3, r3, #12
 8006934:	2b04      	cmp	r3, #4
 8006936:	d00c      	beq.n	8006952 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006938:	4b8f      	ldr	r3, [pc, #572]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	f003 030c 	and.w	r3, r3, #12
 8006940:	2b08      	cmp	r3, #8
 8006942:	d112      	bne.n	800696a <HAL_RCC_OscConfig+0x5e>
 8006944:	4b8c      	ldr	r3, [pc, #560]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800694c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006950:	d10b      	bne.n	800696a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006952:	4b89      	ldr	r3, [pc, #548]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d06c      	beq.n	8006a38 <HAL_RCC_OscConfig+0x12c>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d168      	bne.n	8006a38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e24c      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006972:	d106      	bne.n	8006982 <HAL_RCC_OscConfig+0x76>
 8006974:	4b80      	ldr	r3, [pc, #512]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a7f      	ldr	r2, [pc, #508]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 800697a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800697e:	6013      	str	r3, [r2, #0]
 8006980:	e02e      	b.n	80069e0 <HAL_RCC_OscConfig+0xd4>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d10c      	bne.n	80069a4 <HAL_RCC_OscConfig+0x98>
 800698a:	4b7b      	ldr	r3, [pc, #492]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a7a      	ldr	r2, [pc, #488]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006990:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006994:	6013      	str	r3, [r2, #0]
 8006996:	4b78      	ldr	r3, [pc, #480]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a77      	ldr	r2, [pc, #476]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 800699c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80069a0:	6013      	str	r3, [r2, #0]
 80069a2:	e01d      	b.n	80069e0 <HAL_RCC_OscConfig+0xd4>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80069ac:	d10c      	bne.n	80069c8 <HAL_RCC_OscConfig+0xbc>
 80069ae:	4b72      	ldr	r3, [pc, #456]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a71      	ldr	r2, [pc, #452]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 80069b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069b8:	6013      	str	r3, [r2, #0]
 80069ba:	4b6f      	ldr	r3, [pc, #444]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a6e      	ldr	r2, [pc, #440]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 80069c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069c4:	6013      	str	r3, [r2, #0]
 80069c6:	e00b      	b.n	80069e0 <HAL_RCC_OscConfig+0xd4>
 80069c8:	4b6b      	ldr	r3, [pc, #428]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a6a      	ldr	r2, [pc, #424]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 80069ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069d2:	6013      	str	r3, [r2, #0]
 80069d4:	4b68      	ldr	r3, [pc, #416]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a67      	ldr	r2, [pc, #412]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 80069da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80069de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d013      	beq.n	8006a10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069e8:	f7fc fd2a 	bl	8003440 <HAL_GetTick>
 80069ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069ee:	e008      	b.n	8006a02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069f0:	f7fc fd26 	bl	8003440 <HAL_GetTick>
 80069f4:	4602      	mov	r2, r0
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	2b64      	cmp	r3, #100	; 0x64
 80069fc:	d901      	bls.n	8006a02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	e200      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a02:	4b5d      	ldr	r3, [pc, #372]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d0f0      	beq.n	80069f0 <HAL_RCC_OscConfig+0xe4>
 8006a0e:	e014      	b.n	8006a3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a10:	f7fc fd16 	bl	8003440 <HAL_GetTick>
 8006a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a16:	e008      	b.n	8006a2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a18:	f7fc fd12 	bl	8003440 <HAL_GetTick>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	2b64      	cmp	r3, #100	; 0x64
 8006a24:	d901      	bls.n	8006a2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006a26:	2303      	movs	r3, #3
 8006a28:	e1ec      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a2a:	4b53      	ldr	r3, [pc, #332]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1f0      	bne.n	8006a18 <HAL_RCC_OscConfig+0x10c>
 8006a36:	e000      	b.n	8006a3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 0302 	and.w	r3, r3, #2
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d063      	beq.n	8006b0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a46:	4b4c      	ldr	r3, [pc, #304]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	f003 030c 	and.w	r3, r3, #12
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00b      	beq.n	8006a6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006a52:	4b49      	ldr	r3, [pc, #292]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	f003 030c 	and.w	r3, r3, #12
 8006a5a:	2b08      	cmp	r3, #8
 8006a5c:	d11c      	bne.n	8006a98 <HAL_RCC_OscConfig+0x18c>
 8006a5e:	4b46      	ldr	r3, [pc, #280]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d116      	bne.n	8006a98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a6a:	4b43      	ldr	r3, [pc, #268]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0302 	and.w	r3, r3, #2
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d005      	beq.n	8006a82 <HAL_RCC_OscConfig+0x176>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	691b      	ldr	r3, [r3, #16]
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d001      	beq.n	8006a82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e1c0      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a82:	4b3d      	ldr	r3, [pc, #244]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	00db      	lsls	r3, r3, #3
 8006a90:	4939      	ldr	r1, [pc, #228]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006a92:	4313      	orrs	r3, r2
 8006a94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a96:	e03a      	b.n	8006b0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	691b      	ldr	r3, [r3, #16]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d020      	beq.n	8006ae2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006aa0:	4b36      	ldr	r3, [pc, #216]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aa6:	f7fc fccb 	bl	8003440 <HAL_GetTick>
 8006aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aac:	e008      	b.n	8006ac0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006aae:	f7fc fcc7 	bl	8003440 <HAL_GetTick>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d901      	bls.n	8006ac0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e1a1      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ac0:	4b2d      	ldr	r3, [pc, #180]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0302 	and.w	r3, r3, #2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d0f0      	beq.n	8006aae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006acc:	4b2a      	ldr	r3, [pc, #168]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	695b      	ldr	r3, [r3, #20]
 8006ad8:	00db      	lsls	r3, r3, #3
 8006ada:	4927      	ldr	r1, [pc, #156]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006adc:	4313      	orrs	r3, r2
 8006ade:	600b      	str	r3, [r1, #0]
 8006ae0:	e015      	b.n	8006b0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ae2:	4b26      	ldr	r3, [pc, #152]	; (8006b7c <HAL_RCC_OscConfig+0x270>)
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ae8:	f7fc fcaa 	bl	8003440 <HAL_GetTick>
 8006aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006aee:	e008      	b.n	8006b02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006af0:	f7fc fca6 	bl	8003440 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d901      	bls.n	8006b02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e180      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b02:	4b1d      	ldr	r3, [pc, #116]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 0302 	and.w	r3, r3, #2
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1f0      	bne.n	8006af0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0308 	and.w	r3, r3, #8
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d03a      	beq.n	8006b90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d019      	beq.n	8006b56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b22:	4b17      	ldr	r3, [pc, #92]	; (8006b80 <HAL_RCC_OscConfig+0x274>)
 8006b24:	2201      	movs	r2, #1
 8006b26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b28:	f7fc fc8a 	bl	8003440 <HAL_GetTick>
 8006b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b2e:	e008      	b.n	8006b42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b30:	f7fc fc86 	bl	8003440 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d901      	bls.n	8006b42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e160      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b42:	4b0d      	ldr	r3, [pc, #52]	; (8006b78 <HAL_RCC_OscConfig+0x26c>)
 8006b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d0f0      	beq.n	8006b30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006b4e:	2001      	movs	r0, #1
 8006b50:	f000 face 	bl	80070f0 <RCC_Delay>
 8006b54:	e01c      	b.n	8006b90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b56:	4b0a      	ldr	r3, [pc, #40]	; (8006b80 <HAL_RCC_OscConfig+0x274>)
 8006b58:	2200      	movs	r2, #0
 8006b5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b5c:	f7fc fc70 	bl	8003440 <HAL_GetTick>
 8006b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b62:	e00f      	b.n	8006b84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b64:	f7fc fc6c 	bl	8003440 <HAL_GetTick>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	1ad3      	subs	r3, r2, r3
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	d908      	bls.n	8006b84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006b72:	2303      	movs	r3, #3
 8006b74:	e146      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
 8006b76:	bf00      	nop
 8006b78:	40021000 	.word	0x40021000
 8006b7c:	42420000 	.word	0x42420000
 8006b80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b84:	4b92      	ldr	r3, [pc, #584]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b88:	f003 0302 	and.w	r3, r3, #2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e9      	bne.n	8006b64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0304 	and.w	r3, r3, #4
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	f000 80a6 	beq.w	8006cea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ba2:	4b8b      	ldr	r3, [pc, #556]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006ba4:	69db      	ldr	r3, [r3, #28]
 8006ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10d      	bne.n	8006bca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bae:	4b88      	ldr	r3, [pc, #544]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006bb0:	69db      	ldr	r3, [r3, #28]
 8006bb2:	4a87      	ldr	r2, [pc, #540]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006bb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bb8:	61d3      	str	r3, [r2, #28]
 8006bba:	4b85      	ldr	r3, [pc, #532]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bc2:	60bb      	str	r3, [r7, #8]
 8006bc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bca:	4b82      	ldr	r3, [pc, #520]	; (8006dd4 <HAL_RCC_OscConfig+0x4c8>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d118      	bne.n	8006c08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006bd6:	4b7f      	ldr	r3, [pc, #508]	; (8006dd4 <HAL_RCC_OscConfig+0x4c8>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a7e      	ldr	r2, [pc, #504]	; (8006dd4 <HAL_RCC_OscConfig+0x4c8>)
 8006bdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006be0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006be2:	f7fc fc2d 	bl	8003440 <HAL_GetTick>
 8006be6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006be8:	e008      	b.n	8006bfc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bea:	f7fc fc29 	bl	8003440 <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	2b64      	cmp	r3, #100	; 0x64
 8006bf6:	d901      	bls.n	8006bfc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006bf8:	2303      	movs	r3, #3
 8006bfa:	e103      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bfc:	4b75      	ldr	r3, [pc, #468]	; (8006dd4 <HAL_RCC_OscConfig+0x4c8>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d0f0      	beq.n	8006bea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d106      	bne.n	8006c1e <HAL_RCC_OscConfig+0x312>
 8006c10:	4b6f      	ldr	r3, [pc, #444]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c12:	6a1b      	ldr	r3, [r3, #32]
 8006c14:	4a6e      	ldr	r2, [pc, #440]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c16:	f043 0301 	orr.w	r3, r3, #1
 8006c1a:	6213      	str	r3, [r2, #32]
 8006c1c:	e02d      	b.n	8006c7a <HAL_RCC_OscConfig+0x36e>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	68db      	ldr	r3, [r3, #12]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10c      	bne.n	8006c40 <HAL_RCC_OscConfig+0x334>
 8006c26:	4b6a      	ldr	r3, [pc, #424]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c28:	6a1b      	ldr	r3, [r3, #32]
 8006c2a:	4a69      	ldr	r2, [pc, #420]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c2c:	f023 0301 	bic.w	r3, r3, #1
 8006c30:	6213      	str	r3, [r2, #32]
 8006c32:	4b67      	ldr	r3, [pc, #412]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c34:	6a1b      	ldr	r3, [r3, #32]
 8006c36:	4a66      	ldr	r2, [pc, #408]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c38:	f023 0304 	bic.w	r3, r3, #4
 8006c3c:	6213      	str	r3, [r2, #32]
 8006c3e:	e01c      	b.n	8006c7a <HAL_RCC_OscConfig+0x36e>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	2b05      	cmp	r3, #5
 8006c46:	d10c      	bne.n	8006c62 <HAL_RCC_OscConfig+0x356>
 8006c48:	4b61      	ldr	r3, [pc, #388]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c4a:	6a1b      	ldr	r3, [r3, #32]
 8006c4c:	4a60      	ldr	r2, [pc, #384]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c4e:	f043 0304 	orr.w	r3, r3, #4
 8006c52:	6213      	str	r3, [r2, #32]
 8006c54:	4b5e      	ldr	r3, [pc, #376]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c56:	6a1b      	ldr	r3, [r3, #32]
 8006c58:	4a5d      	ldr	r2, [pc, #372]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c5a:	f043 0301 	orr.w	r3, r3, #1
 8006c5e:	6213      	str	r3, [r2, #32]
 8006c60:	e00b      	b.n	8006c7a <HAL_RCC_OscConfig+0x36e>
 8006c62:	4b5b      	ldr	r3, [pc, #364]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c64:	6a1b      	ldr	r3, [r3, #32]
 8006c66:	4a5a      	ldr	r2, [pc, #360]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c68:	f023 0301 	bic.w	r3, r3, #1
 8006c6c:	6213      	str	r3, [r2, #32]
 8006c6e:	4b58      	ldr	r3, [pc, #352]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c70:	6a1b      	ldr	r3, [r3, #32]
 8006c72:	4a57      	ldr	r2, [pc, #348]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006c74:	f023 0304 	bic.w	r3, r3, #4
 8006c78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d015      	beq.n	8006cae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c82:	f7fc fbdd 	bl	8003440 <HAL_GetTick>
 8006c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c88:	e00a      	b.n	8006ca0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c8a:	f7fc fbd9 	bl	8003440 <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d901      	bls.n	8006ca0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e0b1      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ca0:	4b4b      	ldr	r3, [pc, #300]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006ca2:	6a1b      	ldr	r3, [r3, #32]
 8006ca4:	f003 0302 	and.w	r3, r3, #2
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d0ee      	beq.n	8006c8a <HAL_RCC_OscConfig+0x37e>
 8006cac:	e014      	b.n	8006cd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006cae:	f7fc fbc7 	bl	8003440 <HAL_GetTick>
 8006cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cb4:	e00a      	b.n	8006ccc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cb6:	f7fc fbc3 	bl	8003440 <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d901      	bls.n	8006ccc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006cc8:	2303      	movs	r3, #3
 8006cca:	e09b      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ccc:	4b40      	ldr	r3, [pc, #256]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006cce:	6a1b      	ldr	r3, [r3, #32]
 8006cd0:	f003 0302 	and.w	r3, r3, #2
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d1ee      	bne.n	8006cb6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006cd8:	7dfb      	ldrb	r3, [r7, #23]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d105      	bne.n	8006cea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cde:	4b3c      	ldr	r3, [pc, #240]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006ce0:	69db      	ldr	r3, [r3, #28]
 8006ce2:	4a3b      	ldr	r2, [pc, #236]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006ce4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ce8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	69db      	ldr	r3, [r3, #28]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f000 8087 	beq.w	8006e02 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006cf4:	4b36      	ldr	r3, [pc, #216]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	f003 030c 	and.w	r3, r3, #12
 8006cfc:	2b08      	cmp	r3, #8
 8006cfe:	d061      	beq.n	8006dc4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	69db      	ldr	r3, [r3, #28]
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d146      	bne.n	8006d96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d08:	4b33      	ldr	r3, [pc, #204]	; (8006dd8 <HAL_RCC_OscConfig+0x4cc>)
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d0e:	f7fc fb97 	bl	8003440 <HAL_GetTick>
 8006d12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d14:	e008      	b.n	8006d28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d16:	f7fc fb93 	bl	8003440 <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d901      	bls.n	8006d28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e06d      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d28:	4b29      	ldr	r3, [pc, #164]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1f0      	bne.n	8006d16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a1b      	ldr	r3, [r3, #32]
 8006d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d3c:	d108      	bne.n	8006d50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006d3e:	4b24      	ldr	r3, [pc, #144]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	4921      	ldr	r1, [pc, #132]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d50:	4b1f      	ldr	r3, [pc, #124]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a19      	ldr	r1, [r3, #32]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d60:	430b      	orrs	r3, r1
 8006d62:	491b      	ldr	r1, [pc, #108]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006d64:	4313      	orrs	r3, r2
 8006d66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d68:	4b1b      	ldr	r3, [pc, #108]	; (8006dd8 <HAL_RCC_OscConfig+0x4cc>)
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d6e:	f7fc fb67 	bl	8003440 <HAL_GetTick>
 8006d72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006d74:	e008      	b.n	8006d88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d76:	f7fc fb63 	bl	8003440 <HAL_GetTick>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d901      	bls.n	8006d88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006d84:	2303      	movs	r3, #3
 8006d86:	e03d      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006d88:	4b11      	ldr	r3, [pc, #68]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d0f0      	beq.n	8006d76 <HAL_RCC_OscConfig+0x46a>
 8006d94:	e035      	b.n	8006e02 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d96:	4b10      	ldr	r3, [pc, #64]	; (8006dd8 <HAL_RCC_OscConfig+0x4cc>)
 8006d98:	2200      	movs	r2, #0
 8006d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d9c:	f7fc fb50 	bl	8003440 <HAL_GetTick>
 8006da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006da2:	e008      	b.n	8006db6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006da4:	f7fc fb4c 	bl	8003440 <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	d901      	bls.n	8006db6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006db2:	2303      	movs	r3, #3
 8006db4:	e026      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006db6:	4b06      	ldr	r3, [pc, #24]	; (8006dd0 <HAL_RCC_OscConfig+0x4c4>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d1f0      	bne.n	8006da4 <HAL_RCC_OscConfig+0x498>
 8006dc2:	e01e      	b.n	8006e02 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	69db      	ldr	r3, [r3, #28]
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d107      	bne.n	8006ddc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e019      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
 8006dd0:	40021000 	.word	0x40021000
 8006dd4:	40007000 	.word	0x40007000
 8006dd8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006ddc:	4b0b      	ldr	r3, [pc, #44]	; (8006e0c <HAL_RCC_OscConfig+0x500>)
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a1b      	ldr	r3, [r3, #32]
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d106      	bne.n	8006dfe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d001      	beq.n	8006e02 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e000      	b.n	8006e04 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3718      	adds	r7, #24
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	40021000 	.word	0x40021000

08006e10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d101      	bne.n	8006e24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	e0d0      	b.n	8006fc6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006e24:	4b6a      	ldr	r3, [pc, #424]	; (8006fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0307 	and.w	r3, r3, #7
 8006e2c:	683a      	ldr	r2, [r7, #0]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d910      	bls.n	8006e54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e32:	4b67      	ldr	r3, [pc, #412]	; (8006fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f023 0207 	bic.w	r2, r3, #7
 8006e3a:	4965      	ldr	r1, [pc, #404]	; (8006fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e42:	4b63      	ldr	r3, [pc, #396]	; (8006fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 0307 	and.w	r3, r3, #7
 8006e4a:	683a      	ldr	r2, [r7, #0]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d001      	beq.n	8006e54 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e0b8      	b.n	8006fc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 0302 	and.w	r3, r3, #2
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d020      	beq.n	8006ea2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f003 0304 	and.w	r3, r3, #4
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d005      	beq.n	8006e78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006e6c:	4b59      	ldr	r3, [pc, #356]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	4a58      	ldr	r2, [pc, #352]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006e72:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006e76:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0308 	and.w	r3, r3, #8
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d005      	beq.n	8006e90 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006e84:	4b53      	ldr	r3, [pc, #332]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	4a52      	ldr	r2, [pc, #328]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006e8a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006e8e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e90:	4b50      	ldr	r3, [pc, #320]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	494d      	ldr	r1, [pc, #308]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 0301 	and.w	r3, r3, #1
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d040      	beq.n	8006f30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d107      	bne.n	8006ec6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006eb6:	4b47      	ldr	r3, [pc, #284]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d115      	bne.n	8006eee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e07f      	b.n	8006fc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	2b02      	cmp	r3, #2
 8006ecc:	d107      	bne.n	8006ede <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ece:	4b41      	ldr	r3, [pc, #260]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d109      	bne.n	8006eee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e073      	b.n	8006fc6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ede:	4b3d      	ldr	r3, [pc, #244]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0302 	and.w	r3, r3, #2
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d101      	bne.n	8006eee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e06b      	b.n	8006fc6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006eee:	4b39      	ldr	r3, [pc, #228]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	f023 0203 	bic.w	r2, r3, #3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	4936      	ldr	r1, [pc, #216]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006efc:	4313      	orrs	r3, r2
 8006efe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f00:	f7fc fa9e 	bl	8003440 <HAL_GetTick>
 8006f04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f06:	e00a      	b.n	8006f1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f08:	f7fc fa9a 	bl	8003440 <HAL_GetTick>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	1ad3      	subs	r3, r2, r3
 8006f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d901      	bls.n	8006f1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e053      	b.n	8006fc6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f1e:	4b2d      	ldr	r3, [pc, #180]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	f003 020c 	and.w	r2, r3, #12
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d1eb      	bne.n	8006f08 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f30:	4b27      	ldr	r3, [pc, #156]	; (8006fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 0307 	and.w	r3, r3, #7
 8006f38:	683a      	ldr	r2, [r7, #0]
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d210      	bcs.n	8006f60 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f3e:	4b24      	ldr	r3, [pc, #144]	; (8006fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f023 0207 	bic.w	r2, r3, #7
 8006f46:	4922      	ldr	r1, [pc, #136]	; (8006fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f4e:	4b20      	ldr	r3, [pc, #128]	; (8006fd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 0307 	and.w	r3, r3, #7
 8006f56:	683a      	ldr	r2, [r7, #0]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d001      	beq.n	8006f60 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	e032      	b.n	8006fc6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d008      	beq.n	8006f7e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f6c:	4b19      	ldr	r3, [pc, #100]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	4916      	ldr	r1, [pc, #88]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0308 	and.w	r3, r3, #8
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d009      	beq.n	8006f9e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006f8a:	4b12      	ldr	r3, [pc, #72]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	00db      	lsls	r3, r3, #3
 8006f98:	490e      	ldr	r1, [pc, #56]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006f9e:	f000 f821 	bl	8006fe4 <HAL_RCC_GetSysClockFreq>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	4b0b      	ldr	r3, [pc, #44]	; (8006fd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	091b      	lsrs	r3, r3, #4
 8006faa:	f003 030f 	and.w	r3, r3, #15
 8006fae:	490a      	ldr	r1, [pc, #40]	; (8006fd8 <HAL_RCC_ClockConfig+0x1c8>)
 8006fb0:	5ccb      	ldrb	r3, [r1, r3]
 8006fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8006fb6:	4a09      	ldr	r2, [pc, #36]	; (8006fdc <HAL_RCC_ClockConfig+0x1cc>)
 8006fb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006fba:	4b09      	ldr	r3, [pc, #36]	; (8006fe0 <HAL_RCC_ClockConfig+0x1d0>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7fc f9fc 	bl	80033bc <HAL_InitTick>

  return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3710      	adds	r7, #16
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	40022000 	.word	0x40022000
 8006fd4:	40021000 	.word	0x40021000
 8006fd8:	0800d494 	.word	0x0800d494
 8006fdc:	20000030 	.word	0x20000030
 8006fe0:	20000034 	.word	0x20000034

08006fe4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b087      	sub	sp, #28
 8006fe8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006fea:	2300      	movs	r3, #0
 8006fec:	60fb      	str	r3, [r7, #12]
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60bb      	str	r3, [r7, #8]
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	617b      	str	r3, [r7, #20]
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006ffe:	4b1e      	ldr	r3, [pc, #120]	; (8007078 <HAL_RCC_GetSysClockFreq+0x94>)
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f003 030c 	and.w	r3, r3, #12
 800700a:	2b04      	cmp	r3, #4
 800700c:	d002      	beq.n	8007014 <HAL_RCC_GetSysClockFreq+0x30>
 800700e:	2b08      	cmp	r3, #8
 8007010:	d003      	beq.n	800701a <HAL_RCC_GetSysClockFreq+0x36>
 8007012:	e027      	b.n	8007064 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007014:	4b19      	ldr	r3, [pc, #100]	; (800707c <HAL_RCC_GetSysClockFreq+0x98>)
 8007016:	613b      	str	r3, [r7, #16]
      break;
 8007018:	e027      	b.n	800706a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	0c9b      	lsrs	r3, r3, #18
 800701e:	f003 030f 	and.w	r3, r3, #15
 8007022:	4a17      	ldr	r2, [pc, #92]	; (8007080 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007024:	5cd3      	ldrb	r3, [r2, r3]
 8007026:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d010      	beq.n	8007054 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007032:	4b11      	ldr	r3, [pc, #68]	; (8007078 <HAL_RCC_GetSysClockFreq+0x94>)
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	0c5b      	lsrs	r3, r3, #17
 8007038:	f003 0301 	and.w	r3, r3, #1
 800703c:	4a11      	ldr	r2, [pc, #68]	; (8007084 <HAL_RCC_GetSysClockFreq+0xa0>)
 800703e:	5cd3      	ldrb	r3, [r2, r3]
 8007040:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a0d      	ldr	r2, [pc, #52]	; (800707c <HAL_RCC_GetSysClockFreq+0x98>)
 8007046:	fb03 f202 	mul.w	r2, r3, r2
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007050:	617b      	str	r3, [r7, #20]
 8007052:	e004      	b.n	800705e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a0c      	ldr	r2, [pc, #48]	; (8007088 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007058:	fb02 f303 	mul.w	r3, r2, r3
 800705c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	613b      	str	r3, [r7, #16]
      break;
 8007062:	e002      	b.n	800706a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007064:	4b05      	ldr	r3, [pc, #20]	; (800707c <HAL_RCC_GetSysClockFreq+0x98>)
 8007066:	613b      	str	r3, [r7, #16]
      break;
 8007068:	bf00      	nop
    }
  }
  return sysclockfreq;
 800706a:	693b      	ldr	r3, [r7, #16]
}
 800706c:	4618      	mov	r0, r3
 800706e:	371c      	adds	r7, #28
 8007070:	46bd      	mov	sp, r7
 8007072:	bc80      	pop	{r7}
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop
 8007078:	40021000 	.word	0x40021000
 800707c:	007a1200 	.word	0x007a1200
 8007080:	0800d4ac 	.word	0x0800d4ac
 8007084:	0800d4bc 	.word	0x0800d4bc
 8007088:	003d0900 	.word	0x003d0900

0800708c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800708c:	b480      	push	{r7}
 800708e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007090:	4b02      	ldr	r3, [pc, #8]	; (800709c <HAL_RCC_GetHCLKFreq+0x10>)
 8007092:	681b      	ldr	r3, [r3, #0]
}
 8007094:	4618      	mov	r0, r3
 8007096:	46bd      	mov	sp, r7
 8007098:	bc80      	pop	{r7}
 800709a:	4770      	bx	lr
 800709c:	20000030 	.word	0x20000030

080070a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80070a4:	f7ff fff2 	bl	800708c <HAL_RCC_GetHCLKFreq>
 80070a8:	4602      	mov	r2, r0
 80070aa:	4b05      	ldr	r3, [pc, #20]	; (80070c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	0a1b      	lsrs	r3, r3, #8
 80070b0:	f003 0307 	and.w	r3, r3, #7
 80070b4:	4903      	ldr	r1, [pc, #12]	; (80070c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070b6:	5ccb      	ldrb	r3, [r1, r3]
 80070b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070bc:	4618      	mov	r0, r3
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	40021000 	.word	0x40021000
 80070c4:	0800d4a4 	.word	0x0800d4a4

080070c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80070cc:	f7ff ffde 	bl	800708c <HAL_RCC_GetHCLKFreq>
 80070d0:	4602      	mov	r2, r0
 80070d2:	4b05      	ldr	r3, [pc, #20]	; (80070e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	0adb      	lsrs	r3, r3, #11
 80070d8:	f003 0307 	and.w	r3, r3, #7
 80070dc:	4903      	ldr	r1, [pc, #12]	; (80070ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80070de:	5ccb      	ldrb	r3, [r1, r3]
 80070e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	bd80      	pop	{r7, pc}
 80070e8:	40021000 	.word	0x40021000
 80070ec:	0800d4a4 	.word	0x0800d4a4

080070f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80070f8:	4b0a      	ldr	r3, [pc, #40]	; (8007124 <RCC_Delay+0x34>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a0a      	ldr	r2, [pc, #40]	; (8007128 <RCC_Delay+0x38>)
 80070fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007102:	0a5b      	lsrs	r3, r3, #9
 8007104:	687a      	ldr	r2, [r7, #4]
 8007106:	fb02 f303 	mul.w	r3, r2, r3
 800710a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800710c:	bf00      	nop
  }
  while (Delay --);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	1e5a      	subs	r2, r3, #1
 8007112:	60fa      	str	r2, [r7, #12]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d1f9      	bne.n	800710c <RCC_Delay+0x1c>
}
 8007118:	bf00      	nop
 800711a:	bf00      	nop
 800711c:	3714      	adds	r7, #20
 800711e:	46bd      	mov	sp, r7
 8007120:	bc80      	pop	{r7}
 8007122:	4770      	bx	lr
 8007124:	20000030 	.word	0x20000030
 8007128:	10624dd3 	.word	0x10624dd3

0800712c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b082      	sub	sp, #8
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d101      	bne.n	800713e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e041      	b.n	80071c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b00      	cmp	r3, #0
 8007148:	d106      	bne.n	8007158 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f7fb fb66 	bl	8002824 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2202      	movs	r2, #2
 800715c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	3304      	adds	r3, #4
 8007168:	4619      	mov	r1, r3
 800716a:	4610      	mov	r0, r2
 800716c:	f000 fc18 	bl	80079a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3708      	adds	r7, #8
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
	...

080071cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b085      	sub	sp, #20
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d001      	beq.n	80071e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e03a      	b.n	800725a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2202      	movs	r2, #2
 80071e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68da      	ldr	r2, [r3, #12]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f042 0201 	orr.w	r2, r2, #1
 80071fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a18      	ldr	r2, [pc, #96]	; (8007264 <HAL_TIM_Base_Start_IT+0x98>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d00e      	beq.n	8007224 <HAL_TIM_Base_Start_IT+0x58>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800720e:	d009      	beq.n	8007224 <HAL_TIM_Base_Start_IT+0x58>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a14      	ldr	r2, [pc, #80]	; (8007268 <HAL_TIM_Base_Start_IT+0x9c>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d004      	beq.n	8007224 <HAL_TIM_Base_Start_IT+0x58>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a13      	ldr	r2, [pc, #76]	; (800726c <HAL_TIM_Base_Start_IT+0xa0>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d111      	bne.n	8007248 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f003 0307 	and.w	r3, r3, #7
 800722e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2b06      	cmp	r3, #6
 8007234:	d010      	beq.n	8007258 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f042 0201 	orr.w	r2, r2, #1
 8007244:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007246:	e007      	b.n	8007258 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f042 0201 	orr.w	r2, r2, #1
 8007256:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007258:	2300      	movs	r3, #0
}
 800725a:	4618      	mov	r0, r3
 800725c:	3714      	adds	r7, #20
 800725e:	46bd      	mov	sp, r7
 8007260:	bc80      	pop	{r7}
 8007262:	4770      	bx	lr
 8007264:	40012c00 	.word	0x40012c00
 8007268:	40000400 	.word	0x40000400
 800726c:	40000800 	.word	0x40000800

08007270 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b082      	sub	sp, #8
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d101      	bne.n	8007282 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e041      	b.n	8007306 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b00      	cmp	r3, #0
 800728c:	d106      	bne.n	800729c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 f839 	bl	800730e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2202      	movs	r2, #2
 80072a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	3304      	adds	r3, #4
 80072ac:	4619      	mov	r1, r3
 80072ae:	4610      	mov	r0, r2
 80072b0:	f000 fb76 	bl	80079a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3708      	adds	r7, #8
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}

0800730e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800730e:	b480      	push	{r7}
 8007310:	b083      	sub	sp, #12
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007316:	bf00      	nop
 8007318:	370c      	adds	r7, #12
 800731a:	46bd      	mov	sp, r7
 800731c:	bc80      	pop	{r7}
 800731e:	4770      	bx	lr

08007320 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d109      	bne.n	8007344 <HAL_TIM_PWM_Start+0x24>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007336:	b2db      	uxtb	r3, r3
 8007338:	2b01      	cmp	r3, #1
 800733a:	bf14      	ite	ne
 800733c:	2301      	movne	r3, #1
 800733e:	2300      	moveq	r3, #0
 8007340:	b2db      	uxtb	r3, r3
 8007342:	e022      	b.n	800738a <HAL_TIM_PWM_Start+0x6a>
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	2b04      	cmp	r3, #4
 8007348:	d109      	bne.n	800735e <HAL_TIM_PWM_Start+0x3e>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007350:	b2db      	uxtb	r3, r3
 8007352:	2b01      	cmp	r3, #1
 8007354:	bf14      	ite	ne
 8007356:	2301      	movne	r3, #1
 8007358:	2300      	moveq	r3, #0
 800735a:	b2db      	uxtb	r3, r3
 800735c:	e015      	b.n	800738a <HAL_TIM_PWM_Start+0x6a>
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	2b08      	cmp	r3, #8
 8007362:	d109      	bne.n	8007378 <HAL_TIM_PWM_Start+0x58>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800736a:	b2db      	uxtb	r3, r3
 800736c:	2b01      	cmp	r3, #1
 800736e:	bf14      	ite	ne
 8007370:	2301      	movne	r3, #1
 8007372:	2300      	moveq	r3, #0
 8007374:	b2db      	uxtb	r3, r3
 8007376:	e008      	b.n	800738a <HAL_TIM_PWM_Start+0x6a>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b01      	cmp	r3, #1
 8007382:	bf14      	ite	ne
 8007384:	2301      	movne	r3, #1
 8007386:	2300      	moveq	r3, #0
 8007388:	b2db      	uxtb	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	d001      	beq.n	8007392 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e05e      	b.n	8007450 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d104      	bne.n	80073a2 <HAL_TIM_PWM_Start+0x82>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2202      	movs	r2, #2
 800739c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073a0:	e013      	b.n	80073ca <HAL_TIM_PWM_Start+0xaa>
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	2b04      	cmp	r3, #4
 80073a6:	d104      	bne.n	80073b2 <HAL_TIM_PWM_Start+0x92>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073b0:	e00b      	b.n	80073ca <HAL_TIM_PWM_Start+0xaa>
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	2b08      	cmp	r3, #8
 80073b6:	d104      	bne.n	80073c2 <HAL_TIM_PWM_Start+0xa2>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2202      	movs	r2, #2
 80073bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073c0:	e003      	b.n	80073ca <HAL_TIM_PWM_Start+0xaa>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2202      	movs	r2, #2
 80073c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2201      	movs	r2, #1
 80073d0:	6839      	ldr	r1, [r7, #0]
 80073d2:	4618      	mov	r0, r3
 80073d4:	f000 fd70 	bl	8007eb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a1e      	ldr	r2, [pc, #120]	; (8007458 <HAL_TIM_PWM_Start+0x138>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d107      	bne.n	80073f2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80073f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a18      	ldr	r2, [pc, #96]	; (8007458 <HAL_TIM_PWM_Start+0x138>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d00e      	beq.n	800741a <HAL_TIM_PWM_Start+0xfa>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007404:	d009      	beq.n	800741a <HAL_TIM_PWM_Start+0xfa>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a14      	ldr	r2, [pc, #80]	; (800745c <HAL_TIM_PWM_Start+0x13c>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d004      	beq.n	800741a <HAL_TIM_PWM_Start+0xfa>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a12      	ldr	r2, [pc, #72]	; (8007460 <HAL_TIM_PWM_Start+0x140>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d111      	bne.n	800743e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	f003 0307 	and.w	r3, r3, #7
 8007424:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2b06      	cmp	r3, #6
 800742a:	d010      	beq.n	800744e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681a      	ldr	r2, [r3, #0]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f042 0201 	orr.w	r2, r2, #1
 800743a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800743c:	e007      	b.n	800744e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f042 0201 	orr.w	r2, r2, #1
 800744c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	40012c00 	.word	0x40012c00
 800745c:	40000400 	.word	0x40000400
 8007460:	40000800 	.word	0x40000800

08007464 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	691b      	ldr	r3, [r3, #16]
 800747a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	f003 0302 	and.w	r3, r3, #2
 8007482:	2b00      	cmp	r3, #0
 8007484:	d020      	beq.n	80074c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f003 0302 	and.w	r3, r3, #2
 800748c:	2b00      	cmp	r3, #0
 800748e:	d01b      	beq.n	80074c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f06f 0202 	mvn.w	r2, #2
 8007498:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	699b      	ldr	r3, [r3, #24]
 80074a6:	f003 0303 	and.w	r3, r3, #3
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d003      	beq.n	80074b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 fa5a 	bl	8007968 <HAL_TIM_IC_CaptureCallback>
 80074b4:	e005      	b.n	80074c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 fa4d 	bl	8007956 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f000 fa5c 	bl	800797a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	f003 0304 	and.w	r3, r3, #4
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d020      	beq.n	8007514 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f003 0304 	and.w	r3, r3, #4
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d01b      	beq.n	8007514 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f06f 0204 	mvn.w	r2, #4
 80074e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2202      	movs	r2, #2
 80074ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	699b      	ldr	r3, [r3, #24]
 80074f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d003      	beq.n	8007502 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 fa34 	bl	8007968 <HAL_TIM_IC_CaptureCallback>
 8007500:	e005      	b.n	800750e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 fa27 	bl	8007956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 fa36 	bl	800797a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	f003 0308 	and.w	r3, r3, #8
 800751a:	2b00      	cmp	r3, #0
 800751c:	d020      	beq.n	8007560 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f003 0308 	and.w	r3, r3, #8
 8007524:	2b00      	cmp	r3, #0
 8007526:	d01b      	beq.n	8007560 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f06f 0208 	mvn.w	r2, #8
 8007530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2204      	movs	r2, #4
 8007536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	69db      	ldr	r3, [r3, #28]
 800753e:	f003 0303 	and.w	r3, r3, #3
 8007542:	2b00      	cmp	r3, #0
 8007544:	d003      	beq.n	800754e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 fa0e 	bl	8007968 <HAL_TIM_IC_CaptureCallback>
 800754c:	e005      	b.n	800755a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 fa01 	bl	8007956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f000 fa10 	bl	800797a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	f003 0310 	and.w	r3, r3, #16
 8007566:	2b00      	cmp	r3, #0
 8007568:	d020      	beq.n	80075ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f003 0310 	and.w	r3, r3, #16
 8007570:	2b00      	cmp	r3, #0
 8007572:	d01b      	beq.n	80075ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f06f 0210 	mvn.w	r2, #16
 800757c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2208      	movs	r2, #8
 8007582:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	69db      	ldr	r3, [r3, #28]
 800758a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800758e:	2b00      	cmp	r3, #0
 8007590:	d003      	beq.n	800759a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 f9e8 	bl	8007968 <HAL_TIM_IC_CaptureCallback>
 8007598:	e005      	b.n	80075a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f9db 	bl	8007956 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f000 f9ea 	bl	800797a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d00c      	beq.n	80075d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d007      	beq.n	80075d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f06f 0201 	mvn.w	r2, #1
 80075c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f7fa f842 	bl	8001654 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d00c      	beq.n	80075f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d007      	beq.n	80075f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80075ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 fced 	bl	8007fce <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00c      	beq.n	8007618 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007604:	2b00      	cmp	r3, #0
 8007606:	d007      	beq.n	8007618 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 f9ba 	bl	800798c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	f003 0320 	and.w	r3, r3, #32
 800761e:	2b00      	cmp	r3, #0
 8007620:	d00c      	beq.n	800763c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f003 0320 	and.w	r3, r3, #32
 8007628:	2b00      	cmp	r3, #0
 800762a:	d007      	beq.n	800763c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f06f 0220 	mvn.w	r2, #32
 8007634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 fcc0 	bl	8007fbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800763c:	bf00      	nop
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b086      	sub	sp, #24
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007650:	2300      	movs	r3, #0
 8007652:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800765a:	2b01      	cmp	r3, #1
 800765c:	d101      	bne.n	8007662 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800765e:	2302      	movs	r3, #2
 8007660:	e0ae      	b.n	80077c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2201      	movs	r2, #1
 8007666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2b0c      	cmp	r3, #12
 800766e:	f200 809f 	bhi.w	80077b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007672:	a201      	add	r2, pc, #4	; (adr r2, 8007678 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007678:	080076ad 	.word	0x080076ad
 800767c:	080077b1 	.word	0x080077b1
 8007680:	080077b1 	.word	0x080077b1
 8007684:	080077b1 	.word	0x080077b1
 8007688:	080076ed 	.word	0x080076ed
 800768c:	080077b1 	.word	0x080077b1
 8007690:	080077b1 	.word	0x080077b1
 8007694:	080077b1 	.word	0x080077b1
 8007698:	0800772f 	.word	0x0800772f
 800769c:	080077b1 	.word	0x080077b1
 80076a0:	080077b1 	.word	0x080077b1
 80076a4:	080077b1 	.word	0x080077b1
 80076a8:	0800776f 	.word	0x0800776f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	68b9      	ldr	r1, [r7, #8]
 80076b2:	4618      	mov	r0, r3
 80076b4:	f000 f9e2 	bl	8007a7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	699a      	ldr	r2, [r3, #24]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f042 0208 	orr.w	r2, r2, #8
 80076c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	699a      	ldr	r2, [r3, #24]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f022 0204 	bic.w	r2, r2, #4
 80076d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	6999      	ldr	r1, [r3, #24]
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	691a      	ldr	r2, [r3, #16]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	430a      	orrs	r2, r1
 80076e8:	619a      	str	r2, [r3, #24]
      break;
 80076ea:	e064      	b.n	80077b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	68b9      	ldr	r1, [r7, #8]
 80076f2:	4618      	mov	r0, r3
 80076f4:	f000 fa28 	bl	8007b48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	699a      	ldr	r2, [r3, #24]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007706:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	699a      	ldr	r2, [r3, #24]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007716:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	6999      	ldr	r1, [r3, #24]
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	021a      	lsls	r2, r3, #8
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	430a      	orrs	r2, r1
 800772a:	619a      	str	r2, [r3, #24]
      break;
 800772c:	e043      	b.n	80077b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68b9      	ldr	r1, [r7, #8]
 8007734:	4618      	mov	r0, r3
 8007736:	f000 fa71 	bl	8007c1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	69da      	ldr	r2, [r3, #28]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f042 0208 	orr.w	r2, r2, #8
 8007748:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	69da      	ldr	r2, [r3, #28]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f022 0204 	bic.w	r2, r2, #4
 8007758:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	69d9      	ldr	r1, [r3, #28]
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	691a      	ldr	r2, [r3, #16]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	430a      	orrs	r2, r1
 800776a:	61da      	str	r2, [r3, #28]
      break;
 800776c:	e023      	b.n	80077b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	68b9      	ldr	r1, [r7, #8]
 8007774:	4618      	mov	r0, r3
 8007776:	f000 fabb 	bl	8007cf0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	69da      	ldr	r2, [r3, #28]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007788:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	69da      	ldr	r2, [r3, #28]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007798:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	69d9      	ldr	r1, [r3, #28]
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	691b      	ldr	r3, [r3, #16]
 80077a4:	021a      	lsls	r2, r3, #8
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	430a      	orrs	r2, r1
 80077ac:	61da      	str	r2, [r3, #28]
      break;
 80077ae:	e002      	b.n	80077b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	75fb      	strb	r3, [r7, #23]
      break;
 80077b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077be:	7dfb      	ldrb	r3, [r7, #23]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3718      	adds	r7, #24
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077d2:	2300      	movs	r3, #0
 80077d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d101      	bne.n	80077e4 <HAL_TIM_ConfigClockSource+0x1c>
 80077e0:	2302      	movs	r3, #2
 80077e2:	e0b4      	b.n	800794e <HAL_TIM_ConfigClockSource+0x186>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2202      	movs	r2, #2
 80077f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007802:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800780a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68ba      	ldr	r2, [r7, #8]
 8007812:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800781c:	d03e      	beq.n	800789c <HAL_TIM_ConfigClockSource+0xd4>
 800781e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007822:	f200 8087 	bhi.w	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007826:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800782a:	f000 8086 	beq.w	800793a <HAL_TIM_ConfigClockSource+0x172>
 800782e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007832:	d87f      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007834:	2b70      	cmp	r3, #112	; 0x70
 8007836:	d01a      	beq.n	800786e <HAL_TIM_ConfigClockSource+0xa6>
 8007838:	2b70      	cmp	r3, #112	; 0x70
 800783a:	d87b      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 800783c:	2b60      	cmp	r3, #96	; 0x60
 800783e:	d050      	beq.n	80078e2 <HAL_TIM_ConfigClockSource+0x11a>
 8007840:	2b60      	cmp	r3, #96	; 0x60
 8007842:	d877      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007844:	2b50      	cmp	r3, #80	; 0x50
 8007846:	d03c      	beq.n	80078c2 <HAL_TIM_ConfigClockSource+0xfa>
 8007848:	2b50      	cmp	r3, #80	; 0x50
 800784a:	d873      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 800784c:	2b40      	cmp	r3, #64	; 0x40
 800784e:	d058      	beq.n	8007902 <HAL_TIM_ConfigClockSource+0x13a>
 8007850:	2b40      	cmp	r3, #64	; 0x40
 8007852:	d86f      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007854:	2b30      	cmp	r3, #48	; 0x30
 8007856:	d064      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x15a>
 8007858:	2b30      	cmp	r3, #48	; 0x30
 800785a:	d86b      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 800785c:	2b20      	cmp	r3, #32
 800785e:	d060      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x15a>
 8007860:	2b20      	cmp	r3, #32
 8007862:	d867      	bhi.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
 8007864:	2b00      	cmp	r3, #0
 8007866:	d05c      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x15a>
 8007868:	2b10      	cmp	r3, #16
 800786a:	d05a      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x15a>
 800786c:	e062      	b.n	8007934 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800787e:	f000 fafc 	bl	8007e7a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007890:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	68ba      	ldr	r2, [r7, #8]
 8007898:	609a      	str	r2, [r3, #8]
      break;
 800789a:	e04f      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078ac:	f000 fae5 	bl	8007e7a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	689a      	ldr	r2, [r3, #8]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078be:	609a      	str	r2, [r3, #8]
      break;
 80078c0:	e03c      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ce:	461a      	mov	r2, r3
 80078d0:	f000 fa5c 	bl	8007d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2150      	movs	r1, #80	; 0x50
 80078da:	4618      	mov	r0, r3
 80078dc:	f000 fab3 	bl	8007e46 <TIM_ITRx_SetConfig>
      break;
 80078e0:	e02c      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078ee:	461a      	mov	r2, r3
 80078f0:	f000 fa7a 	bl	8007de8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2160      	movs	r1, #96	; 0x60
 80078fa:	4618      	mov	r0, r3
 80078fc:	f000 faa3 	bl	8007e46 <TIM_ITRx_SetConfig>
      break;
 8007900:	e01c      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800790e:	461a      	mov	r2, r3
 8007910:	f000 fa3c 	bl	8007d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	2140      	movs	r1, #64	; 0x40
 800791a:	4618      	mov	r0, r3
 800791c:	f000 fa93 	bl	8007e46 <TIM_ITRx_SetConfig>
      break;
 8007920:	e00c      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4619      	mov	r1, r3
 800792c:	4610      	mov	r0, r2
 800792e:	f000 fa8a 	bl	8007e46 <TIM_ITRx_SetConfig>
      break;
 8007932:	e003      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	73fb      	strb	r3, [r7, #15]
      break;
 8007938:	e000      	b.n	800793c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800793a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800794c:	7bfb      	ldrb	r3, [r7, #15]
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}

08007956 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007956:	b480      	push	{r7}
 8007958:	b083      	sub	sp, #12
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800795e:	bf00      	nop
 8007960:	370c      	adds	r7, #12
 8007962:	46bd      	mov	sp, r7
 8007964:	bc80      	pop	{r7}
 8007966:	4770      	bx	lr

08007968 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	bc80      	pop	{r7}
 8007978:	4770      	bx	lr

0800797a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800797a:	b480      	push	{r7}
 800797c:	b083      	sub	sp, #12
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007982:	bf00      	nop
 8007984:	370c      	adds	r7, #12
 8007986:	46bd      	mov	sp, r7
 8007988:	bc80      	pop	{r7}
 800798a:	4770      	bx	lr

0800798c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007994:	bf00      	nop
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	bc80      	pop	{r7}
 800799c:	4770      	bx	lr
	...

080079a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b085      	sub	sp, #20
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a2f      	ldr	r2, [pc, #188]	; (8007a70 <TIM_Base_SetConfig+0xd0>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d00b      	beq.n	80079d0 <TIM_Base_SetConfig+0x30>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079be:	d007      	beq.n	80079d0 <TIM_Base_SetConfig+0x30>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a2c      	ldr	r2, [pc, #176]	; (8007a74 <TIM_Base_SetConfig+0xd4>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d003      	beq.n	80079d0 <TIM_Base_SetConfig+0x30>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a2b      	ldr	r2, [pc, #172]	; (8007a78 <TIM_Base_SetConfig+0xd8>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d108      	bne.n	80079e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	4313      	orrs	r3, r2
 80079e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4a22      	ldr	r2, [pc, #136]	; (8007a70 <TIM_Base_SetConfig+0xd0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d00b      	beq.n	8007a02 <TIM_Base_SetConfig+0x62>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079f0:	d007      	beq.n	8007a02 <TIM_Base_SetConfig+0x62>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	4a1f      	ldr	r2, [pc, #124]	; (8007a74 <TIM_Base_SetConfig+0xd4>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d003      	beq.n	8007a02 <TIM_Base_SetConfig+0x62>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	4a1e      	ldr	r2, [pc, #120]	; (8007a78 <TIM_Base_SetConfig+0xd8>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d108      	bne.n	8007a14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	4313      	orrs	r3, r2
 8007a12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	695b      	ldr	r3, [r3, #20]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	68fa      	ldr	r2, [r7, #12]
 8007a26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	689a      	ldr	r2, [r3, #8]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a0d      	ldr	r2, [pc, #52]	; (8007a70 <TIM_Base_SetConfig+0xd0>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d103      	bne.n	8007a48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	691a      	ldr	r2, [r3, #16]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	f003 0301 	and.w	r3, r3, #1
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d005      	beq.n	8007a66 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	f023 0201 	bic.w	r2, r3, #1
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	611a      	str	r2, [r3, #16]
  }
}
 8007a66:	bf00      	nop
 8007a68:	3714      	adds	r7, #20
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bc80      	pop	{r7}
 8007a6e:	4770      	bx	lr
 8007a70:	40012c00 	.word	0x40012c00
 8007a74:	40000400 	.word	0x40000400
 8007a78:	40000800 	.word	0x40000800

08007a7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b087      	sub	sp, #28
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a1b      	ldr	r3, [r3, #32]
 8007a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6a1b      	ldr	r3, [r3, #32]
 8007a90:	f023 0201 	bic.w	r2, r3, #1
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	699b      	ldr	r3, [r3, #24]
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f023 0303 	bic.w	r3, r3, #3
 8007ab2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	f023 0302 	bic.w	r3, r3, #2
 8007ac4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a1c      	ldr	r2, [pc, #112]	; (8007b44 <TIM_OC1_SetConfig+0xc8>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d10c      	bne.n	8007af2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f023 0308 	bic.w	r3, r3, #8
 8007ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	68db      	ldr	r3, [r3, #12]
 8007ae4:	697a      	ldr	r2, [r7, #20]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	f023 0304 	bic.w	r3, r3, #4
 8007af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a13      	ldr	r2, [pc, #76]	; (8007b44 <TIM_OC1_SetConfig+0xc8>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d111      	bne.n	8007b1e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	695b      	ldr	r3, [r3, #20]
 8007b0e:	693a      	ldr	r2, [r7, #16]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	693a      	ldr	r2, [r7, #16]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	693a      	ldr	r2, [r7, #16]
 8007b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	685a      	ldr	r2, [r3, #4]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	697a      	ldr	r2, [r7, #20]
 8007b36:	621a      	str	r2, [r3, #32]
}
 8007b38:	bf00      	nop
 8007b3a:	371c      	adds	r7, #28
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bc80      	pop	{r7}
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	40012c00 	.word	0x40012c00

08007b48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b087      	sub	sp, #28
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a1b      	ldr	r3, [r3, #32]
 8007b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a1b      	ldr	r3, [r3, #32]
 8007b5c:	f023 0210 	bic.w	r2, r3, #16
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	699b      	ldr	r3, [r3, #24]
 8007b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	021b      	lsls	r3, r3, #8
 8007b86:	68fa      	ldr	r2, [r7, #12]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	f023 0320 	bic.w	r3, r3, #32
 8007b92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	011b      	lsls	r3, r3, #4
 8007b9a:	697a      	ldr	r2, [r7, #20]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a1d      	ldr	r2, [pc, #116]	; (8007c18 <TIM_OC2_SetConfig+0xd0>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d10d      	bne.n	8007bc4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	011b      	lsls	r3, r3, #4
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a14      	ldr	r2, [pc, #80]	; (8007c18 <TIM_OC2_SetConfig+0xd0>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d113      	bne.n	8007bf4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	695b      	ldr	r3, [r3, #20]
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	693a      	ldr	r2, [r7, #16]
 8007be4:	4313      	orrs	r3, r2
 8007be6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	699b      	ldr	r3, [r3, #24]
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	693a      	ldr	r2, [r7, #16]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	693a      	ldr	r2, [r7, #16]
 8007bf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	685a      	ldr	r2, [r3, #4]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	621a      	str	r2, [r3, #32]
}
 8007c0e:	bf00      	nop
 8007c10:	371c      	adds	r7, #28
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bc80      	pop	{r7}
 8007c16:	4770      	bx	lr
 8007c18:	40012c00 	.word	0x40012c00

08007c1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b087      	sub	sp, #28
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a1b      	ldr	r3, [r3, #32]
 8007c2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6a1b      	ldr	r3, [r3, #32]
 8007c30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	69db      	ldr	r3, [r3, #28]
 8007c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f023 0303 	bic.w	r3, r3, #3
 8007c52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	021b      	lsls	r3, r3, #8
 8007c6c:	697a      	ldr	r2, [r7, #20]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	4a1d      	ldr	r2, [pc, #116]	; (8007cec <TIM_OC3_SetConfig+0xd0>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d10d      	bne.n	8007c96 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	021b      	lsls	r3, r3, #8
 8007c88:	697a      	ldr	r2, [r7, #20]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	4a14      	ldr	r2, [pc, #80]	; (8007cec <TIM_OC3_SetConfig+0xd0>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d113      	bne.n	8007cc6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ca4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007cac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	695b      	ldr	r3, [r3, #20]
 8007cb2:	011b      	lsls	r3, r3, #4
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	699b      	ldr	r3, [r3, #24]
 8007cbe:	011b      	lsls	r3, r3, #4
 8007cc0:	693a      	ldr	r2, [r7, #16]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	68fa      	ldr	r2, [r7, #12]
 8007cd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	697a      	ldr	r2, [r7, #20]
 8007cde:	621a      	str	r2, [r3, #32]
}
 8007ce0:	bf00      	nop
 8007ce2:	371c      	adds	r7, #28
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bc80      	pop	{r7}
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	40012c00 	.word	0x40012c00

08007cf0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b087      	sub	sp, #28
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6a1b      	ldr	r3, [r3, #32]
 8007cfe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a1b      	ldr	r3, [r3, #32]
 8007d04:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	69db      	ldr	r3, [r3, #28]
 8007d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	021b      	lsls	r3, r3, #8
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	031b      	lsls	r3, r3, #12
 8007d42:	693a      	ldr	r2, [r7, #16]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	4a0f      	ldr	r2, [pc, #60]	; (8007d88 <TIM_OC4_SetConfig+0x98>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d109      	bne.n	8007d64 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	695b      	ldr	r3, [r3, #20]
 8007d5c:	019b      	lsls	r3, r3, #6
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	685a      	ldr	r2, [r3, #4]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	693a      	ldr	r2, [r7, #16]
 8007d7c:	621a      	str	r2, [r3, #32]
}
 8007d7e:	bf00      	nop
 8007d80:	371c      	adds	r7, #28
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bc80      	pop	{r7}
 8007d86:	4770      	bx	lr
 8007d88:	40012c00 	.word	0x40012c00

08007d8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b087      	sub	sp, #28
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	60b9      	str	r1, [r7, #8]
 8007d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	6a1b      	ldr	r3, [r3, #32]
 8007d9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6a1b      	ldr	r3, [r3, #32]
 8007da2:	f023 0201 	bic.w	r2, r3, #1
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	699b      	ldr	r3, [r3, #24]
 8007dae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007db6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	011b      	lsls	r3, r3, #4
 8007dbc:	693a      	ldr	r2, [r7, #16]
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	f023 030a 	bic.w	r3, r3, #10
 8007dc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007dca:	697a      	ldr	r2, [r7, #20]
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	693a      	ldr	r2, [r7, #16]
 8007dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	697a      	ldr	r2, [r7, #20]
 8007ddc:	621a      	str	r2, [r3, #32]
}
 8007dde:	bf00      	nop
 8007de0:	371c      	adds	r7, #28
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bc80      	pop	{r7}
 8007de6:	4770      	bx	lr

08007de8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b087      	sub	sp, #28
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	60b9      	str	r1, [r7, #8]
 8007df2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6a1b      	ldr	r3, [r3, #32]
 8007df8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6a1b      	ldr	r3, [r3, #32]
 8007dfe:	f023 0210 	bic.w	r2, r3, #16
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	699b      	ldr	r3, [r3, #24]
 8007e0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	031b      	lsls	r3, r3, #12
 8007e18:	693a      	ldr	r2, [r7, #16]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007e24:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	011b      	lsls	r3, r3, #4
 8007e2a:	697a      	ldr	r2, [r7, #20]
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	697a      	ldr	r2, [r7, #20]
 8007e3a:	621a      	str	r2, [r3, #32]
}
 8007e3c:	bf00      	nop
 8007e3e:	371c      	adds	r7, #28
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bc80      	pop	{r7}
 8007e44:	4770      	bx	lr

08007e46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b085      	sub	sp, #20
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
 8007e4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007e5e:	683a      	ldr	r2, [r7, #0]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	f043 0307 	orr.w	r3, r3, #7
 8007e68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	68fa      	ldr	r2, [r7, #12]
 8007e6e:	609a      	str	r2, [r3, #8]
}
 8007e70:	bf00      	nop
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bc80      	pop	{r7}
 8007e78:	4770      	bx	lr

08007e7a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e7a:	b480      	push	{r7}
 8007e7c:	b087      	sub	sp, #28
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	60f8      	str	r0, [r7, #12]
 8007e82:	60b9      	str	r1, [r7, #8]
 8007e84:	607a      	str	r2, [r7, #4]
 8007e86:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e94:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	021a      	lsls	r2, r3, #8
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	431a      	orrs	r2, r3
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	697a      	ldr	r2, [r7, #20]
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	697a      	ldr	r2, [r7, #20]
 8007eac:	609a      	str	r2, [r3, #8]
}
 8007eae:	bf00      	nop
 8007eb0:	371c      	adds	r7, #28
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bc80      	pop	{r7}
 8007eb6:	4770      	bx	lr

08007eb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b087      	sub	sp, #28
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	f003 031f 	and.w	r3, r3, #31
 8007eca:	2201      	movs	r2, #1
 8007ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6a1a      	ldr	r2, [r3, #32]
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	43db      	mvns	r3, r3
 8007eda:	401a      	ands	r2, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6a1a      	ldr	r2, [r3, #32]
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	f003 031f 	and.w	r3, r3, #31
 8007eea:	6879      	ldr	r1, [r7, #4]
 8007eec:	fa01 f303 	lsl.w	r3, r1, r3
 8007ef0:	431a      	orrs	r2, r3
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	621a      	str	r2, [r3, #32]
}
 8007ef6:	bf00      	nop
 8007ef8:	371c      	adds	r7, #28
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bc80      	pop	{r7}
 8007efe:	4770      	bx	lr

08007f00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d101      	bne.n	8007f18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f14:	2302      	movs	r3, #2
 8007f16:	e046      	b.n	8007fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2202      	movs	r2, #2
 8007f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68fa      	ldr	r2, [r7, #12]
 8007f46:	4313      	orrs	r3, r2
 8007f48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a16      	ldr	r2, [pc, #88]	; (8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d00e      	beq.n	8007f7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f64:	d009      	beq.n	8007f7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a12      	ldr	r2, [pc, #72]	; (8007fb4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d004      	beq.n	8007f7a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a10      	ldr	r2, [pc, #64]	; (8007fb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d10c      	bne.n	8007f94 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	68ba      	ldr	r2, [r7, #8]
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	68ba      	ldr	r2, [r7, #8]
 8007f92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007fa4:	2300      	movs	r3, #0
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3714      	adds	r7, #20
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bc80      	pop	{r7}
 8007fae:	4770      	bx	lr
 8007fb0:	40012c00 	.word	0x40012c00
 8007fb4:	40000400 	.word	0x40000400
 8007fb8:	40000800 	.word	0x40000800

08007fbc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bc80      	pop	{r7}
 8007fcc:	4770      	bx	lr

08007fce <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fce:	b480      	push	{r7}
 8007fd0:	b083      	sub	sp, #12
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fd6:	bf00      	nop
 8007fd8:	370c      	adds	r7, #12
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bc80      	pop	{r7}
 8007fde:	4770      	bx	lr

08007fe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b082      	sub	sp, #8
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d101      	bne.n	8007ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e042      	b.n	8008078 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d106      	bne.n	800800c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f7fa ff7a 	bl	8002f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2224      	movs	r2, #36	; 0x24
 8008010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	68da      	ldr	r2, [r3, #12]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 ff61 	bl	8008eec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	691a      	ldr	r2, [r3, #16]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	695a      	ldr	r2, [r3, #20]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68da      	ldr	r2, [r3, #12]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2200      	movs	r2, #0
 800805e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2220      	movs	r2, #32
 8008064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2220      	movs	r2, #32
 800806c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008076:	2300      	movs	r3, #0
}
 8008078:	4618      	mov	r0, r3
 800807a:	3708      	adds	r7, #8
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b08c      	sub	sp, #48	; 0x30
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	4613      	mov	r3, r2
 800808c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008094:	b2db      	uxtb	r3, r3
 8008096:	2b20      	cmp	r3, #32
 8008098:	d156      	bne.n	8008148 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d002      	beq.n	80080a6 <HAL_UART_Transmit_DMA+0x26>
 80080a0:	88fb      	ldrh	r3, [r7, #6]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d101      	bne.n	80080aa <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	e04f      	b.n	800814a <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	88fa      	ldrh	r2, [r7, #6]
 80080b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	88fa      	ldrh	r2, [r7, #6]
 80080ba:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2200      	movs	r2, #0
 80080c0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2221      	movs	r2, #33	; 0x21
 80080c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080ce:	4a21      	ldr	r2, [pc, #132]	; (8008154 <HAL_UART_Transmit_DMA+0xd4>)
 80080d0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080d6:	4a20      	ldr	r2, [pc, #128]	; (8008158 <HAL_UART_Transmit_DMA+0xd8>)
 80080d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080de:	4a1f      	ldr	r2, [pc, #124]	; (800815c <HAL_UART_Transmit_DMA+0xdc>)
 80080e0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e6:	2200      	movs	r2, #0
 80080e8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80080ea:	f107 0308 	add.w	r3, r7, #8
 80080ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80080f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080f6:	6819      	ldr	r1, [r3, #0]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	3304      	adds	r3, #4
 80080fe:	461a      	mov	r2, r3
 8008100:	88fb      	ldrh	r3, [r7, #6]
 8008102:	f7fb fb33 	bl	800376c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800810e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	3314      	adds	r3, #20
 8008116:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	e853 3f00 	ldrex	r3, [r3]
 800811e:	617b      	str	r3, [r7, #20]
   return(result);
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008126:	62bb      	str	r3, [r7, #40]	; 0x28
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	3314      	adds	r3, #20
 800812e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008130:	627a      	str	r2, [r7, #36]	; 0x24
 8008132:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008134:	6a39      	ldr	r1, [r7, #32]
 8008136:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008138:	e841 2300 	strex	r3, r2, [r1]
 800813c:	61fb      	str	r3, [r7, #28]
   return(result);
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d1e5      	bne.n	8008110 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8008144:	2300      	movs	r3, #0
 8008146:	e000      	b.n	800814a <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8008148:	2302      	movs	r3, #2
  }
}
 800814a:	4618      	mov	r0, r3
 800814c:	3730      	adds	r7, #48	; 0x30
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
 8008152:	bf00      	nop
 8008154:	08008781 	.word	0x08008781
 8008158:	0800881b 	.word	0x0800881b
 800815c:	0800899f 	.word	0x0800899f

08008160 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b08c      	sub	sp, #48	; 0x30
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	4613      	mov	r3, r2
 800816c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008174:	b2db      	uxtb	r3, r3
 8008176:	2b20      	cmp	r3, #32
 8008178:	d146      	bne.n	8008208 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d002      	beq.n	8008186 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008180:	88fb      	ldrh	r3, [r7, #6]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d101      	bne.n	800818a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e03f      	b.n	800820a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2201      	movs	r2, #1
 800818e:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2200      	movs	r2, #0
 8008194:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008196:	88fb      	ldrh	r3, [r7, #6]
 8008198:	461a      	mov	r2, r3
 800819a:	68b9      	ldr	r1, [r7, #8]
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f000 fc49 	bl	8008a34 <UART_Start_Receive_DMA>
 80081a2:	4603      	mov	r3, r0
 80081a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d125      	bne.n	80081fc <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081b0:	2300      	movs	r3, #0
 80081b2:	613b      	str	r3, [r7, #16]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	613b      	str	r3, [r7, #16]
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	685b      	ldr	r3, [r3, #4]
 80081c2:	613b      	str	r3, [r7, #16]
 80081c4:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	330c      	adds	r3, #12
 80081cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	e853 3f00 	ldrex	r3, [r3]
 80081d4:	617b      	str	r3, [r7, #20]
   return(result);
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f043 0310 	orr.w	r3, r3, #16
 80081dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	330c      	adds	r3, #12
 80081e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80081e6:	627a      	str	r2, [r7, #36]	; 0x24
 80081e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ea:	6a39      	ldr	r1, [r7, #32]
 80081ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081ee:	e841 2300 	strex	r3, r2, [r1]
 80081f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1e5      	bne.n	80081c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80081fa:	e002      	b.n	8008202 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    return status;
 8008202:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008206:	e000      	b.n	800820a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8008208:	2302      	movs	r3, #2
  }
}
 800820a:	4618      	mov	r0, r3
 800820c:	3730      	adds	r7, #48	; 0x30
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
	...

08008214 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b0ba      	sub	sp, #232	; 0xe8
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68db      	ldr	r3, [r3, #12]
 800822c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	695b      	ldr	r3, [r3, #20]
 8008236:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800823a:	2300      	movs	r3, #0
 800823c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008240:	2300      	movs	r3, #0
 8008242:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800824a:	f003 030f 	and.w	r3, r3, #15
 800824e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008252:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008256:	2b00      	cmp	r3, #0
 8008258:	d10f      	bne.n	800827a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800825a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800825e:	f003 0320 	and.w	r3, r3, #32
 8008262:	2b00      	cmp	r3, #0
 8008264:	d009      	beq.n	800827a <HAL_UART_IRQHandler+0x66>
 8008266:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800826a:	f003 0320 	and.w	r3, r3, #32
 800826e:	2b00      	cmp	r3, #0
 8008270:	d003      	beq.n	800827a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 fd7c 	bl	8008d70 <UART_Receive_IT>
      return;
 8008278:	e25b      	b.n	8008732 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800827a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800827e:	2b00      	cmp	r3, #0
 8008280:	f000 80de 	beq.w	8008440 <HAL_UART_IRQHandler+0x22c>
 8008284:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008288:	f003 0301 	and.w	r3, r3, #1
 800828c:	2b00      	cmp	r3, #0
 800828e:	d106      	bne.n	800829e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008294:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 80d1 	beq.w	8008440 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800829e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082a2:	f003 0301 	and.w	r3, r3, #1
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00b      	beq.n	80082c2 <HAL_UART_IRQHandler+0xae>
 80082aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d005      	beq.n	80082c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ba:	f043 0201 	orr.w	r2, r3, #1
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082c6:	f003 0304 	and.w	r3, r3, #4
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00b      	beq.n	80082e6 <HAL_UART_IRQHandler+0xd2>
 80082ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d005      	beq.n	80082e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082de:	f043 0202 	orr.w	r2, r3, #2
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ea:	f003 0302 	and.w	r3, r3, #2
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00b      	beq.n	800830a <HAL_UART_IRQHandler+0xf6>
 80082f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082f6:	f003 0301 	and.w	r3, r3, #1
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d005      	beq.n	800830a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008302:	f043 0204 	orr.w	r2, r3, #4
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800830a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800830e:	f003 0308 	and.w	r3, r3, #8
 8008312:	2b00      	cmp	r3, #0
 8008314:	d011      	beq.n	800833a <HAL_UART_IRQHandler+0x126>
 8008316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800831a:	f003 0320 	and.w	r3, r3, #32
 800831e:	2b00      	cmp	r3, #0
 8008320:	d105      	bne.n	800832e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008322:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008326:	f003 0301 	and.w	r3, r3, #1
 800832a:	2b00      	cmp	r3, #0
 800832c:	d005      	beq.n	800833a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008332:	f043 0208 	orr.w	r2, r3, #8
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800833e:	2b00      	cmp	r3, #0
 8008340:	f000 81f2 	beq.w	8008728 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008348:	f003 0320 	and.w	r3, r3, #32
 800834c:	2b00      	cmp	r3, #0
 800834e:	d008      	beq.n	8008362 <HAL_UART_IRQHandler+0x14e>
 8008350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008354:	f003 0320 	and.w	r3, r3, #32
 8008358:	2b00      	cmp	r3, #0
 800835a:	d002      	beq.n	8008362 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f000 fd07 	bl	8008d70 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	695b      	ldr	r3, [r3, #20]
 8008368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800836c:	2b00      	cmp	r3, #0
 800836e:	bf14      	ite	ne
 8008370:	2301      	movne	r3, #1
 8008372:	2300      	moveq	r3, #0
 8008374:	b2db      	uxtb	r3, r3
 8008376:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800837e:	f003 0308 	and.w	r3, r3, #8
 8008382:	2b00      	cmp	r3, #0
 8008384:	d103      	bne.n	800838e <HAL_UART_IRQHandler+0x17a>
 8008386:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800838a:	2b00      	cmp	r3, #0
 800838c:	d04f      	beq.n	800842e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 fc11 	bl	8008bb6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	695b      	ldr	r3, [r3, #20]
 800839a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d041      	beq.n	8008426 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	3314      	adds	r3, #20
 80083a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80083b0:	e853 3f00 	ldrex	r3, [r3]
 80083b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80083b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	3314      	adds	r3, #20
 80083ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80083ce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80083d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80083da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80083de:	e841 2300 	strex	r3, r2, [r1]
 80083e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80083e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d1d9      	bne.n	80083a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d013      	beq.n	800841e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083fa:	4a7e      	ldr	r2, [pc, #504]	; (80085f4 <HAL_UART_IRQHandler+0x3e0>)
 80083fc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008402:	4618      	mov	r0, r3
 8008404:	f7fb fa4e 	bl	80038a4 <HAL_DMA_Abort_IT>
 8008408:	4603      	mov	r3, r0
 800840a:	2b00      	cmp	r3, #0
 800840c:	d016      	beq.n	800843c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008418:	4610      	mov	r0, r2
 800841a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800841c:	e00e      	b.n	800843c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f000 f9a5 	bl	800876e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008424:	e00a      	b.n	800843c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f9a1 	bl	800876e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800842c:	e006      	b.n	800843c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 f99d 	bl	800876e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800843a:	e175      	b.n	8008728 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800843c:	bf00      	nop
    return;
 800843e:	e173      	b.n	8008728 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008444:	2b01      	cmp	r3, #1
 8008446:	f040 814f 	bne.w	80086e8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800844a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800844e:	f003 0310 	and.w	r3, r3, #16
 8008452:	2b00      	cmp	r3, #0
 8008454:	f000 8148 	beq.w	80086e8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800845c:	f003 0310 	and.w	r3, r3, #16
 8008460:	2b00      	cmp	r3, #0
 8008462:	f000 8141 	beq.w	80086e8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008466:	2300      	movs	r3, #0
 8008468:	60bb      	str	r3, [r7, #8]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	60bb      	str	r3, [r7, #8]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	60bb      	str	r3, [r7, #8]
 800847a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	695b      	ldr	r3, [r3, #20]
 8008482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008486:	2b00      	cmp	r3, #0
 8008488:	f000 80b6 	beq.w	80085f8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008498:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800849c:	2b00      	cmp	r3, #0
 800849e:	f000 8145 	beq.w	800872c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80084a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80084aa:	429a      	cmp	r2, r3
 80084ac:	f080 813e 	bcs.w	800872c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80084b6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084bc:	699b      	ldr	r3, [r3, #24]
 80084be:	2b20      	cmp	r3, #32
 80084c0:	f000 8088 	beq.w	80085d4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	330c      	adds	r3, #12
 80084ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084d2:	e853 3f00 	ldrex	r3, [r3]
 80084d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80084da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084e2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	330c      	adds	r3, #12
 80084ec:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80084f0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80084f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80084fc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008500:	e841 2300 	strex	r3, r2, [r1]
 8008504:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008508:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1d9      	bne.n	80084c4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	3314      	adds	r3, #20
 8008516:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008518:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800851a:	e853 3f00 	ldrex	r3, [r3]
 800851e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008520:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008522:	f023 0301 	bic.w	r3, r3, #1
 8008526:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	3314      	adds	r3, #20
 8008530:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008534:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008538:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800853c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008540:	e841 2300 	strex	r3, r2, [r1]
 8008544:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008546:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008548:	2b00      	cmp	r3, #0
 800854a:	d1e1      	bne.n	8008510 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	3314      	adds	r3, #20
 8008552:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008554:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008556:	e853 3f00 	ldrex	r3, [r3]
 800855a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800855c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800855e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008562:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	3314      	adds	r3, #20
 800856c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008570:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008572:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008574:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008576:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008578:	e841 2300 	strex	r3, r2, [r1]
 800857c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800857e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008580:	2b00      	cmp	r3, #0
 8008582:	d1e3      	bne.n	800854c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2220      	movs	r2, #32
 8008588:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2200      	movs	r2, #0
 8008590:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	330c      	adds	r3, #12
 8008598:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800859c:	e853 3f00 	ldrex	r3, [r3]
 80085a0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80085a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80085a4:	f023 0310 	bic.w	r3, r3, #16
 80085a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	330c      	adds	r3, #12
 80085b2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80085b6:	65ba      	str	r2, [r7, #88]	; 0x58
 80085b8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80085bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80085be:	e841 2300 	strex	r3, r2, [r1]
 80085c2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80085c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1e3      	bne.n	8008592 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ce:	4618      	mov	r0, r3
 80085d0:	f7fb f92c 	bl	800382c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2202      	movs	r2, #2
 80085d8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	1ad3      	subs	r3, r2, r3
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	4619      	mov	r1, r3
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f7fa fa4c 	bl	8002a88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80085f0:	e09c      	b.n	800872c <HAL_UART_IRQHandler+0x518>
 80085f2:	bf00      	nop
 80085f4:	08008c7b 	.word	0x08008c7b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008600:	b29b      	uxth	r3, r3
 8008602:	1ad3      	subs	r3, r2, r3
 8008604:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800860c:	b29b      	uxth	r3, r3
 800860e:	2b00      	cmp	r3, #0
 8008610:	f000 808e 	beq.w	8008730 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008614:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008618:	2b00      	cmp	r3, #0
 800861a:	f000 8089 	beq.w	8008730 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	330c      	adds	r3, #12
 8008624:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008628:	e853 3f00 	ldrex	r3, [r3]
 800862c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800862e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008630:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008634:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	330c      	adds	r3, #12
 800863e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008642:	647a      	str	r2, [r7, #68]	; 0x44
 8008644:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008646:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008648:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800864a:	e841 2300 	strex	r3, r2, [r1]
 800864e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1e3      	bne.n	800861e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	3314      	adds	r3, #20
 800865c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008660:	e853 3f00 	ldrex	r3, [r3]
 8008664:	623b      	str	r3, [r7, #32]
   return(result);
 8008666:	6a3b      	ldr	r3, [r7, #32]
 8008668:	f023 0301 	bic.w	r3, r3, #1
 800866c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	3314      	adds	r3, #20
 8008676:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800867a:	633a      	str	r2, [r7, #48]	; 0x30
 800867c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008680:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008682:	e841 2300 	strex	r3, r2, [r1]
 8008686:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800868a:	2b00      	cmp	r3, #0
 800868c:	d1e3      	bne.n	8008656 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2220      	movs	r2, #32
 8008692:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	330c      	adds	r3, #12
 80086a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	e853 3f00 	ldrex	r3, [r3]
 80086aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f023 0310 	bic.w	r3, r3, #16
 80086b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	330c      	adds	r3, #12
 80086bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80086c0:	61fa      	str	r2, [r7, #28]
 80086c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c4:	69b9      	ldr	r1, [r7, #24]
 80086c6:	69fa      	ldr	r2, [r7, #28]
 80086c8:	e841 2300 	strex	r3, r2, [r1]
 80086cc:	617b      	str	r3, [r7, #20]
   return(result);
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1e3      	bne.n	800869c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2202      	movs	r2, #2
 80086d8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80086da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80086de:	4619      	mov	r1, r3
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f7fa f9d1 	bl	8002a88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086e6:	e023      	b.n	8008730 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80086e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d009      	beq.n	8008708 <HAL_UART_IRQHandler+0x4f4>
 80086f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d003      	beq.n	8008708 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 face 	bl	8008ca2 <UART_Transmit_IT>
    return;
 8008706:	e014      	b.n	8008732 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800870c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008710:	2b00      	cmp	r3, #0
 8008712:	d00e      	beq.n	8008732 <HAL_UART_IRQHandler+0x51e>
 8008714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008718:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800871c:	2b00      	cmp	r3, #0
 800871e:	d008      	beq.n	8008732 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 fb0d 	bl	8008d40 <UART_EndTransmit_IT>
    return;
 8008726:	e004      	b.n	8008732 <HAL_UART_IRQHandler+0x51e>
    return;
 8008728:	bf00      	nop
 800872a:	e002      	b.n	8008732 <HAL_UART_IRQHandler+0x51e>
      return;
 800872c:	bf00      	nop
 800872e:	e000      	b.n	8008732 <HAL_UART_IRQHandler+0x51e>
      return;
 8008730:	bf00      	nop
  }
}
 8008732:	37e8      	adds	r7, #232	; 0xe8
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008740:	bf00      	nop
 8008742:	370c      	adds	r7, #12
 8008744:	46bd      	mov	sp, r7
 8008746:	bc80      	pop	{r7}
 8008748:	4770      	bx	lr

0800874a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800874a:	b480      	push	{r7}
 800874c:	b083      	sub	sp, #12
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008752:	bf00      	nop
 8008754:	370c      	adds	r7, #12
 8008756:	46bd      	mov	sp, r7
 8008758:	bc80      	pop	{r7}
 800875a:	4770      	bx	lr

0800875c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800875c:	b480      	push	{r7}
 800875e:	b083      	sub	sp, #12
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008764:	bf00      	nop
 8008766:	370c      	adds	r7, #12
 8008768:	46bd      	mov	sp, r7
 800876a:	bc80      	pop	{r7}
 800876c:	4770      	bx	lr

0800876e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800876e:	b480      	push	{r7}
 8008770:	b083      	sub	sp, #12
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008776:	bf00      	nop
 8008778:	370c      	adds	r7, #12
 800877a:	46bd      	mov	sp, r7
 800877c:	bc80      	pop	{r7}
 800877e:	4770      	bx	lr

08008780 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b090      	sub	sp, #64	; 0x40
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f003 0320 	and.w	r3, r3, #32
 8008798:	2b00      	cmp	r3, #0
 800879a:	d137      	bne.n	800880c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800879c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800879e:	2200      	movs	r2, #0
 80087a0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80087a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	3314      	adds	r3, #20
 80087a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ac:	e853 3f00 	ldrex	r3, [r3]
 80087b0:	623b      	str	r3, [r7, #32]
   return(result);
 80087b2:	6a3b      	ldr	r3, [r7, #32]
 80087b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80087ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	3314      	adds	r3, #20
 80087c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087c2:	633a      	str	r2, [r7, #48]	; 0x30
 80087c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087ca:	e841 2300 	strex	r3, r2, [r1]
 80087ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80087d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d1e5      	bne.n	80087a2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80087d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	330c      	adds	r3, #12
 80087dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	e853 3f00 	ldrex	r3, [r3]
 80087e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087ec:	637b      	str	r3, [r7, #52]	; 0x34
 80087ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	330c      	adds	r3, #12
 80087f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087f6:	61fa      	str	r2, [r7, #28]
 80087f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fa:	69b9      	ldr	r1, [r7, #24]
 80087fc:	69fa      	ldr	r2, [r7, #28]
 80087fe:	e841 2300 	strex	r3, r2, [r1]
 8008802:	617b      	str	r3, [r7, #20]
   return(result);
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1e5      	bne.n	80087d6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800880a:	e002      	b.n	8008812 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800880c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800880e:	f7fa f957 	bl	8002ac0 <HAL_UART_TxCpltCallback>
}
 8008812:	bf00      	nop
 8008814:	3740      	adds	r7, #64	; 0x40
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}

0800881a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800881a:	b580      	push	{r7, lr}
 800881c:	b084      	sub	sp, #16
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008826:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008828:	68f8      	ldr	r0, [r7, #12]
 800882a:	f7ff ff85 	bl	8008738 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800882e:	bf00      	nop
 8008830:	3710      	adds	r7, #16
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}

08008836 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008836:	b580      	push	{r7, lr}
 8008838:	b09c      	sub	sp, #112	; 0x70
 800883a:	af00      	add	r7, sp, #0
 800883c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008842:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 0320 	and.w	r3, r3, #32
 800884e:	2b00      	cmp	r3, #0
 8008850:	d172      	bne.n	8008938 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008854:	2200      	movs	r2, #0
 8008856:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008858:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	330c      	adds	r3, #12
 800885e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008862:	e853 3f00 	ldrex	r3, [r3]
 8008866:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008868:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800886a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800886e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	330c      	adds	r3, #12
 8008876:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008878:	65ba      	str	r2, [r7, #88]	; 0x58
 800887a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800887e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008880:	e841 2300 	strex	r3, r2, [r1]
 8008884:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008886:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008888:	2b00      	cmp	r3, #0
 800888a:	d1e5      	bne.n	8008858 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800888c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	3314      	adds	r3, #20
 8008892:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008896:	e853 3f00 	ldrex	r3, [r3]
 800889a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800889c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800889e:	f023 0301 	bic.w	r3, r3, #1
 80088a2:	667b      	str	r3, [r7, #100]	; 0x64
 80088a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	3314      	adds	r3, #20
 80088aa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80088ac:	647a      	str	r2, [r7, #68]	; 0x44
 80088ae:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80088b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088b4:	e841 2300 	strex	r3, r2, [r1]
 80088b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80088ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d1e5      	bne.n	800888c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	3314      	adds	r3, #20
 80088c6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ca:	e853 3f00 	ldrex	r3, [r3]
 80088ce:	623b      	str	r3, [r7, #32]
   return(result);
 80088d0:	6a3b      	ldr	r3, [r7, #32]
 80088d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088d6:	663b      	str	r3, [r7, #96]	; 0x60
 80088d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	3314      	adds	r3, #20
 80088de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80088e0:	633a      	str	r2, [r7, #48]	; 0x30
 80088e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088e8:	e841 2300 	strex	r3, r2, [r1]
 80088ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80088ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1e5      	bne.n	80088c0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80088f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088f6:	2220      	movs	r2, #32
 80088f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008900:	2b01      	cmp	r3, #1
 8008902:	d119      	bne.n	8008938 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008904:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	330c      	adds	r3, #12
 800890a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	e853 3f00 	ldrex	r3, [r3]
 8008912:	60fb      	str	r3, [r7, #12]
   return(result);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	f023 0310 	bic.w	r3, r3, #16
 800891a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800891c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	330c      	adds	r3, #12
 8008922:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008924:	61fa      	str	r2, [r7, #28]
 8008926:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008928:	69b9      	ldr	r1, [r7, #24]
 800892a:	69fa      	ldr	r2, [r7, #28]
 800892c:	e841 2300 	strex	r3, r2, [r1]
 8008930:	617b      	str	r3, [r7, #20]
   return(result);
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d1e5      	bne.n	8008904 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008938:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800893a:	2200      	movs	r2, #0
 800893c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800893e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008942:	2b01      	cmp	r3, #1
 8008944:	d106      	bne.n	8008954 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008948:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800894a:	4619      	mov	r1, r3
 800894c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800894e:	f7fa f89b 	bl	8002a88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008952:	e002      	b.n	800895a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008954:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008956:	f7ff fef8 	bl	800874a <HAL_UART_RxCpltCallback>
}
 800895a:	bf00      	nop
 800895c:	3770      	adds	r7, #112	; 0x70
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008962:	b580      	push	{r7, lr}
 8008964:	b084      	sub	sp, #16
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800896e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2201      	movs	r2, #1
 8008974:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800897a:	2b01      	cmp	r3, #1
 800897c:	d108      	bne.n	8008990 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008982:	085b      	lsrs	r3, r3, #1
 8008984:	b29b      	uxth	r3, r3
 8008986:	4619      	mov	r1, r3
 8008988:	68f8      	ldr	r0, [r7, #12]
 800898a:	f7fa f87d 	bl	8002a88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800898e:	e002      	b.n	8008996 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008990:	68f8      	ldr	r0, [r7, #12]
 8008992:	f7ff fee3 	bl	800875c <HAL_UART_RxHalfCpltCallback>
}
 8008996:	bf00      	nop
 8008998:	3710      	adds	r7, #16
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}

0800899e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800899e:	b580      	push	{r7, lr}
 80089a0:	b084      	sub	sp, #16
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80089a6:	2300      	movs	r3, #0
 80089a8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ae:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	695b      	ldr	r3, [r3, #20]
 80089b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	bf14      	ite	ne
 80089be:	2301      	movne	r3, #1
 80089c0:	2300      	moveq	r3, #0
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	2b21      	cmp	r3, #33	; 0x21
 80089d0:	d108      	bne.n	80089e4 <UART_DMAError+0x46>
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d005      	beq.n	80089e4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	2200      	movs	r2, #0
 80089dc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80089de:	68b8      	ldr	r0, [r7, #8]
 80089e0:	f000 f8c2 	bl	8008b68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	695b      	ldr	r3, [r3, #20]
 80089ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	bf14      	ite	ne
 80089f2:	2301      	movne	r3, #1
 80089f4:	2300      	moveq	r3, #0
 80089f6:	b2db      	uxtb	r3, r3
 80089f8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	2b22      	cmp	r3, #34	; 0x22
 8008a04:	d108      	bne.n	8008a18 <UART_DMAError+0x7a>
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d005      	beq.n	8008a18 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008a12:	68b8      	ldr	r0, [r7, #8]
 8008a14:	f000 f8cf 	bl	8008bb6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a1c:	f043 0210 	orr.w	r2, r3, #16
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a24:	68b8      	ldr	r0, [r7, #8]
 8008a26:	f7ff fea2 	bl	800876e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a2a:	bf00      	nop
 8008a2c:	3710      	adds	r7, #16
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
	...

08008a34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b098      	sub	sp, #96	; 0x60
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	60f8      	str	r0, [r7, #12]
 8008a3c:	60b9      	str	r1, [r7, #8]
 8008a3e:	4613      	mov	r3, r2
 8008a40:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008a42:	68ba      	ldr	r2, [r7, #8]
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	88fa      	ldrh	r2, [r7, #6]
 8008a4c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2200      	movs	r2, #0
 8008a52:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2222      	movs	r2, #34	; 0x22
 8008a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a60:	4a3e      	ldr	r2, [pc, #248]	; (8008b5c <UART_Start_Receive_DMA+0x128>)
 8008a62:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a68:	4a3d      	ldr	r2, [pc, #244]	; (8008b60 <UART_Start_Receive_DMA+0x12c>)
 8008a6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a70:	4a3c      	ldr	r2, [pc, #240]	; (8008b64 <UART_Start_Receive_DMA+0x130>)
 8008a72:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a78:	2200      	movs	r2, #0
 8008a7a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008a7c:	f107 0308 	add.w	r3, r7, #8
 8008a80:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	3304      	adds	r3, #4
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	88fb      	ldrh	r3, [r7, #6]
 8008a94:	f7fa fe6a 	bl	800376c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008a98:	2300      	movs	r3, #0
 8008a9a:	613b      	str	r3, [r7, #16]
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	613b      	str	r3, [r7, #16]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	613b      	str	r3, [r7, #16]
 8008aac:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d019      	beq.n	8008aea <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	330c      	adds	r3, #12
 8008abc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008abe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ac0:	e853 3f00 	ldrex	r3, [r3]
 8008ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ac8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008acc:	65bb      	str	r3, [r7, #88]	; 0x58
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	330c      	adds	r3, #12
 8008ad4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008ad6:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008ad8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ada:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008adc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008ade:	e841 2300 	strex	r3, r2, [r1]
 8008ae2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008ae4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d1e5      	bne.n	8008ab6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	3314      	adds	r3, #20
 8008af0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008af4:	e853 3f00 	ldrex	r3, [r3]
 8008af8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008afc:	f043 0301 	orr.w	r3, r3, #1
 8008b00:	657b      	str	r3, [r7, #84]	; 0x54
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	3314      	adds	r3, #20
 8008b08:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008b0a:	63ba      	str	r2, [r7, #56]	; 0x38
 8008b0c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b12:	e841 2300 	strex	r3, r2, [r1]
 8008b16:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d1e5      	bne.n	8008aea <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	3314      	adds	r3, #20
 8008b24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	e853 3f00 	ldrex	r3, [r3]
 8008b2c:	617b      	str	r3, [r7, #20]
   return(result);
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b34:	653b      	str	r3, [r7, #80]	; 0x50
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	3314      	adds	r3, #20
 8008b3c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b3e:	627a      	str	r2, [r7, #36]	; 0x24
 8008b40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b42:	6a39      	ldr	r1, [r7, #32]
 8008b44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b46:	e841 2300 	strex	r3, r2, [r1]
 8008b4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b4c:	69fb      	ldr	r3, [r7, #28]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d1e5      	bne.n	8008b1e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008b52:	2300      	movs	r3, #0
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	3760      	adds	r7, #96	; 0x60
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd80      	pop	{r7, pc}
 8008b5c:	08008837 	.word	0x08008837
 8008b60:	08008963 	.word	0x08008963
 8008b64:	0800899f 	.word	0x0800899f

08008b68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b089      	sub	sp, #36	; 0x24
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	330c      	adds	r3, #12
 8008b76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	e853 3f00 	ldrex	r3, [r3]
 8008b7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008b86:	61fb      	str	r3, [r7, #28]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	330c      	adds	r3, #12
 8008b8e:	69fa      	ldr	r2, [r7, #28]
 8008b90:	61ba      	str	r2, [r7, #24]
 8008b92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b94:	6979      	ldr	r1, [r7, #20]
 8008b96:	69ba      	ldr	r2, [r7, #24]
 8008b98:	e841 2300 	strex	r3, r2, [r1]
 8008b9c:	613b      	str	r3, [r7, #16]
   return(result);
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d1e5      	bne.n	8008b70 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2220      	movs	r2, #32
 8008ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8008bac:	bf00      	nop
 8008bae:	3724      	adds	r7, #36	; 0x24
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bc80      	pop	{r7}
 8008bb4:	4770      	bx	lr

08008bb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b095      	sub	sp, #84	; 0x54
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	330c      	adds	r3, #12
 8008bc4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bc8:	e853 3f00 	ldrex	r3, [r3]
 8008bcc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bd0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008bd4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	330c      	adds	r3, #12
 8008bdc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008bde:	643a      	str	r2, [r7, #64]	; 0x40
 8008be0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008be4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008be6:	e841 2300 	strex	r3, r2, [r1]
 8008bea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d1e5      	bne.n	8008bbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	3314      	adds	r3, #20
 8008bf8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bfa:	6a3b      	ldr	r3, [r7, #32]
 8008bfc:	e853 3f00 	ldrex	r3, [r3]
 8008c00:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	f023 0301 	bic.w	r3, r3, #1
 8008c08:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	3314      	adds	r3, #20
 8008c10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008c14:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c1a:	e841 2300 	strex	r3, r2, [r1]
 8008c1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d1e5      	bne.n	8008bf2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d119      	bne.n	8008c62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	330c      	adds	r3, #12
 8008c34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	e853 3f00 	ldrex	r3, [r3]
 8008c3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	f023 0310 	bic.w	r3, r3, #16
 8008c44:	647b      	str	r3, [r7, #68]	; 0x44
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	330c      	adds	r3, #12
 8008c4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c4e:	61ba      	str	r2, [r7, #24]
 8008c50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c52:	6979      	ldr	r1, [r7, #20]
 8008c54:	69ba      	ldr	r2, [r7, #24]
 8008c56:	e841 2300 	strex	r3, r2, [r1]
 8008c5a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d1e5      	bne.n	8008c2e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2220      	movs	r2, #32
 8008c66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008c70:	bf00      	nop
 8008c72:	3754      	adds	r7, #84	; 0x54
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bc80      	pop	{r7}
 8008c78:	4770      	bx	lr

08008c7a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b084      	sub	sp, #16
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2200      	movs	r2, #0
 8008c92:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c94:	68f8      	ldr	r0, [r7, #12]
 8008c96:	f7ff fd6a 	bl	800876e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c9a:	bf00      	nop
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b085      	sub	sp, #20
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	2b21      	cmp	r3, #33	; 0x21
 8008cb4:	d13e      	bne.n	8008d34 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cbe:	d114      	bne.n	8008cea <UART_Transmit_IT+0x48>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d110      	bne.n	8008cea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6a1b      	ldr	r3, [r3, #32]
 8008ccc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	881b      	ldrh	r3, [r3, #0]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cdc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6a1b      	ldr	r3, [r3, #32]
 8008ce2:	1c9a      	adds	r2, r3, #2
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	621a      	str	r2, [r3, #32]
 8008ce8:	e008      	b.n	8008cfc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a1b      	ldr	r3, [r3, #32]
 8008cee:	1c59      	adds	r1, r3, #1
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	6211      	str	r1, [r2, #32]
 8008cf4:	781a      	ldrb	r2, [r3, #0]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	3b01      	subs	r3, #1
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	687a      	ldr	r2, [r7, #4]
 8008d08:	4619      	mov	r1, r3
 8008d0a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10f      	bne.n	8008d30 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68da      	ldr	r2, [r3, #12]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d1e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	68da      	ldr	r2, [r3, #12]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d2e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d30:	2300      	movs	r3, #0
 8008d32:	e000      	b.n	8008d36 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d34:	2302      	movs	r3, #2
  }
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3714      	adds	r7, #20
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bc80      	pop	{r7}
 8008d3e:	4770      	bx	lr

08008d40 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	68da      	ldr	r2, [r3, #12]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d56:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2220      	movs	r2, #32
 8008d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f7f9 fead 	bl	8002ac0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d66:	2300      	movs	r3, #0
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3708      	adds	r7, #8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b08c      	sub	sp, #48	; 0x30
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008d7e:	b2db      	uxtb	r3, r3
 8008d80:	2b22      	cmp	r3, #34	; 0x22
 8008d82:	f040 80ae 	bne.w	8008ee2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	689b      	ldr	r3, [r3, #8]
 8008d8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d8e:	d117      	bne.n	8008dc0 <UART_Receive_IT+0x50>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	691b      	ldr	r3, [r3, #16]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d113      	bne.n	8008dc0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dae:	b29a      	uxth	r2, r3
 8008db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db8:	1c9a      	adds	r2, r3, #2
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	629a      	str	r2, [r3, #40]	; 0x28
 8008dbe:	e026      	b.n	8008e0e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	689b      	ldr	r3, [r3, #8]
 8008dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dd2:	d007      	beq.n	8008de4 <UART_Receive_IT+0x74>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d10a      	bne.n	8008df2 <UART_Receive_IT+0x82>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	691b      	ldr	r3, [r3, #16]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d106      	bne.n	8008df2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	b2da      	uxtb	r2, r3
 8008dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dee:	701a      	strb	r2, [r3, #0]
 8008df0:	e008      	b.n	8008e04 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e02:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e08:	1c5a      	adds	r2, r3, #1
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	3b01      	subs	r3, #1
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d15d      	bne.n	8008ede <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	68da      	ldr	r2, [r3, #12]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f022 0220 	bic.w	r2, r2, #32
 8008e30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	68da      	ldr	r2, [r3, #12]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	695a      	ldr	r2, [r3, #20]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f022 0201 	bic.w	r2, r2, #1
 8008e50:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2220      	movs	r2, #32
 8008e56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d135      	bne.n	8008ed4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	330c      	adds	r3, #12
 8008e74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	e853 3f00 	ldrex	r3, [r3]
 8008e7c:	613b      	str	r3, [r7, #16]
   return(result);
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	f023 0310 	bic.w	r3, r3, #16
 8008e84:	627b      	str	r3, [r7, #36]	; 0x24
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	330c      	adds	r3, #12
 8008e8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e8e:	623a      	str	r2, [r7, #32]
 8008e90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e92:	69f9      	ldr	r1, [r7, #28]
 8008e94:	6a3a      	ldr	r2, [r7, #32]
 8008e96:	e841 2300 	strex	r3, r2, [r1]
 8008e9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e9c:	69bb      	ldr	r3, [r7, #24]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d1e5      	bne.n	8008e6e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f003 0310 	and.w	r3, r3, #16
 8008eac:	2b10      	cmp	r3, #16
 8008eae:	d10a      	bne.n	8008ec6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	60fb      	str	r3, [r7, #12]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	60fb      	str	r3, [r7, #12]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	60fb      	str	r3, [r7, #12]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008eca:	4619      	mov	r1, r3
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f7f9 fddb 	bl	8002a88 <HAL_UARTEx_RxEventCallback>
 8008ed2:	e002      	b.n	8008eda <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f7ff fc38 	bl	800874a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008eda:	2300      	movs	r3, #0
 8008edc:	e002      	b.n	8008ee4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	e000      	b.n	8008ee4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008ee2:	2302      	movs	r3, #2
  }
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3730      	adds	r7, #48	; 0x30
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	691b      	ldr	r3, [r3, #16]
 8008efa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	68da      	ldr	r2, [r3, #12]
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	430a      	orrs	r2, r1
 8008f08:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	689a      	ldr	r2, [r3, #8]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	691b      	ldr	r3, [r3, #16]
 8008f12:	431a      	orrs	r2, r3
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	695b      	ldr	r3, [r3, #20]
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68db      	ldr	r3, [r3, #12]
 8008f22:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008f26:	f023 030c 	bic.w	r3, r3, #12
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	6812      	ldr	r2, [r2, #0]
 8008f2e:	68b9      	ldr	r1, [r7, #8]
 8008f30:	430b      	orrs	r3, r1
 8008f32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	695b      	ldr	r3, [r3, #20]
 8008f3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	699a      	ldr	r2, [r3, #24]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	430a      	orrs	r2, r1
 8008f48:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a2c      	ldr	r2, [pc, #176]	; (8009000 <UART_SetConfig+0x114>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d103      	bne.n	8008f5c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008f54:	f7fe f8b8 	bl	80070c8 <HAL_RCC_GetPCLK2Freq>
 8008f58:	60f8      	str	r0, [r7, #12]
 8008f5a:	e002      	b.n	8008f62 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008f5c:	f7fe f8a0 	bl	80070a0 <HAL_RCC_GetPCLK1Freq>
 8008f60:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	4613      	mov	r3, r2
 8008f66:	009b      	lsls	r3, r3, #2
 8008f68:	4413      	add	r3, r2
 8008f6a:	009a      	lsls	r2, r3, #2
 8008f6c:	441a      	add	r2, r3
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	009b      	lsls	r3, r3, #2
 8008f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f78:	4a22      	ldr	r2, [pc, #136]	; (8009004 <UART_SetConfig+0x118>)
 8008f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f7e:	095b      	lsrs	r3, r3, #5
 8008f80:	0119      	lsls	r1, r3, #4
 8008f82:	68fa      	ldr	r2, [r7, #12]
 8008f84:	4613      	mov	r3, r2
 8008f86:	009b      	lsls	r3, r3, #2
 8008f88:	4413      	add	r3, r2
 8008f8a:	009a      	lsls	r2, r3, #2
 8008f8c:	441a      	add	r2, r3
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	009b      	lsls	r3, r3, #2
 8008f94:	fbb2 f2f3 	udiv	r2, r2, r3
 8008f98:	4b1a      	ldr	r3, [pc, #104]	; (8009004 <UART_SetConfig+0x118>)
 8008f9a:	fba3 0302 	umull	r0, r3, r3, r2
 8008f9e:	095b      	lsrs	r3, r3, #5
 8008fa0:	2064      	movs	r0, #100	; 0x64
 8008fa2:	fb00 f303 	mul.w	r3, r0, r3
 8008fa6:	1ad3      	subs	r3, r2, r3
 8008fa8:	011b      	lsls	r3, r3, #4
 8008faa:	3332      	adds	r3, #50	; 0x32
 8008fac:	4a15      	ldr	r2, [pc, #84]	; (8009004 <UART_SetConfig+0x118>)
 8008fae:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb2:	095b      	lsrs	r3, r3, #5
 8008fb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008fb8:	4419      	add	r1, r3
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	4613      	mov	r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	4413      	add	r3, r2
 8008fc2:	009a      	lsls	r2, r3, #2
 8008fc4:	441a      	add	r2, r3
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8008fd0:	4b0c      	ldr	r3, [pc, #48]	; (8009004 <UART_SetConfig+0x118>)
 8008fd2:	fba3 0302 	umull	r0, r3, r3, r2
 8008fd6:	095b      	lsrs	r3, r3, #5
 8008fd8:	2064      	movs	r0, #100	; 0x64
 8008fda:	fb00 f303 	mul.w	r3, r0, r3
 8008fde:	1ad3      	subs	r3, r2, r3
 8008fe0:	011b      	lsls	r3, r3, #4
 8008fe2:	3332      	adds	r3, #50	; 0x32
 8008fe4:	4a07      	ldr	r2, [pc, #28]	; (8009004 <UART_SetConfig+0x118>)
 8008fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8008fea:	095b      	lsrs	r3, r3, #5
 8008fec:	f003 020f 	and.w	r2, r3, #15
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	440a      	add	r2, r1
 8008ff6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008ff8:	bf00      	nop
 8008ffa:	3710      	adds	r7, #16
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	40013800 	.word	0x40013800
 8009004:	51eb851f 	.word	0x51eb851f

08009008 <atof>:
 8009008:	2100      	movs	r1, #0
 800900a:	f000 be15 	b.w	8009c38 <strtod>

0800900e <sulp>:
 800900e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009012:	460f      	mov	r7, r1
 8009014:	4690      	mov	r8, r2
 8009016:	f003 fb87 	bl	800c728 <__ulp>
 800901a:	4604      	mov	r4, r0
 800901c:	460d      	mov	r5, r1
 800901e:	f1b8 0f00 	cmp.w	r8, #0
 8009022:	d011      	beq.n	8009048 <sulp+0x3a>
 8009024:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009028:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800902c:	2b00      	cmp	r3, #0
 800902e:	dd0b      	ble.n	8009048 <sulp+0x3a>
 8009030:	2400      	movs	r4, #0
 8009032:	051b      	lsls	r3, r3, #20
 8009034:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009038:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800903c:	4622      	mov	r2, r4
 800903e:	462b      	mov	r3, r5
 8009040:	f7f7 fa54 	bl	80004ec <__aeabi_dmul>
 8009044:	4604      	mov	r4, r0
 8009046:	460d      	mov	r5, r1
 8009048:	4620      	mov	r0, r4
 800904a:	4629      	mov	r1, r5
 800904c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009050 <_strtod_l>:
 8009050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009054:	b09f      	sub	sp, #124	; 0x7c
 8009056:	9217      	str	r2, [sp, #92]	; 0x5c
 8009058:	2200      	movs	r2, #0
 800905a:	4604      	mov	r4, r0
 800905c:	921a      	str	r2, [sp, #104]	; 0x68
 800905e:	460d      	mov	r5, r1
 8009060:	f04f 0800 	mov.w	r8, #0
 8009064:	f04f 0900 	mov.w	r9, #0
 8009068:	460a      	mov	r2, r1
 800906a:	9219      	str	r2, [sp, #100]	; 0x64
 800906c:	7811      	ldrb	r1, [r2, #0]
 800906e:	292b      	cmp	r1, #43	; 0x2b
 8009070:	d04a      	beq.n	8009108 <_strtod_l+0xb8>
 8009072:	d838      	bhi.n	80090e6 <_strtod_l+0x96>
 8009074:	290d      	cmp	r1, #13
 8009076:	d832      	bhi.n	80090de <_strtod_l+0x8e>
 8009078:	2908      	cmp	r1, #8
 800907a:	d832      	bhi.n	80090e2 <_strtod_l+0x92>
 800907c:	2900      	cmp	r1, #0
 800907e:	d03b      	beq.n	80090f8 <_strtod_l+0xa8>
 8009080:	2200      	movs	r2, #0
 8009082:	920e      	str	r2, [sp, #56]	; 0x38
 8009084:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8009086:	7832      	ldrb	r2, [r6, #0]
 8009088:	2a30      	cmp	r2, #48	; 0x30
 800908a:	f040 80b2 	bne.w	80091f2 <_strtod_l+0x1a2>
 800908e:	7872      	ldrb	r2, [r6, #1]
 8009090:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009094:	2a58      	cmp	r2, #88	; 0x58
 8009096:	d16e      	bne.n	8009176 <_strtod_l+0x126>
 8009098:	9302      	str	r3, [sp, #8]
 800909a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800909c:	4620      	mov	r0, r4
 800909e:	9301      	str	r3, [sp, #4]
 80090a0:	ab1a      	add	r3, sp, #104	; 0x68
 80090a2:	9300      	str	r3, [sp, #0]
 80090a4:	4a8c      	ldr	r2, [pc, #560]	; (80092d8 <_strtod_l+0x288>)
 80090a6:	ab1b      	add	r3, sp, #108	; 0x6c
 80090a8:	a919      	add	r1, sp, #100	; 0x64
 80090aa:	f002 fc19 	bl	800b8e0 <__gethex>
 80090ae:	f010 070f 	ands.w	r7, r0, #15
 80090b2:	4605      	mov	r5, r0
 80090b4:	d005      	beq.n	80090c2 <_strtod_l+0x72>
 80090b6:	2f06      	cmp	r7, #6
 80090b8:	d128      	bne.n	800910c <_strtod_l+0xbc>
 80090ba:	2300      	movs	r3, #0
 80090bc:	3601      	adds	r6, #1
 80090be:	9619      	str	r6, [sp, #100]	; 0x64
 80090c0:	930e      	str	r3, [sp, #56]	; 0x38
 80090c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f040 85a0 	bne.w	8009c0a <_strtod_l+0xbba>
 80090ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090cc:	b1cb      	cbz	r3, 8009102 <_strtod_l+0xb2>
 80090ce:	4642      	mov	r2, r8
 80090d0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80090d4:	4610      	mov	r0, r2
 80090d6:	4619      	mov	r1, r3
 80090d8:	b01f      	add	sp, #124	; 0x7c
 80090da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090de:	2920      	cmp	r1, #32
 80090e0:	d1ce      	bne.n	8009080 <_strtod_l+0x30>
 80090e2:	3201      	adds	r2, #1
 80090e4:	e7c1      	b.n	800906a <_strtod_l+0x1a>
 80090e6:	292d      	cmp	r1, #45	; 0x2d
 80090e8:	d1ca      	bne.n	8009080 <_strtod_l+0x30>
 80090ea:	2101      	movs	r1, #1
 80090ec:	910e      	str	r1, [sp, #56]	; 0x38
 80090ee:	1c51      	adds	r1, r2, #1
 80090f0:	9119      	str	r1, [sp, #100]	; 0x64
 80090f2:	7852      	ldrb	r2, [r2, #1]
 80090f4:	2a00      	cmp	r2, #0
 80090f6:	d1c5      	bne.n	8009084 <_strtod_l+0x34>
 80090f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090fa:	9519      	str	r5, [sp, #100]	; 0x64
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	f040 8582 	bne.w	8009c06 <_strtod_l+0xbb6>
 8009102:	4642      	mov	r2, r8
 8009104:	464b      	mov	r3, r9
 8009106:	e7e5      	b.n	80090d4 <_strtod_l+0x84>
 8009108:	2100      	movs	r1, #0
 800910a:	e7ef      	b.n	80090ec <_strtod_l+0x9c>
 800910c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800910e:	b13a      	cbz	r2, 8009120 <_strtod_l+0xd0>
 8009110:	2135      	movs	r1, #53	; 0x35
 8009112:	a81c      	add	r0, sp, #112	; 0x70
 8009114:	f003 fbf4 	bl	800c900 <__copybits>
 8009118:	4620      	mov	r0, r4
 800911a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800911c:	f002 ffd8 	bl	800c0d0 <_Bfree>
 8009120:	3f01      	subs	r7, #1
 8009122:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009124:	2f04      	cmp	r7, #4
 8009126:	d806      	bhi.n	8009136 <_strtod_l+0xe6>
 8009128:	e8df f007 	tbb	[pc, r7]
 800912c:	201d0314 	.word	0x201d0314
 8009130:	14          	.byte	0x14
 8009131:	00          	.byte	0x00
 8009132:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8009136:	05e9      	lsls	r1, r5, #23
 8009138:	bf48      	it	mi
 800913a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800913e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009142:	0d1b      	lsrs	r3, r3, #20
 8009144:	051b      	lsls	r3, r3, #20
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1bb      	bne.n	80090c2 <_strtod_l+0x72>
 800914a:	f001 fc5b 	bl	800aa04 <__errno>
 800914e:	2322      	movs	r3, #34	; 0x22
 8009150:	6003      	str	r3, [r0, #0]
 8009152:	e7b6      	b.n	80090c2 <_strtod_l+0x72>
 8009154:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009158:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800915c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009160:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009164:	e7e7      	b.n	8009136 <_strtod_l+0xe6>
 8009166:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80092dc <_strtod_l+0x28c>
 800916a:	e7e4      	b.n	8009136 <_strtod_l+0xe6>
 800916c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009170:	f04f 38ff 	mov.w	r8, #4294967295
 8009174:	e7df      	b.n	8009136 <_strtod_l+0xe6>
 8009176:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009178:	1c5a      	adds	r2, r3, #1
 800917a:	9219      	str	r2, [sp, #100]	; 0x64
 800917c:	785b      	ldrb	r3, [r3, #1]
 800917e:	2b30      	cmp	r3, #48	; 0x30
 8009180:	d0f9      	beq.n	8009176 <_strtod_l+0x126>
 8009182:	2b00      	cmp	r3, #0
 8009184:	d09d      	beq.n	80090c2 <_strtod_l+0x72>
 8009186:	2301      	movs	r3, #1
 8009188:	f04f 0a00 	mov.w	sl, #0
 800918c:	220a      	movs	r2, #10
 800918e:	46d3      	mov	fp, sl
 8009190:	9305      	str	r3, [sp, #20]
 8009192:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009194:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8009198:	930b      	str	r3, [sp, #44]	; 0x2c
 800919a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800919c:	7806      	ldrb	r6, [r0, #0]
 800919e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80091a2:	b2d9      	uxtb	r1, r3
 80091a4:	2909      	cmp	r1, #9
 80091a6:	d926      	bls.n	80091f6 <_strtod_l+0x1a6>
 80091a8:	2201      	movs	r2, #1
 80091aa:	494d      	ldr	r1, [pc, #308]	; (80092e0 <_strtod_l+0x290>)
 80091ac:	f001 fbce 	bl	800a94c <strncmp>
 80091b0:	2800      	cmp	r0, #0
 80091b2:	d030      	beq.n	8009216 <_strtod_l+0x1c6>
 80091b4:	2000      	movs	r0, #0
 80091b6:	4632      	mov	r2, r6
 80091b8:	4603      	mov	r3, r0
 80091ba:	465e      	mov	r6, fp
 80091bc:	9008      	str	r0, [sp, #32]
 80091be:	2a65      	cmp	r2, #101	; 0x65
 80091c0:	d001      	beq.n	80091c6 <_strtod_l+0x176>
 80091c2:	2a45      	cmp	r2, #69	; 0x45
 80091c4:	d113      	bne.n	80091ee <_strtod_l+0x19e>
 80091c6:	b91e      	cbnz	r6, 80091d0 <_strtod_l+0x180>
 80091c8:	9a05      	ldr	r2, [sp, #20]
 80091ca:	4302      	orrs	r2, r0
 80091cc:	d094      	beq.n	80090f8 <_strtod_l+0xa8>
 80091ce:	2600      	movs	r6, #0
 80091d0:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80091d2:	1c6a      	adds	r2, r5, #1
 80091d4:	9219      	str	r2, [sp, #100]	; 0x64
 80091d6:	786a      	ldrb	r2, [r5, #1]
 80091d8:	2a2b      	cmp	r2, #43	; 0x2b
 80091da:	d074      	beq.n	80092c6 <_strtod_l+0x276>
 80091dc:	2a2d      	cmp	r2, #45	; 0x2d
 80091de:	d078      	beq.n	80092d2 <_strtod_l+0x282>
 80091e0:	f04f 0c00 	mov.w	ip, #0
 80091e4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80091e8:	2909      	cmp	r1, #9
 80091ea:	d97f      	bls.n	80092ec <_strtod_l+0x29c>
 80091ec:	9519      	str	r5, [sp, #100]	; 0x64
 80091ee:	2700      	movs	r7, #0
 80091f0:	e09e      	b.n	8009330 <_strtod_l+0x2e0>
 80091f2:	2300      	movs	r3, #0
 80091f4:	e7c8      	b.n	8009188 <_strtod_l+0x138>
 80091f6:	f1bb 0f08 	cmp.w	fp, #8
 80091fa:	bfd8      	it	le
 80091fc:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80091fe:	f100 0001 	add.w	r0, r0, #1
 8009202:	bfd6      	itet	le
 8009204:	fb02 3301 	mlale	r3, r2, r1, r3
 8009208:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800920c:	930a      	strle	r3, [sp, #40]	; 0x28
 800920e:	f10b 0b01 	add.w	fp, fp, #1
 8009212:	9019      	str	r0, [sp, #100]	; 0x64
 8009214:	e7c1      	b.n	800919a <_strtod_l+0x14a>
 8009216:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009218:	1c5a      	adds	r2, r3, #1
 800921a:	9219      	str	r2, [sp, #100]	; 0x64
 800921c:	785a      	ldrb	r2, [r3, #1]
 800921e:	f1bb 0f00 	cmp.w	fp, #0
 8009222:	d037      	beq.n	8009294 <_strtod_l+0x244>
 8009224:	465e      	mov	r6, fp
 8009226:	9008      	str	r0, [sp, #32]
 8009228:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800922c:	2b09      	cmp	r3, #9
 800922e:	d912      	bls.n	8009256 <_strtod_l+0x206>
 8009230:	2301      	movs	r3, #1
 8009232:	e7c4      	b.n	80091be <_strtod_l+0x16e>
 8009234:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009236:	3001      	adds	r0, #1
 8009238:	1c5a      	adds	r2, r3, #1
 800923a:	9219      	str	r2, [sp, #100]	; 0x64
 800923c:	785a      	ldrb	r2, [r3, #1]
 800923e:	2a30      	cmp	r2, #48	; 0x30
 8009240:	d0f8      	beq.n	8009234 <_strtod_l+0x1e4>
 8009242:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009246:	2b08      	cmp	r3, #8
 8009248:	f200 84e4 	bhi.w	8009c14 <_strtod_l+0xbc4>
 800924c:	9008      	str	r0, [sp, #32]
 800924e:	2000      	movs	r0, #0
 8009250:	4606      	mov	r6, r0
 8009252:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009254:	930b      	str	r3, [sp, #44]	; 0x2c
 8009256:	3a30      	subs	r2, #48	; 0x30
 8009258:	f100 0301 	add.w	r3, r0, #1
 800925c:	d014      	beq.n	8009288 <_strtod_l+0x238>
 800925e:	9908      	ldr	r1, [sp, #32]
 8009260:	eb00 0c06 	add.w	ip, r0, r6
 8009264:	4419      	add	r1, r3
 8009266:	9108      	str	r1, [sp, #32]
 8009268:	4633      	mov	r3, r6
 800926a:	210a      	movs	r1, #10
 800926c:	4563      	cmp	r3, ip
 800926e:	d113      	bne.n	8009298 <_strtod_l+0x248>
 8009270:	1833      	adds	r3, r6, r0
 8009272:	2b08      	cmp	r3, #8
 8009274:	f106 0601 	add.w	r6, r6, #1
 8009278:	4406      	add	r6, r0
 800927a:	dc1a      	bgt.n	80092b2 <_strtod_l+0x262>
 800927c:	230a      	movs	r3, #10
 800927e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009280:	fb03 2301 	mla	r3, r3, r1, r2
 8009284:	930a      	str	r3, [sp, #40]	; 0x28
 8009286:	2300      	movs	r3, #0
 8009288:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800928a:	4618      	mov	r0, r3
 800928c:	1c51      	adds	r1, r2, #1
 800928e:	9119      	str	r1, [sp, #100]	; 0x64
 8009290:	7852      	ldrb	r2, [r2, #1]
 8009292:	e7c9      	b.n	8009228 <_strtod_l+0x1d8>
 8009294:	4658      	mov	r0, fp
 8009296:	e7d2      	b.n	800923e <_strtod_l+0x1ee>
 8009298:	2b08      	cmp	r3, #8
 800929a:	f103 0301 	add.w	r3, r3, #1
 800929e:	dc03      	bgt.n	80092a8 <_strtod_l+0x258>
 80092a0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80092a2:	434f      	muls	r7, r1
 80092a4:	970a      	str	r7, [sp, #40]	; 0x28
 80092a6:	e7e1      	b.n	800926c <_strtod_l+0x21c>
 80092a8:	2b10      	cmp	r3, #16
 80092aa:	bfd8      	it	le
 80092ac:	fb01 fa0a 	mulle.w	sl, r1, sl
 80092b0:	e7dc      	b.n	800926c <_strtod_l+0x21c>
 80092b2:	2e10      	cmp	r6, #16
 80092b4:	bfdc      	itt	le
 80092b6:	230a      	movle	r3, #10
 80092b8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80092bc:	e7e3      	b.n	8009286 <_strtod_l+0x236>
 80092be:	2300      	movs	r3, #0
 80092c0:	9308      	str	r3, [sp, #32]
 80092c2:	2301      	movs	r3, #1
 80092c4:	e780      	b.n	80091c8 <_strtod_l+0x178>
 80092c6:	f04f 0c00 	mov.w	ip, #0
 80092ca:	1caa      	adds	r2, r5, #2
 80092cc:	9219      	str	r2, [sp, #100]	; 0x64
 80092ce:	78aa      	ldrb	r2, [r5, #2]
 80092d0:	e788      	b.n	80091e4 <_strtod_l+0x194>
 80092d2:	f04f 0c01 	mov.w	ip, #1
 80092d6:	e7f8      	b.n	80092ca <_strtod_l+0x27a>
 80092d8:	0800d4c0 	.word	0x0800d4c0
 80092dc:	7ff00000 	.word	0x7ff00000
 80092e0:	0800d4be 	.word	0x0800d4be
 80092e4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80092e6:	1c51      	adds	r1, r2, #1
 80092e8:	9119      	str	r1, [sp, #100]	; 0x64
 80092ea:	7852      	ldrb	r2, [r2, #1]
 80092ec:	2a30      	cmp	r2, #48	; 0x30
 80092ee:	d0f9      	beq.n	80092e4 <_strtod_l+0x294>
 80092f0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80092f4:	2908      	cmp	r1, #8
 80092f6:	f63f af7a 	bhi.w	80091ee <_strtod_l+0x19e>
 80092fa:	3a30      	subs	r2, #48	; 0x30
 80092fc:	9209      	str	r2, [sp, #36]	; 0x24
 80092fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009300:	920c      	str	r2, [sp, #48]	; 0x30
 8009302:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009304:	1c57      	adds	r7, r2, #1
 8009306:	9719      	str	r7, [sp, #100]	; 0x64
 8009308:	7852      	ldrb	r2, [r2, #1]
 800930a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800930e:	f1be 0f09 	cmp.w	lr, #9
 8009312:	d938      	bls.n	8009386 <_strtod_l+0x336>
 8009314:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009316:	1a7f      	subs	r7, r7, r1
 8009318:	2f08      	cmp	r7, #8
 800931a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800931e:	dc03      	bgt.n	8009328 <_strtod_l+0x2d8>
 8009320:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009322:	428f      	cmp	r7, r1
 8009324:	bfa8      	it	ge
 8009326:	460f      	movge	r7, r1
 8009328:	f1bc 0f00 	cmp.w	ip, #0
 800932c:	d000      	beq.n	8009330 <_strtod_l+0x2e0>
 800932e:	427f      	negs	r7, r7
 8009330:	2e00      	cmp	r6, #0
 8009332:	d14f      	bne.n	80093d4 <_strtod_l+0x384>
 8009334:	9905      	ldr	r1, [sp, #20]
 8009336:	4301      	orrs	r1, r0
 8009338:	f47f aec3 	bne.w	80090c2 <_strtod_l+0x72>
 800933c:	2b00      	cmp	r3, #0
 800933e:	f47f aedb 	bne.w	80090f8 <_strtod_l+0xa8>
 8009342:	2a69      	cmp	r2, #105	; 0x69
 8009344:	d029      	beq.n	800939a <_strtod_l+0x34a>
 8009346:	dc26      	bgt.n	8009396 <_strtod_l+0x346>
 8009348:	2a49      	cmp	r2, #73	; 0x49
 800934a:	d026      	beq.n	800939a <_strtod_l+0x34a>
 800934c:	2a4e      	cmp	r2, #78	; 0x4e
 800934e:	f47f aed3 	bne.w	80090f8 <_strtod_l+0xa8>
 8009352:	499a      	ldr	r1, [pc, #616]	; (80095bc <_strtod_l+0x56c>)
 8009354:	a819      	add	r0, sp, #100	; 0x64
 8009356:	f002 fd05 	bl	800bd64 <__match>
 800935a:	2800      	cmp	r0, #0
 800935c:	f43f aecc 	beq.w	80090f8 <_strtod_l+0xa8>
 8009360:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	2b28      	cmp	r3, #40	; 0x28
 8009366:	d12f      	bne.n	80093c8 <_strtod_l+0x378>
 8009368:	4995      	ldr	r1, [pc, #596]	; (80095c0 <_strtod_l+0x570>)
 800936a:	aa1c      	add	r2, sp, #112	; 0x70
 800936c:	a819      	add	r0, sp, #100	; 0x64
 800936e:	f002 fd0d 	bl	800bd8c <__hexnan>
 8009372:	2805      	cmp	r0, #5
 8009374:	d128      	bne.n	80093c8 <_strtod_l+0x378>
 8009376:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009378:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800937c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009380:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009384:	e69d      	b.n	80090c2 <_strtod_l+0x72>
 8009386:	210a      	movs	r1, #10
 8009388:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800938a:	fb01 2107 	mla	r1, r1, r7, r2
 800938e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8009392:	9209      	str	r2, [sp, #36]	; 0x24
 8009394:	e7b5      	b.n	8009302 <_strtod_l+0x2b2>
 8009396:	2a6e      	cmp	r2, #110	; 0x6e
 8009398:	e7d9      	b.n	800934e <_strtod_l+0x2fe>
 800939a:	498a      	ldr	r1, [pc, #552]	; (80095c4 <_strtod_l+0x574>)
 800939c:	a819      	add	r0, sp, #100	; 0x64
 800939e:	f002 fce1 	bl	800bd64 <__match>
 80093a2:	2800      	cmp	r0, #0
 80093a4:	f43f aea8 	beq.w	80090f8 <_strtod_l+0xa8>
 80093a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80093aa:	4987      	ldr	r1, [pc, #540]	; (80095c8 <_strtod_l+0x578>)
 80093ac:	3b01      	subs	r3, #1
 80093ae:	a819      	add	r0, sp, #100	; 0x64
 80093b0:	9319      	str	r3, [sp, #100]	; 0x64
 80093b2:	f002 fcd7 	bl	800bd64 <__match>
 80093b6:	b910      	cbnz	r0, 80093be <_strtod_l+0x36e>
 80093b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80093ba:	3301      	adds	r3, #1
 80093bc:	9319      	str	r3, [sp, #100]	; 0x64
 80093be:	f04f 0800 	mov.w	r8, #0
 80093c2:	f8df 9208 	ldr.w	r9, [pc, #520]	; 80095cc <_strtod_l+0x57c>
 80093c6:	e67c      	b.n	80090c2 <_strtod_l+0x72>
 80093c8:	4881      	ldr	r0, [pc, #516]	; (80095d0 <_strtod_l+0x580>)
 80093ca:	f001 fb63 	bl	800aa94 <nan>
 80093ce:	4680      	mov	r8, r0
 80093d0:	4689      	mov	r9, r1
 80093d2:	e676      	b.n	80090c2 <_strtod_l+0x72>
 80093d4:	9b08      	ldr	r3, [sp, #32]
 80093d6:	f1bb 0f00 	cmp.w	fp, #0
 80093da:	bf08      	it	eq
 80093dc:	46b3      	moveq	fp, r6
 80093de:	1afb      	subs	r3, r7, r3
 80093e0:	2e10      	cmp	r6, #16
 80093e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80093e4:	4635      	mov	r5, r6
 80093e6:	9309      	str	r3, [sp, #36]	; 0x24
 80093e8:	bfa8      	it	ge
 80093ea:	2510      	movge	r5, #16
 80093ec:	f7f7 f804 	bl	80003f8 <__aeabi_ui2d>
 80093f0:	2e09      	cmp	r6, #9
 80093f2:	4680      	mov	r8, r0
 80093f4:	4689      	mov	r9, r1
 80093f6:	dd13      	ble.n	8009420 <_strtod_l+0x3d0>
 80093f8:	4b76      	ldr	r3, [pc, #472]	; (80095d4 <_strtod_l+0x584>)
 80093fa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80093fe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009402:	f7f7 f873 	bl	80004ec <__aeabi_dmul>
 8009406:	4680      	mov	r8, r0
 8009408:	4650      	mov	r0, sl
 800940a:	4689      	mov	r9, r1
 800940c:	f7f6 fff4 	bl	80003f8 <__aeabi_ui2d>
 8009410:	4602      	mov	r2, r0
 8009412:	460b      	mov	r3, r1
 8009414:	4640      	mov	r0, r8
 8009416:	4649      	mov	r1, r9
 8009418:	f7f6 feb2 	bl	8000180 <__adddf3>
 800941c:	4680      	mov	r8, r0
 800941e:	4689      	mov	r9, r1
 8009420:	2e0f      	cmp	r6, #15
 8009422:	dc36      	bgt.n	8009492 <_strtod_l+0x442>
 8009424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009426:	2b00      	cmp	r3, #0
 8009428:	f43f ae4b 	beq.w	80090c2 <_strtod_l+0x72>
 800942c:	dd22      	ble.n	8009474 <_strtod_l+0x424>
 800942e:	2b16      	cmp	r3, #22
 8009430:	dc09      	bgt.n	8009446 <_strtod_l+0x3f6>
 8009432:	4968      	ldr	r1, [pc, #416]	; (80095d4 <_strtod_l+0x584>)
 8009434:	4642      	mov	r2, r8
 8009436:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800943a:	464b      	mov	r3, r9
 800943c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009440:	f7f7 f854 	bl	80004ec <__aeabi_dmul>
 8009444:	e7c3      	b.n	80093ce <_strtod_l+0x37e>
 8009446:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009448:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800944c:	4293      	cmp	r3, r2
 800944e:	db20      	blt.n	8009492 <_strtod_l+0x442>
 8009450:	4c60      	ldr	r4, [pc, #384]	; (80095d4 <_strtod_l+0x584>)
 8009452:	f1c6 060f 	rsb	r6, r6, #15
 8009456:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800945a:	4642      	mov	r2, r8
 800945c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009460:	464b      	mov	r3, r9
 8009462:	f7f7 f843 	bl	80004ec <__aeabi_dmul>
 8009466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009468:	1b9e      	subs	r6, r3, r6
 800946a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800946e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009472:	e7e5      	b.n	8009440 <_strtod_l+0x3f0>
 8009474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009476:	3316      	adds	r3, #22
 8009478:	db0b      	blt.n	8009492 <_strtod_l+0x442>
 800947a:	9b08      	ldr	r3, [sp, #32]
 800947c:	4640      	mov	r0, r8
 800947e:	1bdf      	subs	r7, r3, r7
 8009480:	4b54      	ldr	r3, [pc, #336]	; (80095d4 <_strtod_l+0x584>)
 8009482:	4649      	mov	r1, r9
 8009484:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800948c:	f7f7 f958 	bl	8000740 <__aeabi_ddiv>
 8009490:	e79d      	b.n	80093ce <_strtod_l+0x37e>
 8009492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009494:	1b75      	subs	r5, r6, r5
 8009496:	441d      	add	r5, r3
 8009498:	2d00      	cmp	r5, #0
 800949a:	dd70      	ble.n	800957e <_strtod_l+0x52e>
 800949c:	f015 030f 	ands.w	r3, r5, #15
 80094a0:	d00a      	beq.n	80094b8 <_strtod_l+0x468>
 80094a2:	494c      	ldr	r1, [pc, #304]	; (80095d4 <_strtod_l+0x584>)
 80094a4:	4642      	mov	r2, r8
 80094a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80094aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094ae:	464b      	mov	r3, r9
 80094b0:	f7f7 f81c 	bl	80004ec <__aeabi_dmul>
 80094b4:	4680      	mov	r8, r0
 80094b6:	4689      	mov	r9, r1
 80094b8:	f035 050f 	bics.w	r5, r5, #15
 80094bc:	d04d      	beq.n	800955a <_strtod_l+0x50a>
 80094be:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80094c2:	dd22      	ble.n	800950a <_strtod_l+0x4ba>
 80094c4:	2600      	movs	r6, #0
 80094c6:	46b3      	mov	fp, r6
 80094c8:	960b      	str	r6, [sp, #44]	; 0x2c
 80094ca:	9608      	str	r6, [sp, #32]
 80094cc:	2322      	movs	r3, #34	; 0x22
 80094ce:	f04f 0800 	mov.w	r8, #0
 80094d2:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80095cc <_strtod_l+0x57c>
 80094d6:	6023      	str	r3, [r4, #0]
 80094d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094da:	2b00      	cmp	r3, #0
 80094dc:	f43f adf1 	beq.w	80090c2 <_strtod_l+0x72>
 80094e0:	4620      	mov	r0, r4
 80094e2:	991a      	ldr	r1, [sp, #104]	; 0x68
 80094e4:	f002 fdf4 	bl	800c0d0 <_Bfree>
 80094e8:	4620      	mov	r0, r4
 80094ea:	9908      	ldr	r1, [sp, #32]
 80094ec:	f002 fdf0 	bl	800c0d0 <_Bfree>
 80094f0:	4659      	mov	r1, fp
 80094f2:	4620      	mov	r0, r4
 80094f4:	f002 fdec 	bl	800c0d0 <_Bfree>
 80094f8:	4620      	mov	r0, r4
 80094fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80094fc:	f002 fde8 	bl	800c0d0 <_Bfree>
 8009500:	4631      	mov	r1, r6
 8009502:	4620      	mov	r0, r4
 8009504:	f002 fde4 	bl	800c0d0 <_Bfree>
 8009508:	e5db      	b.n	80090c2 <_strtod_l+0x72>
 800950a:	4b33      	ldr	r3, [pc, #204]	; (80095d8 <_strtod_l+0x588>)
 800950c:	4640      	mov	r0, r8
 800950e:	9305      	str	r3, [sp, #20]
 8009510:	2300      	movs	r3, #0
 8009512:	4649      	mov	r1, r9
 8009514:	469a      	mov	sl, r3
 8009516:	112d      	asrs	r5, r5, #4
 8009518:	2d01      	cmp	r5, #1
 800951a:	dc21      	bgt.n	8009560 <_strtod_l+0x510>
 800951c:	b10b      	cbz	r3, 8009522 <_strtod_l+0x4d2>
 800951e:	4680      	mov	r8, r0
 8009520:	4689      	mov	r9, r1
 8009522:	492d      	ldr	r1, [pc, #180]	; (80095d8 <_strtod_l+0x588>)
 8009524:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009528:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800952c:	4642      	mov	r2, r8
 800952e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009532:	464b      	mov	r3, r9
 8009534:	f7f6 ffda 	bl	80004ec <__aeabi_dmul>
 8009538:	4b24      	ldr	r3, [pc, #144]	; (80095cc <_strtod_l+0x57c>)
 800953a:	460a      	mov	r2, r1
 800953c:	400b      	ands	r3, r1
 800953e:	4927      	ldr	r1, [pc, #156]	; (80095dc <_strtod_l+0x58c>)
 8009540:	4680      	mov	r8, r0
 8009542:	428b      	cmp	r3, r1
 8009544:	d8be      	bhi.n	80094c4 <_strtod_l+0x474>
 8009546:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800954a:	428b      	cmp	r3, r1
 800954c:	bf86      	itte	hi
 800954e:	f04f 38ff 	movhi.w	r8, #4294967295
 8009552:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 80095e0 <_strtod_l+0x590>
 8009556:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800955a:	2300      	movs	r3, #0
 800955c:	9305      	str	r3, [sp, #20]
 800955e:	e07b      	b.n	8009658 <_strtod_l+0x608>
 8009560:	07ea      	lsls	r2, r5, #31
 8009562:	d505      	bpl.n	8009570 <_strtod_l+0x520>
 8009564:	9b05      	ldr	r3, [sp, #20]
 8009566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800956a:	f7f6 ffbf 	bl	80004ec <__aeabi_dmul>
 800956e:	2301      	movs	r3, #1
 8009570:	9a05      	ldr	r2, [sp, #20]
 8009572:	f10a 0a01 	add.w	sl, sl, #1
 8009576:	3208      	adds	r2, #8
 8009578:	106d      	asrs	r5, r5, #1
 800957a:	9205      	str	r2, [sp, #20]
 800957c:	e7cc      	b.n	8009518 <_strtod_l+0x4c8>
 800957e:	d0ec      	beq.n	800955a <_strtod_l+0x50a>
 8009580:	426d      	negs	r5, r5
 8009582:	f015 020f 	ands.w	r2, r5, #15
 8009586:	d00a      	beq.n	800959e <_strtod_l+0x54e>
 8009588:	4b12      	ldr	r3, [pc, #72]	; (80095d4 <_strtod_l+0x584>)
 800958a:	4640      	mov	r0, r8
 800958c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009590:	4649      	mov	r1, r9
 8009592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009596:	f7f7 f8d3 	bl	8000740 <__aeabi_ddiv>
 800959a:	4680      	mov	r8, r0
 800959c:	4689      	mov	r9, r1
 800959e:	112d      	asrs	r5, r5, #4
 80095a0:	d0db      	beq.n	800955a <_strtod_l+0x50a>
 80095a2:	2d1f      	cmp	r5, #31
 80095a4:	dd1e      	ble.n	80095e4 <_strtod_l+0x594>
 80095a6:	2600      	movs	r6, #0
 80095a8:	46b3      	mov	fp, r6
 80095aa:	960b      	str	r6, [sp, #44]	; 0x2c
 80095ac:	9608      	str	r6, [sp, #32]
 80095ae:	2322      	movs	r3, #34	; 0x22
 80095b0:	f04f 0800 	mov.w	r8, #0
 80095b4:	f04f 0900 	mov.w	r9, #0
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	e78d      	b.n	80094d8 <_strtod_l+0x488>
 80095bc:	0800d51d 	.word	0x0800d51d
 80095c0:	0800d4d4 	.word	0x0800d4d4
 80095c4:	0800d515 	.word	0x0800d515
 80095c8:	0800d54f 	.word	0x0800d54f
 80095cc:	7ff00000 	.word	0x7ff00000
 80095d0:	0800d8e1 	.word	0x0800d8e1
 80095d4:	0800d6c0 	.word	0x0800d6c0
 80095d8:	0800d698 	.word	0x0800d698
 80095dc:	7ca00000 	.word	0x7ca00000
 80095e0:	7fefffff 	.word	0x7fefffff
 80095e4:	f015 0310 	ands.w	r3, r5, #16
 80095e8:	bf18      	it	ne
 80095ea:	236a      	movne	r3, #106	; 0x6a
 80095ec:	4640      	mov	r0, r8
 80095ee:	9305      	str	r3, [sp, #20]
 80095f0:	4649      	mov	r1, r9
 80095f2:	2300      	movs	r3, #0
 80095f4:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 80098c0 <_strtod_l+0x870>
 80095f8:	07ea      	lsls	r2, r5, #31
 80095fa:	d504      	bpl.n	8009606 <_strtod_l+0x5b6>
 80095fc:	e9da 2300 	ldrd	r2, r3, [sl]
 8009600:	f7f6 ff74 	bl	80004ec <__aeabi_dmul>
 8009604:	2301      	movs	r3, #1
 8009606:	106d      	asrs	r5, r5, #1
 8009608:	f10a 0a08 	add.w	sl, sl, #8
 800960c:	d1f4      	bne.n	80095f8 <_strtod_l+0x5a8>
 800960e:	b10b      	cbz	r3, 8009614 <_strtod_l+0x5c4>
 8009610:	4680      	mov	r8, r0
 8009612:	4689      	mov	r9, r1
 8009614:	9b05      	ldr	r3, [sp, #20]
 8009616:	b1bb      	cbz	r3, 8009648 <_strtod_l+0x5f8>
 8009618:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800961c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009620:	2b00      	cmp	r3, #0
 8009622:	4649      	mov	r1, r9
 8009624:	dd10      	ble.n	8009648 <_strtod_l+0x5f8>
 8009626:	2b1f      	cmp	r3, #31
 8009628:	f340 8128 	ble.w	800987c <_strtod_l+0x82c>
 800962c:	2b34      	cmp	r3, #52	; 0x34
 800962e:	bfd8      	it	le
 8009630:	f04f 33ff 	movle.w	r3, #4294967295
 8009634:	f04f 0800 	mov.w	r8, #0
 8009638:	bfcf      	iteee	gt
 800963a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800963e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009642:	4093      	lslle	r3, r2
 8009644:	ea03 0901 	andle.w	r9, r3, r1
 8009648:	2200      	movs	r2, #0
 800964a:	2300      	movs	r3, #0
 800964c:	4640      	mov	r0, r8
 800964e:	4649      	mov	r1, r9
 8009650:	f7f7 f9b4 	bl	80009bc <__aeabi_dcmpeq>
 8009654:	2800      	cmp	r0, #0
 8009656:	d1a6      	bne.n	80095a6 <_strtod_l+0x556>
 8009658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800965a:	465a      	mov	r2, fp
 800965c:	9300      	str	r3, [sp, #0]
 800965e:	4620      	mov	r0, r4
 8009660:	4633      	mov	r3, r6
 8009662:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009664:	f002 fd9c 	bl	800c1a0 <__s2b>
 8009668:	900b      	str	r0, [sp, #44]	; 0x2c
 800966a:	2800      	cmp	r0, #0
 800966c:	f43f af2a 	beq.w	80094c4 <_strtod_l+0x474>
 8009670:	2600      	movs	r6, #0
 8009672:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009674:	9b08      	ldr	r3, [sp, #32]
 8009676:	2a00      	cmp	r2, #0
 8009678:	eba3 0307 	sub.w	r3, r3, r7
 800967c:	bfa8      	it	ge
 800967e:	2300      	movge	r3, #0
 8009680:	46b3      	mov	fp, r6
 8009682:	9312      	str	r3, [sp, #72]	; 0x48
 8009684:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009688:	9316      	str	r3, [sp, #88]	; 0x58
 800968a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800968c:	4620      	mov	r0, r4
 800968e:	6859      	ldr	r1, [r3, #4]
 8009690:	f002 fcde 	bl	800c050 <_Balloc>
 8009694:	9008      	str	r0, [sp, #32]
 8009696:	2800      	cmp	r0, #0
 8009698:	f43f af18 	beq.w	80094cc <_strtod_l+0x47c>
 800969c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800969e:	300c      	adds	r0, #12
 80096a0:	691a      	ldr	r2, [r3, #16]
 80096a2:	f103 010c 	add.w	r1, r3, #12
 80096a6:	3202      	adds	r2, #2
 80096a8:	0092      	lsls	r2, r2, #2
 80096aa:	f001 f9e5 	bl	800aa78 <memcpy>
 80096ae:	ab1c      	add	r3, sp, #112	; 0x70
 80096b0:	9301      	str	r3, [sp, #4]
 80096b2:	ab1b      	add	r3, sp, #108	; 0x6c
 80096b4:	9300      	str	r3, [sp, #0]
 80096b6:	4642      	mov	r2, r8
 80096b8:	464b      	mov	r3, r9
 80096ba:	4620      	mov	r0, r4
 80096bc:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80096c0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 80096c4:	f003 f898 	bl	800c7f8 <__d2b>
 80096c8:	901a      	str	r0, [sp, #104]	; 0x68
 80096ca:	2800      	cmp	r0, #0
 80096cc:	f43f aefe 	beq.w	80094cc <_strtod_l+0x47c>
 80096d0:	2101      	movs	r1, #1
 80096d2:	4620      	mov	r0, r4
 80096d4:	f002 fdfc 	bl	800c2d0 <__i2b>
 80096d8:	4683      	mov	fp, r0
 80096da:	2800      	cmp	r0, #0
 80096dc:	f43f aef6 	beq.w	80094cc <_strtod_l+0x47c>
 80096e0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 80096e2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80096e4:	2f00      	cmp	r7, #0
 80096e6:	bfab      	itete	ge
 80096e8:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 80096ea:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80096ec:	eb07 0a03 	addge.w	sl, r7, r3
 80096f0:	1bdd      	sublt	r5, r3, r7
 80096f2:	9b05      	ldr	r3, [sp, #20]
 80096f4:	bfa8      	it	ge
 80096f6:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80096f8:	eba7 0703 	sub.w	r7, r7, r3
 80096fc:	4417      	add	r7, r2
 80096fe:	4b71      	ldr	r3, [pc, #452]	; (80098c4 <_strtod_l+0x874>)
 8009700:	f107 37ff 	add.w	r7, r7, #4294967295
 8009704:	bfb8      	it	lt
 8009706:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800970a:	429f      	cmp	r7, r3
 800970c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009710:	f280 80c7 	bge.w	80098a2 <_strtod_l+0x852>
 8009714:	1bdb      	subs	r3, r3, r7
 8009716:	2b1f      	cmp	r3, #31
 8009718:	f04f 0101 	mov.w	r1, #1
 800971c:	eba2 0203 	sub.w	r2, r2, r3
 8009720:	f300 80b3 	bgt.w	800988a <_strtod_l+0x83a>
 8009724:	fa01 f303 	lsl.w	r3, r1, r3
 8009728:	9313      	str	r3, [sp, #76]	; 0x4c
 800972a:	2300      	movs	r3, #0
 800972c:	9310      	str	r3, [sp, #64]	; 0x40
 800972e:	eb0a 0702 	add.w	r7, sl, r2
 8009732:	9b05      	ldr	r3, [sp, #20]
 8009734:	45ba      	cmp	sl, r7
 8009736:	4415      	add	r5, r2
 8009738:	441d      	add	r5, r3
 800973a:	4653      	mov	r3, sl
 800973c:	bfa8      	it	ge
 800973e:	463b      	movge	r3, r7
 8009740:	42ab      	cmp	r3, r5
 8009742:	bfa8      	it	ge
 8009744:	462b      	movge	r3, r5
 8009746:	2b00      	cmp	r3, #0
 8009748:	bfc2      	ittt	gt
 800974a:	1aff      	subgt	r7, r7, r3
 800974c:	1aed      	subgt	r5, r5, r3
 800974e:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009752:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009754:	2b00      	cmp	r3, #0
 8009756:	dd17      	ble.n	8009788 <_strtod_l+0x738>
 8009758:	4659      	mov	r1, fp
 800975a:	461a      	mov	r2, r3
 800975c:	4620      	mov	r0, r4
 800975e:	f002 fe75 	bl	800c44c <__pow5mult>
 8009762:	4683      	mov	fp, r0
 8009764:	2800      	cmp	r0, #0
 8009766:	f43f aeb1 	beq.w	80094cc <_strtod_l+0x47c>
 800976a:	4601      	mov	r1, r0
 800976c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800976e:	4620      	mov	r0, r4
 8009770:	f002 fdc4 	bl	800c2fc <__multiply>
 8009774:	900a      	str	r0, [sp, #40]	; 0x28
 8009776:	2800      	cmp	r0, #0
 8009778:	f43f aea8 	beq.w	80094cc <_strtod_l+0x47c>
 800977c:	4620      	mov	r0, r4
 800977e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009780:	f002 fca6 	bl	800c0d0 <_Bfree>
 8009784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009786:	931a      	str	r3, [sp, #104]	; 0x68
 8009788:	2f00      	cmp	r7, #0
 800978a:	f300 808f 	bgt.w	80098ac <_strtod_l+0x85c>
 800978e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009790:	2b00      	cmp	r3, #0
 8009792:	dd08      	ble.n	80097a6 <_strtod_l+0x756>
 8009794:	4620      	mov	r0, r4
 8009796:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009798:	9908      	ldr	r1, [sp, #32]
 800979a:	f002 fe57 	bl	800c44c <__pow5mult>
 800979e:	9008      	str	r0, [sp, #32]
 80097a0:	2800      	cmp	r0, #0
 80097a2:	f43f ae93 	beq.w	80094cc <_strtod_l+0x47c>
 80097a6:	2d00      	cmp	r5, #0
 80097a8:	dd08      	ble.n	80097bc <_strtod_l+0x76c>
 80097aa:	462a      	mov	r2, r5
 80097ac:	4620      	mov	r0, r4
 80097ae:	9908      	ldr	r1, [sp, #32]
 80097b0:	f002 fea6 	bl	800c500 <__lshift>
 80097b4:	9008      	str	r0, [sp, #32]
 80097b6:	2800      	cmp	r0, #0
 80097b8:	f43f ae88 	beq.w	80094cc <_strtod_l+0x47c>
 80097bc:	f1ba 0f00 	cmp.w	sl, #0
 80097c0:	dd08      	ble.n	80097d4 <_strtod_l+0x784>
 80097c2:	4659      	mov	r1, fp
 80097c4:	4652      	mov	r2, sl
 80097c6:	4620      	mov	r0, r4
 80097c8:	f002 fe9a 	bl	800c500 <__lshift>
 80097cc:	4683      	mov	fp, r0
 80097ce:	2800      	cmp	r0, #0
 80097d0:	f43f ae7c 	beq.w	80094cc <_strtod_l+0x47c>
 80097d4:	4620      	mov	r0, r4
 80097d6:	9a08      	ldr	r2, [sp, #32]
 80097d8:	991a      	ldr	r1, [sp, #104]	; 0x68
 80097da:	f002 ff19 	bl	800c610 <__mdiff>
 80097de:	4606      	mov	r6, r0
 80097e0:	2800      	cmp	r0, #0
 80097e2:	f43f ae73 	beq.w	80094cc <_strtod_l+0x47c>
 80097e6:	2500      	movs	r5, #0
 80097e8:	68c3      	ldr	r3, [r0, #12]
 80097ea:	4659      	mov	r1, fp
 80097ec:	60c5      	str	r5, [r0, #12]
 80097ee:	930a      	str	r3, [sp, #40]	; 0x28
 80097f0:	f002 fef2 	bl	800c5d8 <__mcmp>
 80097f4:	42a8      	cmp	r0, r5
 80097f6:	da6b      	bge.n	80098d0 <_strtod_l+0x880>
 80097f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097fa:	ea53 0308 	orrs.w	r3, r3, r8
 80097fe:	f040 808f 	bne.w	8009920 <_strtod_l+0x8d0>
 8009802:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009806:	2b00      	cmp	r3, #0
 8009808:	f040 808a 	bne.w	8009920 <_strtod_l+0x8d0>
 800980c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009810:	0d1b      	lsrs	r3, r3, #20
 8009812:	051b      	lsls	r3, r3, #20
 8009814:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009818:	f240 8082 	bls.w	8009920 <_strtod_l+0x8d0>
 800981c:	6973      	ldr	r3, [r6, #20]
 800981e:	b913      	cbnz	r3, 8009826 <_strtod_l+0x7d6>
 8009820:	6933      	ldr	r3, [r6, #16]
 8009822:	2b01      	cmp	r3, #1
 8009824:	dd7c      	ble.n	8009920 <_strtod_l+0x8d0>
 8009826:	4631      	mov	r1, r6
 8009828:	2201      	movs	r2, #1
 800982a:	4620      	mov	r0, r4
 800982c:	f002 fe68 	bl	800c500 <__lshift>
 8009830:	4659      	mov	r1, fp
 8009832:	4606      	mov	r6, r0
 8009834:	f002 fed0 	bl	800c5d8 <__mcmp>
 8009838:	2800      	cmp	r0, #0
 800983a:	dd71      	ble.n	8009920 <_strtod_l+0x8d0>
 800983c:	9905      	ldr	r1, [sp, #20]
 800983e:	464b      	mov	r3, r9
 8009840:	4a21      	ldr	r2, [pc, #132]	; (80098c8 <_strtod_l+0x878>)
 8009842:	2900      	cmp	r1, #0
 8009844:	f000 808d 	beq.w	8009962 <_strtod_l+0x912>
 8009848:	ea02 0109 	and.w	r1, r2, r9
 800984c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009850:	f300 8087 	bgt.w	8009962 <_strtod_l+0x912>
 8009854:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009858:	f77f aea9 	ble.w	80095ae <_strtod_l+0x55e>
 800985c:	4640      	mov	r0, r8
 800985e:	4649      	mov	r1, r9
 8009860:	4b1a      	ldr	r3, [pc, #104]	; (80098cc <_strtod_l+0x87c>)
 8009862:	2200      	movs	r2, #0
 8009864:	f7f6 fe42 	bl	80004ec <__aeabi_dmul>
 8009868:	4b17      	ldr	r3, [pc, #92]	; (80098c8 <_strtod_l+0x878>)
 800986a:	4680      	mov	r8, r0
 800986c:	400b      	ands	r3, r1
 800986e:	4689      	mov	r9, r1
 8009870:	2b00      	cmp	r3, #0
 8009872:	f47f ae35 	bne.w	80094e0 <_strtod_l+0x490>
 8009876:	2322      	movs	r3, #34	; 0x22
 8009878:	6023      	str	r3, [r4, #0]
 800987a:	e631      	b.n	80094e0 <_strtod_l+0x490>
 800987c:	f04f 32ff 	mov.w	r2, #4294967295
 8009880:	fa02 f303 	lsl.w	r3, r2, r3
 8009884:	ea03 0808 	and.w	r8, r3, r8
 8009888:	e6de      	b.n	8009648 <_strtod_l+0x5f8>
 800988a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800988e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8009892:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8009896:	37e2      	adds	r7, #226	; 0xe2
 8009898:	fa01 f307 	lsl.w	r3, r1, r7
 800989c:	9310      	str	r3, [sp, #64]	; 0x40
 800989e:	9113      	str	r1, [sp, #76]	; 0x4c
 80098a0:	e745      	b.n	800972e <_strtod_l+0x6de>
 80098a2:	2300      	movs	r3, #0
 80098a4:	9310      	str	r3, [sp, #64]	; 0x40
 80098a6:	2301      	movs	r3, #1
 80098a8:	9313      	str	r3, [sp, #76]	; 0x4c
 80098aa:	e740      	b.n	800972e <_strtod_l+0x6de>
 80098ac:	463a      	mov	r2, r7
 80098ae:	4620      	mov	r0, r4
 80098b0:	991a      	ldr	r1, [sp, #104]	; 0x68
 80098b2:	f002 fe25 	bl	800c500 <__lshift>
 80098b6:	901a      	str	r0, [sp, #104]	; 0x68
 80098b8:	2800      	cmp	r0, #0
 80098ba:	f47f af68 	bne.w	800978e <_strtod_l+0x73e>
 80098be:	e605      	b.n	80094cc <_strtod_l+0x47c>
 80098c0:	0800d4e8 	.word	0x0800d4e8
 80098c4:	fffffc02 	.word	0xfffffc02
 80098c8:	7ff00000 	.word	0x7ff00000
 80098cc:	39500000 	.word	0x39500000
 80098d0:	46ca      	mov	sl, r9
 80098d2:	d165      	bne.n	80099a0 <_strtod_l+0x950>
 80098d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80098da:	b352      	cbz	r2, 8009932 <_strtod_l+0x8e2>
 80098dc:	4a9e      	ldr	r2, [pc, #632]	; (8009b58 <_strtod_l+0xb08>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d12a      	bne.n	8009938 <_strtod_l+0x8e8>
 80098e2:	9b05      	ldr	r3, [sp, #20]
 80098e4:	4641      	mov	r1, r8
 80098e6:	b1fb      	cbz	r3, 8009928 <_strtod_l+0x8d8>
 80098e8:	4b9c      	ldr	r3, [pc, #624]	; (8009b5c <_strtod_l+0xb0c>)
 80098ea:	f04f 32ff 	mov.w	r2, #4294967295
 80098ee:	ea09 0303 	and.w	r3, r9, r3
 80098f2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80098f6:	d81a      	bhi.n	800992e <_strtod_l+0x8de>
 80098f8:	0d1b      	lsrs	r3, r3, #20
 80098fa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80098fe:	fa02 f303 	lsl.w	r3, r2, r3
 8009902:	4299      	cmp	r1, r3
 8009904:	d118      	bne.n	8009938 <_strtod_l+0x8e8>
 8009906:	4b96      	ldr	r3, [pc, #600]	; (8009b60 <_strtod_l+0xb10>)
 8009908:	459a      	cmp	sl, r3
 800990a:	d102      	bne.n	8009912 <_strtod_l+0x8c2>
 800990c:	3101      	adds	r1, #1
 800990e:	f43f addd 	beq.w	80094cc <_strtod_l+0x47c>
 8009912:	f04f 0800 	mov.w	r8, #0
 8009916:	4b91      	ldr	r3, [pc, #580]	; (8009b5c <_strtod_l+0xb0c>)
 8009918:	ea0a 0303 	and.w	r3, sl, r3
 800991c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009920:	9b05      	ldr	r3, [sp, #20]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d19a      	bne.n	800985c <_strtod_l+0x80c>
 8009926:	e5db      	b.n	80094e0 <_strtod_l+0x490>
 8009928:	f04f 33ff 	mov.w	r3, #4294967295
 800992c:	e7e9      	b.n	8009902 <_strtod_l+0x8b2>
 800992e:	4613      	mov	r3, r2
 8009930:	e7e7      	b.n	8009902 <_strtod_l+0x8b2>
 8009932:	ea53 0308 	orrs.w	r3, r3, r8
 8009936:	d081      	beq.n	800983c <_strtod_l+0x7ec>
 8009938:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800993a:	b1e3      	cbz	r3, 8009976 <_strtod_l+0x926>
 800993c:	ea13 0f0a 	tst.w	r3, sl
 8009940:	d0ee      	beq.n	8009920 <_strtod_l+0x8d0>
 8009942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009944:	4640      	mov	r0, r8
 8009946:	4649      	mov	r1, r9
 8009948:	9a05      	ldr	r2, [sp, #20]
 800994a:	b1c3      	cbz	r3, 800997e <_strtod_l+0x92e>
 800994c:	f7ff fb5f 	bl	800900e <sulp>
 8009950:	4602      	mov	r2, r0
 8009952:	460b      	mov	r3, r1
 8009954:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009956:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009958:	f7f6 fc12 	bl	8000180 <__adddf3>
 800995c:	4680      	mov	r8, r0
 800995e:	4689      	mov	r9, r1
 8009960:	e7de      	b.n	8009920 <_strtod_l+0x8d0>
 8009962:	4013      	ands	r3, r2
 8009964:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009968:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800996c:	f04f 38ff 	mov.w	r8, #4294967295
 8009970:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009974:	e7d4      	b.n	8009920 <_strtod_l+0x8d0>
 8009976:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009978:	ea13 0f08 	tst.w	r3, r8
 800997c:	e7e0      	b.n	8009940 <_strtod_l+0x8f0>
 800997e:	f7ff fb46 	bl	800900e <sulp>
 8009982:	4602      	mov	r2, r0
 8009984:	460b      	mov	r3, r1
 8009986:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009988:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800998a:	f7f6 fbf7 	bl	800017c <__aeabi_dsub>
 800998e:	2200      	movs	r2, #0
 8009990:	2300      	movs	r3, #0
 8009992:	4680      	mov	r8, r0
 8009994:	4689      	mov	r9, r1
 8009996:	f7f7 f811 	bl	80009bc <__aeabi_dcmpeq>
 800999a:	2800      	cmp	r0, #0
 800999c:	d0c0      	beq.n	8009920 <_strtod_l+0x8d0>
 800999e:	e606      	b.n	80095ae <_strtod_l+0x55e>
 80099a0:	4659      	mov	r1, fp
 80099a2:	4630      	mov	r0, r6
 80099a4:	f002 ff7e 	bl	800c8a4 <__ratio>
 80099a8:	4602      	mov	r2, r0
 80099aa:	460b      	mov	r3, r1
 80099ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80099b0:	2200      	movs	r2, #0
 80099b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80099b6:	f7f7 f815 	bl	80009e4 <__aeabi_dcmple>
 80099ba:	2800      	cmp	r0, #0
 80099bc:	d06f      	beq.n	8009a9e <_strtod_l+0xa4e>
 80099be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d17c      	bne.n	8009abe <_strtod_l+0xa6e>
 80099c4:	f1b8 0f00 	cmp.w	r8, #0
 80099c8:	d159      	bne.n	8009a7e <_strtod_l+0xa2e>
 80099ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d17b      	bne.n	8009aca <_strtod_l+0xa7a>
 80099d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80099d6:	2200      	movs	r2, #0
 80099d8:	4b62      	ldr	r3, [pc, #392]	; (8009b64 <_strtod_l+0xb14>)
 80099da:	f7f6 fff9 	bl	80009d0 <__aeabi_dcmplt>
 80099de:	2800      	cmp	r0, #0
 80099e0:	d15a      	bne.n	8009a98 <_strtod_l+0xa48>
 80099e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80099e6:	2200      	movs	r2, #0
 80099e8:	4b5f      	ldr	r3, [pc, #380]	; (8009b68 <_strtod_l+0xb18>)
 80099ea:	f7f6 fd7f 	bl	80004ec <__aeabi_dmul>
 80099ee:	4605      	mov	r5, r0
 80099f0:	460f      	mov	r7, r1
 80099f2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80099f6:	9506      	str	r5, [sp, #24]
 80099f8:	9307      	str	r3, [sp, #28]
 80099fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80099fe:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009a02:	4b56      	ldr	r3, [pc, #344]	; (8009b5c <_strtod_l+0xb0c>)
 8009a04:	4a55      	ldr	r2, [pc, #340]	; (8009b5c <_strtod_l+0xb0c>)
 8009a06:	ea0a 0303 	and.w	r3, sl, r3
 8009a0a:	9313      	str	r3, [sp, #76]	; 0x4c
 8009a0c:	4b57      	ldr	r3, [pc, #348]	; (8009b6c <_strtod_l+0xb1c>)
 8009a0e:	ea0a 0202 	and.w	r2, sl, r2
 8009a12:	429a      	cmp	r2, r3
 8009a14:	f040 80b0 	bne.w	8009b78 <_strtod_l+0xb28>
 8009a18:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8009a1c:	4640      	mov	r0, r8
 8009a1e:	4649      	mov	r1, r9
 8009a20:	f002 fe82 	bl	800c728 <__ulp>
 8009a24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a28:	f7f6 fd60 	bl	80004ec <__aeabi_dmul>
 8009a2c:	4642      	mov	r2, r8
 8009a2e:	464b      	mov	r3, r9
 8009a30:	f7f6 fba6 	bl	8000180 <__adddf3>
 8009a34:	f8df a124 	ldr.w	sl, [pc, #292]	; 8009b5c <_strtod_l+0xb0c>
 8009a38:	4a4d      	ldr	r2, [pc, #308]	; (8009b70 <_strtod_l+0xb20>)
 8009a3a:	ea01 0a0a 	and.w	sl, r1, sl
 8009a3e:	4592      	cmp	sl, r2
 8009a40:	4680      	mov	r8, r0
 8009a42:	d948      	bls.n	8009ad6 <_strtod_l+0xa86>
 8009a44:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a46:	4b46      	ldr	r3, [pc, #280]	; (8009b60 <_strtod_l+0xb10>)
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d103      	bne.n	8009a54 <_strtod_l+0xa04>
 8009a4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a4e:	3301      	adds	r3, #1
 8009a50:	f43f ad3c 	beq.w	80094cc <_strtod_l+0x47c>
 8009a54:	f04f 38ff 	mov.w	r8, #4294967295
 8009a58:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8009b60 <_strtod_l+0xb10>
 8009a5c:	4620      	mov	r0, r4
 8009a5e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009a60:	f002 fb36 	bl	800c0d0 <_Bfree>
 8009a64:	4620      	mov	r0, r4
 8009a66:	9908      	ldr	r1, [sp, #32]
 8009a68:	f002 fb32 	bl	800c0d0 <_Bfree>
 8009a6c:	4659      	mov	r1, fp
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f002 fb2e 	bl	800c0d0 <_Bfree>
 8009a74:	4631      	mov	r1, r6
 8009a76:	4620      	mov	r0, r4
 8009a78:	f002 fb2a 	bl	800c0d0 <_Bfree>
 8009a7c:	e605      	b.n	800968a <_strtod_l+0x63a>
 8009a7e:	f1b8 0f01 	cmp.w	r8, #1
 8009a82:	d103      	bne.n	8009a8c <_strtod_l+0xa3c>
 8009a84:	f1b9 0f00 	cmp.w	r9, #0
 8009a88:	f43f ad91 	beq.w	80095ae <_strtod_l+0x55e>
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	4b39      	ldr	r3, [pc, #228]	; (8009b74 <_strtod_l+0xb24>)
 8009a90:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009a92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009a96:	e016      	b.n	8009ac6 <_strtod_l+0xa76>
 8009a98:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009a9a:	4f33      	ldr	r7, [pc, #204]	; (8009b68 <_strtod_l+0xb18>)
 8009a9c:	e7a9      	b.n	80099f2 <_strtod_l+0x9a2>
 8009a9e:	4b32      	ldr	r3, [pc, #200]	; (8009b68 <_strtod_l+0xb18>)
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009aa6:	f7f6 fd21 	bl	80004ec <__aeabi_dmul>
 8009aaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009aac:	4605      	mov	r5, r0
 8009aae:	460f      	mov	r7, r1
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d09e      	beq.n	80099f2 <_strtod_l+0x9a2>
 8009ab4:	4602      	mov	r2, r0
 8009ab6:	460b      	mov	r3, r1
 8009ab8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009abc:	e79d      	b.n	80099fa <_strtod_l+0x9aa>
 8009abe:	2200      	movs	r2, #0
 8009ac0:	4b28      	ldr	r3, [pc, #160]	; (8009b64 <_strtod_l+0xb14>)
 8009ac2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009ac6:	4f27      	ldr	r7, [pc, #156]	; (8009b64 <_strtod_l+0xb14>)
 8009ac8:	e797      	b.n	80099fa <_strtod_l+0x9aa>
 8009aca:	2200      	movs	r2, #0
 8009acc:	4b29      	ldr	r3, [pc, #164]	; (8009b74 <_strtod_l+0xb24>)
 8009ace:	4645      	mov	r5, r8
 8009ad0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009ad4:	e7f7      	b.n	8009ac6 <_strtod_l+0xa76>
 8009ad6:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8009ada:	9b05      	ldr	r3, [sp, #20]
 8009adc:	46ca      	mov	sl, r9
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d1bc      	bne.n	8009a5c <_strtod_l+0xa0c>
 8009ae2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009ae6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ae8:	0d1b      	lsrs	r3, r3, #20
 8009aea:	051b      	lsls	r3, r3, #20
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d1b5      	bne.n	8009a5c <_strtod_l+0xa0c>
 8009af0:	4628      	mov	r0, r5
 8009af2:	4639      	mov	r1, r7
 8009af4:	f7f7 fb3c 	bl	8001170 <__aeabi_d2lz>
 8009af8:	f7f6 fcca 	bl	8000490 <__aeabi_l2d>
 8009afc:	4602      	mov	r2, r0
 8009afe:	460b      	mov	r3, r1
 8009b00:	4628      	mov	r0, r5
 8009b02:	4639      	mov	r1, r7
 8009b04:	f7f6 fb3a 	bl	800017c <__aeabi_dsub>
 8009b08:	460b      	mov	r3, r1
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8009b10:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009b14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b16:	ea4a 0a08 	orr.w	sl, sl, r8
 8009b1a:	ea5a 0a03 	orrs.w	sl, sl, r3
 8009b1e:	d06c      	beq.n	8009bfa <_strtod_l+0xbaa>
 8009b20:	a309      	add	r3, pc, #36	; (adr r3, 8009b48 <_strtod_l+0xaf8>)
 8009b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b26:	f7f6 ff53 	bl	80009d0 <__aeabi_dcmplt>
 8009b2a:	2800      	cmp	r0, #0
 8009b2c:	f47f acd8 	bne.w	80094e0 <_strtod_l+0x490>
 8009b30:	a307      	add	r3, pc, #28	; (adr r3, 8009b50 <_strtod_l+0xb00>)
 8009b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009b3a:	f7f6 ff67 	bl	8000a0c <__aeabi_dcmpgt>
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	d08c      	beq.n	8009a5c <_strtod_l+0xa0c>
 8009b42:	e4cd      	b.n	80094e0 <_strtod_l+0x490>
 8009b44:	f3af 8000 	nop.w
 8009b48:	94a03595 	.word	0x94a03595
 8009b4c:	3fdfffff 	.word	0x3fdfffff
 8009b50:	35afe535 	.word	0x35afe535
 8009b54:	3fe00000 	.word	0x3fe00000
 8009b58:	000fffff 	.word	0x000fffff
 8009b5c:	7ff00000 	.word	0x7ff00000
 8009b60:	7fefffff 	.word	0x7fefffff
 8009b64:	3ff00000 	.word	0x3ff00000
 8009b68:	3fe00000 	.word	0x3fe00000
 8009b6c:	7fe00000 	.word	0x7fe00000
 8009b70:	7c9fffff 	.word	0x7c9fffff
 8009b74:	bff00000 	.word	0xbff00000
 8009b78:	9b05      	ldr	r3, [sp, #20]
 8009b7a:	b333      	cbz	r3, 8009bca <_strtod_l+0xb7a>
 8009b7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b7e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009b82:	d822      	bhi.n	8009bca <_strtod_l+0xb7a>
 8009b84:	a328      	add	r3, pc, #160	; (adr r3, 8009c28 <_strtod_l+0xbd8>)
 8009b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	4639      	mov	r1, r7
 8009b8e:	f7f6 ff29 	bl	80009e4 <__aeabi_dcmple>
 8009b92:	b1a0      	cbz	r0, 8009bbe <_strtod_l+0xb6e>
 8009b94:	4639      	mov	r1, r7
 8009b96:	4628      	mov	r0, r5
 8009b98:	f7f6 ff80 	bl	8000a9c <__aeabi_d2uiz>
 8009b9c:	2801      	cmp	r0, #1
 8009b9e:	bf38      	it	cc
 8009ba0:	2001      	movcc	r0, #1
 8009ba2:	f7f6 fc29 	bl	80003f8 <__aeabi_ui2d>
 8009ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ba8:	4605      	mov	r5, r0
 8009baa:	460f      	mov	r7, r1
 8009bac:	bb03      	cbnz	r3, 8009bf0 <_strtod_l+0xba0>
 8009bae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bb2:	9014      	str	r0, [sp, #80]	; 0x50
 8009bb4:	9315      	str	r3, [sp, #84]	; 0x54
 8009bb6:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009bba:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009bbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009bc0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009bc2:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009bc6:	1a9b      	subs	r3, r3, r2
 8009bc8:	9311      	str	r3, [sp, #68]	; 0x44
 8009bca:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009bcc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009bce:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8009bd2:	f002 fda9 	bl	800c728 <__ulp>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	460b      	mov	r3, r1
 8009bda:	4640      	mov	r0, r8
 8009bdc:	4649      	mov	r1, r9
 8009bde:	f7f6 fc85 	bl	80004ec <__aeabi_dmul>
 8009be2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009be4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009be6:	f7f6 facb 	bl	8000180 <__adddf3>
 8009bea:	4680      	mov	r8, r0
 8009bec:	4689      	mov	r9, r1
 8009bee:	e774      	b.n	8009ada <_strtod_l+0xa8a>
 8009bf0:	4602      	mov	r2, r0
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009bf8:	e7dd      	b.n	8009bb6 <_strtod_l+0xb66>
 8009bfa:	a30d      	add	r3, pc, #52	; (adr r3, 8009c30 <_strtod_l+0xbe0>)
 8009bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c00:	f7f6 fee6 	bl	80009d0 <__aeabi_dcmplt>
 8009c04:	e79b      	b.n	8009b3e <_strtod_l+0xaee>
 8009c06:	2300      	movs	r3, #0
 8009c08:	930e      	str	r3, [sp, #56]	; 0x38
 8009c0a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009c0c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009c0e:	6013      	str	r3, [r2, #0]
 8009c10:	f7ff ba5b 	b.w	80090ca <_strtod_l+0x7a>
 8009c14:	2a65      	cmp	r2, #101	; 0x65
 8009c16:	f43f ab52 	beq.w	80092be <_strtod_l+0x26e>
 8009c1a:	2a45      	cmp	r2, #69	; 0x45
 8009c1c:	f43f ab4f 	beq.w	80092be <_strtod_l+0x26e>
 8009c20:	2301      	movs	r3, #1
 8009c22:	f7ff bb87 	b.w	8009334 <_strtod_l+0x2e4>
 8009c26:	bf00      	nop
 8009c28:	ffc00000 	.word	0xffc00000
 8009c2c:	41dfffff 	.word	0x41dfffff
 8009c30:	94a03595 	.word	0x94a03595
 8009c34:	3fcfffff 	.word	0x3fcfffff

08009c38 <strtod>:
 8009c38:	460a      	mov	r2, r1
 8009c3a:	4601      	mov	r1, r0
 8009c3c:	4802      	ldr	r0, [pc, #8]	; (8009c48 <strtod+0x10>)
 8009c3e:	4b03      	ldr	r3, [pc, #12]	; (8009c4c <strtod+0x14>)
 8009c40:	6800      	ldr	r0, [r0, #0]
 8009c42:	f7ff ba05 	b.w	8009050 <_strtod_l>
 8009c46:	bf00      	nop
 8009c48:	20000200 	.word	0x20000200
 8009c4c:	20000048 	.word	0x20000048

08009c50 <__cvt>:
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c56:	461f      	mov	r7, r3
 8009c58:	bfbb      	ittet	lt
 8009c5a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009c5e:	461f      	movlt	r7, r3
 8009c60:	2300      	movge	r3, #0
 8009c62:	232d      	movlt	r3, #45	; 0x2d
 8009c64:	b088      	sub	sp, #32
 8009c66:	4614      	mov	r4, r2
 8009c68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009c6a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009c6c:	7013      	strb	r3, [r2, #0]
 8009c6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c70:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8009c74:	f023 0820 	bic.w	r8, r3, #32
 8009c78:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c7c:	d005      	beq.n	8009c8a <__cvt+0x3a>
 8009c7e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009c82:	d100      	bne.n	8009c86 <__cvt+0x36>
 8009c84:	3501      	adds	r5, #1
 8009c86:	2302      	movs	r3, #2
 8009c88:	e000      	b.n	8009c8c <__cvt+0x3c>
 8009c8a:	2303      	movs	r3, #3
 8009c8c:	aa07      	add	r2, sp, #28
 8009c8e:	9204      	str	r2, [sp, #16]
 8009c90:	aa06      	add	r2, sp, #24
 8009c92:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009c96:	e9cd 3500 	strd	r3, r5, [sp]
 8009c9a:	4622      	mov	r2, r4
 8009c9c:	463b      	mov	r3, r7
 8009c9e:	f000 ff8b 	bl	800abb8 <_dtoa_r>
 8009ca2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009ca6:	4606      	mov	r6, r0
 8009ca8:	d102      	bne.n	8009cb0 <__cvt+0x60>
 8009caa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009cac:	07db      	lsls	r3, r3, #31
 8009cae:	d522      	bpl.n	8009cf6 <__cvt+0xa6>
 8009cb0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009cb4:	eb06 0905 	add.w	r9, r6, r5
 8009cb8:	d110      	bne.n	8009cdc <__cvt+0x8c>
 8009cba:	7833      	ldrb	r3, [r6, #0]
 8009cbc:	2b30      	cmp	r3, #48	; 0x30
 8009cbe:	d10a      	bne.n	8009cd6 <__cvt+0x86>
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	4639      	mov	r1, r7
 8009cc8:	f7f6 fe78 	bl	80009bc <__aeabi_dcmpeq>
 8009ccc:	b918      	cbnz	r0, 8009cd6 <__cvt+0x86>
 8009cce:	f1c5 0501 	rsb	r5, r5, #1
 8009cd2:	f8ca 5000 	str.w	r5, [sl]
 8009cd6:	f8da 3000 	ldr.w	r3, [sl]
 8009cda:	4499      	add	r9, r3
 8009cdc:	2200      	movs	r2, #0
 8009cde:	2300      	movs	r3, #0
 8009ce0:	4620      	mov	r0, r4
 8009ce2:	4639      	mov	r1, r7
 8009ce4:	f7f6 fe6a 	bl	80009bc <__aeabi_dcmpeq>
 8009ce8:	b108      	cbz	r0, 8009cee <__cvt+0x9e>
 8009cea:	f8cd 901c 	str.w	r9, [sp, #28]
 8009cee:	2230      	movs	r2, #48	; 0x30
 8009cf0:	9b07      	ldr	r3, [sp, #28]
 8009cf2:	454b      	cmp	r3, r9
 8009cf4:	d307      	bcc.n	8009d06 <__cvt+0xb6>
 8009cf6:	4630      	mov	r0, r6
 8009cf8:	9b07      	ldr	r3, [sp, #28]
 8009cfa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009cfc:	1b9b      	subs	r3, r3, r6
 8009cfe:	6013      	str	r3, [r2, #0]
 8009d00:	b008      	add	sp, #32
 8009d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d06:	1c59      	adds	r1, r3, #1
 8009d08:	9107      	str	r1, [sp, #28]
 8009d0a:	701a      	strb	r2, [r3, #0]
 8009d0c:	e7f0      	b.n	8009cf0 <__cvt+0xa0>

08009d0e <__exponent>:
 8009d0e:	4603      	mov	r3, r0
 8009d10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d12:	2900      	cmp	r1, #0
 8009d14:	f803 2b02 	strb.w	r2, [r3], #2
 8009d18:	bfb6      	itet	lt
 8009d1a:	222d      	movlt	r2, #45	; 0x2d
 8009d1c:	222b      	movge	r2, #43	; 0x2b
 8009d1e:	4249      	neglt	r1, r1
 8009d20:	2909      	cmp	r1, #9
 8009d22:	7042      	strb	r2, [r0, #1]
 8009d24:	dd2a      	ble.n	8009d7c <__exponent+0x6e>
 8009d26:	f10d 0207 	add.w	r2, sp, #7
 8009d2a:	4617      	mov	r7, r2
 8009d2c:	260a      	movs	r6, #10
 8009d2e:	fb91 f5f6 	sdiv	r5, r1, r6
 8009d32:	4694      	mov	ip, r2
 8009d34:	fb06 1415 	mls	r4, r6, r5, r1
 8009d38:	3430      	adds	r4, #48	; 0x30
 8009d3a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009d3e:	460c      	mov	r4, r1
 8009d40:	2c63      	cmp	r4, #99	; 0x63
 8009d42:	4629      	mov	r1, r5
 8009d44:	f102 32ff 	add.w	r2, r2, #4294967295
 8009d48:	dcf1      	bgt.n	8009d2e <__exponent+0x20>
 8009d4a:	3130      	adds	r1, #48	; 0x30
 8009d4c:	f1ac 0402 	sub.w	r4, ip, #2
 8009d50:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009d54:	4622      	mov	r2, r4
 8009d56:	1c41      	adds	r1, r0, #1
 8009d58:	42ba      	cmp	r2, r7
 8009d5a:	d30a      	bcc.n	8009d72 <__exponent+0x64>
 8009d5c:	f10d 0209 	add.w	r2, sp, #9
 8009d60:	eba2 020c 	sub.w	r2, r2, ip
 8009d64:	42bc      	cmp	r4, r7
 8009d66:	bf88      	it	hi
 8009d68:	2200      	movhi	r2, #0
 8009d6a:	4413      	add	r3, r2
 8009d6c:	1a18      	subs	r0, r3, r0
 8009d6e:	b003      	add	sp, #12
 8009d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d72:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009d76:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009d7a:	e7ed      	b.n	8009d58 <__exponent+0x4a>
 8009d7c:	2330      	movs	r3, #48	; 0x30
 8009d7e:	3130      	adds	r1, #48	; 0x30
 8009d80:	7083      	strb	r3, [r0, #2]
 8009d82:	70c1      	strb	r1, [r0, #3]
 8009d84:	1d03      	adds	r3, r0, #4
 8009d86:	e7f1      	b.n	8009d6c <__exponent+0x5e>

08009d88 <_printf_float>:
 8009d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d8c:	b091      	sub	sp, #68	; 0x44
 8009d8e:	460c      	mov	r4, r1
 8009d90:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009d94:	4616      	mov	r6, r2
 8009d96:	461f      	mov	r7, r3
 8009d98:	4605      	mov	r5, r0
 8009d9a:	f000 fde9 	bl	800a970 <_localeconv_r>
 8009d9e:	6803      	ldr	r3, [r0, #0]
 8009da0:	4618      	mov	r0, r3
 8009da2:	9309      	str	r3, [sp, #36]	; 0x24
 8009da4:	f7f6 f9de 	bl	8000164 <strlen>
 8009da8:	2300      	movs	r3, #0
 8009daa:	930e      	str	r3, [sp, #56]	; 0x38
 8009dac:	f8d8 3000 	ldr.w	r3, [r8]
 8009db0:	900a      	str	r0, [sp, #40]	; 0x28
 8009db2:	3307      	adds	r3, #7
 8009db4:	f023 0307 	bic.w	r3, r3, #7
 8009db8:	f103 0208 	add.w	r2, r3, #8
 8009dbc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009dc0:	f8d4 b000 	ldr.w	fp, [r4]
 8009dc4:	f8c8 2000 	str.w	r2, [r8]
 8009dc8:	e9d3 a800 	ldrd	sl, r8, [r3]
 8009dcc:	4652      	mov	r2, sl
 8009dce:	4643      	mov	r3, r8
 8009dd0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009dd4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8009dd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009dda:	f04f 32ff 	mov.w	r2, #4294967295
 8009dde:	4650      	mov	r0, sl
 8009de0:	4b9c      	ldr	r3, [pc, #624]	; (800a054 <_printf_float+0x2cc>)
 8009de2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009de4:	f7f6 fe1c 	bl	8000a20 <__aeabi_dcmpun>
 8009de8:	bb70      	cbnz	r0, 8009e48 <_printf_float+0xc0>
 8009dea:	f04f 32ff 	mov.w	r2, #4294967295
 8009dee:	4650      	mov	r0, sl
 8009df0:	4b98      	ldr	r3, [pc, #608]	; (800a054 <_printf_float+0x2cc>)
 8009df2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009df4:	f7f6 fdf6 	bl	80009e4 <__aeabi_dcmple>
 8009df8:	bb30      	cbnz	r0, 8009e48 <_printf_float+0xc0>
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	4650      	mov	r0, sl
 8009e00:	4641      	mov	r1, r8
 8009e02:	f7f6 fde5 	bl	80009d0 <__aeabi_dcmplt>
 8009e06:	b110      	cbz	r0, 8009e0e <_printf_float+0x86>
 8009e08:	232d      	movs	r3, #45	; 0x2d
 8009e0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e0e:	4a92      	ldr	r2, [pc, #584]	; (800a058 <_printf_float+0x2d0>)
 8009e10:	4b92      	ldr	r3, [pc, #584]	; (800a05c <_printf_float+0x2d4>)
 8009e12:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009e16:	bf94      	ite	ls
 8009e18:	4690      	movls	r8, r2
 8009e1a:	4698      	movhi	r8, r3
 8009e1c:	2303      	movs	r3, #3
 8009e1e:	f04f 0a00 	mov.w	sl, #0
 8009e22:	6123      	str	r3, [r4, #16]
 8009e24:	f02b 0304 	bic.w	r3, fp, #4
 8009e28:	6023      	str	r3, [r4, #0]
 8009e2a:	4633      	mov	r3, r6
 8009e2c:	4621      	mov	r1, r4
 8009e2e:	4628      	mov	r0, r5
 8009e30:	9700      	str	r7, [sp, #0]
 8009e32:	aa0f      	add	r2, sp, #60	; 0x3c
 8009e34:	f000 f9d6 	bl	800a1e4 <_printf_common>
 8009e38:	3001      	adds	r0, #1
 8009e3a:	f040 8090 	bne.w	8009f5e <_printf_float+0x1d6>
 8009e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e42:	b011      	add	sp, #68	; 0x44
 8009e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e48:	4652      	mov	r2, sl
 8009e4a:	4643      	mov	r3, r8
 8009e4c:	4650      	mov	r0, sl
 8009e4e:	4641      	mov	r1, r8
 8009e50:	f7f6 fde6 	bl	8000a20 <__aeabi_dcmpun>
 8009e54:	b148      	cbz	r0, 8009e6a <_printf_float+0xe2>
 8009e56:	f1b8 0f00 	cmp.w	r8, #0
 8009e5a:	bfb8      	it	lt
 8009e5c:	232d      	movlt	r3, #45	; 0x2d
 8009e5e:	4a80      	ldr	r2, [pc, #512]	; (800a060 <_printf_float+0x2d8>)
 8009e60:	bfb8      	it	lt
 8009e62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009e66:	4b7f      	ldr	r3, [pc, #508]	; (800a064 <_printf_float+0x2dc>)
 8009e68:	e7d3      	b.n	8009e12 <_printf_float+0x8a>
 8009e6a:	6863      	ldr	r3, [r4, #4]
 8009e6c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009e70:	1c5a      	adds	r2, r3, #1
 8009e72:	d142      	bne.n	8009efa <_printf_float+0x172>
 8009e74:	2306      	movs	r3, #6
 8009e76:	6063      	str	r3, [r4, #4]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	9206      	str	r2, [sp, #24]
 8009e7c:	aa0e      	add	r2, sp, #56	; 0x38
 8009e7e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8009e82:	aa0d      	add	r2, sp, #52	; 0x34
 8009e84:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009e88:	9203      	str	r2, [sp, #12]
 8009e8a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009e8e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009e92:	6023      	str	r3, [r4, #0]
 8009e94:	6863      	ldr	r3, [r4, #4]
 8009e96:	4652      	mov	r2, sl
 8009e98:	9300      	str	r3, [sp, #0]
 8009e9a:	4628      	mov	r0, r5
 8009e9c:	4643      	mov	r3, r8
 8009e9e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009ea0:	f7ff fed6 	bl	8009c50 <__cvt>
 8009ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009ea6:	4680      	mov	r8, r0
 8009ea8:	2947      	cmp	r1, #71	; 0x47
 8009eaa:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009eac:	d108      	bne.n	8009ec0 <_printf_float+0x138>
 8009eae:	1cc8      	adds	r0, r1, #3
 8009eb0:	db02      	blt.n	8009eb8 <_printf_float+0x130>
 8009eb2:	6863      	ldr	r3, [r4, #4]
 8009eb4:	4299      	cmp	r1, r3
 8009eb6:	dd40      	ble.n	8009f3a <_printf_float+0x1b2>
 8009eb8:	f1a9 0902 	sub.w	r9, r9, #2
 8009ebc:	fa5f f989 	uxtb.w	r9, r9
 8009ec0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009ec4:	d81f      	bhi.n	8009f06 <_printf_float+0x17e>
 8009ec6:	464a      	mov	r2, r9
 8009ec8:	3901      	subs	r1, #1
 8009eca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009ece:	910d      	str	r1, [sp, #52]	; 0x34
 8009ed0:	f7ff ff1d 	bl	8009d0e <__exponent>
 8009ed4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ed6:	4682      	mov	sl, r0
 8009ed8:	1813      	adds	r3, r2, r0
 8009eda:	2a01      	cmp	r2, #1
 8009edc:	6123      	str	r3, [r4, #16]
 8009ede:	dc02      	bgt.n	8009ee6 <_printf_float+0x15e>
 8009ee0:	6822      	ldr	r2, [r4, #0]
 8009ee2:	07d2      	lsls	r2, r2, #31
 8009ee4:	d501      	bpl.n	8009eea <_printf_float+0x162>
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	6123      	str	r3, [r4, #16]
 8009eea:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d09b      	beq.n	8009e2a <_printf_float+0xa2>
 8009ef2:	232d      	movs	r3, #45	; 0x2d
 8009ef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ef8:	e797      	b.n	8009e2a <_printf_float+0xa2>
 8009efa:	2947      	cmp	r1, #71	; 0x47
 8009efc:	d1bc      	bne.n	8009e78 <_printf_float+0xf0>
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1ba      	bne.n	8009e78 <_printf_float+0xf0>
 8009f02:	2301      	movs	r3, #1
 8009f04:	e7b7      	b.n	8009e76 <_printf_float+0xee>
 8009f06:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8009f0a:	d118      	bne.n	8009f3e <_printf_float+0x1b6>
 8009f0c:	2900      	cmp	r1, #0
 8009f0e:	6863      	ldr	r3, [r4, #4]
 8009f10:	dd0b      	ble.n	8009f2a <_printf_float+0x1a2>
 8009f12:	6121      	str	r1, [r4, #16]
 8009f14:	b913      	cbnz	r3, 8009f1c <_printf_float+0x194>
 8009f16:	6822      	ldr	r2, [r4, #0]
 8009f18:	07d0      	lsls	r0, r2, #31
 8009f1a:	d502      	bpl.n	8009f22 <_printf_float+0x19a>
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	440b      	add	r3, r1
 8009f20:	6123      	str	r3, [r4, #16]
 8009f22:	f04f 0a00 	mov.w	sl, #0
 8009f26:	65a1      	str	r1, [r4, #88]	; 0x58
 8009f28:	e7df      	b.n	8009eea <_printf_float+0x162>
 8009f2a:	b913      	cbnz	r3, 8009f32 <_printf_float+0x1aa>
 8009f2c:	6822      	ldr	r2, [r4, #0]
 8009f2e:	07d2      	lsls	r2, r2, #31
 8009f30:	d501      	bpl.n	8009f36 <_printf_float+0x1ae>
 8009f32:	3302      	adds	r3, #2
 8009f34:	e7f4      	b.n	8009f20 <_printf_float+0x198>
 8009f36:	2301      	movs	r3, #1
 8009f38:	e7f2      	b.n	8009f20 <_printf_float+0x198>
 8009f3a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009f3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f40:	4299      	cmp	r1, r3
 8009f42:	db05      	blt.n	8009f50 <_printf_float+0x1c8>
 8009f44:	6823      	ldr	r3, [r4, #0]
 8009f46:	6121      	str	r1, [r4, #16]
 8009f48:	07d8      	lsls	r0, r3, #31
 8009f4a:	d5ea      	bpl.n	8009f22 <_printf_float+0x19a>
 8009f4c:	1c4b      	adds	r3, r1, #1
 8009f4e:	e7e7      	b.n	8009f20 <_printf_float+0x198>
 8009f50:	2900      	cmp	r1, #0
 8009f52:	bfcc      	ite	gt
 8009f54:	2201      	movgt	r2, #1
 8009f56:	f1c1 0202 	rsble	r2, r1, #2
 8009f5a:	4413      	add	r3, r2
 8009f5c:	e7e0      	b.n	8009f20 <_printf_float+0x198>
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	055a      	lsls	r2, r3, #21
 8009f62:	d407      	bmi.n	8009f74 <_printf_float+0x1ec>
 8009f64:	6923      	ldr	r3, [r4, #16]
 8009f66:	4642      	mov	r2, r8
 8009f68:	4631      	mov	r1, r6
 8009f6a:	4628      	mov	r0, r5
 8009f6c:	47b8      	blx	r7
 8009f6e:	3001      	adds	r0, #1
 8009f70:	d12b      	bne.n	8009fca <_printf_float+0x242>
 8009f72:	e764      	b.n	8009e3e <_printf_float+0xb6>
 8009f74:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009f78:	f240 80dd 	bls.w	800a136 <_printf_float+0x3ae>
 8009f7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009f80:	2200      	movs	r2, #0
 8009f82:	2300      	movs	r3, #0
 8009f84:	f7f6 fd1a 	bl	80009bc <__aeabi_dcmpeq>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	d033      	beq.n	8009ff4 <_printf_float+0x26c>
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	4631      	mov	r1, r6
 8009f90:	4628      	mov	r0, r5
 8009f92:	4a35      	ldr	r2, [pc, #212]	; (800a068 <_printf_float+0x2e0>)
 8009f94:	47b8      	blx	r7
 8009f96:	3001      	adds	r0, #1
 8009f98:	f43f af51 	beq.w	8009e3e <_printf_float+0xb6>
 8009f9c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	db02      	blt.n	8009faa <_printf_float+0x222>
 8009fa4:	6823      	ldr	r3, [r4, #0]
 8009fa6:	07d8      	lsls	r0, r3, #31
 8009fa8:	d50f      	bpl.n	8009fca <_printf_float+0x242>
 8009faa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fae:	4631      	mov	r1, r6
 8009fb0:	4628      	mov	r0, r5
 8009fb2:	47b8      	blx	r7
 8009fb4:	3001      	adds	r0, #1
 8009fb6:	f43f af42 	beq.w	8009e3e <_printf_float+0xb6>
 8009fba:	f04f 0800 	mov.w	r8, #0
 8009fbe:	f104 091a 	add.w	r9, r4, #26
 8009fc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fc4:	3b01      	subs	r3, #1
 8009fc6:	4543      	cmp	r3, r8
 8009fc8:	dc09      	bgt.n	8009fde <_printf_float+0x256>
 8009fca:	6823      	ldr	r3, [r4, #0]
 8009fcc:	079b      	lsls	r3, r3, #30
 8009fce:	f100 8104 	bmi.w	800a1da <_printf_float+0x452>
 8009fd2:	68e0      	ldr	r0, [r4, #12]
 8009fd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fd6:	4298      	cmp	r0, r3
 8009fd8:	bfb8      	it	lt
 8009fda:	4618      	movlt	r0, r3
 8009fdc:	e731      	b.n	8009e42 <_printf_float+0xba>
 8009fde:	2301      	movs	r3, #1
 8009fe0:	464a      	mov	r2, r9
 8009fe2:	4631      	mov	r1, r6
 8009fe4:	4628      	mov	r0, r5
 8009fe6:	47b8      	blx	r7
 8009fe8:	3001      	adds	r0, #1
 8009fea:	f43f af28 	beq.w	8009e3e <_printf_float+0xb6>
 8009fee:	f108 0801 	add.w	r8, r8, #1
 8009ff2:	e7e6      	b.n	8009fc2 <_printf_float+0x23a>
 8009ff4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	dc38      	bgt.n	800a06c <_printf_float+0x2e4>
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	4631      	mov	r1, r6
 8009ffe:	4628      	mov	r0, r5
 800a000:	4a19      	ldr	r2, [pc, #100]	; (800a068 <_printf_float+0x2e0>)
 800a002:	47b8      	blx	r7
 800a004:	3001      	adds	r0, #1
 800a006:	f43f af1a 	beq.w	8009e3e <_printf_float+0xb6>
 800a00a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800a00e:	4313      	orrs	r3, r2
 800a010:	d102      	bne.n	800a018 <_printf_float+0x290>
 800a012:	6823      	ldr	r3, [r4, #0]
 800a014:	07d9      	lsls	r1, r3, #31
 800a016:	d5d8      	bpl.n	8009fca <_printf_float+0x242>
 800a018:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a01c:	4631      	mov	r1, r6
 800a01e:	4628      	mov	r0, r5
 800a020:	47b8      	blx	r7
 800a022:	3001      	adds	r0, #1
 800a024:	f43f af0b 	beq.w	8009e3e <_printf_float+0xb6>
 800a028:	f04f 0900 	mov.w	r9, #0
 800a02c:	f104 0a1a 	add.w	sl, r4, #26
 800a030:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a032:	425b      	negs	r3, r3
 800a034:	454b      	cmp	r3, r9
 800a036:	dc01      	bgt.n	800a03c <_printf_float+0x2b4>
 800a038:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a03a:	e794      	b.n	8009f66 <_printf_float+0x1de>
 800a03c:	2301      	movs	r3, #1
 800a03e:	4652      	mov	r2, sl
 800a040:	4631      	mov	r1, r6
 800a042:	4628      	mov	r0, r5
 800a044:	47b8      	blx	r7
 800a046:	3001      	adds	r0, #1
 800a048:	f43f aef9 	beq.w	8009e3e <_printf_float+0xb6>
 800a04c:	f109 0901 	add.w	r9, r9, #1
 800a050:	e7ee      	b.n	800a030 <_printf_float+0x2a8>
 800a052:	bf00      	nop
 800a054:	7fefffff 	.word	0x7fefffff
 800a058:	0800d510 	.word	0x0800d510
 800a05c:	0800d514 	.word	0x0800d514
 800a060:	0800d518 	.word	0x0800d518
 800a064:	0800d51c 	.word	0x0800d51c
 800a068:	0800d520 	.word	0x0800d520
 800a06c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a06e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a070:	429a      	cmp	r2, r3
 800a072:	bfa8      	it	ge
 800a074:	461a      	movge	r2, r3
 800a076:	2a00      	cmp	r2, #0
 800a078:	4691      	mov	r9, r2
 800a07a:	dc37      	bgt.n	800a0ec <_printf_float+0x364>
 800a07c:	f04f 0b00 	mov.w	fp, #0
 800a080:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a084:	f104 021a 	add.w	r2, r4, #26
 800a088:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a08c:	ebaa 0309 	sub.w	r3, sl, r9
 800a090:	455b      	cmp	r3, fp
 800a092:	dc33      	bgt.n	800a0fc <_printf_float+0x374>
 800a094:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a098:	429a      	cmp	r2, r3
 800a09a:	db3b      	blt.n	800a114 <_printf_float+0x38c>
 800a09c:	6823      	ldr	r3, [r4, #0]
 800a09e:	07da      	lsls	r2, r3, #31
 800a0a0:	d438      	bmi.n	800a114 <_printf_float+0x38c>
 800a0a2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800a0a6:	eba2 0903 	sub.w	r9, r2, r3
 800a0aa:	eba2 020a 	sub.w	r2, r2, sl
 800a0ae:	4591      	cmp	r9, r2
 800a0b0:	bfa8      	it	ge
 800a0b2:	4691      	movge	r9, r2
 800a0b4:	f1b9 0f00 	cmp.w	r9, #0
 800a0b8:	dc34      	bgt.n	800a124 <_printf_float+0x39c>
 800a0ba:	f04f 0800 	mov.w	r8, #0
 800a0be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0c2:	f104 0a1a 	add.w	sl, r4, #26
 800a0c6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a0ca:	1a9b      	subs	r3, r3, r2
 800a0cc:	eba3 0309 	sub.w	r3, r3, r9
 800a0d0:	4543      	cmp	r3, r8
 800a0d2:	f77f af7a 	ble.w	8009fca <_printf_float+0x242>
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	4652      	mov	r2, sl
 800a0da:	4631      	mov	r1, r6
 800a0dc:	4628      	mov	r0, r5
 800a0de:	47b8      	blx	r7
 800a0e0:	3001      	adds	r0, #1
 800a0e2:	f43f aeac 	beq.w	8009e3e <_printf_float+0xb6>
 800a0e6:	f108 0801 	add.w	r8, r8, #1
 800a0ea:	e7ec      	b.n	800a0c6 <_printf_float+0x33e>
 800a0ec:	4613      	mov	r3, r2
 800a0ee:	4631      	mov	r1, r6
 800a0f0:	4642      	mov	r2, r8
 800a0f2:	4628      	mov	r0, r5
 800a0f4:	47b8      	blx	r7
 800a0f6:	3001      	adds	r0, #1
 800a0f8:	d1c0      	bne.n	800a07c <_printf_float+0x2f4>
 800a0fa:	e6a0      	b.n	8009e3e <_printf_float+0xb6>
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	4631      	mov	r1, r6
 800a100:	4628      	mov	r0, r5
 800a102:	920b      	str	r2, [sp, #44]	; 0x2c
 800a104:	47b8      	blx	r7
 800a106:	3001      	adds	r0, #1
 800a108:	f43f ae99 	beq.w	8009e3e <_printf_float+0xb6>
 800a10c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a10e:	f10b 0b01 	add.w	fp, fp, #1
 800a112:	e7b9      	b.n	800a088 <_printf_float+0x300>
 800a114:	4631      	mov	r1, r6
 800a116:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a11a:	4628      	mov	r0, r5
 800a11c:	47b8      	blx	r7
 800a11e:	3001      	adds	r0, #1
 800a120:	d1bf      	bne.n	800a0a2 <_printf_float+0x31a>
 800a122:	e68c      	b.n	8009e3e <_printf_float+0xb6>
 800a124:	464b      	mov	r3, r9
 800a126:	4631      	mov	r1, r6
 800a128:	4628      	mov	r0, r5
 800a12a:	eb08 020a 	add.w	r2, r8, sl
 800a12e:	47b8      	blx	r7
 800a130:	3001      	adds	r0, #1
 800a132:	d1c2      	bne.n	800a0ba <_printf_float+0x332>
 800a134:	e683      	b.n	8009e3e <_printf_float+0xb6>
 800a136:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a138:	2a01      	cmp	r2, #1
 800a13a:	dc01      	bgt.n	800a140 <_printf_float+0x3b8>
 800a13c:	07db      	lsls	r3, r3, #31
 800a13e:	d539      	bpl.n	800a1b4 <_printf_float+0x42c>
 800a140:	2301      	movs	r3, #1
 800a142:	4642      	mov	r2, r8
 800a144:	4631      	mov	r1, r6
 800a146:	4628      	mov	r0, r5
 800a148:	47b8      	blx	r7
 800a14a:	3001      	adds	r0, #1
 800a14c:	f43f ae77 	beq.w	8009e3e <_printf_float+0xb6>
 800a150:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a154:	4631      	mov	r1, r6
 800a156:	4628      	mov	r0, r5
 800a158:	47b8      	blx	r7
 800a15a:	3001      	adds	r0, #1
 800a15c:	f43f ae6f 	beq.w	8009e3e <_printf_float+0xb6>
 800a160:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a164:	2200      	movs	r2, #0
 800a166:	2300      	movs	r3, #0
 800a168:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800a16c:	f7f6 fc26 	bl	80009bc <__aeabi_dcmpeq>
 800a170:	b9d8      	cbnz	r0, 800a1aa <_printf_float+0x422>
 800a172:	f109 33ff 	add.w	r3, r9, #4294967295
 800a176:	f108 0201 	add.w	r2, r8, #1
 800a17a:	4631      	mov	r1, r6
 800a17c:	4628      	mov	r0, r5
 800a17e:	47b8      	blx	r7
 800a180:	3001      	adds	r0, #1
 800a182:	d10e      	bne.n	800a1a2 <_printf_float+0x41a>
 800a184:	e65b      	b.n	8009e3e <_printf_float+0xb6>
 800a186:	2301      	movs	r3, #1
 800a188:	464a      	mov	r2, r9
 800a18a:	4631      	mov	r1, r6
 800a18c:	4628      	mov	r0, r5
 800a18e:	47b8      	blx	r7
 800a190:	3001      	adds	r0, #1
 800a192:	f43f ae54 	beq.w	8009e3e <_printf_float+0xb6>
 800a196:	f108 0801 	add.w	r8, r8, #1
 800a19a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a19c:	3b01      	subs	r3, #1
 800a19e:	4543      	cmp	r3, r8
 800a1a0:	dcf1      	bgt.n	800a186 <_printf_float+0x3fe>
 800a1a2:	4653      	mov	r3, sl
 800a1a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a1a8:	e6de      	b.n	8009f68 <_printf_float+0x1e0>
 800a1aa:	f04f 0800 	mov.w	r8, #0
 800a1ae:	f104 091a 	add.w	r9, r4, #26
 800a1b2:	e7f2      	b.n	800a19a <_printf_float+0x412>
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	4642      	mov	r2, r8
 800a1b8:	e7df      	b.n	800a17a <_printf_float+0x3f2>
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	464a      	mov	r2, r9
 800a1be:	4631      	mov	r1, r6
 800a1c0:	4628      	mov	r0, r5
 800a1c2:	47b8      	blx	r7
 800a1c4:	3001      	adds	r0, #1
 800a1c6:	f43f ae3a 	beq.w	8009e3e <_printf_float+0xb6>
 800a1ca:	f108 0801 	add.w	r8, r8, #1
 800a1ce:	68e3      	ldr	r3, [r4, #12]
 800a1d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a1d2:	1a5b      	subs	r3, r3, r1
 800a1d4:	4543      	cmp	r3, r8
 800a1d6:	dcf0      	bgt.n	800a1ba <_printf_float+0x432>
 800a1d8:	e6fb      	b.n	8009fd2 <_printf_float+0x24a>
 800a1da:	f04f 0800 	mov.w	r8, #0
 800a1de:	f104 0919 	add.w	r9, r4, #25
 800a1e2:	e7f4      	b.n	800a1ce <_printf_float+0x446>

0800a1e4 <_printf_common>:
 800a1e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	4616      	mov	r6, r2
 800a1ea:	4699      	mov	r9, r3
 800a1ec:	688a      	ldr	r2, [r1, #8]
 800a1ee:	690b      	ldr	r3, [r1, #16]
 800a1f0:	4607      	mov	r7, r0
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	bfb8      	it	lt
 800a1f6:	4613      	movlt	r3, r2
 800a1f8:	6033      	str	r3, [r6, #0]
 800a1fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a1fe:	460c      	mov	r4, r1
 800a200:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a204:	b10a      	cbz	r2, 800a20a <_printf_common+0x26>
 800a206:	3301      	adds	r3, #1
 800a208:	6033      	str	r3, [r6, #0]
 800a20a:	6823      	ldr	r3, [r4, #0]
 800a20c:	0699      	lsls	r1, r3, #26
 800a20e:	bf42      	ittt	mi
 800a210:	6833      	ldrmi	r3, [r6, #0]
 800a212:	3302      	addmi	r3, #2
 800a214:	6033      	strmi	r3, [r6, #0]
 800a216:	6825      	ldr	r5, [r4, #0]
 800a218:	f015 0506 	ands.w	r5, r5, #6
 800a21c:	d106      	bne.n	800a22c <_printf_common+0x48>
 800a21e:	f104 0a19 	add.w	sl, r4, #25
 800a222:	68e3      	ldr	r3, [r4, #12]
 800a224:	6832      	ldr	r2, [r6, #0]
 800a226:	1a9b      	subs	r3, r3, r2
 800a228:	42ab      	cmp	r3, r5
 800a22a:	dc2b      	bgt.n	800a284 <_printf_common+0xa0>
 800a22c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a230:	1e13      	subs	r3, r2, #0
 800a232:	6822      	ldr	r2, [r4, #0]
 800a234:	bf18      	it	ne
 800a236:	2301      	movne	r3, #1
 800a238:	0692      	lsls	r2, r2, #26
 800a23a:	d430      	bmi.n	800a29e <_printf_common+0xba>
 800a23c:	4649      	mov	r1, r9
 800a23e:	4638      	mov	r0, r7
 800a240:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a244:	47c0      	blx	r8
 800a246:	3001      	adds	r0, #1
 800a248:	d023      	beq.n	800a292 <_printf_common+0xae>
 800a24a:	6823      	ldr	r3, [r4, #0]
 800a24c:	6922      	ldr	r2, [r4, #16]
 800a24e:	f003 0306 	and.w	r3, r3, #6
 800a252:	2b04      	cmp	r3, #4
 800a254:	bf14      	ite	ne
 800a256:	2500      	movne	r5, #0
 800a258:	6833      	ldreq	r3, [r6, #0]
 800a25a:	f04f 0600 	mov.w	r6, #0
 800a25e:	bf08      	it	eq
 800a260:	68e5      	ldreq	r5, [r4, #12]
 800a262:	f104 041a 	add.w	r4, r4, #26
 800a266:	bf08      	it	eq
 800a268:	1aed      	subeq	r5, r5, r3
 800a26a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a26e:	bf08      	it	eq
 800a270:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a274:	4293      	cmp	r3, r2
 800a276:	bfc4      	itt	gt
 800a278:	1a9b      	subgt	r3, r3, r2
 800a27a:	18ed      	addgt	r5, r5, r3
 800a27c:	42b5      	cmp	r5, r6
 800a27e:	d11a      	bne.n	800a2b6 <_printf_common+0xd2>
 800a280:	2000      	movs	r0, #0
 800a282:	e008      	b.n	800a296 <_printf_common+0xb2>
 800a284:	2301      	movs	r3, #1
 800a286:	4652      	mov	r2, sl
 800a288:	4649      	mov	r1, r9
 800a28a:	4638      	mov	r0, r7
 800a28c:	47c0      	blx	r8
 800a28e:	3001      	adds	r0, #1
 800a290:	d103      	bne.n	800a29a <_printf_common+0xb6>
 800a292:	f04f 30ff 	mov.w	r0, #4294967295
 800a296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a29a:	3501      	adds	r5, #1
 800a29c:	e7c1      	b.n	800a222 <_printf_common+0x3e>
 800a29e:	2030      	movs	r0, #48	; 0x30
 800a2a0:	18e1      	adds	r1, r4, r3
 800a2a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a2a6:	1c5a      	adds	r2, r3, #1
 800a2a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a2ac:	4422      	add	r2, r4
 800a2ae:	3302      	adds	r3, #2
 800a2b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a2b4:	e7c2      	b.n	800a23c <_printf_common+0x58>
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	4622      	mov	r2, r4
 800a2ba:	4649      	mov	r1, r9
 800a2bc:	4638      	mov	r0, r7
 800a2be:	47c0      	blx	r8
 800a2c0:	3001      	adds	r0, #1
 800a2c2:	d0e6      	beq.n	800a292 <_printf_common+0xae>
 800a2c4:	3601      	adds	r6, #1
 800a2c6:	e7d9      	b.n	800a27c <_printf_common+0x98>

0800a2c8 <_printf_i>:
 800a2c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2cc:	7e0f      	ldrb	r7, [r1, #24]
 800a2ce:	4691      	mov	r9, r2
 800a2d0:	2f78      	cmp	r7, #120	; 0x78
 800a2d2:	4680      	mov	r8, r0
 800a2d4:	460c      	mov	r4, r1
 800a2d6:	469a      	mov	sl, r3
 800a2d8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a2da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a2de:	d807      	bhi.n	800a2f0 <_printf_i+0x28>
 800a2e0:	2f62      	cmp	r7, #98	; 0x62
 800a2e2:	d80a      	bhi.n	800a2fa <_printf_i+0x32>
 800a2e4:	2f00      	cmp	r7, #0
 800a2e6:	f000 80d5 	beq.w	800a494 <_printf_i+0x1cc>
 800a2ea:	2f58      	cmp	r7, #88	; 0x58
 800a2ec:	f000 80c1 	beq.w	800a472 <_printf_i+0x1aa>
 800a2f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a2f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a2f8:	e03a      	b.n	800a370 <_printf_i+0xa8>
 800a2fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a2fe:	2b15      	cmp	r3, #21
 800a300:	d8f6      	bhi.n	800a2f0 <_printf_i+0x28>
 800a302:	a101      	add	r1, pc, #4	; (adr r1, 800a308 <_printf_i+0x40>)
 800a304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a308:	0800a361 	.word	0x0800a361
 800a30c:	0800a375 	.word	0x0800a375
 800a310:	0800a2f1 	.word	0x0800a2f1
 800a314:	0800a2f1 	.word	0x0800a2f1
 800a318:	0800a2f1 	.word	0x0800a2f1
 800a31c:	0800a2f1 	.word	0x0800a2f1
 800a320:	0800a375 	.word	0x0800a375
 800a324:	0800a2f1 	.word	0x0800a2f1
 800a328:	0800a2f1 	.word	0x0800a2f1
 800a32c:	0800a2f1 	.word	0x0800a2f1
 800a330:	0800a2f1 	.word	0x0800a2f1
 800a334:	0800a47b 	.word	0x0800a47b
 800a338:	0800a3a1 	.word	0x0800a3a1
 800a33c:	0800a435 	.word	0x0800a435
 800a340:	0800a2f1 	.word	0x0800a2f1
 800a344:	0800a2f1 	.word	0x0800a2f1
 800a348:	0800a49d 	.word	0x0800a49d
 800a34c:	0800a2f1 	.word	0x0800a2f1
 800a350:	0800a3a1 	.word	0x0800a3a1
 800a354:	0800a2f1 	.word	0x0800a2f1
 800a358:	0800a2f1 	.word	0x0800a2f1
 800a35c:	0800a43d 	.word	0x0800a43d
 800a360:	682b      	ldr	r3, [r5, #0]
 800a362:	1d1a      	adds	r2, r3, #4
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	602a      	str	r2, [r5, #0]
 800a368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a36c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a370:	2301      	movs	r3, #1
 800a372:	e0a0      	b.n	800a4b6 <_printf_i+0x1ee>
 800a374:	6820      	ldr	r0, [r4, #0]
 800a376:	682b      	ldr	r3, [r5, #0]
 800a378:	0607      	lsls	r7, r0, #24
 800a37a:	f103 0104 	add.w	r1, r3, #4
 800a37e:	6029      	str	r1, [r5, #0]
 800a380:	d501      	bpl.n	800a386 <_printf_i+0xbe>
 800a382:	681e      	ldr	r6, [r3, #0]
 800a384:	e003      	b.n	800a38e <_printf_i+0xc6>
 800a386:	0646      	lsls	r6, r0, #25
 800a388:	d5fb      	bpl.n	800a382 <_printf_i+0xba>
 800a38a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a38e:	2e00      	cmp	r6, #0
 800a390:	da03      	bge.n	800a39a <_printf_i+0xd2>
 800a392:	232d      	movs	r3, #45	; 0x2d
 800a394:	4276      	negs	r6, r6
 800a396:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a39a:	230a      	movs	r3, #10
 800a39c:	4859      	ldr	r0, [pc, #356]	; (800a504 <_printf_i+0x23c>)
 800a39e:	e012      	b.n	800a3c6 <_printf_i+0xfe>
 800a3a0:	682b      	ldr	r3, [r5, #0]
 800a3a2:	6820      	ldr	r0, [r4, #0]
 800a3a4:	1d19      	adds	r1, r3, #4
 800a3a6:	6029      	str	r1, [r5, #0]
 800a3a8:	0605      	lsls	r5, r0, #24
 800a3aa:	d501      	bpl.n	800a3b0 <_printf_i+0xe8>
 800a3ac:	681e      	ldr	r6, [r3, #0]
 800a3ae:	e002      	b.n	800a3b6 <_printf_i+0xee>
 800a3b0:	0641      	lsls	r1, r0, #25
 800a3b2:	d5fb      	bpl.n	800a3ac <_printf_i+0xe4>
 800a3b4:	881e      	ldrh	r6, [r3, #0]
 800a3b6:	2f6f      	cmp	r7, #111	; 0x6f
 800a3b8:	bf0c      	ite	eq
 800a3ba:	2308      	moveq	r3, #8
 800a3bc:	230a      	movne	r3, #10
 800a3be:	4851      	ldr	r0, [pc, #324]	; (800a504 <_printf_i+0x23c>)
 800a3c0:	2100      	movs	r1, #0
 800a3c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a3c6:	6865      	ldr	r5, [r4, #4]
 800a3c8:	2d00      	cmp	r5, #0
 800a3ca:	bfa8      	it	ge
 800a3cc:	6821      	ldrge	r1, [r4, #0]
 800a3ce:	60a5      	str	r5, [r4, #8]
 800a3d0:	bfa4      	itt	ge
 800a3d2:	f021 0104 	bicge.w	r1, r1, #4
 800a3d6:	6021      	strge	r1, [r4, #0]
 800a3d8:	b90e      	cbnz	r6, 800a3de <_printf_i+0x116>
 800a3da:	2d00      	cmp	r5, #0
 800a3dc:	d04b      	beq.n	800a476 <_printf_i+0x1ae>
 800a3de:	4615      	mov	r5, r2
 800a3e0:	fbb6 f1f3 	udiv	r1, r6, r3
 800a3e4:	fb03 6711 	mls	r7, r3, r1, r6
 800a3e8:	5dc7      	ldrb	r7, [r0, r7]
 800a3ea:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a3ee:	4637      	mov	r7, r6
 800a3f0:	42bb      	cmp	r3, r7
 800a3f2:	460e      	mov	r6, r1
 800a3f4:	d9f4      	bls.n	800a3e0 <_printf_i+0x118>
 800a3f6:	2b08      	cmp	r3, #8
 800a3f8:	d10b      	bne.n	800a412 <_printf_i+0x14a>
 800a3fa:	6823      	ldr	r3, [r4, #0]
 800a3fc:	07de      	lsls	r6, r3, #31
 800a3fe:	d508      	bpl.n	800a412 <_printf_i+0x14a>
 800a400:	6923      	ldr	r3, [r4, #16]
 800a402:	6861      	ldr	r1, [r4, #4]
 800a404:	4299      	cmp	r1, r3
 800a406:	bfde      	ittt	le
 800a408:	2330      	movle	r3, #48	; 0x30
 800a40a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a40e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a412:	1b52      	subs	r2, r2, r5
 800a414:	6122      	str	r2, [r4, #16]
 800a416:	464b      	mov	r3, r9
 800a418:	4621      	mov	r1, r4
 800a41a:	4640      	mov	r0, r8
 800a41c:	f8cd a000 	str.w	sl, [sp]
 800a420:	aa03      	add	r2, sp, #12
 800a422:	f7ff fedf 	bl	800a1e4 <_printf_common>
 800a426:	3001      	adds	r0, #1
 800a428:	d14a      	bne.n	800a4c0 <_printf_i+0x1f8>
 800a42a:	f04f 30ff 	mov.w	r0, #4294967295
 800a42e:	b004      	add	sp, #16
 800a430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a434:	6823      	ldr	r3, [r4, #0]
 800a436:	f043 0320 	orr.w	r3, r3, #32
 800a43a:	6023      	str	r3, [r4, #0]
 800a43c:	2778      	movs	r7, #120	; 0x78
 800a43e:	4832      	ldr	r0, [pc, #200]	; (800a508 <_printf_i+0x240>)
 800a440:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a444:	6823      	ldr	r3, [r4, #0]
 800a446:	6829      	ldr	r1, [r5, #0]
 800a448:	061f      	lsls	r7, r3, #24
 800a44a:	f851 6b04 	ldr.w	r6, [r1], #4
 800a44e:	d402      	bmi.n	800a456 <_printf_i+0x18e>
 800a450:	065f      	lsls	r7, r3, #25
 800a452:	bf48      	it	mi
 800a454:	b2b6      	uxthmi	r6, r6
 800a456:	07df      	lsls	r7, r3, #31
 800a458:	bf48      	it	mi
 800a45a:	f043 0320 	orrmi.w	r3, r3, #32
 800a45e:	6029      	str	r1, [r5, #0]
 800a460:	bf48      	it	mi
 800a462:	6023      	strmi	r3, [r4, #0]
 800a464:	b91e      	cbnz	r6, 800a46e <_printf_i+0x1a6>
 800a466:	6823      	ldr	r3, [r4, #0]
 800a468:	f023 0320 	bic.w	r3, r3, #32
 800a46c:	6023      	str	r3, [r4, #0]
 800a46e:	2310      	movs	r3, #16
 800a470:	e7a6      	b.n	800a3c0 <_printf_i+0xf8>
 800a472:	4824      	ldr	r0, [pc, #144]	; (800a504 <_printf_i+0x23c>)
 800a474:	e7e4      	b.n	800a440 <_printf_i+0x178>
 800a476:	4615      	mov	r5, r2
 800a478:	e7bd      	b.n	800a3f6 <_printf_i+0x12e>
 800a47a:	682b      	ldr	r3, [r5, #0]
 800a47c:	6826      	ldr	r6, [r4, #0]
 800a47e:	1d18      	adds	r0, r3, #4
 800a480:	6961      	ldr	r1, [r4, #20]
 800a482:	6028      	str	r0, [r5, #0]
 800a484:	0635      	lsls	r5, r6, #24
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	d501      	bpl.n	800a48e <_printf_i+0x1c6>
 800a48a:	6019      	str	r1, [r3, #0]
 800a48c:	e002      	b.n	800a494 <_printf_i+0x1cc>
 800a48e:	0670      	lsls	r0, r6, #25
 800a490:	d5fb      	bpl.n	800a48a <_printf_i+0x1c2>
 800a492:	8019      	strh	r1, [r3, #0]
 800a494:	2300      	movs	r3, #0
 800a496:	4615      	mov	r5, r2
 800a498:	6123      	str	r3, [r4, #16]
 800a49a:	e7bc      	b.n	800a416 <_printf_i+0x14e>
 800a49c:	682b      	ldr	r3, [r5, #0]
 800a49e:	2100      	movs	r1, #0
 800a4a0:	1d1a      	adds	r2, r3, #4
 800a4a2:	602a      	str	r2, [r5, #0]
 800a4a4:	681d      	ldr	r5, [r3, #0]
 800a4a6:	6862      	ldr	r2, [r4, #4]
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	f000 fad7 	bl	800aa5c <memchr>
 800a4ae:	b108      	cbz	r0, 800a4b4 <_printf_i+0x1ec>
 800a4b0:	1b40      	subs	r0, r0, r5
 800a4b2:	6060      	str	r0, [r4, #4]
 800a4b4:	6863      	ldr	r3, [r4, #4]
 800a4b6:	6123      	str	r3, [r4, #16]
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4be:	e7aa      	b.n	800a416 <_printf_i+0x14e>
 800a4c0:	462a      	mov	r2, r5
 800a4c2:	4649      	mov	r1, r9
 800a4c4:	4640      	mov	r0, r8
 800a4c6:	6923      	ldr	r3, [r4, #16]
 800a4c8:	47d0      	blx	sl
 800a4ca:	3001      	adds	r0, #1
 800a4cc:	d0ad      	beq.n	800a42a <_printf_i+0x162>
 800a4ce:	6823      	ldr	r3, [r4, #0]
 800a4d0:	079b      	lsls	r3, r3, #30
 800a4d2:	d413      	bmi.n	800a4fc <_printf_i+0x234>
 800a4d4:	68e0      	ldr	r0, [r4, #12]
 800a4d6:	9b03      	ldr	r3, [sp, #12]
 800a4d8:	4298      	cmp	r0, r3
 800a4da:	bfb8      	it	lt
 800a4dc:	4618      	movlt	r0, r3
 800a4de:	e7a6      	b.n	800a42e <_printf_i+0x166>
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	4632      	mov	r2, r6
 800a4e4:	4649      	mov	r1, r9
 800a4e6:	4640      	mov	r0, r8
 800a4e8:	47d0      	blx	sl
 800a4ea:	3001      	adds	r0, #1
 800a4ec:	d09d      	beq.n	800a42a <_printf_i+0x162>
 800a4ee:	3501      	adds	r5, #1
 800a4f0:	68e3      	ldr	r3, [r4, #12]
 800a4f2:	9903      	ldr	r1, [sp, #12]
 800a4f4:	1a5b      	subs	r3, r3, r1
 800a4f6:	42ab      	cmp	r3, r5
 800a4f8:	dcf2      	bgt.n	800a4e0 <_printf_i+0x218>
 800a4fa:	e7eb      	b.n	800a4d4 <_printf_i+0x20c>
 800a4fc:	2500      	movs	r5, #0
 800a4fe:	f104 0619 	add.w	r6, r4, #25
 800a502:	e7f5      	b.n	800a4f0 <_printf_i+0x228>
 800a504:	0800d522 	.word	0x0800d522
 800a508:	0800d533 	.word	0x0800d533

0800a50c <std>:
 800a50c:	2300      	movs	r3, #0
 800a50e:	b510      	push	{r4, lr}
 800a510:	4604      	mov	r4, r0
 800a512:	e9c0 3300 	strd	r3, r3, [r0]
 800a516:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a51a:	6083      	str	r3, [r0, #8]
 800a51c:	8181      	strh	r1, [r0, #12]
 800a51e:	6643      	str	r3, [r0, #100]	; 0x64
 800a520:	81c2      	strh	r2, [r0, #14]
 800a522:	6183      	str	r3, [r0, #24]
 800a524:	4619      	mov	r1, r3
 800a526:	2208      	movs	r2, #8
 800a528:	305c      	adds	r0, #92	; 0x5c
 800a52a:	f000 fa07 	bl	800a93c <memset>
 800a52e:	4b05      	ldr	r3, [pc, #20]	; (800a544 <std+0x38>)
 800a530:	6224      	str	r4, [r4, #32]
 800a532:	6263      	str	r3, [r4, #36]	; 0x24
 800a534:	4b04      	ldr	r3, [pc, #16]	; (800a548 <std+0x3c>)
 800a536:	62a3      	str	r3, [r4, #40]	; 0x28
 800a538:	4b04      	ldr	r3, [pc, #16]	; (800a54c <std+0x40>)
 800a53a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a53c:	4b04      	ldr	r3, [pc, #16]	; (800a550 <std+0x44>)
 800a53e:	6323      	str	r3, [r4, #48]	; 0x30
 800a540:	bd10      	pop	{r4, pc}
 800a542:	bf00      	nop
 800a544:	0800a78d 	.word	0x0800a78d
 800a548:	0800a7af 	.word	0x0800a7af
 800a54c:	0800a7e7 	.word	0x0800a7e7
 800a550:	0800a80b 	.word	0x0800a80b

0800a554 <stdio_exit_handler>:
 800a554:	4a02      	ldr	r2, [pc, #8]	; (800a560 <stdio_exit_handler+0xc>)
 800a556:	4903      	ldr	r1, [pc, #12]	; (800a564 <stdio_exit_handler+0x10>)
 800a558:	4803      	ldr	r0, [pc, #12]	; (800a568 <stdio_exit_handler+0x14>)
 800a55a:	f000 b869 	b.w	800a630 <_fwalk_sglue>
 800a55e:	bf00      	nop
 800a560:	2000003c 	.word	0x2000003c
 800a564:	0800cd59 	.word	0x0800cd59
 800a568:	200001b4 	.word	0x200001b4

0800a56c <cleanup_stdio>:
 800a56c:	6841      	ldr	r1, [r0, #4]
 800a56e:	4b0c      	ldr	r3, [pc, #48]	; (800a5a0 <cleanup_stdio+0x34>)
 800a570:	b510      	push	{r4, lr}
 800a572:	4299      	cmp	r1, r3
 800a574:	4604      	mov	r4, r0
 800a576:	d001      	beq.n	800a57c <cleanup_stdio+0x10>
 800a578:	f002 fbee 	bl	800cd58 <_fflush_r>
 800a57c:	68a1      	ldr	r1, [r4, #8]
 800a57e:	4b09      	ldr	r3, [pc, #36]	; (800a5a4 <cleanup_stdio+0x38>)
 800a580:	4299      	cmp	r1, r3
 800a582:	d002      	beq.n	800a58a <cleanup_stdio+0x1e>
 800a584:	4620      	mov	r0, r4
 800a586:	f002 fbe7 	bl	800cd58 <_fflush_r>
 800a58a:	68e1      	ldr	r1, [r4, #12]
 800a58c:	4b06      	ldr	r3, [pc, #24]	; (800a5a8 <cleanup_stdio+0x3c>)
 800a58e:	4299      	cmp	r1, r3
 800a590:	d004      	beq.n	800a59c <cleanup_stdio+0x30>
 800a592:	4620      	mov	r0, r4
 800a594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a598:	f002 bbde 	b.w	800cd58 <_fflush_r>
 800a59c:	bd10      	pop	{r4, pc}
 800a59e:	bf00      	nop
 800a5a0:	200007c8 	.word	0x200007c8
 800a5a4:	20000830 	.word	0x20000830
 800a5a8:	20000898 	.word	0x20000898

0800a5ac <global_stdio_init.part.0>:
 800a5ac:	b510      	push	{r4, lr}
 800a5ae:	4b0b      	ldr	r3, [pc, #44]	; (800a5dc <global_stdio_init.part.0+0x30>)
 800a5b0:	4c0b      	ldr	r4, [pc, #44]	; (800a5e0 <global_stdio_init.part.0+0x34>)
 800a5b2:	4a0c      	ldr	r2, [pc, #48]	; (800a5e4 <global_stdio_init.part.0+0x38>)
 800a5b4:	4620      	mov	r0, r4
 800a5b6:	601a      	str	r2, [r3, #0]
 800a5b8:	2104      	movs	r1, #4
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f7ff ffa6 	bl	800a50c <std>
 800a5c0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	2109      	movs	r1, #9
 800a5c8:	f7ff ffa0 	bl	800a50c <std>
 800a5cc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a5d0:	2202      	movs	r2, #2
 800a5d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5d6:	2112      	movs	r1, #18
 800a5d8:	f7ff bf98 	b.w	800a50c <std>
 800a5dc:	20000900 	.word	0x20000900
 800a5e0:	200007c8 	.word	0x200007c8
 800a5e4:	0800a555 	.word	0x0800a555

0800a5e8 <__sfp_lock_acquire>:
 800a5e8:	4801      	ldr	r0, [pc, #4]	; (800a5f0 <__sfp_lock_acquire+0x8>)
 800a5ea:	f000 ba35 	b.w	800aa58 <__retarget_lock_acquire_recursive>
 800a5ee:	bf00      	nop
 800a5f0:	20000909 	.word	0x20000909

0800a5f4 <__sfp_lock_release>:
 800a5f4:	4801      	ldr	r0, [pc, #4]	; (800a5fc <__sfp_lock_release+0x8>)
 800a5f6:	f000 ba30 	b.w	800aa5a <__retarget_lock_release_recursive>
 800a5fa:	bf00      	nop
 800a5fc:	20000909 	.word	0x20000909

0800a600 <__sinit>:
 800a600:	b510      	push	{r4, lr}
 800a602:	4604      	mov	r4, r0
 800a604:	f7ff fff0 	bl	800a5e8 <__sfp_lock_acquire>
 800a608:	6a23      	ldr	r3, [r4, #32]
 800a60a:	b11b      	cbz	r3, 800a614 <__sinit+0x14>
 800a60c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a610:	f7ff bff0 	b.w	800a5f4 <__sfp_lock_release>
 800a614:	4b04      	ldr	r3, [pc, #16]	; (800a628 <__sinit+0x28>)
 800a616:	6223      	str	r3, [r4, #32]
 800a618:	4b04      	ldr	r3, [pc, #16]	; (800a62c <__sinit+0x2c>)
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d1f5      	bne.n	800a60c <__sinit+0xc>
 800a620:	f7ff ffc4 	bl	800a5ac <global_stdio_init.part.0>
 800a624:	e7f2      	b.n	800a60c <__sinit+0xc>
 800a626:	bf00      	nop
 800a628:	0800a56d 	.word	0x0800a56d
 800a62c:	20000900 	.word	0x20000900

0800a630 <_fwalk_sglue>:
 800a630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a634:	4607      	mov	r7, r0
 800a636:	4688      	mov	r8, r1
 800a638:	4614      	mov	r4, r2
 800a63a:	2600      	movs	r6, #0
 800a63c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a640:	f1b9 0901 	subs.w	r9, r9, #1
 800a644:	d505      	bpl.n	800a652 <_fwalk_sglue+0x22>
 800a646:	6824      	ldr	r4, [r4, #0]
 800a648:	2c00      	cmp	r4, #0
 800a64a:	d1f7      	bne.n	800a63c <_fwalk_sglue+0xc>
 800a64c:	4630      	mov	r0, r6
 800a64e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a652:	89ab      	ldrh	r3, [r5, #12]
 800a654:	2b01      	cmp	r3, #1
 800a656:	d907      	bls.n	800a668 <_fwalk_sglue+0x38>
 800a658:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a65c:	3301      	adds	r3, #1
 800a65e:	d003      	beq.n	800a668 <_fwalk_sglue+0x38>
 800a660:	4629      	mov	r1, r5
 800a662:	4638      	mov	r0, r7
 800a664:	47c0      	blx	r8
 800a666:	4306      	orrs	r6, r0
 800a668:	3568      	adds	r5, #104	; 0x68
 800a66a:	e7e9      	b.n	800a640 <_fwalk_sglue+0x10>

0800a66c <_puts_r>:
 800a66c:	6a03      	ldr	r3, [r0, #32]
 800a66e:	b570      	push	{r4, r5, r6, lr}
 800a670:	4605      	mov	r5, r0
 800a672:	460e      	mov	r6, r1
 800a674:	6884      	ldr	r4, [r0, #8]
 800a676:	b90b      	cbnz	r3, 800a67c <_puts_r+0x10>
 800a678:	f7ff ffc2 	bl	800a600 <__sinit>
 800a67c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a67e:	07db      	lsls	r3, r3, #31
 800a680:	d405      	bmi.n	800a68e <_puts_r+0x22>
 800a682:	89a3      	ldrh	r3, [r4, #12]
 800a684:	0598      	lsls	r0, r3, #22
 800a686:	d402      	bmi.n	800a68e <_puts_r+0x22>
 800a688:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a68a:	f000 f9e5 	bl	800aa58 <__retarget_lock_acquire_recursive>
 800a68e:	89a3      	ldrh	r3, [r4, #12]
 800a690:	0719      	lsls	r1, r3, #28
 800a692:	d513      	bpl.n	800a6bc <_puts_r+0x50>
 800a694:	6923      	ldr	r3, [r4, #16]
 800a696:	b18b      	cbz	r3, 800a6bc <_puts_r+0x50>
 800a698:	3e01      	subs	r6, #1
 800a69a:	68a3      	ldr	r3, [r4, #8]
 800a69c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a6a0:	3b01      	subs	r3, #1
 800a6a2:	60a3      	str	r3, [r4, #8]
 800a6a4:	b9e9      	cbnz	r1, 800a6e2 <_puts_r+0x76>
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	da2e      	bge.n	800a708 <_puts_r+0x9c>
 800a6aa:	4622      	mov	r2, r4
 800a6ac:	210a      	movs	r1, #10
 800a6ae:	4628      	mov	r0, r5
 800a6b0:	f000 f8af 	bl	800a812 <__swbuf_r>
 800a6b4:	3001      	adds	r0, #1
 800a6b6:	d007      	beq.n	800a6c8 <_puts_r+0x5c>
 800a6b8:	250a      	movs	r5, #10
 800a6ba:	e007      	b.n	800a6cc <_puts_r+0x60>
 800a6bc:	4621      	mov	r1, r4
 800a6be:	4628      	mov	r0, r5
 800a6c0:	f000 f8e4 	bl	800a88c <__swsetup_r>
 800a6c4:	2800      	cmp	r0, #0
 800a6c6:	d0e7      	beq.n	800a698 <_puts_r+0x2c>
 800a6c8:	f04f 35ff 	mov.w	r5, #4294967295
 800a6cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6ce:	07da      	lsls	r2, r3, #31
 800a6d0:	d405      	bmi.n	800a6de <_puts_r+0x72>
 800a6d2:	89a3      	ldrh	r3, [r4, #12]
 800a6d4:	059b      	lsls	r3, r3, #22
 800a6d6:	d402      	bmi.n	800a6de <_puts_r+0x72>
 800a6d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6da:	f000 f9be 	bl	800aa5a <__retarget_lock_release_recursive>
 800a6de:	4628      	mov	r0, r5
 800a6e0:	bd70      	pop	{r4, r5, r6, pc}
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	da04      	bge.n	800a6f0 <_puts_r+0x84>
 800a6e6:	69a2      	ldr	r2, [r4, #24]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	dc06      	bgt.n	800a6fa <_puts_r+0x8e>
 800a6ec:	290a      	cmp	r1, #10
 800a6ee:	d004      	beq.n	800a6fa <_puts_r+0x8e>
 800a6f0:	6823      	ldr	r3, [r4, #0]
 800a6f2:	1c5a      	adds	r2, r3, #1
 800a6f4:	6022      	str	r2, [r4, #0]
 800a6f6:	7019      	strb	r1, [r3, #0]
 800a6f8:	e7cf      	b.n	800a69a <_puts_r+0x2e>
 800a6fa:	4622      	mov	r2, r4
 800a6fc:	4628      	mov	r0, r5
 800a6fe:	f000 f888 	bl	800a812 <__swbuf_r>
 800a702:	3001      	adds	r0, #1
 800a704:	d1c9      	bne.n	800a69a <_puts_r+0x2e>
 800a706:	e7df      	b.n	800a6c8 <_puts_r+0x5c>
 800a708:	250a      	movs	r5, #10
 800a70a:	6823      	ldr	r3, [r4, #0]
 800a70c:	1c5a      	adds	r2, r3, #1
 800a70e:	6022      	str	r2, [r4, #0]
 800a710:	701d      	strb	r5, [r3, #0]
 800a712:	e7db      	b.n	800a6cc <_puts_r+0x60>

0800a714 <puts>:
 800a714:	4b02      	ldr	r3, [pc, #8]	; (800a720 <puts+0xc>)
 800a716:	4601      	mov	r1, r0
 800a718:	6818      	ldr	r0, [r3, #0]
 800a71a:	f7ff bfa7 	b.w	800a66c <_puts_r>
 800a71e:	bf00      	nop
 800a720:	20000200 	.word	0x20000200

0800a724 <sniprintf>:
 800a724:	b40c      	push	{r2, r3}
 800a726:	b530      	push	{r4, r5, lr}
 800a728:	4b17      	ldr	r3, [pc, #92]	; (800a788 <sniprintf+0x64>)
 800a72a:	1e0c      	subs	r4, r1, #0
 800a72c:	681d      	ldr	r5, [r3, #0]
 800a72e:	b09d      	sub	sp, #116	; 0x74
 800a730:	da08      	bge.n	800a744 <sniprintf+0x20>
 800a732:	238b      	movs	r3, #139	; 0x8b
 800a734:	f04f 30ff 	mov.w	r0, #4294967295
 800a738:	602b      	str	r3, [r5, #0]
 800a73a:	b01d      	add	sp, #116	; 0x74
 800a73c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a740:	b002      	add	sp, #8
 800a742:	4770      	bx	lr
 800a744:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a748:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a74c:	bf0c      	ite	eq
 800a74e:	4623      	moveq	r3, r4
 800a750:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a754:	9304      	str	r3, [sp, #16]
 800a756:	9307      	str	r3, [sp, #28]
 800a758:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a75c:	9002      	str	r0, [sp, #8]
 800a75e:	9006      	str	r0, [sp, #24]
 800a760:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a764:	4628      	mov	r0, r5
 800a766:	ab21      	add	r3, sp, #132	; 0x84
 800a768:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a76a:	a902      	add	r1, sp, #8
 800a76c:	9301      	str	r3, [sp, #4]
 800a76e:	f002 f973 	bl	800ca58 <_svfiprintf_r>
 800a772:	1c43      	adds	r3, r0, #1
 800a774:	bfbc      	itt	lt
 800a776:	238b      	movlt	r3, #139	; 0x8b
 800a778:	602b      	strlt	r3, [r5, #0]
 800a77a:	2c00      	cmp	r4, #0
 800a77c:	d0dd      	beq.n	800a73a <sniprintf+0x16>
 800a77e:	2200      	movs	r2, #0
 800a780:	9b02      	ldr	r3, [sp, #8]
 800a782:	701a      	strb	r2, [r3, #0]
 800a784:	e7d9      	b.n	800a73a <sniprintf+0x16>
 800a786:	bf00      	nop
 800a788:	20000200 	.word	0x20000200

0800a78c <__sread>:
 800a78c:	b510      	push	{r4, lr}
 800a78e:	460c      	mov	r4, r1
 800a790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a794:	f000 f912 	bl	800a9bc <_read_r>
 800a798:	2800      	cmp	r0, #0
 800a79a:	bfab      	itete	ge
 800a79c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a79e:	89a3      	ldrhlt	r3, [r4, #12]
 800a7a0:	181b      	addge	r3, r3, r0
 800a7a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a7a6:	bfac      	ite	ge
 800a7a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800a7aa:	81a3      	strhlt	r3, [r4, #12]
 800a7ac:	bd10      	pop	{r4, pc}

0800a7ae <__swrite>:
 800a7ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7b2:	461f      	mov	r7, r3
 800a7b4:	898b      	ldrh	r3, [r1, #12]
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	05db      	lsls	r3, r3, #23
 800a7ba:	460c      	mov	r4, r1
 800a7bc:	4616      	mov	r6, r2
 800a7be:	d505      	bpl.n	800a7cc <__swrite+0x1e>
 800a7c0:	2302      	movs	r3, #2
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7c8:	f000 f8e6 	bl	800a998 <_lseek_r>
 800a7cc:	89a3      	ldrh	r3, [r4, #12]
 800a7ce:	4632      	mov	r2, r6
 800a7d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a7d4:	81a3      	strh	r3, [r4, #12]
 800a7d6:	4628      	mov	r0, r5
 800a7d8:	463b      	mov	r3, r7
 800a7da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7e2:	f000 b8fd 	b.w	800a9e0 <_write_r>

0800a7e6 <__sseek>:
 800a7e6:	b510      	push	{r4, lr}
 800a7e8:	460c      	mov	r4, r1
 800a7ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7ee:	f000 f8d3 	bl	800a998 <_lseek_r>
 800a7f2:	1c43      	adds	r3, r0, #1
 800a7f4:	89a3      	ldrh	r3, [r4, #12]
 800a7f6:	bf15      	itete	ne
 800a7f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800a7fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a7fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a802:	81a3      	strheq	r3, [r4, #12]
 800a804:	bf18      	it	ne
 800a806:	81a3      	strhne	r3, [r4, #12]
 800a808:	bd10      	pop	{r4, pc}

0800a80a <__sclose>:
 800a80a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a80e:	f000 b8b3 	b.w	800a978 <_close_r>

0800a812 <__swbuf_r>:
 800a812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a814:	460e      	mov	r6, r1
 800a816:	4614      	mov	r4, r2
 800a818:	4605      	mov	r5, r0
 800a81a:	b118      	cbz	r0, 800a824 <__swbuf_r+0x12>
 800a81c:	6a03      	ldr	r3, [r0, #32]
 800a81e:	b90b      	cbnz	r3, 800a824 <__swbuf_r+0x12>
 800a820:	f7ff feee 	bl	800a600 <__sinit>
 800a824:	69a3      	ldr	r3, [r4, #24]
 800a826:	60a3      	str	r3, [r4, #8]
 800a828:	89a3      	ldrh	r3, [r4, #12]
 800a82a:	071a      	lsls	r2, r3, #28
 800a82c:	d525      	bpl.n	800a87a <__swbuf_r+0x68>
 800a82e:	6923      	ldr	r3, [r4, #16]
 800a830:	b31b      	cbz	r3, 800a87a <__swbuf_r+0x68>
 800a832:	6823      	ldr	r3, [r4, #0]
 800a834:	6922      	ldr	r2, [r4, #16]
 800a836:	b2f6      	uxtb	r6, r6
 800a838:	1a98      	subs	r0, r3, r2
 800a83a:	6963      	ldr	r3, [r4, #20]
 800a83c:	4637      	mov	r7, r6
 800a83e:	4283      	cmp	r3, r0
 800a840:	dc04      	bgt.n	800a84c <__swbuf_r+0x3a>
 800a842:	4621      	mov	r1, r4
 800a844:	4628      	mov	r0, r5
 800a846:	f002 fa87 	bl	800cd58 <_fflush_r>
 800a84a:	b9e0      	cbnz	r0, 800a886 <__swbuf_r+0x74>
 800a84c:	68a3      	ldr	r3, [r4, #8]
 800a84e:	3b01      	subs	r3, #1
 800a850:	60a3      	str	r3, [r4, #8]
 800a852:	6823      	ldr	r3, [r4, #0]
 800a854:	1c5a      	adds	r2, r3, #1
 800a856:	6022      	str	r2, [r4, #0]
 800a858:	701e      	strb	r6, [r3, #0]
 800a85a:	6962      	ldr	r2, [r4, #20]
 800a85c:	1c43      	adds	r3, r0, #1
 800a85e:	429a      	cmp	r2, r3
 800a860:	d004      	beq.n	800a86c <__swbuf_r+0x5a>
 800a862:	89a3      	ldrh	r3, [r4, #12]
 800a864:	07db      	lsls	r3, r3, #31
 800a866:	d506      	bpl.n	800a876 <__swbuf_r+0x64>
 800a868:	2e0a      	cmp	r6, #10
 800a86a:	d104      	bne.n	800a876 <__swbuf_r+0x64>
 800a86c:	4621      	mov	r1, r4
 800a86e:	4628      	mov	r0, r5
 800a870:	f002 fa72 	bl	800cd58 <_fflush_r>
 800a874:	b938      	cbnz	r0, 800a886 <__swbuf_r+0x74>
 800a876:	4638      	mov	r0, r7
 800a878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a87a:	4621      	mov	r1, r4
 800a87c:	4628      	mov	r0, r5
 800a87e:	f000 f805 	bl	800a88c <__swsetup_r>
 800a882:	2800      	cmp	r0, #0
 800a884:	d0d5      	beq.n	800a832 <__swbuf_r+0x20>
 800a886:	f04f 37ff 	mov.w	r7, #4294967295
 800a88a:	e7f4      	b.n	800a876 <__swbuf_r+0x64>

0800a88c <__swsetup_r>:
 800a88c:	b538      	push	{r3, r4, r5, lr}
 800a88e:	4b2a      	ldr	r3, [pc, #168]	; (800a938 <__swsetup_r+0xac>)
 800a890:	4605      	mov	r5, r0
 800a892:	6818      	ldr	r0, [r3, #0]
 800a894:	460c      	mov	r4, r1
 800a896:	b118      	cbz	r0, 800a8a0 <__swsetup_r+0x14>
 800a898:	6a03      	ldr	r3, [r0, #32]
 800a89a:	b90b      	cbnz	r3, 800a8a0 <__swsetup_r+0x14>
 800a89c:	f7ff feb0 	bl	800a600 <__sinit>
 800a8a0:	89a3      	ldrh	r3, [r4, #12]
 800a8a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a8a6:	0718      	lsls	r0, r3, #28
 800a8a8:	d422      	bmi.n	800a8f0 <__swsetup_r+0x64>
 800a8aa:	06d9      	lsls	r1, r3, #27
 800a8ac:	d407      	bmi.n	800a8be <__swsetup_r+0x32>
 800a8ae:	2309      	movs	r3, #9
 800a8b0:	602b      	str	r3, [r5, #0]
 800a8b2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a8b6:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ba:	81a3      	strh	r3, [r4, #12]
 800a8bc:	e034      	b.n	800a928 <__swsetup_r+0x9c>
 800a8be:	0758      	lsls	r0, r3, #29
 800a8c0:	d512      	bpl.n	800a8e8 <__swsetup_r+0x5c>
 800a8c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8c4:	b141      	cbz	r1, 800a8d8 <__swsetup_r+0x4c>
 800a8c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a8ca:	4299      	cmp	r1, r3
 800a8cc:	d002      	beq.n	800a8d4 <__swsetup_r+0x48>
 800a8ce:	4628      	mov	r0, r5
 800a8d0:	f000 ff56 	bl	800b780 <_free_r>
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	6363      	str	r3, [r4, #52]	; 0x34
 800a8d8:	89a3      	ldrh	r3, [r4, #12]
 800a8da:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a8de:	81a3      	strh	r3, [r4, #12]
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	6063      	str	r3, [r4, #4]
 800a8e4:	6923      	ldr	r3, [r4, #16]
 800a8e6:	6023      	str	r3, [r4, #0]
 800a8e8:	89a3      	ldrh	r3, [r4, #12]
 800a8ea:	f043 0308 	orr.w	r3, r3, #8
 800a8ee:	81a3      	strh	r3, [r4, #12]
 800a8f0:	6923      	ldr	r3, [r4, #16]
 800a8f2:	b94b      	cbnz	r3, 800a908 <__swsetup_r+0x7c>
 800a8f4:	89a3      	ldrh	r3, [r4, #12]
 800a8f6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a8fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8fe:	d003      	beq.n	800a908 <__swsetup_r+0x7c>
 800a900:	4621      	mov	r1, r4
 800a902:	4628      	mov	r0, r5
 800a904:	f002 fa75 	bl	800cdf2 <__smakebuf_r>
 800a908:	89a0      	ldrh	r0, [r4, #12]
 800a90a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a90e:	f010 0301 	ands.w	r3, r0, #1
 800a912:	d00a      	beq.n	800a92a <__swsetup_r+0x9e>
 800a914:	2300      	movs	r3, #0
 800a916:	60a3      	str	r3, [r4, #8]
 800a918:	6963      	ldr	r3, [r4, #20]
 800a91a:	425b      	negs	r3, r3
 800a91c:	61a3      	str	r3, [r4, #24]
 800a91e:	6923      	ldr	r3, [r4, #16]
 800a920:	b943      	cbnz	r3, 800a934 <__swsetup_r+0xa8>
 800a922:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a926:	d1c4      	bne.n	800a8b2 <__swsetup_r+0x26>
 800a928:	bd38      	pop	{r3, r4, r5, pc}
 800a92a:	0781      	lsls	r1, r0, #30
 800a92c:	bf58      	it	pl
 800a92e:	6963      	ldrpl	r3, [r4, #20]
 800a930:	60a3      	str	r3, [r4, #8]
 800a932:	e7f4      	b.n	800a91e <__swsetup_r+0x92>
 800a934:	2000      	movs	r0, #0
 800a936:	e7f7      	b.n	800a928 <__swsetup_r+0x9c>
 800a938:	20000200 	.word	0x20000200

0800a93c <memset>:
 800a93c:	4603      	mov	r3, r0
 800a93e:	4402      	add	r2, r0
 800a940:	4293      	cmp	r3, r2
 800a942:	d100      	bne.n	800a946 <memset+0xa>
 800a944:	4770      	bx	lr
 800a946:	f803 1b01 	strb.w	r1, [r3], #1
 800a94a:	e7f9      	b.n	800a940 <memset+0x4>

0800a94c <strncmp>:
 800a94c:	b510      	push	{r4, lr}
 800a94e:	b16a      	cbz	r2, 800a96c <strncmp+0x20>
 800a950:	3901      	subs	r1, #1
 800a952:	1884      	adds	r4, r0, r2
 800a954:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a958:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a95c:	429a      	cmp	r2, r3
 800a95e:	d103      	bne.n	800a968 <strncmp+0x1c>
 800a960:	42a0      	cmp	r0, r4
 800a962:	d001      	beq.n	800a968 <strncmp+0x1c>
 800a964:	2a00      	cmp	r2, #0
 800a966:	d1f5      	bne.n	800a954 <strncmp+0x8>
 800a968:	1ad0      	subs	r0, r2, r3
 800a96a:	bd10      	pop	{r4, pc}
 800a96c:	4610      	mov	r0, r2
 800a96e:	e7fc      	b.n	800a96a <strncmp+0x1e>

0800a970 <_localeconv_r>:
 800a970:	4800      	ldr	r0, [pc, #0]	; (800a974 <_localeconv_r+0x4>)
 800a972:	4770      	bx	lr
 800a974:	20000138 	.word	0x20000138

0800a978 <_close_r>:
 800a978:	b538      	push	{r3, r4, r5, lr}
 800a97a:	2300      	movs	r3, #0
 800a97c:	4d05      	ldr	r5, [pc, #20]	; (800a994 <_close_r+0x1c>)
 800a97e:	4604      	mov	r4, r0
 800a980:	4608      	mov	r0, r1
 800a982:	602b      	str	r3, [r5, #0]
 800a984:	f7f7 fda8 	bl	80024d8 <_close>
 800a988:	1c43      	adds	r3, r0, #1
 800a98a:	d102      	bne.n	800a992 <_close_r+0x1a>
 800a98c:	682b      	ldr	r3, [r5, #0]
 800a98e:	b103      	cbz	r3, 800a992 <_close_r+0x1a>
 800a990:	6023      	str	r3, [r4, #0]
 800a992:	bd38      	pop	{r3, r4, r5, pc}
 800a994:	20000904 	.word	0x20000904

0800a998 <_lseek_r>:
 800a998:	b538      	push	{r3, r4, r5, lr}
 800a99a:	4604      	mov	r4, r0
 800a99c:	4608      	mov	r0, r1
 800a99e:	4611      	mov	r1, r2
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	4d05      	ldr	r5, [pc, #20]	; (800a9b8 <_lseek_r+0x20>)
 800a9a4:	602a      	str	r2, [r5, #0]
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	f7f7 fdba 	bl	8002520 <_lseek>
 800a9ac:	1c43      	adds	r3, r0, #1
 800a9ae:	d102      	bne.n	800a9b6 <_lseek_r+0x1e>
 800a9b0:	682b      	ldr	r3, [r5, #0]
 800a9b2:	b103      	cbz	r3, 800a9b6 <_lseek_r+0x1e>
 800a9b4:	6023      	str	r3, [r4, #0]
 800a9b6:	bd38      	pop	{r3, r4, r5, pc}
 800a9b8:	20000904 	.word	0x20000904

0800a9bc <_read_r>:
 800a9bc:	b538      	push	{r3, r4, r5, lr}
 800a9be:	4604      	mov	r4, r0
 800a9c0:	4608      	mov	r0, r1
 800a9c2:	4611      	mov	r1, r2
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	4d05      	ldr	r5, [pc, #20]	; (800a9dc <_read_r+0x20>)
 800a9c8:	602a      	str	r2, [r5, #0]
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	f7f7 fd4b 	bl	8002466 <_read>
 800a9d0:	1c43      	adds	r3, r0, #1
 800a9d2:	d102      	bne.n	800a9da <_read_r+0x1e>
 800a9d4:	682b      	ldr	r3, [r5, #0]
 800a9d6:	b103      	cbz	r3, 800a9da <_read_r+0x1e>
 800a9d8:	6023      	str	r3, [r4, #0]
 800a9da:	bd38      	pop	{r3, r4, r5, pc}
 800a9dc:	20000904 	.word	0x20000904

0800a9e0 <_write_r>:
 800a9e0:	b538      	push	{r3, r4, r5, lr}
 800a9e2:	4604      	mov	r4, r0
 800a9e4:	4608      	mov	r0, r1
 800a9e6:	4611      	mov	r1, r2
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	4d05      	ldr	r5, [pc, #20]	; (800aa00 <_write_r+0x20>)
 800a9ec:	602a      	str	r2, [r5, #0]
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	f7f7 fd56 	bl	80024a0 <_write>
 800a9f4:	1c43      	adds	r3, r0, #1
 800a9f6:	d102      	bne.n	800a9fe <_write_r+0x1e>
 800a9f8:	682b      	ldr	r3, [r5, #0]
 800a9fa:	b103      	cbz	r3, 800a9fe <_write_r+0x1e>
 800a9fc:	6023      	str	r3, [r4, #0]
 800a9fe:	bd38      	pop	{r3, r4, r5, pc}
 800aa00:	20000904 	.word	0x20000904

0800aa04 <__errno>:
 800aa04:	4b01      	ldr	r3, [pc, #4]	; (800aa0c <__errno+0x8>)
 800aa06:	6818      	ldr	r0, [r3, #0]
 800aa08:	4770      	bx	lr
 800aa0a:	bf00      	nop
 800aa0c:	20000200 	.word	0x20000200

0800aa10 <__libc_init_array>:
 800aa10:	b570      	push	{r4, r5, r6, lr}
 800aa12:	2600      	movs	r6, #0
 800aa14:	4d0c      	ldr	r5, [pc, #48]	; (800aa48 <__libc_init_array+0x38>)
 800aa16:	4c0d      	ldr	r4, [pc, #52]	; (800aa4c <__libc_init_array+0x3c>)
 800aa18:	1b64      	subs	r4, r4, r5
 800aa1a:	10a4      	asrs	r4, r4, #2
 800aa1c:	42a6      	cmp	r6, r4
 800aa1e:	d109      	bne.n	800aa34 <__libc_init_array+0x24>
 800aa20:	f002 fc78 	bl	800d314 <_init>
 800aa24:	2600      	movs	r6, #0
 800aa26:	4d0a      	ldr	r5, [pc, #40]	; (800aa50 <__libc_init_array+0x40>)
 800aa28:	4c0a      	ldr	r4, [pc, #40]	; (800aa54 <__libc_init_array+0x44>)
 800aa2a:	1b64      	subs	r4, r4, r5
 800aa2c:	10a4      	asrs	r4, r4, #2
 800aa2e:	42a6      	cmp	r6, r4
 800aa30:	d105      	bne.n	800aa3e <__libc_init_array+0x2e>
 800aa32:	bd70      	pop	{r4, r5, r6, pc}
 800aa34:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa38:	4798      	blx	r3
 800aa3a:	3601      	adds	r6, #1
 800aa3c:	e7ee      	b.n	800aa1c <__libc_init_array+0xc>
 800aa3e:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa42:	4798      	blx	r3
 800aa44:	3601      	adds	r6, #1
 800aa46:	e7f2      	b.n	800aa2e <__libc_init_array+0x1e>
 800aa48:	0800d8e4 	.word	0x0800d8e4
 800aa4c:	0800d8e4 	.word	0x0800d8e4
 800aa50:	0800d8e4 	.word	0x0800d8e4
 800aa54:	0800d8e8 	.word	0x0800d8e8

0800aa58 <__retarget_lock_acquire_recursive>:
 800aa58:	4770      	bx	lr

0800aa5a <__retarget_lock_release_recursive>:
 800aa5a:	4770      	bx	lr

0800aa5c <memchr>:
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	b510      	push	{r4, lr}
 800aa60:	b2c9      	uxtb	r1, r1
 800aa62:	4402      	add	r2, r0
 800aa64:	4293      	cmp	r3, r2
 800aa66:	4618      	mov	r0, r3
 800aa68:	d101      	bne.n	800aa6e <memchr+0x12>
 800aa6a:	2000      	movs	r0, #0
 800aa6c:	e003      	b.n	800aa76 <memchr+0x1a>
 800aa6e:	7804      	ldrb	r4, [r0, #0]
 800aa70:	3301      	adds	r3, #1
 800aa72:	428c      	cmp	r4, r1
 800aa74:	d1f6      	bne.n	800aa64 <memchr+0x8>
 800aa76:	bd10      	pop	{r4, pc}

0800aa78 <memcpy>:
 800aa78:	440a      	add	r2, r1
 800aa7a:	4291      	cmp	r1, r2
 800aa7c:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa80:	d100      	bne.n	800aa84 <memcpy+0xc>
 800aa82:	4770      	bx	lr
 800aa84:	b510      	push	{r4, lr}
 800aa86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa8a:	4291      	cmp	r1, r2
 800aa8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa90:	d1f9      	bne.n	800aa86 <memcpy+0xe>
 800aa92:	bd10      	pop	{r4, pc}

0800aa94 <nan>:
 800aa94:	2000      	movs	r0, #0
 800aa96:	4901      	ldr	r1, [pc, #4]	; (800aa9c <nan+0x8>)
 800aa98:	4770      	bx	lr
 800aa9a:	bf00      	nop
 800aa9c:	7ff80000 	.word	0x7ff80000

0800aaa0 <quorem>:
 800aaa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa4:	6903      	ldr	r3, [r0, #16]
 800aaa6:	690c      	ldr	r4, [r1, #16]
 800aaa8:	4607      	mov	r7, r0
 800aaaa:	42a3      	cmp	r3, r4
 800aaac:	db7f      	blt.n	800abae <quorem+0x10e>
 800aaae:	3c01      	subs	r4, #1
 800aab0:	f100 0514 	add.w	r5, r0, #20
 800aab4:	f101 0814 	add.w	r8, r1, #20
 800aab8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aabc:	9301      	str	r3, [sp, #4]
 800aabe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aac2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aac6:	3301      	adds	r3, #1
 800aac8:	429a      	cmp	r2, r3
 800aaca:	fbb2 f6f3 	udiv	r6, r2, r3
 800aace:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800aad2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aad6:	d331      	bcc.n	800ab3c <quorem+0x9c>
 800aad8:	f04f 0e00 	mov.w	lr, #0
 800aadc:	4640      	mov	r0, r8
 800aade:	46ac      	mov	ip, r5
 800aae0:	46f2      	mov	sl, lr
 800aae2:	f850 2b04 	ldr.w	r2, [r0], #4
 800aae6:	b293      	uxth	r3, r2
 800aae8:	fb06 e303 	mla	r3, r6, r3, lr
 800aaec:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800aaf0:	0c1a      	lsrs	r2, r3, #16
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	fb06 220e 	mla	r2, r6, lr, r2
 800aaf8:	ebaa 0303 	sub.w	r3, sl, r3
 800aafc:	f8dc a000 	ldr.w	sl, [ip]
 800ab00:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ab04:	fa1f fa8a 	uxth.w	sl, sl
 800ab08:	4453      	add	r3, sl
 800ab0a:	f8dc a000 	ldr.w	sl, [ip]
 800ab0e:	b292      	uxth	r2, r2
 800ab10:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ab14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab18:	b29b      	uxth	r3, r3
 800ab1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab1e:	4581      	cmp	r9, r0
 800ab20:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ab24:	f84c 3b04 	str.w	r3, [ip], #4
 800ab28:	d2db      	bcs.n	800aae2 <quorem+0x42>
 800ab2a:	f855 300b 	ldr.w	r3, [r5, fp]
 800ab2e:	b92b      	cbnz	r3, 800ab3c <quorem+0x9c>
 800ab30:	9b01      	ldr	r3, [sp, #4]
 800ab32:	3b04      	subs	r3, #4
 800ab34:	429d      	cmp	r5, r3
 800ab36:	461a      	mov	r2, r3
 800ab38:	d32d      	bcc.n	800ab96 <quorem+0xf6>
 800ab3a:	613c      	str	r4, [r7, #16]
 800ab3c:	4638      	mov	r0, r7
 800ab3e:	f001 fd4b 	bl	800c5d8 <__mcmp>
 800ab42:	2800      	cmp	r0, #0
 800ab44:	db23      	blt.n	800ab8e <quorem+0xee>
 800ab46:	4629      	mov	r1, r5
 800ab48:	2000      	movs	r0, #0
 800ab4a:	3601      	adds	r6, #1
 800ab4c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ab50:	f8d1 c000 	ldr.w	ip, [r1]
 800ab54:	b293      	uxth	r3, r2
 800ab56:	1ac3      	subs	r3, r0, r3
 800ab58:	0c12      	lsrs	r2, r2, #16
 800ab5a:	fa1f f08c 	uxth.w	r0, ip
 800ab5e:	4403      	add	r3, r0
 800ab60:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ab64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab6e:	45c1      	cmp	r9, r8
 800ab70:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ab74:	f841 3b04 	str.w	r3, [r1], #4
 800ab78:	d2e8      	bcs.n	800ab4c <quorem+0xac>
 800ab7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab82:	b922      	cbnz	r2, 800ab8e <quorem+0xee>
 800ab84:	3b04      	subs	r3, #4
 800ab86:	429d      	cmp	r5, r3
 800ab88:	461a      	mov	r2, r3
 800ab8a:	d30a      	bcc.n	800aba2 <quorem+0x102>
 800ab8c:	613c      	str	r4, [r7, #16]
 800ab8e:	4630      	mov	r0, r6
 800ab90:	b003      	add	sp, #12
 800ab92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab96:	6812      	ldr	r2, [r2, #0]
 800ab98:	3b04      	subs	r3, #4
 800ab9a:	2a00      	cmp	r2, #0
 800ab9c:	d1cd      	bne.n	800ab3a <quorem+0x9a>
 800ab9e:	3c01      	subs	r4, #1
 800aba0:	e7c8      	b.n	800ab34 <quorem+0x94>
 800aba2:	6812      	ldr	r2, [r2, #0]
 800aba4:	3b04      	subs	r3, #4
 800aba6:	2a00      	cmp	r2, #0
 800aba8:	d1f0      	bne.n	800ab8c <quorem+0xec>
 800abaa:	3c01      	subs	r4, #1
 800abac:	e7eb      	b.n	800ab86 <quorem+0xe6>
 800abae:	2000      	movs	r0, #0
 800abb0:	e7ee      	b.n	800ab90 <quorem+0xf0>
 800abb2:	0000      	movs	r0, r0
 800abb4:	0000      	movs	r0, r0
	...

0800abb8 <_dtoa_r>:
 800abb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abbc:	4616      	mov	r6, r2
 800abbe:	461f      	mov	r7, r3
 800abc0:	69c4      	ldr	r4, [r0, #28]
 800abc2:	b099      	sub	sp, #100	; 0x64
 800abc4:	4605      	mov	r5, r0
 800abc6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800abca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800abce:	b974      	cbnz	r4, 800abee <_dtoa_r+0x36>
 800abd0:	2010      	movs	r0, #16
 800abd2:	f001 f977 	bl	800bec4 <malloc>
 800abd6:	4602      	mov	r2, r0
 800abd8:	61e8      	str	r0, [r5, #28]
 800abda:	b920      	cbnz	r0, 800abe6 <_dtoa_r+0x2e>
 800abdc:	21ef      	movs	r1, #239	; 0xef
 800abde:	4bac      	ldr	r3, [pc, #688]	; (800ae90 <_dtoa_r+0x2d8>)
 800abe0:	48ac      	ldr	r0, [pc, #688]	; (800ae94 <_dtoa_r+0x2dc>)
 800abe2:	f002 f98f 	bl	800cf04 <__assert_func>
 800abe6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abea:	6004      	str	r4, [r0, #0]
 800abec:	60c4      	str	r4, [r0, #12]
 800abee:	69eb      	ldr	r3, [r5, #28]
 800abf0:	6819      	ldr	r1, [r3, #0]
 800abf2:	b151      	cbz	r1, 800ac0a <_dtoa_r+0x52>
 800abf4:	685a      	ldr	r2, [r3, #4]
 800abf6:	2301      	movs	r3, #1
 800abf8:	4093      	lsls	r3, r2
 800abfa:	604a      	str	r2, [r1, #4]
 800abfc:	608b      	str	r3, [r1, #8]
 800abfe:	4628      	mov	r0, r5
 800ac00:	f001 fa66 	bl	800c0d0 <_Bfree>
 800ac04:	2200      	movs	r2, #0
 800ac06:	69eb      	ldr	r3, [r5, #28]
 800ac08:	601a      	str	r2, [r3, #0]
 800ac0a:	1e3b      	subs	r3, r7, #0
 800ac0c:	bfaf      	iteee	ge
 800ac0e:	2300      	movge	r3, #0
 800ac10:	2201      	movlt	r2, #1
 800ac12:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ac16:	9305      	strlt	r3, [sp, #20]
 800ac18:	bfa8      	it	ge
 800ac1a:	f8c8 3000 	strge.w	r3, [r8]
 800ac1e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800ac22:	4b9d      	ldr	r3, [pc, #628]	; (800ae98 <_dtoa_r+0x2e0>)
 800ac24:	bfb8      	it	lt
 800ac26:	f8c8 2000 	strlt.w	r2, [r8]
 800ac2a:	ea33 0309 	bics.w	r3, r3, r9
 800ac2e:	d119      	bne.n	800ac64 <_dtoa_r+0xac>
 800ac30:	f242 730f 	movw	r3, #9999	; 0x270f
 800ac34:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ac36:	6013      	str	r3, [r2, #0]
 800ac38:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac3c:	4333      	orrs	r3, r6
 800ac3e:	f000 8589 	beq.w	800b754 <_dtoa_r+0xb9c>
 800ac42:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ac44:	b953      	cbnz	r3, 800ac5c <_dtoa_r+0xa4>
 800ac46:	4b95      	ldr	r3, [pc, #596]	; (800ae9c <_dtoa_r+0x2e4>)
 800ac48:	e023      	b.n	800ac92 <_dtoa_r+0xda>
 800ac4a:	4b95      	ldr	r3, [pc, #596]	; (800aea0 <_dtoa_r+0x2e8>)
 800ac4c:	9303      	str	r3, [sp, #12]
 800ac4e:	3308      	adds	r3, #8
 800ac50:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ac52:	6013      	str	r3, [r2, #0]
 800ac54:	9803      	ldr	r0, [sp, #12]
 800ac56:	b019      	add	sp, #100	; 0x64
 800ac58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac5c:	4b8f      	ldr	r3, [pc, #572]	; (800ae9c <_dtoa_r+0x2e4>)
 800ac5e:	9303      	str	r3, [sp, #12]
 800ac60:	3303      	adds	r3, #3
 800ac62:	e7f5      	b.n	800ac50 <_dtoa_r+0x98>
 800ac64:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800ac68:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800ac6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ac70:	2200      	movs	r2, #0
 800ac72:	2300      	movs	r3, #0
 800ac74:	f7f5 fea2 	bl	80009bc <__aeabi_dcmpeq>
 800ac78:	4680      	mov	r8, r0
 800ac7a:	b160      	cbz	r0, 800ac96 <_dtoa_r+0xde>
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ac80:	6013      	str	r3, [r2, #0]
 800ac82:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	f000 8562 	beq.w	800b74e <_dtoa_r+0xb96>
 800ac8a:	4b86      	ldr	r3, [pc, #536]	; (800aea4 <_dtoa_r+0x2ec>)
 800ac8c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ac8e:	6013      	str	r3, [r2, #0]
 800ac90:	3b01      	subs	r3, #1
 800ac92:	9303      	str	r3, [sp, #12]
 800ac94:	e7de      	b.n	800ac54 <_dtoa_r+0x9c>
 800ac96:	ab16      	add	r3, sp, #88	; 0x58
 800ac98:	9301      	str	r3, [sp, #4]
 800ac9a:	ab17      	add	r3, sp, #92	; 0x5c
 800ac9c:	9300      	str	r3, [sp, #0]
 800ac9e:	4628      	mov	r0, r5
 800aca0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800aca4:	f001 fda8 	bl	800c7f8 <__d2b>
 800aca8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800acac:	4682      	mov	sl, r0
 800acae:	2c00      	cmp	r4, #0
 800acb0:	d07e      	beq.n	800adb0 <_dtoa_r+0x1f8>
 800acb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800acb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800acb8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800acbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acc0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800acc4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800acc8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800accc:	4619      	mov	r1, r3
 800acce:	2200      	movs	r2, #0
 800acd0:	4b75      	ldr	r3, [pc, #468]	; (800aea8 <_dtoa_r+0x2f0>)
 800acd2:	f7f5 fa53 	bl	800017c <__aeabi_dsub>
 800acd6:	a368      	add	r3, pc, #416	; (adr r3, 800ae78 <_dtoa_r+0x2c0>)
 800acd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acdc:	f7f5 fc06 	bl	80004ec <__aeabi_dmul>
 800ace0:	a367      	add	r3, pc, #412	; (adr r3, 800ae80 <_dtoa_r+0x2c8>)
 800ace2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace6:	f7f5 fa4b 	bl	8000180 <__adddf3>
 800acea:	4606      	mov	r6, r0
 800acec:	4620      	mov	r0, r4
 800acee:	460f      	mov	r7, r1
 800acf0:	f7f5 fb92 	bl	8000418 <__aeabi_i2d>
 800acf4:	a364      	add	r3, pc, #400	; (adr r3, 800ae88 <_dtoa_r+0x2d0>)
 800acf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acfa:	f7f5 fbf7 	bl	80004ec <__aeabi_dmul>
 800acfe:	4602      	mov	r2, r0
 800ad00:	460b      	mov	r3, r1
 800ad02:	4630      	mov	r0, r6
 800ad04:	4639      	mov	r1, r7
 800ad06:	f7f5 fa3b 	bl	8000180 <__adddf3>
 800ad0a:	4606      	mov	r6, r0
 800ad0c:	460f      	mov	r7, r1
 800ad0e:	f7f5 fe9d 	bl	8000a4c <__aeabi_d2iz>
 800ad12:	2200      	movs	r2, #0
 800ad14:	4683      	mov	fp, r0
 800ad16:	2300      	movs	r3, #0
 800ad18:	4630      	mov	r0, r6
 800ad1a:	4639      	mov	r1, r7
 800ad1c:	f7f5 fe58 	bl	80009d0 <__aeabi_dcmplt>
 800ad20:	b148      	cbz	r0, 800ad36 <_dtoa_r+0x17e>
 800ad22:	4658      	mov	r0, fp
 800ad24:	f7f5 fb78 	bl	8000418 <__aeabi_i2d>
 800ad28:	4632      	mov	r2, r6
 800ad2a:	463b      	mov	r3, r7
 800ad2c:	f7f5 fe46 	bl	80009bc <__aeabi_dcmpeq>
 800ad30:	b908      	cbnz	r0, 800ad36 <_dtoa_r+0x17e>
 800ad32:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad36:	f1bb 0f16 	cmp.w	fp, #22
 800ad3a:	d857      	bhi.n	800adec <_dtoa_r+0x234>
 800ad3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad40:	4b5a      	ldr	r3, [pc, #360]	; (800aeac <_dtoa_r+0x2f4>)
 800ad42:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ad46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad4a:	f7f5 fe41 	bl	80009d0 <__aeabi_dcmplt>
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	d04e      	beq.n	800adf0 <_dtoa_r+0x238>
 800ad52:	2300      	movs	r3, #0
 800ad54:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad58:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad5a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ad5c:	1b1b      	subs	r3, r3, r4
 800ad5e:	1e5a      	subs	r2, r3, #1
 800ad60:	bf46      	itte	mi
 800ad62:	f1c3 0901 	rsbmi	r9, r3, #1
 800ad66:	2300      	movmi	r3, #0
 800ad68:	f04f 0900 	movpl.w	r9, #0
 800ad6c:	9209      	str	r2, [sp, #36]	; 0x24
 800ad6e:	bf48      	it	mi
 800ad70:	9309      	strmi	r3, [sp, #36]	; 0x24
 800ad72:	f1bb 0f00 	cmp.w	fp, #0
 800ad76:	db3d      	blt.n	800adf4 <_dtoa_r+0x23c>
 800ad78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad7a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800ad7e:	445b      	add	r3, fp
 800ad80:	9309      	str	r3, [sp, #36]	; 0x24
 800ad82:	2300      	movs	r3, #0
 800ad84:	930a      	str	r3, [sp, #40]	; 0x28
 800ad86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad88:	2b09      	cmp	r3, #9
 800ad8a:	d867      	bhi.n	800ae5c <_dtoa_r+0x2a4>
 800ad8c:	2b05      	cmp	r3, #5
 800ad8e:	bfc4      	itt	gt
 800ad90:	3b04      	subgt	r3, #4
 800ad92:	9322      	strgt	r3, [sp, #136]	; 0x88
 800ad94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad96:	bfc8      	it	gt
 800ad98:	2400      	movgt	r4, #0
 800ad9a:	f1a3 0302 	sub.w	r3, r3, #2
 800ad9e:	bfd8      	it	le
 800ada0:	2401      	movle	r4, #1
 800ada2:	2b03      	cmp	r3, #3
 800ada4:	f200 8086 	bhi.w	800aeb4 <_dtoa_r+0x2fc>
 800ada8:	e8df f003 	tbb	[pc, r3]
 800adac:	5637392c 	.word	0x5637392c
 800adb0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800adb4:	441c      	add	r4, r3
 800adb6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800adba:	2b20      	cmp	r3, #32
 800adbc:	bfc1      	itttt	gt
 800adbe:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800adc2:	fa09 f903 	lslgt.w	r9, r9, r3
 800adc6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800adca:	fa26 f303 	lsrgt.w	r3, r6, r3
 800adce:	bfd6      	itet	le
 800add0:	f1c3 0320 	rsble	r3, r3, #32
 800add4:	ea49 0003 	orrgt.w	r0, r9, r3
 800add8:	fa06 f003 	lslle.w	r0, r6, r3
 800addc:	f7f5 fb0c 	bl	80003f8 <__aeabi_ui2d>
 800ade0:	2201      	movs	r2, #1
 800ade2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ade6:	3c01      	subs	r4, #1
 800ade8:	9213      	str	r2, [sp, #76]	; 0x4c
 800adea:	e76f      	b.n	800accc <_dtoa_r+0x114>
 800adec:	2301      	movs	r3, #1
 800adee:	e7b3      	b.n	800ad58 <_dtoa_r+0x1a0>
 800adf0:	900f      	str	r0, [sp, #60]	; 0x3c
 800adf2:	e7b2      	b.n	800ad5a <_dtoa_r+0x1a2>
 800adf4:	f1cb 0300 	rsb	r3, fp, #0
 800adf8:	930a      	str	r3, [sp, #40]	; 0x28
 800adfa:	2300      	movs	r3, #0
 800adfc:	eba9 090b 	sub.w	r9, r9, fp
 800ae00:	930e      	str	r3, [sp, #56]	; 0x38
 800ae02:	e7c0      	b.n	800ad86 <_dtoa_r+0x1ce>
 800ae04:	2300      	movs	r3, #0
 800ae06:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	dc55      	bgt.n	800aeba <_dtoa_r+0x302>
 800ae0e:	2301      	movs	r3, #1
 800ae10:	461a      	mov	r2, r3
 800ae12:	9306      	str	r3, [sp, #24]
 800ae14:	9308      	str	r3, [sp, #32]
 800ae16:	9223      	str	r2, [sp, #140]	; 0x8c
 800ae18:	e00b      	b.n	800ae32 <_dtoa_r+0x27a>
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	e7f3      	b.n	800ae06 <_dtoa_r+0x24e>
 800ae1e:	2300      	movs	r3, #0
 800ae20:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae22:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ae24:	445b      	add	r3, fp
 800ae26:	9306      	str	r3, [sp, #24]
 800ae28:	3301      	adds	r3, #1
 800ae2a:	2b01      	cmp	r3, #1
 800ae2c:	9308      	str	r3, [sp, #32]
 800ae2e:	bfb8      	it	lt
 800ae30:	2301      	movlt	r3, #1
 800ae32:	2100      	movs	r1, #0
 800ae34:	2204      	movs	r2, #4
 800ae36:	69e8      	ldr	r0, [r5, #28]
 800ae38:	f102 0614 	add.w	r6, r2, #20
 800ae3c:	429e      	cmp	r6, r3
 800ae3e:	d940      	bls.n	800aec2 <_dtoa_r+0x30a>
 800ae40:	6041      	str	r1, [r0, #4]
 800ae42:	4628      	mov	r0, r5
 800ae44:	f001 f904 	bl	800c050 <_Balloc>
 800ae48:	9003      	str	r0, [sp, #12]
 800ae4a:	2800      	cmp	r0, #0
 800ae4c:	d13c      	bne.n	800aec8 <_dtoa_r+0x310>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	f240 11af 	movw	r1, #431	; 0x1af
 800ae54:	4b16      	ldr	r3, [pc, #88]	; (800aeb0 <_dtoa_r+0x2f8>)
 800ae56:	e6c3      	b.n	800abe0 <_dtoa_r+0x28>
 800ae58:	2301      	movs	r3, #1
 800ae5a:	e7e1      	b.n	800ae20 <_dtoa_r+0x268>
 800ae5c:	2401      	movs	r4, #1
 800ae5e:	2300      	movs	r3, #0
 800ae60:	940b      	str	r4, [sp, #44]	; 0x2c
 800ae62:	9322      	str	r3, [sp, #136]	; 0x88
 800ae64:	f04f 33ff 	mov.w	r3, #4294967295
 800ae68:	2200      	movs	r2, #0
 800ae6a:	9306      	str	r3, [sp, #24]
 800ae6c:	9308      	str	r3, [sp, #32]
 800ae6e:	2312      	movs	r3, #18
 800ae70:	e7d1      	b.n	800ae16 <_dtoa_r+0x25e>
 800ae72:	bf00      	nop
 800ae74:	f3af 8000 	nop.w
 800ae78:	636f4361 	.word	0x636f4361
 800ae7c:	3fd287a7 	.word	0x3fd287a7
 800ae80:	8b60c8b3 	.word	0x8b60c8b3
 800ae84:	3fc68a28 	.word	0x3fc68a28
 800ae88:	509f79fb 	.word	0x509f79fb
 800ae8c:	3fd34413 	.word	0x3fd34413
 800ae90:	0800d559 	.word	0x0800d559
 800ae94:	0800d570 	.word	0x0800d570
 800ae98:	7ff00000 	.word	0x7ff00000
 800ae9c:	0800d555 	.word	0x0800d555
 800aea0:	0800d54c 	.word	0x0800d54c
 800aea4:	0800d521 	.word	0x0800d521
 800aea8:	3ff80000 	.word	0x3ff80000
 800aeac:	0800d6c0 	.word	0x0800d6c0
 800aeb0:	0800d5c8 	.word	0x0800d5c8
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	930b      	str	r3, [sp, #44]	; 0x2c
 800aeb8:	e7d4      	b.n	800ae64 <_dtoa_r+0x2ac>
 800aeba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aebc:	9306      	str	r3, [sp, #24]
 800aebe:	9308      	str	r3, [sp, #32]
 800aec0:	e7b7      	b.n	800ae32 <_dtoa_r+0x27a>
 800aec2:	3101      	adds	r1, #1
 800aec4:	0052      	lsls	r2, r2, #1
 800aec6:	e7b7      	b.n	800ae38 <_dtoa_r+0x280>
 800aec8:	69eb      	ldr	r3, [r5, #28]
 800aeca:	9a03      	ldr	r2, [sp, #12]
 800aecc:	601a      	str	r2, [r3, #0]
 800aece:	9b08      	ldr	r3, [sp, #32]
 800aed0:	2b0e      	cmp	r3, #14
 800aed2:	f200 80a8 	bhi.w	800b026 <_dtoa_r+0x46e>
 800aed6:	2c00      	cmp	r4, #0
 800aed8:	f000 80a5 	beq.w	800b026 <_dtoa_r+0x46e>
 800aedc:	f1bb 0f00 	cmp.w	fp, #0
 800aee0:	dd34      	ble.n	800af4c <_dtoa_r+0x394>
 800aee2:	4b9a      	ldr	r3, [pc, #616]	; (800b14c <_dtoa_r+0x594>)
 800aee4:	f00b 020f 	and.w	r2, fp, #15
 800aee8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aeec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800aef0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aef4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800aef8:	ea4f 142b 	mov.w	r4, fp, asr #4
 800aefc:	d016      	beq.n	800af2c <_dtoa_r+0x374>
 800aefe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af02:	4b93      	ldr	r3, [pc, #588]	; (800b150 <_dtoa_r+0x598>)
 800af04:	2703      	movs	r7, #3
 800af06:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800af0a:	f7f5 fc19 	bl	8000740 <__aeabi_ddiv>
 800af0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af12:	f004 040f 	and.w	r4, r4, #15
 800af16:	4e8e      	ldr	r6, [pc, #568]	; (800b150 <_dtoa_r+0x598>)
 800af18:	b954      	cbnz	r4, 800af30 <_dtoa_r+0x378>
 800af1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800af1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af22:	f7f5 fc0d 	bl	8000740 <__aeabi_ddiv>
 800af26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af2a:	e029      	b.n	800af80 <_dtoa_r+0x3c8>
 800af2c:	2702      	movs	r7, #2
 800af2e:	e7f2      	b.n	800af16 <_dtoa_r+0x35e>
 800af30:	07e1      	lsls	r1, r4, #31
 800af32:	d508      	bpl.n	800af46 <_dtoa_r+0x38e>
 800af34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800af38:	e9d6 2300 	ldrd	r2, r3, [r6]
 800af3c:	f7f5 fad6 	bl	80004ec <__aeabi_dmul>
 800af40:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800af44:	3701      	adds	r7, #1
 800af46:	1064      	asrs	r4, r4, #1
 800af48:	3608      	adds	r6, #8
 800af4a:	e7e5      	b.n	800af18 <_dtoa_r+0x360>
 800af4c:	f000 80a5 	beq.w	800b09a <_dtoa_r+0x4e2>
 800af50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800af54:	f1cb 0400 	rsb	r4, fp, #0
 800af58:	4b7c      	ldr	r3, [pc, #496]	; (800b14c <_dtoa_r+0x594>)
 800af5a:	f004 020f 	and.w	r2, r4, #15
 800af5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af66:	f7f5 fac1 	bl	80004ec <__aeabi_dmul>
 800af6a:	2702      	movs	r7, #2
 800af6c:	2300      	movs	r3, #0
 800af6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af72:	4e77      	ldr	r6, [pc, #476]	; (800b150 <_dtoa_r+0x598>)
 800af74:	1124      	asrs	r4, r4, #4
 800af76:	2c00      	cmp	r4, #0
 800af78:	f040 8084 	bne.w	800b084 <_dtoa_r+0x4cc>
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d1d2      	bne.n	800af26 <_dtoa_r+0x36e>
 800af80:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800af84:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800af88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	f000 8087 	beq.w	800b09e <_dtoa_r+0x4e6>
 800af90:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800af94:	2200      	movs	r2, #0
 800af96:	4b6f      	ldr	r3, [pc, #444]	; (800b154 <_dtoa_r+0x59c>)
 800af98:	f7f5 fd1a 	bl	80009d0 <__aeabi_dcmplt>
 800af9c:	2800      	cmp	r0, #0
 800af9e:	d07e      	beq.n	800b09e <_dtoa_r+0x4e6>
 800afa0:	9b08      	ldr	r3, [sp, #32]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d07b      	beq.n	800b09e <_dtoa_r+0x4e6>
 800afa6:	9b06      	ldr	r3, [sp, #24]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	dd38      	ble.n	800b01e <_dtoa_r+0x466>
 800afac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800afb0:	2200      	movs	r2, #0
 800afb2:	4b69      	ldr	r3, [pc, #420]	; (800b158 <_dtoa_r+0x5a0>)
 800afb4:	f7f5 fa9a 	bl	80004ec <__aeabi_dmul>
 800afb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800afbc:	9c06      	ldr	r4, [sp, #24]
 800afbe:	f10b 38ff 	add.w	r8, fp, #4294967295
 800afc2:	3701      	adds	r7, #1
 800afc4:	4638      	mov	r0, r7
 800afc6:	f7f5 fa27 	bl	8000418 <__aeabi_i2d>
 800afca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afce:	f7f5 fa8d 	bl	80004ec <__aeabi_dmul>
 800afd2:	2200      	movs	r2, #0
 800afd4:	4b61      	ldr	r3, [pc, #388]	; (800b15c <_dtoa_r+0x5a4>)
 800afd6:	f7f5 f8d3 	bl	8000180 <__adddf3>
 800afda:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800afde:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800afe2:	9611      	str	r6, [sp, #68]	; 0x44
 800afe4:	2c00      	cmp	r4, #0
 800afe6:	d15d      	bne.n	800b0a4 <_dtoa_r+0x4ec>
 800afe8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800afec:	2200      	movs	r2, #0
 800afee:	4b5c      	ldr	r3, [pc, #368]	; (800b160 <_dtoa_r+0x5a8>)
 800aff0:	f7f5 f8c4 	bl	800017c <__aeabi_dsub>
 800aff4:	4602      	mov	r2, r0
 800aff6:	460b      	mov	r3, r1
 800aff8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800affc:	4633      	mov	r3, r6
 800affe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b000:	f7f5 fd04 	bl	8000a0c <__aeabi_dcmpgt>
 800b004:	2800      	cmp	r0, #0
 800b006:	f040 8295 	bne.w	800b534 <_dtoa_r+0x97c>
 800b00a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b00e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b010:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b014:	f7f5 fcdc 	bl	80009d0 <__aeabi_dcmplt>
 800b018:	2800      	cmp	r0, #0
 800b01a:	f040 8289 	bne.w	800b530 <_dtoa_r+0x978>
 800b01e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800b022:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b026:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b028:	2b00      	cmp	r3, #0
 800b02a:	f2c0 8151 	blt.w	800b2d0 <_dtoa_r+0x718>
 800b02e:	f1bb 0f0e 	cmp.w	fp, #14
 800b032:	f300 814d 	bgt.w	800b2d0 <_dtoa_r+0x718>
 800b036:	4b45      	ldr	r3, [pc, #276]	; (800b14c <_dtoa_r+0x594>)
 800b038:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b03c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b040:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b044:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b046:	2b00      	cmp	r3, #0
 800b048:	f280 80da 	bge.w	800b200 <_dtoa_r+0x648>
 800b04c:	9b08      	ldr	r3, [sp, #32]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	f300 80d6 	bgt.w	800b200 <_dtoa_r+0x648>
 800b054:	f040 826b 	bne.w	800b52e <_dtoa_r+0x976>
 800b058:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b05c:	2200      	movs	r2, #0
 800b05e:	4b40      	ldr	r3, [pc, #256]	; (800b160 <_dtoa_r+0x5a8>)
 800b060:	f7f5 fa44 	bl	80004ec <__aeabi_dmul>
 800b064:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b068:	f7f5 fcc6 	bl	80009f8 <__aeabi_dcmpge>
 800b06c:	9c08      	ldr	r4, [sp, #32]
 800b06e:	4626      	mov	r6, r4
 800b070:	2800      	cmp	r0, #0
 800b072:	f040 8241 	bne.w	800b4f8 <_dtoa_r+0x940>
 800b076:	2331      	movs	r3, #49	; 0x31
 800b078:	9f03      	ldr	r7, [sp, #12]
 800b07a:	f10b 0b01 	add.w	fp, fp, #1
 800b07e:	f807 3b01 	strb.w	r3, [r7], #1
 800b082:	e23d      	b.n	800b500 <_dtoa_r+0x948>
 800b084:	07e2      	lsls	r2, r4, #31
 800b086:	d505      	bpl.n	800b094 <_dtoa_r+0x4dc>
 800b088:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b08c:	f7f5 fa2e 	bl	80004ec <__aeabi_dmul>
 800b090:	2301      	movs	r3, #1
 800b092:	3701      	adds	r7, #1
 800b094:	1064      	asrs	r4, r4, #1
 800b096:	3608      	adds	r6, #8
 800b098:	e76d      	b.n	800af76 <_dtoa_r+0x3be>
 800b09a:	2702      	movs	r7, #2
 800b09c:	e770      	b.n	800af80 <_dtoa_r+0x3c8>
 800b09e:	46d8      	mov	r8, fp
 800b0a0:	9c08      	ldr	r4, [sp, #32]
 800b0a2:	e78f      	b.n	800afc4 <_dtoa_r+0x40c>
 800b0a4:	9903      	ldr	r1, [sp, #12]
 800b0a6:	4b29      	ldr	r3, [pc, #164]	; (800b14c <_dtoa_r+0x594>)
 800b0a8:	4421      	add	r1, r4
 800b0aa:	9112      	str	r1, [sp, #72]	; 0x48
 800b0ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0ae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b0b2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b0b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b0ba:	2900      	cmp	r1, #0
 800b0bc:	d054      	beq.n	800b168 <_dtoa_r+0x5b0>
 800b0be:	2000      	movs	r0, #0
 800b0c0:	4928      	ldr	r1, [pc, #160]	; (800b164 <_dtoa_r+0x5ac>)
 800b0c2:	f7f5 fb3d 	bl	8000740 <__aeabi_ddiv>
 800b0c6:	463b      	mov	r3, r7
 800b0c8:	4632      	mov	r2, r6
 800b0ca:	f7f5 f857 	bl	800017c <__aeabi_dsub>
 800b0ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b0d2:	9f03      	ldr	r7, [sp, #12]
 800b0d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0d8:	f7f5 fcb8 	bl	8000a4c <__aeabi_d2iz>
 800b0dc:	4604      	mov	r4, r0
 800b0de:	f7f5 f99b 	bl	8000418 <__aeabi_i2d>
 800b0e2:	4602      	mov	r2, r0
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0ea:	f7f5 f847 	bl	800017c <__aeabi_dsub>
 800b0ee:	4602      	mov	r2, r0
 800b0f0:	460b      	mov	r3, r1
 800b0f2:	3430      	adds	r4, #48	; 0x30
 800b0f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b0f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b0fc:	f807 4b01 	strb.w	r4, [r7], #1
 800b100:	f7f5 fc66 	bl	80009d0 <__aeabi_dcmplt>
 800b104:	2800      	cmp	r0, #0
 800b106:	d173      	bne.n	800b1f0 <_dtoa_r+0x638>
 800b108:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b10c:	2000      	movs	r0, #0
 800b10e:	4911      	ldr	r1, [pc, #68]	; (800b154 <_dtoa_r+0x59c>)
 800b110:	f7f5 f834 	bl	800017c <__aeabi_dsub>
 800b114:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b118:	f7f5 fc5a 	bl	80009d0 <__aeabi_dcmplt>
 800b11c:	2800      	cmp	r0, #0
 800b11e:	f040 80b6 	bne.w	800b28e <_dtoa_r+0x6d6>
 800b122:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b124:	429f      	cmp	r7, r3
 800b126:	f43f af7a 	beq.w	800b01e <_dtoa_r+0x466>
 800b12a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b12e:	2200      	movs	r2, #0
 800b130:	4b09      	ldr	r3, [pc, #36]	; (800b158 <_dtoa_r+0x5a0>)
 800b132:	f7f5 f9db 	bl	80004ec <__aeabi_dmul>
 800b136:	2200      	movs	r2, #0
 800b138:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b13c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b140:	4b05      	ldr	r3, [pc, #20]	; (800b158 <_dtoa_r+0x5a0>)
 800b142:	f7f5 f9d3 	bl	80004ec <__aeabi_dmul>
 800b146:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b14a:	e7c3      	b.n	800b0d4 <_dtoa_r+0x51c>
 800b14c:	0800d6c0 	.word	0x0800d6c0
 800b150:	0800d698 	.word	0x0800d698
 800b154:	3ff00000 	.word	0x3ff00000
 800b158:	40240000 	.word	0x40240000
 800b15c:	401c0000 	.word	0x401c0000
 800b160:	40140000 	.word	0x40140000
 800b164:	3fe00000 	.word	0x3fe00000
 800b168:	4630      	mov	r0, r6
 800b16a:	4639      	mov	r1, r7
 800b16c:	f7f5 f9be 	bl	80004ec <__aeabi_dmul>
 800b170:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b172:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b176:	9c03      	ldr	r4, [sp, #12]
 800b178:	9314      	str	r3, [sp, #80]	; 0x50
 800b17a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b17e:	f7f5 fc65 	bl	8000a4c <__aeabi_d2iz>
 800b182:	9015      	str	r0, [sp, #84]	; 0x54
 800b184:	f7f5 f948 	bl	8000418 <__aeabi_i2d>
 800b188:	4602      	mov	r2, r0
 800b18a:	460b      	mov	r3, r1
 800b18c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b190:	f7f4 fff4 	bl	800017c <__aeabi_dsub>
 800b194:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b196:	4606      	mov	r6, r0
 800b198:	3330      	adds	r3, #48	; 0x30
 800b19a:	f804 3b01 	strb.w	r3, [r4], #1
 800b19e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b1a0:	460f      	mov	r7, r1
 800b1a2:	429c      	cmp	r4, r3
 800b1a4:	f04f 0200 	mov.w	r2, #0
 800b1a8:	d124      	bne.n	800b1f4 <_dtoa_r+0x63c>
 800b1aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b1ae:	4baf      	ldr	r3, [pc, #700]	; (800b46c <_dtoa_r+0x8b4>)
 800b1b0:	f7f4 ffe6 	bl	8000180 <__adddf3>
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	4639      	mov	r1, r7
 800b1bc:	f7f5 fc26 	bl	8000a0c <__aeabi_dcmpgt>
 800b1c0:	2800      	cmp	r0, #0
 800b1c2:	d163      	bne.n	800b28c <_dtoa_r+0x6d4>
 800b1c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b1c8:	2000      	movs	r0, #0
 800b1ca:	49a8      	ldr	r1, [pc, #672]	; (800b46c <_dtoa_r+0x8b4>)
 800b1cc:	f7f4 ffd6 	bl	800017c <__aeabi_dsub>
 800b1d0:	4602      	mov	r2, r0
 800b1d2:	460b      	mov	r3, r1
 800b1d4:	4630      	mov	r0, r6
 800b1d6:	4639      	mov	r1, r7
 800b1d8:	f7f5 fbfa 	bl	80009d0 <__aeabi_dcmplt>
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	f43f af1e 	beq.w	800b01e <_dtoa_r+0x466>
 800b1e2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b1e4:	1e7b      	subs	r3, r7, #1
 800b1e6:	9314      	str	r3, [sp, #80]	; 0x50
 800b1e8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800b1ec:	2b30      	cmp	r3, #48	; 0x30
 800b1ee:	d0f8      	beq.n	800b1e2 <_dtoa_r+0x62a>
 800b1f0:	46c3      	mov	fp, r8
 800b1f2:	e03b      	b.n	800b26c <_dtoa_r+0x6b4>
 800b1f4:	4b9e      	ldr	r3, [pc, #632]	; (800b470 <_dtoa_r+0x8b8>)
 800b1f6:	f7f5 f979 	bl	80004ec <__aeabi_dmul>
 800b1fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b1fe:	e7bc      	b.n	800b17a <_dtoa_r+0x5c2>
 800b200:	9f03      	ldr	r7, [sp, #12]
 800b202:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b206:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b20a:	4640      	mov	r0, r8
 800b20c:	4649      	mov	r1, r9
 800b20e:	f7f5 fa97 	bl	8000740 <__aeabi_ddiv>
 800b212:	f7f5 fc1b 	bl	8000a4c <__aeabi_d2iz>
 800b216:	4604      	mov	r4, r0
 800b218:	f7f5 f8fe 	bl	8000418 <__aeabi_i2d>
 800b21c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b220:	f7f5 f964 	bl	80004ec <__aeabi_dmul>
 800b224:	4602      	mov	r2, r0
 800b226:	460b      	mov	r3, r1
 800b228:	4640      	mov	r0, r8
 800b22a:	4649      	mov	r1, r9
 800b22c:	f7f4 ffa6 	bl	800017c <__aeabi_dsub>
 800b230:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800b234:	f807 6b01 	strb.w	r6, [r7], #1
 800b238:	9e03      	ldr	r6, [sp, #12]
 800b23a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800b23e:	1bbe      	subs	r6, r7, r6
 800b240:	45b4      	cmp	ip, r6
 800b242:	4602      	mov	r2, r0
 800b244:	460b      	mov	r3, r1
 800b246:	d136      	bne.n	800b2b6 <_dtoa_r+0x6fe>
 800b248:	f7f4 ff9a 	bl	8000180 <__adddf3>
 800b24c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b250:	4680      	mov	r8, r0
 800b252:	4689      	mov	r9, r1
 800b254:	f7f5 fbda 	bl	8000a0c <__aeabi_dcmpgt>
 800b258:	bb58      	cbnz	r0, 800b2b2 <_dtoa_r+0x6fa>
 800b25a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b25e:	4640      	mov	r0, r8
 800b260:	4649      	mov	r1, r9
 800b262:	f7f5 fbab 	bl	80009bc <__aeabi_dcmpeq>
 800b266:	b108      	cbz	r0, 800b26c <_dtoa_r+0x6b4>
 800b268:	07e3      	lsls	r3, r4, #31
 800b26a:	d422      	bmi.n	800b2b2 <_dtoa_r+0x6fa>
 800b26c:	4651      	mov	r1, sl
 800b26e:	4628      	mov	r0, r5
 800b270:	f000 ff2e 	bl	800c0d0 <_Bfree>
 800b274:	2300      	movs	r3, #0
 800b276:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b278:	703b      	strb	r3, [r7, #0]
 800b27a:	f10b 0301 	add.w	r3, fp, #1
 800b27e:	6013      	str	r3, [r2, #0]
 800b280:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b282:	2b00      	cmp	r3, #0
 800b284:	f43f ace6 	beq.w	800ac54 <_dtoa_r+0x9c>
 800b288:	601f      	str	r7, [r3, #0]
 800b28a:	e4e3      	b.n	800ac54 <_dtoa_r+0x9c>
 800b28c:	4627      	mov	r7, r4
 800b28e:	463b      	mov	r3, r7
 800b290:	461f      	mov	r7, r3
 800b292:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b296:	2a39      	cmp	r2, #57	; 0x39
 800b298:	d107      	bne.n	800b2aa <_dtoa_r+0x6f2>
 800b29a:	9a03      	ldr	r2, [sp, #12]
 800b29c:	429a      	cmp	r2, r3
 800b29e:	d1f7      	bne.n	800b290 <_dtoa_r+0x6d8>
 800b2a0:	2230      	movs	r2, #48	; 0x30
 800b2a2:	9903      	ldr	r1, [sp, #12]
 800b2a4:	f108 0801 	add.w	r8, r8, #1
 800b2a8:	700a      	strb	r2, [r1, #0]
 800b2aa:	781a      	ldrb	r2, [r3, #0]
 800b2ac:	3201      	adds	r2, #1
 800b2ae:	701a      	strb	r2, [r3, #0]
 800b2b0:	e79e      	b.n	800b1f0 <_dtoa_r+0x638>
 800b2b2:	46d8      	mov	r8, fp
 800b2b4:	e7eb      	b.n	800b28e <_dtoa_r+0x6d6>
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	4b6d      	ldr	r3, [pc, #436]	; (800b470 <_dtoa_r+0x8b8>)
 800b2ba:	f7f5 f917 	bl	80004ec <__aeabi_dmul>
 800b2be:	2200      	movs	r2, #0
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	4680      	mov	r8, r0
 800b2c4:	4689      	mov	r9, r1
 800b2c6:	f7f5 fb79 	bl	80009bc <__aeabi_dcmpeq>
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	d09b      	beq.n	800b206 <_dtoa_r+0x64e>
 800b2ce:	e7cd      	b.n	800b26c <_dtoa_r+0x6b4>
 800b2d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2d2:	2a00      	cmp	r2, #0
 800b2d4:	f000 80c4 	beq.w	800b460 <_dtoa_r+0x8a8>
 800b2d8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b2da:	2a01      	cmp	r2, #1
 800b2dc:	f300 80a8 	bgt.w	800b430 <_dtoa_r+0x878>
 800b2e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b2e2:	2a00      	cmp	r2, #0
 800b2e4:	f000 80a0 	beq.w	800b428 <_dtoa_r+0x870>
 800b2e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b2ec:	464f      	mov	r7, r9
 800b2ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b2f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2f2:	2101      	movs	r1, #1
 800b2f4:	441a      	add	r2, r3
 800b2f6:	4628      	mov	r0, r5
 800b2f8:	4499      	add	r9, r3
 800b2fa:	9209      	str	r2, [sp, #36]	; 0x24
 800b2fc:	f000 ffe8 	bl	800c2d0 <__i2b>
 800b300:	4606      	mov	r6, r0
 800b302:	b15f      	cbz	r7, 800b31c <_dtoa_r+0x764>
 800b304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b306:	2b00      	cmp	r3, #0
 800b308:	dd08      	ble.n	800b31c <_dtoa_r+0x764>
 800b30a:	42bb      	cmp	r3, r7
 800b30c:	bfa8      	it	ge
 800b30e:	463b      	movge	r3, r7
 800b310:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b312:	eba9 0903 	sub.w	r9, r9, r3
 800b316:	1aff      	subs	r7, r7, r3
 800b318:	1ad3      	subs	r3, r2, r3
 800b31a:	9309      	str	r3, [sp, #36]	; 0x24
 800b31c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b31e:	b1f3      	cbz	r3, 800b35e <_dtoa_r+0x7a6>
 800b320:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b322:	2b00      	cmp	r3, #0
 800b324:	f000 80a0 	beq.w	800b468 <_dtoa_r+0x8b0>
 800b328:	2c00      	cmp	r4, #0
 800b32a:	dd10      	ble.n	800b34e <_dtoa_r+0x796>
 800b32c:	4631      	mov	r1, r6
 800b32e:	4622      	mov	r2, r4
 800b330:	4628      	mov	r0, r5
 800b332:	f001 f88b 	bl	800c44c <__pow5mult>
 800b336:	4652      	mov	r2, sl
 800b338:	4601      	mov	r1, r0
 800b33a:	4606      	mov	r6, r0
 800b33c:	4628      	mov	r0, r5
 800b33e:	f000 ffdd 	bl	800c2fc <__multiply>
 800b342:	4680      	mov	r8, r0
 800b344:	4651      	mov	r1, sl
 800b346:	4628      	mov	r0, r5
 800b348:	f000 fec2 	bl	800c0d0 <_Bfree>
 800b34c:	46c2      	mov	sl, r8
 800b34e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b350:	1b1a      	subs	r2, r3, r4
 800b352:	d004      	beq.n	800b35e <_dtoa_r+0x7a6>
 800b354:	4651      	mov	r1, sl
 800b356:	4628      	mov	r0, r5
 800b358:	f001 f878 	bl	800c44c <__pow5mult>
 800b35c:	4682      	mov	sl, r0
 800b35e:	2101      	movs	r1, #1
 800b360:	4628      	mov	r0, r5
 800b362:	f000 ffb5 	bl	800c2d0 <__i2b>
 800b366:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b368:	4604      	mov	r4, r0
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	f340 8082 	ble.w	800b474 <_dtoa_r+0x8bc>
 800b370:	461a      	mov	r2, r3
 800b372:	4601      	mov	r1, r0
 800b374:	4628      	mov	r0, r5
 800b376:	f001 f869 	bl	800c44c <__pow5mult>
 800b37a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b37c:	4604      	mov	r4, r0
 800b37e:	2b01      	cmp	r3, #1
 800b380:	dd7b      	ble.n	800b47a <_dtoa_r+0x8c2>
 800b382:	f04f 0800 	mov.w	r8, #0
 800b386:	6923      	ldr	r3, [r4, #16]
 800b388:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b38c:	6918      	ldr	r0, [r3, #16]
 800b38e:	f000 ff51 	bl	800c234 <__hi0bits>
 800b392:	f1c0 0020 	rsb	r0, r0, #32
 800b396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b398:	4418      	add	r0, r3
 800b39a:	f010 001f 	ands.w	r0, r0, #31
 800b39e:	f000 8092 	beq.w	800b4c6 <_dtoa_r+0x90e>
 800b3a2:	f1c0 0320 	rsb	r3, r0, #32
 800b3a6:	2b04      	cmp	r3, #4
 800b3a8:	f340 8085 	ble.w	800b4b6 <_dtoa_r+0x8fe>
 800b3ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3ae:	f1c0 001c 	rsb	r0, r0, #28
 800b3b2:	4403      	add	r3, r0
 800b3b4:	4481      	add	r9, r0
 800b3b6:	4407      	add	r7, r0
 800b3b8:	9309      	str	r3, [sp, #36]	; 0x24
 800b3ba:	f1b9 0f00 	cmp.w	r9, #0
 800b3be:	dd05      	ble.n	800b3cc <_dtoa_r+0x814>
 800b3c0:	4651      	mov	r1, sl
 800b3c2:	464a      	mov	r2, r9
 800b3c4:	4628      	mov	r0, r5
 800b3c6:	f001 f89b 	bl	800c500 <__lshift>
 800b3ca:	4682      	mov	sl, r0
 800b3cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	dd05      	ble.n	800b3de <_dtoa_r+0x826>
 800b3d2:	4621      	mov	r1, r4
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	f001 f892 	bl	800c500 <__lshift>
 800b3dc:	4604      	mov	r4, r0
 800b3de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d072      	beq.n	800b4ca <_dtoa_r+0x912>
 800b3e4:	4621      	mov	r1, r4
 800b3e6:	4650      	mov	r0, sl
 800b3e8:	f001 f8f6 	bl	800c5d8 <__mcmp>
 800b3ec:	2800      	cmp	r0, #0
 800b3ee:	da6c      	bge.n	800b4ca <_dtoa_r+0x912>
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	4651      	mov	r1, sl
 800b3f4:	220a      	movs	r2, #10
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	f000 fe8c 	bl	800c114 <__multadd>
 800b3fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3fe:	4682      	mov	sl, r0
 800b400:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b404:	2b00      	cmp	r3, #0
 800b406:	f000 81ac 	beq.w	800b762 <_dtoa_r+0xbaa>
 800b40a:	2300      	movs	r3, #0
 800b40c:	4631      	mov	r1, r6
 800b40e:	220a      	movs	r2, #10
 800b410:	4628      	mov	r0, r5
 800b412:	f000 fe7f 	bl	800c114 <__multadd>
 800b416:	9b06      	ldr	r3, [sp, #24]
 800b418:	4606      	mov	r6, r0
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	f300 8093 	bgt.w	800b546 <_dtoa_r+0x98e>
 800b420:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b422:	2b02      	cmp	r3, #2
 800b424:	dc59      	bgt.n	800b4da <_dtoa_r+0x922>
 800b426:	e08e      	b.n	800b546 <_dtoa_r+0x98e>
 800b428:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b42a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b42e:	e75d      	b.n	800b2ec <_dtoa_r+0x734>
 800b430:	9b08      	ldr	r3, [sp, #32]
 800b432:	1e5c      	subs	r4, r3, #1
 800b434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b436:	42a3      	cmp	r3, r4
 800b438:	bfbf      	itttt	lt
 800b43a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b43c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800b43e:	1ae3      	sublt	r3, r4, r3
 800b440:	18d2      	addlt	r2, r2, r3
 800b442:	bfa8      	it	ge
 800b444:	1b1c      	subge	r4, r3, r4
 800b446:	9b08      	ldr	r3, [sp, #32]
 800b448:	bfbe      	ittt	lt
 800b44a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b44c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800b44e:	2400      	movlt	r4, #0
 800b450:	2b00      	cmp	r3, #0
 800b452:	bfb5      	itete	lt
 800b454:	eba9 0703 	sublt.w	r7, r9, r3
 800b458:	464f      	movge	r7, r9
 800b45a:	2300      	movlt	r3, #0
 800b45c:	9b08      	ldrge	r3, [sp, #32]
 800b45e:	e747      	b.n	800b2f0 <_dtoa_r+0x738>
 800b460:	464f      	mov	r7, r9
 800b462:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b464:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b466:	e74c      	b.n	800b302 <_dtoa_r+0x74a>
 800b468:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b46a:	e773      	b.n	800b354 <_dtoa_r+0x79c>
 800b46c:	3fe00000 	.word	0x3fe00000
 800b470:	40240000 	.word	0x40240000
 800b474:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b476:	2b01      	cmp	r3, #1
 800b478:	dc18      	bgt.n	800b4ac <_dtoa_r+0x8f4>
 800b47a:	9b04      	ldr	r3, [sp, #16]
 800b47c:	b9b3      	cbnz	r3, 800b4ac <_dtoa_r+0x8f4>
 800b47e:	9b05      	ldr	r3, [sp, #20]
 800b480:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b484:	b993      	cbnz	r3, 800b4ac <_dtoa_r+0x8f4>
 800b486:	9b05      	ldr	r3, [sp, #20]
 800b488:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b48c:	0d1b      	lsrs	r3, r3, #20
 800b48e:	051b      	lsls	r3, r3, #20
 800b490:	b17b      	cbz	r3, 800b4b2 <_dtoa_r+0x8fa>
 800b492:	f04f 0801 	mov.w	r8, #1
 800b496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b498:	f109 0901 	add.w	r9, r9, #1
 800b49c:	3301      	adds	r3, #1
 800b49e:	9309      	str	r3, [sp, #36]	; 0x24
 800b4a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	f47f af6f 	bne.w	800b386 <_dtoa_r+0x7ce>
 800b4a8:	2001      	movs	r0, #1
 800b4aa:	e774      	b.n	800b396 <_dtoa_r+0x7de>
 800b4ac:	f04f 0800 	mov.w	r8, #0
 800b4b0:	e7f6      	b.n	800b4a0 <_dtoa_r+0x8e8>
 800b4b2:	4698      	mov	r8, r3
 800b4b4:	e7f4      	b.n	800b4a0 <_dtoa_r+0x8e8>
 800b4b6:	d080      	beq.n	800b3ba <_dtoa_r+0x802>
 800b4b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4ba:	331c      	adds	r3, #28
 800b4bc:	441a      	add	r2, r3
 800b4be:	4499      	add	r9, r3
 800b4c0:	441f      	add	r7, r3
 800b4c2:	9209      	str	r2, [sp, #36]	; 0x24
 800b4c4:	e779      	b.n	800b3ba <_dtoa_r+0x802>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	e7f6      	b.n	800b4b8 <_dtoa_r+0x900>
 800b4ca:	9b08      	ldr	r3, [sp, #32]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	dc34      	bgt.n	800b53a <_dtoa_r+0x982>
 800b4d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b4d2:	2b02      	cmp	r3, #2
 800b4d4:	dd31      	ble.n	800b53a <_dtoa_r+0x982>
 800b4d6:	9b08      	ldr	r3, [sp, #32]
 800b4d8:	9306      	str	r3, [sp, #24]
 800b4da:	9b06      	ldr	r3, [sp, #24]
 800b4dc:	b963      	cbnz	r3, 800b4f8 <_dtoa_r+0x940>
 800b4de:	4621      	mov	r1, r4
 800b4e0:	2205      	movs	r2, #5
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	f000 fe16 	bl	800c114 <__multadd>
 800b4e8:	4601      	mov	r1, r0
 800b4ea:	4604      	mov	r4, r0
 800b4ec:	4650      	mov	r0, sl
 800b4ee:	f001 f873 	bl	800c5d8 <__mcmp>
 800b4f2:	2800      	cmp	r0, #0
 800b4f4:	f73f adbf 	bgt.w	800b076 <_dtoa_r+0x4be>
 800b4f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b4fa:	9f03      	ldr	r7, [sp, #12]
 800b4fc:	ea6f 0b03 	mvn.w	fp, r3
 800b500:	f04f 0800 	mov.w	r8, #0
 800b504:	4621      	mov	r1, r4
 800b506:	4628      	mov	r0, r5
 800b508:	f000 fde2 	bl	800c0d0 <_Bfree>
 800b50c:	2e00      	cmp	r6, #0
 800b50e:	f43f aead 	beq.w	800b26c <_dtoa_r+0x6b4>
 800b512:	f1b8 0f00 	cmp.w	r8, #0
 800b516:	d005      	beq.n	800b524 <_dtoa_r+0x96c>
 800b518:	45b0      	cmp	r8, r6
 800b51a:	d003      	beq.n	800b524 <_dtoa_r+0x96c>
 800b51c:	4641      	mov	r1, r8
 800b51e:	4628      	mov	r0, r5
 800b520:	f000 fdd6 	bl	800c0d0 <_Bfree>
 800b524:	4631      	mov	r1, r6
 800b526:	4628      	mov	r0, r5
 800b528:	f000 fdd2 	bl	800c0d0 <_Bfree>
 800b52c:	e69e      	b.n	800b26c <_dtoa_r+0x6b4>
 800b52e:	2400      	movs	r4, #0
 800b530:	4626      	mov	r6, r4
 800b532:	e7e1      	b.n	800b4f8 <_dtoa_r+0x940>
 800b534:	46c3      	mov	fp, r8
 800b536:	4626      	mov	r6, r4
 800b538:	e59d      	b.n	800b076 <_dtoa_r+0x4be>
 800b53a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	f000 80c8 	beq.w	800b6d2 <_dtoa_r+0xb1a>
 800b542:	9b08      	ldr	r3, [sp, #32]
 800b544:	9306      	str	r3, [sp, #24]
 800b546:	2f00      	cmp	r7, #0
 800b548:	dd05      	ble.n	800b556 <_dtoa_r+0x99e>
 800b54a:	4631      	mov	r1, r6
 800b54c:	463a      	mov	r2, r7
 800b54e:	4628      	mov	r0, r5
 800b550:	f000 ffd6 	bl	800c500 <__lshift>
 800b554:	4606      	mov	r6, r0
 800b556:	f1b8 0f00 	cmp.w	r8, #0
 800b55a:	d05b      	beq.n	800b614 <_dtoa_r+0xa5c>
 800b55c:	4628      	mov	r0, r5
 800b55e:	6871      	ldr	r1, [r6, #4]
 800b560:	f000 fd76 	bl	800c050 <_Balloc>
 800b564:	4607      	mov	r7, r0
 800b566:	b928      	cbnz	r0, 800b574 <_dtoa_r+0x9bc>
 800b568:	4602      	mov	r2, r0
 800b56a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b56e:	4b81      	ldr	r3, [pc, #516]	; (800b774 <_dtoa_r+0xbbc>)
 800b570:	f7ff bb36 	b.w	800abe0 <_dtoa_r+0x28>
 800b574:	6932      	ldr	r2, [r6, #16]
 800b576:	f106 010c 	add.w	r1, r6, #12
 800b57a:	3202      	adds	r2, #2
 800b57c:	0092      	lsls	r2, r2, #2
 800b57e:	300c      	adds	r0, #12
 800b580:	f7ff fa7a 	bl	800aa78 <memcpy>
 800b584:	2201      	movs	r2, #1
 800b586:	4639      	mov	r1, r7
 800b588:	4628      	mov	r0, r5
 800b58a:	f000 ffb9 	bl	800c500 <__lshift>
 800b58e:	46b0      	mov	r8, r6
 800b590:	4606      	mov	r6, r0
 800b592:	9b03      	ldr	r3, [sp, #12]
 800b594:	9a03      	ldr	r2, [sp, #12]
 800b596:	3301      	adds	r3, #1
 800b598:	9308      	str	r3, [sp, #32]
 800b59a:	9b06      	ldr	r3, [sp, #24]
 800b59c:	4413      	add	r3, r2
 800b59e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b5a0:	9b04      	ldr	r3, [sp, #16]
 800b5a2:	f003 0301 	and.w	r3, r3, #1
 800b5a6:	930a      	str	r3, [sp, #40]	; 0x28
 800b5a8:	9b08      	ldr	r3, [sp, #32]
 800b5aa:	4621      	mov	r1, r4
 800b5ac:	3b01      	subs	r3, #1
 800b5ae:	4650      	mov	r0, sl
 800b5b0:	9304      	str	r3, [sp, #16]
 800b5b2:	f7ff fa75 	bl	800aaa0 <quorem>
 800b5b6:	4641      	mov	r1, r8
 800b5b8:	9006      	str	r0, [sp, #24]
 800b5ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b5be:	4650      	mov	r0, sl
 800b5c0:	f001 f80a 	bl	800c5d8 <__mcmp>
 800b5c4:	4632      	mov	r2, r6
 800b5c6:	9009      	str	r0, [sp, #36]	; 0x24
 800b5c8:	4621      	mov	r1, r4
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	f001 f820 	bl	800c610 <__mdiff>
 800b5d0:	68c2      	ldr	r2, [r0, #12]
 800b5d2:	4607      	mov	r7, r0
 800b5d4:	bb02      	cbnz	r2, 800b618 <_dtoa_r+0xa60>
 800b5d6:	4601      	mov	r1, r0
 800b5d8:	4650      	mov	r0, sl
 800b5da:	f000 fffd 	bl	800c5d8 <__mcmp>
 800b5de:	4602      	mov	r2, r0
 800b5e0:	4639      	mov	r1, r7
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	920c      	str	r2, [sp, #48]	; 0x30
 800b5e6:	f000 fd73 	bl	800c0d0 <_Bfree>
 800b5ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b5ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b5ee:	9f08      	ldr	r7, [sp, #32]
 800b5f0:	ea43 0102 	orr.w	r1, r3, r2
 800b5f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5f6:	4319      	orrs	r1, r3
 800b5f8:	d110      	bne.n	800b61c <_dtoa_r+0xa64>
 800b5fa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b5fe:	d029      	beq.n	800b654 <_dtoa_r+0xa9c>
 800b600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b602:	2b00      	cmp	r3, #0
 800b604:	dd02      	ble.n	800b60c <_dtoa_r+0xa54>
 800b606:	9b06      	ldr	r3, [sp, #24]
 800b608:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b60c:	9b04      	ldr	r3, [sp, #16]
 800b60e:	f883 9000 	strb.w	r9, [r3]
 800b612:	e777      	b.n	800b504 <_dtoa_r+0x94c>
 800b614:	4630      	mov	r0, r6
 800b616:	e7ba      	b.n	800b58e <_dtoa_r+0x9d6>
 800b618:	2201      	movs	r2, #1
 800b61a:	e7e1      	b.n	800b5e0 <_dtoa_r+0xa28>
 800b61c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b61e:	2b00      	cmp	r3, #0
 800b620:	db04      	blt.n	800b62c <_dtoa_r+0xa74>
 800b622:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b624:	430b      	orrs	r3, r1
 800b626:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b628:	430b      	orrs	r3, r1
 800b62a:	d120      	bne.n	800b66e <_dtoa_r+0xab6>
 800b62c:	2a00      	cmp	r2, #0
 800b62e:	dded      	ble.n	800b60c <_dtoa_r+0xa54>
 800b630:	4651      	mov	r1, sl
 800b632:	2201      	movs	r2, #1
 800b634:	4628      	mov	r0, r5
 800b636:	f000 ff63 	bl	800c500 <__lshift>
 800b63a:	4621      	mov	r1, r4
 800b63c:	4682      	mov	sl, r0
 800b63e:	f000 ffcb 	bl	800c5d8 <__mcmp>
 800b642:	2800      	cmp	r0, #0
 800b644:	dc03      	bgt.n	800b64e <_dtoa_r+0xa96>
 800b646:	d1e1      	bne.n	800b60c <_dtoa_r+0xa54>
 800b648:	f019 0f01 	tst.w	r9, #1
 800b64c:	d0de      	beq.n	800b60c <_dtoa_r+0xa54>
 800b64e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b652:	d1d8      	bne.n	800b606 <_dtoa_r+0xa4e>
 800b654:	2339      	movs	r3, #57	; 0x39
 800b656:	9a04      	ldr	r2, [sp, #16]
 800b658:	7013      	strb	r3, [r2, #0]
 800b65a:	463b      	mov	r3, r7
 800b65c:	461f      	mov	r7, r3
 800b65e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b662:	3b01      	subs	r3, #1
 800b664:	2a39      	cmp	r2, #57	; 0x39
 800b666:	d06b      	beq.n	800b740 <_dtoa_r+0xb88>
 800b668:	3201      	adds	r2, #1
 800b66a:	701a      	strb	r2, [r3, #0]
 800b66c:	e74a      	b.n	800b504 <_dtoa_r+0x94c>
 800b66e:	2a00      	cmp	r2, #0
 800b670:	dd07      	ble.n	800b682 <_dtoa_r+0xaca>
 800b672:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b676:	d0ed      	beq.n	800b654 <_dtoa_r+0xa9c>
 800b678:	9a04      	ldr	r2, [sp, #16]
 800b67a:	f109 0301 	add.w	r3, r9, #1
 800b67e:	7013      	strb	r3, [r2, #0]
 800b680:	e740      	b.n	800b504 <_dtoa_r+0x94c>
 800b682:	9b08      	ldr	r3, [sp, #32]
 800b684:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b686:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b68a:	4293      	cmp	r3, r2
 800b68c:	d042      	beq.n	800b714 <_dtoa_r+0xb5c>
 800b68e:	4651      	mov	r1, sl
 800b690:	2300      	movs	r3, #0
 800b692:	220a      	movs	r2, #10
 800b694:	4628      	mov	r0, r5
 800b696:	f000 fd3d 	bl	800c114 <__multadd>
 800b69a:	45b0      	cmp	r8, r6
 800b69c:	4682      	mov	sl, r0
 800b69e:	f04f 0300 	mov.w	r3, #0
 800b6a2:	f04f 020a 	mov.w	r2, #10
 800b6a6:	4641      	mov	r1, r8
 800b6a8:	4628      	mov	r0, r5
 800b6aa:	d107      	bne.n	800b6bc <_dtoa_r+0xb04>
 800b6ac:	f000 fd32 	bl	800c114 <__multadd>
 800b6b0:	4680      	mov	r8, r0
 800b6b2:	4606      	mov	r6, r0
 800b6b4:	9b08      	ldr	r3, [sp, #32]
 800b6b6:	3301      	adds	r3, #1
 800b6b8:	9308      	str	r3, [sp, #32]
 800b6ba:	e775      	b.n	800b5a8 <_dtoa_r+0x9f0>
 800b6bc:	f000 fd2a 	bl	800c114 <__multadd>
 800b6c0:	4631      	mov	r1, r6
 800b6c2:	4680      	mov	r8, r0
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	220a      	movs	r2, #10
 800b6c8:	4628      	mov	r0, r5
 800b6ca:	f000 fd23 	bl	800c114 <__multadd>
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	e7f0      	b.n	800b6b4 <_dtoa_r+0xafc>
 800b6d2:	9b08      	ldr	r3, [sp, #32]
 800b6d4:	9306      	str	r3, [sp, #24]
 800b6d6:	9f03      	ldr	r7, [sp, #12]
 800b6d8:	4621      	mov	r1, r4
 800b6da:	4650      	mov	r0, sl
 800b6dc:	f7ff f9e0 	bl	800aaa0 <quorem>
 800b6e0:	9b03      	ldr	r3, [sp, #12]
 800b6e2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b6e6:	f807 9b01 	strb.w	r9, [r7], #1
 800b6ea:	1afa      	subs	r2, r7, r3
 800b6ec:	9b06      	ldr	r3, [sp, #24]
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	dd07      	ble.n	800b702 <_dtoa_r+0xb4a>
 800b6f2:	4651      	mov	r1, sl
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	220a      	movs	r2, #10
 800b6f8:	4628      	mov	r0, r5
 800b6fa:	f000 fd0b 	bl	800c114 <__multadd>
 800b6fe:	4682      	mov	sl, r0
 800b700:	e7ea      	b.n	800b6d8 <_dtoa_r+0xb20>
 800b702:	9b06      	ldr	r3, [sp, #24]
 800b704:	f04f 0800 	mov.w	r8, #0
 800b708:	2b00      	cmp	r3, #0
 800b70a:	bfcc      	ite	gt
 800b70c:	461f      	movgt	r7, r3
 800b70e:	2701      	movle	r7, #1
 800b710:	9b03      	ldr	r3, [sp, #12]
 800b712:	441f      	add	r7, r3
 800b714:	4651      	mov	r1, sl
 800b716:	2201      	movs	r2, #1
 800b718:	4628      	mov	r0, r5
 800b71a:	f000 fef1 	bl	800c500 <__lshift>
 800b71e:	4621      	mov	r1, r4
 800b720:	4682      	mov	sl, r0
 800b722:	f000 ff59 	bl	800c5d8 <__mcmp>
 800b726:	2800      	cmp	r0, #0
 800b728:	dc97      	bgt.n	800b65a <_dtoa_r+0xaa2>
 800b72a:	d102      	bne.n	800b732 <_dtoa_r+0xb7a>
 800b72c:	f019 0f01 	tst.w	r9, #1
 800b730:	d193      	bne.n	800b65a <_dtoa_r+0xaa2>
 800b732:	463b      	mov	r3, r7
 800b734:	461f      	mov	r7, r3
 800b736:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b73a:	2a30      	cmp	r2, #48	; 0x30
 800b73c:	d0fa      	beq.n	800b734 <_dtoa_r+0xb7c>
 800b73e:	e6e1      	b.n	800b504 <_dtoa_r+0x94c>
 800b740:	9a03      	ldr	r2, [sp, #12]
 800b742:	429a      	cmp	r2, r3
 800b744:	d18a      	bne.n	800b65c <_dtoa_r+0xaa4>
 800b746:	2331      	movs	r3, #49	; 0x31
 800b748:	f10b 0b01 	add.w	fp, fp, #1
 800b74c:	e797      	b.n	800b67e <_dtoa_r+0xac6>
 800b74e:	4b0a      	ldr	r3, [pc, #40]	; (800b778 <_dtoa_r+0xbc0>)
 800b750:	f7ff ba9f 	b.w	800ac92 <_dtoa_r+0xda>
 800b754:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b756:	2b00      	cmp	r3, #0
 800b758:	f47f aa77 	bne.w	800ac4a <_dtoa_r+0x92>
 800b75c:	4b07      	ldr	r3, [pc, #28]	; (800b77c <_dtoa_r+0xbc4>)
 800b75e:	f7ff ba98 	b.w	800ac92 <_dtoa_r+0xda>
 800b762:	9b06      	ldr	r3, [sp, #24]
 800b764:	2b00      	cmp	r3, #0
 800b766:	dcb6      	bgt.n	800b6d6 <_dtoa_r+0xb1e>
 800b768:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b76a:	2b02      	cmp	r3, #2
 800b76c:	f73f aeb5 	bgt.w	800b4da <_dtoa_r+0x922>
 800b770:	e7b1      	b.n	800b6d6 <_dtoa_r+0xb1e>
 800b772:	bf00      	nop
 800b774:	0800d5c8 	.word	0x0800d5c8
 800b778:	0800d520 	.word	0x0800d520
 800b77c:	0800d54c 	.word	0x0800d54c

0800b780 <_free_r>:
 800b780:	b538      	push	{r3, r4, r5, lr}
 800b782:	4605      	mov	r5, r0
 800b784:	2900      	cmp	r1, #0
 800b786:	d040      	beq.n	800b80a <_free_r+0x8a>
 800b788:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b78c:	1f0c      	subs	r4, r1, #4
 800b78e:	2b00      	cmp	r3, #0
 800b790:	bfb8      	it	lt
 800b792:	18e4      	addlt	r4, r4, r3
 800b794:	f000 fc50 	bl	800c038 <__malloc_lock>
 800b798:	4a1c      	ldr	r2, [pc, #112]	; (800b80c <_free_r+0x8c>)
 800b79a:	6813      	ldr	r3, [r2, #0]
 800b79c:	b933      	cbnz	r3, 800b7ac <_free_r+0x2c>
 800b79e:	6063      	str	r3, [r4, #4]
 800b7a0:	6014      	str	r4, [r2, #0]
 800b7a2:	4628      	mov	r0, r5
 800b7a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7a8:	f000 bc4c 	b.w	800c044 <__malloc_unlock>
 800b7ac:	42a3      	cmp	r3, r4
 800b7ae:	d908      	bls.n	800b7c2 <_free_r+0x42>
 800b7b0:	6820      	ldr	r0, [r4, #0]
 800b7b2:	1821      	adds	r1, r4, r0
 800b7b4:	428b      	cmp	r3, r1
 800b7b6:	bf01      	itttt	eq
 800b7b8:	6819      	ldreq	r1, [r3, #0]
 800b7ba:	685b      	ldreq	r3, [r3, #4]
 800b7bc:	1809      	addeq	r1, r1, r0
 800b7be:	6021      	streq	r1, [r4, #0]
 800b7c0:	e7ed      	b.n	800b79e <_free_r+0x1e>
 800b7c2:	461a      	mov	r2, r3
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	b10b      	cbz	r3, 800b7cc <_free_r+0x4c>
 800b7c8:	42a3      	cmp	r3, r4
 800b7ca:	d9fa      	bls.n	800b7c2 <_free_r+0x42>
 800b7cc:	6811      	ldr	r1, [r2, #0]
 800b7ce:	1850      	adds	r0, r2, r1
 800b7d0:	42a0      	cmp	r0, r4
 800b7d2:	d10b      	bne.n	800b7ec <_free_r+0x6c>
 800b7d4:	6820      	ldr	r0, [r4, #0]
 800b7d6:	4401      	add	r1, r0
 800b7d8:	1850      	adds	r0, r2, r1
 800b7da:	4283      	cmp	r3, r0
 800b7dc:	6011      	str	r1, [r2, #0]
 800b7de:	d1e0      	bne.n	800b7a2 <_free_r+0x22>
 800b7e0:	6818      	ldr	r0, [r3, #0]
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	4408      	add	r0, r1
 800b7e6:	6010      	str	r0, [r2, #0]
 800b7e8:	6053      	str	r3, [r2, #4]
 800b7ea:	e7da      	b.n	800b7a2 <_free_r+0x22>
 800b7ec:	d902      	bls.n	800b7f4 <_free_r+0x74>
 800b7ee:	230c      	movs	r3, #12
 800b7f0:	602b      	str	r3, [r5, #0]
 800b7f2:	e7d6      	b.n	800b7a2 <_free_r+0x22>
 800b7f4:	6820      	ldr	r0, [r4, #0]
 800b7f6:	1821      	adds	r1, r4, r0
 800b7f8:	428b      	cmp	r3, r1
 800b7fa:	bf01      	itttt	eq
 800b7fc:	6819      	ldreq	r1, [r3, #0]
 800b7fe:	685b      	ldreq	r3, [r3, #4]
 800b800:	1809      	addeq	r1, r1, r0
 800b802:	6021      	streq	r1, [r4, #0]
 800b804:	6063      	str	r3, [r4, #4]
 800b806:	6054      	str	r4, [r2, #4]
 800b808:	e7cb      	b.n	800b7a2 <_free_r+0x22>
 800b80a:	bd38      	pop	{r3, r4, r5, pc}
 800b80c:	2000090c 	.word	0x2000090c

0800b810 <rshift>:
 800b810:	6903      	ldr	r3, [r0, #16]
 800b812:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b816:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b81a:	f100 0414 	add.w	r4, r0, #20
 800b81e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b822:	dd46      	ble.n	800b8b2 <rshift+0xa2>
 800b824:	f011 011f 	ands.w	r1, r1, #31
 800b828:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b82c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b830:	d10c      	bne.n	800b84c <rshift+0x3c>
 800b832:	4629      	mov	r1, r5
 800b834:	f100 0710 	add.w	r7, r0, #16
 800b838:	42b1      	cmp	r1, r6
 800b83a:	d335      	bcc.n	800b8a8 <rshift+0x98>
 800b83c:	1a9b      	subs	r3, r3, r2
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	1eea      	subs	r2, r5, #3
 800b842:	4296      	cmp	r6, r2
 800b844:	bf38      	it	cc
 800b846:	2300      	movcc	r3, #0
 800b848:	4423      	add	r3, r4
 800b84a:	e015      	b.n	800b878 <rshift+0x68>
 800b84c:	46a1      	mov	r9, r4
 800b84e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b852:	f1c1 0820 	rsb	r8, r1, #32
 800b856:	40cf      	lsrs	r7, r1
 800b858:	f105 0e04 	add.w	lr, r5, #4
 800b85c:	4576      	cmp	r6, lr
 800b85e:	46f4      	mov	ip, lr
 800b860:	d816      	bhi.n	800b890 <rshift+0x80>
 800b862:	1a9a      	subs	r2, r3, r2
 800b864:	0092      	lsls	r2, r2, #2
 800b866:	3a04      	subs	r2, #4
 800b868:	3501      	adds	r5, #1
 800b86a:	42ae      	cmp	r6, r5
 800b86c:	bf38      	it	cc
 800b86e:	2200      	movcc	r2, #0
 800b870:	18a3      	adds	r3, r4, r2
 800b872:	50a7      	str	r7, [r4, r2]
 800b874:	b107      	cbz	r7, 800b878 <rshift+0x68>
 800b876:	3304      	adds	r3, #4
 800b878:	42a3      	cmp	r3, r4
 800b87a:	eba3 0204 	sub.w	r2, r3, r4
 800b87e:	bf08      	it	eq
 800b880:	2300      	moveq	r3, #0
 800b882:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b886:	6102      	str	r2, [r0, #16]
 800b888:	bf08      	it	eq
 800b88a:	6143      	streq	r3, [r0, #20]
 800b88c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b890:	f8dc c000 	ldr.w	ip, [ip]
 800b894:	fa0c fc08 	lsl.w	ip, ip, r8
 800b898:	ea4c 0707 	orr.w	r7, ip, r7
 800b89c:	f849 7b04 	str.w	r7, [r9], #4
 800b8a0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b8a4:	40cf      	lsrs	r7, r1
 800b8a6:	e7d9      	b.n	800b85c <rshift+0x4c>
 800b8a8:	f851 cb04 	ldr.w	ip, [r1], #4
 800b8ac:	f847 cf04 	str.w	ip, [r7, #4]!
 800b8b0:	e7c2      	b.n	800b838 <rshift+0x28>
 800b8b2:	4623      	mov	r3, r4
 800b8b4:	e7e0      	b.n	800b878 <rshift+0x68>

0800b8b6 <__hexdig_fun>:
 800b8b6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b8ba:	2b09      	cmp	r3, #9
 800b8bc:	d802      	bhi.n	800b8c4 <__hexdig_fun+0xe>
 800b8be:	3820      	subs	r0, #32
 800b8c0:	b2c0      	uxtb	r0, r0
 800b8c2:	4770      	bx	lr
 800b8c4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b8c8:	2b05      	cmp	r3, #5
 800b8ca:	d801      	bhi.n	800b8d0 <__hexdig_fun+0x1a>
 800b8cc:	3847      	subs	r0, #71	; 0x47
 800b8ce:	e7f7      	b.n	800b8c0 <__hexdig_fun+0xa>
 800b8d0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b8d4:	2b05      	cmp	r3, #5
 800b8d6:	d801      	bhi.n	800b8dc <__hexdig_fun+0x26>
 800b8d8:	3827      	subs	r0, #39	; 0x27
 800b8da:	e7f1      	b.n	800b8c0 <__hexdig_fun+0xa>
 800b8dc:	2000      	movs	r0, #0
 800b8de:	4770      	bx	lr

0800b8e0 <__gethex>:
 800b8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e4:	4681      	mov	r9, r0
 800b8e6:	468a      	mov	sl, r1
 800b8e8:	4617      	mov	r7, r2
 800b8ea:	680a      	ldr	r2, [r1, #0]
 800b8ec:	b085      	sub	sp, #20
 800b8ee:	f102 0b02 	add.w	fp, r2, #2
 800b8f2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b8f6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b8fa:	9302      	str	r3, [sp, #8]
 800b8fc:	32fe      	adds	r2, #254	; 0xfe
 800b8fe:	eb02 030b 	add.w	r3, r2, fp
 800b902:	46d8      	mov	r8, fp
 800b904:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b908:	9301      	str	r3, [sp, #4]
 800b90a:	2830      	cmp	r0, #48	; 0x30
 800b90c:	d0f7      	beq.n	800b8fe <__gethex+0x1e>
 800b90e:	f7ff ffd2 	bl	800b8b6 <__hexdig_fun>
 800b912:	4604      	mov	r4, r0
 800b914:	2800      	cmp	r0, #0
 800b916:	d138      	bne.n	800b98a <__gethex+0xaa>
 800b918:	2201      	movs	r2, #1
 800b91a:	4640      	mov	r0, r8
 800b91c:	49a7      	ldr	r1, [pc, #668]	; (800bbbc <__gethex+0x2dc>)
 800b91e:	f7ff f815 	bl	800a94c <strncmp>
 800b922:	4606      	mov	r6, r0
 800b924:	2800      	cmp	r0, #0
 800b926:	d169      	bne.n	800b9fc <__gethex+0x11c>
 800b928:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b92c:	465d      	mov	r5, fp
 800b92e:	f7ff ffc2 	bl	800b8b6 <__hexdig_fun>
 800b932:	2800      	cmp	r0, #0
 800b934:	d064      	beq.n	800ba00 <__gethex+0x120>
 800b936:	465a      	mov	r2, fp
 800b938:	7810      	ldrb	r0, [r2, #0]
 800b93a:	4690      	mov	r8, r2
 800b93c:	2830      	cmp	r0, #48	; 0x30
 800b93e:	f102 0201 	add.w	r2, r2, #1
 800b942:	d0f9      	beq.n	800b938 <__gethex+0x58>
 800b944:	f7ff ffb7 	bl	800b8b6 <__hexdig_fun>
 800b948:	2301      	movs	r3, #1
 800b94a:	fab0 f480 	clz	r4, r0
 800b94e:	465e      	mov	r6, fp
 800b950:	0964      	lsrs	r4, r4, #5
 800b952:	9301      	str	r3, [sp, #4]
 800b954:	4642      	mov	r2, r8
 800b956:	4615      	mov	r5, r2
 800b958:	7828      	ldrb	r0, [r5, #0]
 800b95a:	3201      	adds	r2, #1
 800b95c:	f7ff ffab 	bl	800b8b6 <__hexdig_fun>
 800b960:	2800      	cmp	r0, #0
 800b962:	d1f8      	bne.n	800b956 <__gethex+0x76>
 800b964:	2201      	movs	r2, #1
 800b966:	4628      	mov	r0, r5
 800b968:	4994      	ldr	r1, [pc, #592]	; (800bbbc <__gethex+0x2dc>)
 800b96a:	f7fe ffef 	bl	800a94c <strncmp>
 800b96e:	b978      	cbnz	r0, 800b990 <__gethex+0xb0>
 800b970:	b946      	cbnz	r6, 800b984 <__gethex+0xa4>
 800b972:	1c6e      	adds	r6, r5, #1
 800b974:	4632      	mov	r2, r6
 800b976:	4615      	mov	r5, r2
 800b978:	7828      	ldrb	r0, [r5, #0]
 800b97a:	3201      	adds	r2, #1
 800b97c:	f7ff ff9b 	bl	800b8b6 <__hexdig_fun>
 800b980:	2800      	cmp	r0, #0
 800b982:	d1f8      	bne.n	800b976 <__gethex+0x96>
 800b984:	1b73      	subs	r3, r6, r5
 800b986:	009e      	lsls	r6, r3, #2
 800b988:	e004      	b.n	800b994 <__gethex+0xb4>
 800b98a:	2400      	movs	r4, #0
 800b98c:	4626      	mov	r6, r4
 800b98e:	e7e1      	b.n	800b954 <__gethex+0x74>
 800b990:	2e00      	cmp	r6, #0
 800b992:	d1f7      	bne.n	800b984 <__gethex+0xa4>
 800b994:	782b      	ldrb	r3, [r5, #0]
 800b996:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b99a:	2b50      	cmp	r3, #80	; 0x50
 800b99c:	d13d      	bne.n	800ba1a <__gethex+0x13a>
 800b99e:	786b      	ldrb	r3, [r5, #1]
 800b9a0:	2b2b      	cmp	r3, #43	; 0x2b
 800b9a2:	d02f      	beq.n	800ba04 <__gethex+0x124>
 800b9a4:	2b2d      	cmp	r3, #45	; 0x2d
 800b9a6:	d031      	beq.n	800ba0c <__gethex+0x12c>
 800b9a8:	f04f 0b00 	mov.w	fp, #0
 800b9ac:	1c69      	adds	r1, r5, #1
 800b9ae:	7808      	ldrb	r0, [r1, #0]
 800b9b0:	f7ff ff81 	bl	800b8b6 <__hexdig_fun>
 800b9b4:	1e42      	subs	r2, r0, #1
 800b9b6:	b2d2      	uxtb	r2, r2
 800b9b8:	2a18      	cmp	r2, #24
 800b9ba:	d82e      	bhi.n	800ba1a <__gethex+0x13a>
 800b9bc:	f1a0 0210 	sub.w	r2, r0, #16
 800b9c0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b9c4:	f7ff ff77 	bl	800b8b6 <__hexdig_fun>
 800b9c8:	f100 3cff 	add.w	ip, r0, #4294967295
 800b9cc:	fa5f fc8c 	uxtb.w	ip, ip
 800b9d0:	f1bc 0f18 	cmp.w	ip, #24
 800b9d4:	d91d      	bls.n	800ba12 <__gethex+0x132>
 800b9d6:	f1bb 0f00 	cmp.w	fp, #0
 800b9da:	d000      	beq.n	800b9de <__gethex+0xfe>
 800b9dc:	4252      	negs	r2, r2
 800b9de:	4416      	add	r6, r2
 800b9e0:	f8ca 1000 	str.w	r1, [sl]
 800b9e4:	b1dc      	cbz	r4, 800ba1e <__gethex+0x13e>
 800b9e6:	9b01      	ldr	r3, [sp, #4]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	bf14      	ite	ne
 800b9ec:	f04f 0800 	movne.w	r8, #0
 800b9f0:	f04f 0806 	moveq.w	r8, #6
 800b9f4:	4640      	mov	r0, r8
 800b9f6:	b005      	add	sp, #20
 800b9f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9fc:	4645      	mov	r5, r8
 800b9fe:	4626      	mov	r6, r4
 800ba00:	2401      	movs	r4, #1
 800ba02:	e7c7      	b.n	800b994 <__gethex+0xb4>
 800ba04:	f04f 0b00 	mov.w	fp, #0
 800ba08:	1ca9      	adds	r1, r5, #2
 800ba0a:	e7d0      	b.n	800b9ae <__gethex+0xce>
 800ba0c:	f04f 0b01 	mov.w	fp, #1
 800ba10:	e7fa      	b.n	800ba08 <__gethex+0x128>
 800ba12:	230a      	movs	r3, #10
 800ba14:	fb03 0002 	mla	r0, r3, r2, r0
 800ba18:	e7d0      	b.n	800b9bc <__gethex+0xdc>
 800ba1a:	4629      	mov	r1, r5
 800ba1c:	e7e0      	b.n	800b9e0 <__gethex+0x100>
 800ba1e:	4621      	mov	r1, r4
 800ba20:	eba5 0308 	sub.w	r3, r5, r8
 800ba24:	3b01      	subs	r3, #1
 800ba26:	2b07      	cmp	r3, #7
 800ba28:	dc0a      	bgt.n	800ba40 <__gethex+0x160>
 800ba2a:	4648      	mov	r0, r9
 800ba2c:	f000 fb10 	bl	800c050 <_Balloc>
 800ba30:	4604      	mov	r4, r0
 800ba32:	b940      	cbnz	r0, 800ba46 <__gethex+0x166>
 800ba34:	4602      	mov	r2, r0
 800ba36:	21e4      	movs	r1, #228	; 0xe4
 800ba38:	4b61      	ldr	r3, [pc, #388]	; (800bbc0 <__gethex+0x2e0>)
 800ba3a:	4862      	ldr	r0, [pc, #392]	; (800bbc4 <__gethex+0x2e4>)
 800ba3c:	f001 fa62 	bl	800cf04 <__assert_func>
 800ba40:	3101      	adds	r1, #1
 800ba42:	105b      	asrs	r3, r3, #1
 800ba44:	e7ef      	b.n	800ba26 <__gethex+0x146>
 800ba46:	2300      	movs	r3, #0
 800ba48:	469b      	mov	fp, r3
 800ba4a:	f100 0a14 	add.w	sl, r0, #20
 800ba4e:	f8cd a004 	str.w	sl, [sp, #4]
 800ba52:	45a8      	cmp	r8, r5
 800ba54:	d344      	bcc.n	800bae0 <__gethex+0x200>
 800ba56:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ba5a:	4658      	mov	r0, fp
 800ba5c:	f848 bb04 	str.w	fp, [r8], #4
 800ba60:	eba8 080a 	sub.w	r8, r8, sl
 800ba64:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800ba68:	6122      	str	r2, [r4, #16]
 800ba6a:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800ba6e:	f000 fbe1 	bl	800c234 <__hi0bits>
 800ba72:	683d      	ldr	r5, [r7, #0]
 800ba74:	eba8 0800 	sub.w	r8, r8, r0
 800ba78:	45a8      	cmp	r8, r5
 800ba7a:	dd59      	ble.n	800bb30 <__gethex+0x250>
 800ba7c:	eba8 0805 	sub.w	r8, r8, r5
 800ba80:	4641      	mov	r1, r8
 800ba82:	4620      	mov	r0, r4
 800ba84:	f000 ff5f 	bl	800c946 <__any_on>
 800ba88:	4683      	mov	fp, r0
 800ba8a:	b1b8      	cbz	r0, 800babc <__gethex+0x1dc>
 800ba8c:	f04f 0b01 	mov.w	fp, #1
 800ba90:	f108 33ff 	add.w	r3, r8, #4294967295
 800ba94:	1159      	asrs	r1, r3, #5
 800ba96:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ba9a:	f003 021f 	and.w	r2, r3, #31
 800ba9e:	fa0b f202 	lsl.w	r2, fp, r2
 800baa2:	420a      	tst	r2, r1
 800baa4:	d00a      	beq.n	800babc <__gethex+0x1dc>
 800baa6:	455b      	cmp	r3, fp
 800baa8:	dd06      	ble.n	800bab8 <__gethex+0x1d8>
 800baaa:	4620      	mov	r0, r4
 800baac:	f1a8 0102 	sub.w	r1, r8, #2
 800bab0:	f000 ff49 	bl	800c946 <__any_on>
 800bab4:	2800      	cmp	r0, #0
 800bab6:	d138      	bne.n	800bb2a <__gethex+0x24a>
 800bab8:	f04f 0b02 	mov.w	fp, #2
 800babc:	4641      	mov	r1, r8
 800babe:	4620      	mov	r0, r4
 800bac0:	f7ff fea6 	bl	800b810 <rshift>
 800bac4:	4446      	add	r6, r8
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	42b3      	cmp	r3, r6
 800baca:	da41      	bge.n	800bb50 <__gethex+0x270>
 800bacc:	4621      	mov	r1, r4
 800bace:	4648      	mov	r0, r9
 800bad0:	f000 fafe 	bl	800c0d0 <_Bfree>
 800bad4:	2300      	movs	r3, #0
 800bad6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bad8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800badc:	6013      	str	r3, [r2, #0]
 800bade:	e789      	b.n	800b9f4 <__gethex+0x114>
 800bae0:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800bae4:	2a2e      	cmp	r2, #46	; 0x2e
 800bae6:	d014      	beq.n	800bb12 <__gethex+0x232>
 800bae8:	2b20      	cmp	r3, #32
 800baea:	d106      	bne.n	800bafa <__gethex+0x21a>
 800baec:	9b01      	ldr	r3, [sp, #4]
 800baee:	f843 bb04 	str.w	fp, [r3], #4
 800baf2:	f04f 0b00 	mov.w	fp, #0
 800baf6:	9301      	str	r3, [sp, #4]
 800baf8:	465b      	mov	r3, fp
 800bafa:	7828      	ldrb	r0, [r5, #0]
 800bafc:	9303      	str	r3, [sp, #12]
 800bafe:	f7ff feda 	bl	800b8b6 <__hexdig_fun>
 800bb02:	9b03      	ldr	r3, [sp, #12]
 800bb04:	f000 000f 	and.w	r0, r0, #15
 800bb08:	4098      	lsls	r0, r3
 800bb0a:	ea4b 0b00 	orr.w	fp, fp, r0
 800bb0e:	3304      	adds	r3, #4
 800bb10:	e79f      	b.n	800ba52 <__gethex+0x172>
 800bb12:	45a8      	cmp	r8, r5
 800bb14:	d8e8      	bhi.n	800bae8 <__gethex+0x208>
 800bb16:	2201      	movs	r2, #1
 800bb18:	4628      	mov	r0, r5
 800bb1a:	4928      	ldr	r1, [pc, #160]	; (800bbbc <__gethex+0x2dc>)
 800bb1c:	9303      	str	r3, [sp, #12]
 800bb1e:	f7fe ff15 	bl	800a94c <strncmp>
 800bb22:	9b03      	ldr	r3, [sp, #12]
 800bb24:	2800      	cmp	r0, #0
 800bb26:	d1df      	bne.n	800bae8 <__gethex+0x208>
 800bb28:	e793      	b.n	800ba52 <__gethex+0x172>
 800bb2a:	f04f 0b03 	mov.w	fp, #3
 800bb2e:	e7c5      	b.n	800babc <__gethex+0x1dc>
 800bb30:	da0b      	bge.n	800bb4a <__gethex+0x26a>
 800bb32:	eba5 0808 	sub.w	r8, r5, r8
 800bb36:	4621      	mov	r1, r4
 800bb38:	4642      	mov	r2, r8
 800bb3a:	4648      	mov	r0, r9
 800bb3c:	f000 fce0 	bl	800c500 <__lshift>
 800bb40:	4604      	mov	r4, r0
 800bb42:	eba6 0608 	sub.w	r6, r6, r8
 800bb46:	f100 0a14 	add.w	sl, r0, #20
 800bb4a:	f04f 0b00 	mov.w	fp, #0
 800bb4e:	e7ba      	b.n	800bac6 <__gethex+0x1e6>
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	42b3      	cmp	r3, r6
 800bb54:	dd74      	ble.n	800bc40 <__gethex+0x360>
 800bb56:	1b9e      	subs	r6, r3, r6
 800bb58:	42b5      	cmp	r5, r6
 800bb5a:	dc35      	bgt.n	800bbc8 <__gethex+0x2e8>
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	2b02      	cmp	r3, #2
 800bb60:	d023      	beq.n	800bbaa <__gethex+0x2ca>
 800bb62:	2b03      	cmp	r3, #3
 800bb64:	d025      	beq.n	800bbb2 <__gethex+0x2d2>
 800bb66:	2b01      	cmp	r3, #1
 800bb68:	d115      	bne.n	800bb96 <__gethex+0x2b6>
 800bb6a:	42b5      	cmp	r5, r6
 800bb6c:	d113      	bne.n	800bb96 <__gethex+0x2b6>
 800bb6e:	2d01      	cmp	r5, #1
 800bb70:	d10b      	bne.n	800bb8a <__gethex+0x2aa>
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	9a02      	ldr	r2, [sp, #8]
 800bb76:	f04f 0862 	mov.w	r8, #98	; 0x62
 800bb7a:	6013      	str	r3, [r2, #0]
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	6123      	str	r3, [r4, #16]
 800bb80:	f8ca 3000 	str.w	r3, [sl]
 800bb84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bb86:	601c      	str	r4, [r3, #0]
 800bb88:	e734      	b.n	800b9f4 <__gethex+0x114>
 800bb8a:	4620      	mov	r0, r4
 800bb8c:	1e69      	subs	r1, r5, #1
 800bb8e:	f000 feda 	bl	800c946 <__any_on>
 800bb92:	2800      	cmp	r0, #0
 800bb94:	d1ed      	bne.n	800bb72 <__gethex+0x292>
 800bb96:	4621      	mov	r1, r4
 800bb98:	4648      	mov	r0, r9
 800bb9a:	f000 fa99 	bl	800c0d0 <_Bfree>
 800bb9e:	2300      	movs	r3, #0
 800bba0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bba2:	f04f 0850 	mov.w	r8, #80	; 0x50
 800bba6:	6013      	str	r3, [r2, #0]
 800bba8:	e724      	b.n	800b9f4 <__gethex+0x114>
 800bbaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d1f2      	bne.n	800bb96 <__gethex+0x2b6>
 800bbb0:	e7df      	b.n	800bb72 <__gethex+0x292>
 800bbb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d1dc      	bne.n	800bb72 <__gethex+0x292>
 800bbb8:	e7ed      	b.n	800bb96 <__gethex+0x2b6>
 800bbba:	bf00      	nop
 800bbbc:	0800d4be 	.word	0x0800d4be
 800bbc0:	0800d5c8 	.word	0x0800d5c8
 800bbc4:	0800d5d9 	.word	0x0800d5d9
 800bbc8:	f106 38ff 	add.w	r8, r6, #4294967295
 800bbcc:	f1bb 0f00 	cmp.w	fp, #0
 800bbd0:	d133      	bne.n	800bc3a <__gethex+0x35a>
 800bbd2:	f1b8 0f00 	cmp.w	r8, #0
 800bbd6:	d004      	beq.n	800bbe2 <__gethex+0x302>
 800bbd8:	4641      	mov	r1, r8
 800bbda:	4620      	mov	r0, r4
 800bbdc:	f000 feb3 	bl	800c946 <__any_on>
 800bbe0:	4683      	mov	fp, r0
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	ea4f 1268 	mov.w	r2, r8, asr #5
 800bbe8:	f008 081f 	and.w	r8, r8, #31
 800bbec:	fa03 f308 	lsl.w	r3, r3, r8
 800bbf0:	f04f 0802 	mov.w	r8, #2
 800bbf4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bbf8:	4631      	mov	r1, r6
 800bbfa:	4213      	tst	r3, r2
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	bf18      	it	ne
 800bc00:	f04b 0b02 	orrne.w	fp, fp, #2
 800bc04:	1bad      	subs	r5, r5, r6
 800bc06:	f7ff fe03 	bl	800b810 <rshift>
 800bc0a:	687e      	ldr	r6, [r7, #4]
 800bc0c:	f1bb 0f00 	cmp.w	fp, #0
 800bc10:	d04a      	beq.n	800bca8 <__gethex+0x3c8>
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2b02      	cmp	r3, #2
 800bc16:	d016      	beq.n	800bc46 <__gethex+0x366>
 800bc18:	2b03      	cmp	r3, #3
 800bc1a:	d018      	beq.n	800bc4e <__gethex+0x36e>
 800bc1c:	2b01      	cmp	r3, #1
 800bc1e:	d109      	bne.n	800bc34 <__gethex+0x354>
 800bc20:	f01b 0f02 	tst.w	fp, #2
 800bc24:	d006      	beq.n	800bc34 <__gethex+0x354>
 800bc26:	f8da 3000 	ldr.w	r3, [sl]
 800bc2a:	ea4b 0b03 	orr.w	fp, fp, r3
 800bc2e:	f01b 0f01 	tst.w	fp, #1
 800bc32:	d10f      	bne.n	800bc54 <__gethex+0x374>
 800bc34:	f048 0810 	orr.w	r8, r8, #16
 800bc38:	e036      	b.n	800bca8 <__gethex+0x3c8>
 800bc3a:	f04f 0b01 	mov.w	fp, #1
 800bc3e:	e7d0      	b.n	800bbe2 <__gethex+0x302>
 800bc40:	f04f 0801 	mov.w	r8, #1
 800bc44:	e7e2      	b.n	800bc0c <__gethex+0x32c>
 800bc46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc48:	f1c3 0301 	rsb	r3, r3, #1
 800bc4c:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d0ef      	beq.n	800bc34 <__gethex+0x354>
 800bc54:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bc58:	f104 0214 	add.w	r2, r4, #20
 800bc5c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800bc60:	9301      	str	r3, [sp, #4]
 800bc62:	2300      	movs	r3, #0
 800bc64:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800bc68:	4694      	mov	ip, r2
 800bc6a:	f852 1b04 	ldr.w	r1, [r2], #4
 800bc6e:	f1b1 3fff 	cmp.w	r1, #4294967295
 800bc72:	d01e      	beq.n	800bcb2 <__gethex+0x3d2>
 800bc74:	3101      	adds	r1, #1
 800bc76:	f8cc 1000 	str.w	r1, [ip]
 800bc7a:	f1b8 0f02 	cmp.w	r8, #2
 800bc7e:	f104 0214 	add.w	r2, r4, #20
 800bc82:	d13d      	bne.n	800bd00 <__gethex+0x420>
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	3b01      	subs	r3, #1
 800bc88:	42ab      	cmp	r3, r5
 800bc8a:	d10b      	bne.n	800bca4 <__gethex+0x3c4>
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	1169      	asrs	r1, r5, #5
 800bc90:	f005 051f 	and.w	r5, r5, #31
 800bc94:	fa03 f505 	lsl.w	r5, r3, r5
 800bc98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc9c:	421d      	tst	r5, r3
 800bc9e:	bf18      	it	ne
 800bca0:	f04f 0801 	movne.w	r8, #1
 800bca4:	f048 0820 	orr.w	r8, r8, #32
 800bca8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bcaa:	601c      	str	r4, [r3, #0]
 800bcac:	9b02      	ldr	r3, [sp, #8]
 800bcae:	601e      	str	r6, [r3, #0]
 800bcb0:	e6a0      	b.n	800b9f4 <__gethex+0x114>
 800bcb2:	4290      	cmp	r0, r2
 800bcb4:	f842 3c04 	str.w	r3, [r2, #-4]
 800bcb8:	d8d6      	bhi.n	800bc68 <__gethex+0x388>
 800bcba:	68a2      	ldr	r2, [r4, #8]
 800bcbc:	4593      	cmp	fp, r2
 800bcbe:	db17      	blt.n	800bcf0 <__gethex+0x410>
 800bcc0:	6861      	ldr	r1, [r4, #4]
 800bcc2:	4648      	mov	r0, r9
 800bcc4:	3101      	adds	r1, #1
 800bcc6:	f000 f9c3 	bl	800c050 <_Balloc>
 800bcca:	4682      	mov	sl, r0
 800bccc:	b918      	cbnz	r0, 800bcd6 <__gethex+0x3f6>
 800bcce:	4602      	mov	r2, r0
 800bcd0:	2184      	movs	r1, #132	; 0x84
 800bcd2:	4b1a      	ldr	r3, [pc, #104]	; (800bd3c <__gethex+0x45c>)
 800bcd4:	e6b1      	b.n	800ba3a <__gethex+0x15a>
 800bcd6:	6922      	ldr	r2, [r4, #16]
 800bcd8:	f104 010c 	add.w	r1, r4, #12
 800bcdc:	3202      	adds	r2, #2
 800bcde:	0092      	lsls	r2, r2, #2
 800bce0:	300c      	adds	r0, #12
 800bce2:	f7fe fec9 	bl	800aa78 <memcpy>
 800bce6:	4621      	mov	r1, r4
 800bce8:	4648      	mov	r0, r9
 800bcea:	f000 f9f1 	bl	800c0d0 <_Bfree>
 800bcee:	4654      	mov	r4, sl
 800bcf0:	6922      	ldr	r2, [r4, #16]
 800bcf2:	1c51      	adds	r1, r2, #1
 800bcf4:	6121      	str	r1, [r4, #16]
 800bcf6:	2101      	movs	r1, #1
 800bcf8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bcfc:	6151      	str	r1, [r2, #20]
 800bcfe:	e7bc      	b.n	800bc7a <__gethex+0x39a>
 800bd00:	6921      	ldr	r1, [r4, #16]
 800bd02:	4559      	cmp	r1, fp
 800bd04:	dd0b      	ble.n	800bd1e <__gethex+0x43e>
 800bd06:	2101      	movs	r1, #1
 800bd08:	4620      	mov	r0, r4
 800bd0a:	f7ff fd81 	bl	800b810 <rshift>
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	3601      	adds	r6, #1
 800bd12:	42b3      	cmp	r3, r6
 800bd14:	f6ff aeda 	blt.w	800bacc <__gethex+0x1ec>
 800bd18:	f04f 0801 	mov.w	r8, #1
 800bd1c:	e7c2      	b.n	800bca4 <__gethex+0x3c4>
 800bd1e:	f015 051f 	ands.w	r5, r5, #31
 800bd22:	d0f9      	beq.n	800bd18 <__gethex+0x438>
 800bd24:	9b01      	ldr	r3, [sp, #4]
 800bd26:	f1c5 0520 	rsb	r5, r5, #32
 800bd2a:	441a      	add	r2, r3
 800bd2c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800bd30:	f000 fa80 	bl	800c234 <__hi0bits>
 800bd34:	42a8      	cmp	r0, r5
 800bd36:	dbe6      	blt.n	800bd06 <__gethex+0x426>
 800bd38:	e7ee      	b.n	800bd18 <__gethex+0x438>
 800bd3a:	bf00      	nop
 800bd3c:	0800d5c8 	.word	0x0800d5c8

0800bd40 <L_shift>:
 800bd40:	f1c2 0208 	rsb	r2, r2, #8
 800bd44:	0092      	lsls	r2, r2, #2
 800bd46:	b570      	push	{r4, r5, r6, lr}
 800bd48:	f1c2 0620 	rsb	r6, r2, #32
 800bd4c:	6843      	ldr	r3, [r0, #4]
 800bd4e:	6804      	ldr	r4, [r0, #0]
 800bd50:	fa03 f506 	lsl.w	r5, r3, r6
 800bd54:	432c      	orrs	r4, r5
 800bd56:	40d3      	lsrs	r3, r2
 800bd58:	6004      	str	r4, [r0, #0]
 800bd5a:	f840 3f04 	str.w	r3, [r0, #4]!
 800bd5e:	4288      	cmp	r0, r1
 800bd60:	d3f4      	bcc.n	800bd4c <L_shift+0xc>
 800bd62:	bd70      	pop	{r4, r5, r6, pc}

0800bd64 <__match>:
 800bd64:	b530      	push	{r4, r5, lr}
 800bd66:	6803      	ldr	r3, [r0, #0]
 800bd68:	3301      	adds	r3, #1
 800bd6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd6e:	b914      	cbnz	r4, 800bd76 <__match+0x12>
 800bd70:	6003      	str	r3, [r0, #0]
 800bd72:	2001      	movs	r0, #1
 800bd74:	bd30      	pop	{r4, r5, pc}
 800bd76:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd7a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bd7e:	2d19      	cmp	r5, #25
 800bd80:	bf98      	it	ls
 800bd82:	3220      	addls	r2, #32
 800bd84:	42a2      	cmp	r2, r4
 800bd86:	d0f0      	beq.n	800bd6a <__match+0x6>
 800bd88:	2000      	movs	r0, #0
 800bd8a:	e7f3      	b.n	800bd74 <__match+0x10>

0800bd8c <__hexnan>:
 800bd8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd90:	2500      	movs	r5, #0
 800bd92:	680b      	ldr	r3, [r1, #0]
 800bd94:	4682      	mov	sl, r0
 800bd96:	115e      	asrs	r6, r3, #5
 800bd98:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bd9c:	f013 031f 	ands.w	r3, r3, #31
 800bda0:	bf18      	it	ne
 800bda2:	3604      	addne	r6, #4
 800bda4:	1f37      	subs	r7, r6, #4
 800bda6:	4690      	mov	r8, r2
 800bda8:	46b9      	mov	r9, r7
 800bdaa:	463c      	mov	r4, r7
 800bdac:	46ab      	mov	fp, r5
 800bdae:	b087      	sub	sp, #28
 800bdb0:	6801      	ldr	r1, [r0, #0]
 800bdb2:	9301      	str	r3, [sp, #4]
 800bdb4:	f846 5c04 	str.w	r5, [r6, #-4]
 800bdb8:	9502      	str	r5, [sp, #8]
 800bdba:	784a      	ldrb	r2, [r1, #1]
 800bdbc:	1c4b      	adds	r3, r1, #1
 800bdbe:	9303      	str	r3, [sp, #12]
 800bdc0:	b342      	cbz	r2, 800be14 <__hexnan+0x88>
 800bdc2:	4610      	mov	r0, r2
 800bdc4:	9105      	str	r1, [sp, #20]
 800bdc6:	9204      	str	r2, [sp, #16]
 800bdc8:	f7ff fd75 	bl	800b8b6 <__hexdig_fun>
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	d14f      	bne.n	800be70 <__hexnan+0xe4>
 800bdd0:	9a04      	ldr	r2, [sp, #16]
 800bdd2:	9905      	ldr	r1, [sp, #20]
 800bdd4:	2a20      	cmp	r2, #32
 800bdd6:	d818      	bhi.n	800be0a <__hexnan+0x7e>
 800bdd8:	9b02      	ldr	r3, [sp, #8]
 800bdda:	459b      	cmp	fp, r3
 800bddc:	dd13      	ble.n	800be06 <__hexnan+0x7a>
 800bdde:	454c      	cmp	r4, r9
 800bde0:	d206      	bcs.n	800bdf0 <__hexnan+0x64>
 800bde2:	2d07      	cmp	r5, #7
 800bde4:	dc04      	bgt.n	800bdf0 <__hexnan+0x64>
 800bde6:	462a      	mov	r2, r5
 800bde8:	4649      	mov	r1, r9
 800bdea:	4620      	mov	r0, r4
 800bdec:	f7ff ffa8 	bl	800bd40 <L_shift>
 800bdf0:	4544      	cmp	r4, r8
 800bdf2:	d950      	bls.n	800be96 <__hexnan+0x10a>
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	f1a4 0904 	sub.w	r9, r4, #4
 800bdfa:	f844 3c04 	str.w	r3, [r4, #-4]
 800bdfe:	461d      	mov	r5, r3
 800be00:	464c      	mov	r4, r9
 800be02:	f8cd b008 	str.w	fp, [sp, #8]
 800be06:	9903      	ldr	r1, [sp, #12]
 800be08:	e7d7      	b.n	800bdba <__hexnan+0x2e>
 800be0a:	2a29      	cmp	r2, #41	; 0x29
 800be0c:	d155      	bne.n	800beba <__hexnan+0x12e>
 800be0e:	3102      	adds	r1, #2
 800be10:	f8ca 1000 	str.w	r1, [sl]
 800be14:	f1bb 0f00 	cmp.w	fp, #0
 800be18:	d04f      	beq.n	800beba <__hexnan+0x12e>
 800be1a:	454c      	cmp	r4, r9
 800be1c:	d206      	bcs.n	800be2c <__hexnan+0xa0>
 800be1e:	2d07      	cmp	r5, #7
 800be20:	dc04      	bgt.n	800be2c <__hexnan+0xa0>
 800be22:	462a      	mov	r2, r5
 800be24:	4649      	mov	r1, r9
 800be26:	4620      	mov	r0, r4
 800be28:	f7ff ff8a 	bl	800bd40 <L_shift>
 800be2c:	4544      	cmp	r4, r8
 800be2e:	d934      	bls.n	800be9a <__hexnan+0x10e>
 800be30:	4623      	mov	r3, r4
 800be32:	f1a8 0204 	sub.w	r2, r8, #4
 800be36:	f853 1b04 	ldr.w	r1, [r3], #4
 800be3a:	429f      	cmp	r7, r3
 800be3c:	f842 1f04 	str.w	r1, [r2, #4]!
 800be40:	d2f9      	bcs.n	800be36 <__hexnan+0xaa>
 800be42:	1b3b      	subs	r3, r7, r4
 800be44:	f023 0303 	bic.w	r3, r3, #3
 800be48:	3304      	adds	r3, #4
 800be4a:	3e03      	subs	r6, #3
 800be4c:	3401      	adds	r4, #1
 800be4e:	42a6      	cmp	r6, r4
 800be50:	bf38      	it	cc
 800be52:	2304      	movcc	r3, #4
 800be54:	2200      	movs	r2, #0
 800be56:	4443      	add	r3, r8
 800be58:	f843 2b04 	str.w	r2, [r3], #4
 800be5c:	429f      	cmp	r7, r3
 800be5e:	d2fb      	bcs.n	800be58 <__hexnan+0xcc>
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	b91b      	cbnz	r3, 800be6c <__hexnan+0xe0>
 800be64:	4547      	cmp	r7, r8
 800be66:	d126      	bne.n	800beb6 <__hexnan+0x12a>
 800be68:	2301      	movs	r3, #1
 800be6a:	603b      	str	r3, [r7, #0]
 800be6c:	2005      	movs	r0, #5
 800be6e:	e025      	b.n	800bebc <__hexnan+0x130>
 800be70:	3501      	adds	r5, #1
 800be72:	2d08      	cmp	r5, #8
 800be74:	f10b 0b01 	add.w	fp, fp, #1
 800be78:	dd06      	ble.n	800be88 <__hexnan+0xfc>
 800be7a:	4544      	cmp	r4, r8
 800be7c:	d9c3      	bls.n	800be06 <__hexnan+0x7a>
 800be7e:	2300      	movs	r3, #0
 800be80:	2501      	movs	r5, #1
 800be82:	f844 3c04 	str.w	r3, [r4, #-4]
 800be86:	3c04      	subs	r4, #4
 800be88:	6822      	ldr	r2, [r4, #0]
 800be8a:	f000 000f 	and.w	r0, r0, #15
 800be8e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800be92:	6020      	str	r0, [r4, #0]
 800be94:	e7b7      	b.n	800be06 <__hexnan+0x7a>
 800be96:	2508      	movs	r5, #8
 800be98:	e7b5      	b.n	800be06 <__hexnan+0x7a>
 800be9a:	9b01      	ldr	r3, [sp, #4]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d0df      	beq.n	800be60 <__hexnan+0xd4>
 800bea0:	f04f 32ff 	mov.w	r2, #4294967295
 800bea4:	f1c3 0320 	rsb	r3, r3, #32
 800bea8:	40da      	lsrs	r2, r3
 800beaa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800beae:	4013      	ands	r3, r2
 800beb0:	f846 3c04 	str.w	r3, [r6, #-4]
 800beb4:	e7d4      	b.n	800be60 <__hexnan+0xd4>
 800beb6:	3f04      	subs	r7, #4
 800beb8:	e7d2      	b.n	800be60 <__hexnan+0xd4>
 800beba:	2004      	movs	r0, #4
 800bebc:	b007      	add	sp, #28
 800bebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800bec4 <malloc>:
 800bec4:	4b02      	ldr	r3, [pc, #8]	; (800bed0 <malloc+0xc>)
 800bec6:	4601      	mov	r1, r0
 800bec8:	6818      	ldr	r0, [r3, #0]
 800beca:	f000 b823 	b.w	800bf14 <_malloc_r>
 800bece:	bf00      	nop
 800bed0:	20000200 	.word	0x20000200

0800bed4 <sbrk_aligned>:
 800bed4:	b570      	push	{r4, r5, r6, lr}
 800bed6:	4e0e      	ldr	r6, [pc, #56]	; (800bf10 <sbrk_aligned+0x3c>)
 800bed8:	460c      	mov	r4, r1
 800beda:	6831      	ldr	r1, [r6, #0]
 800bedc:	4605      	mov	r5, r0
 800bede:	b911      	cbnz	r1, 800bee6 <sbrk_aligned+0x12>
 800bee0:	f001 f800 	bl	800cee4 <_sbrk_r>
 800bee4:	6030      	str	r0, [r6, #0]
 800bee6:	4621      	mov	r1, r4
 800bee8:	4628      	mov	r0, r5
 800beea:	f000 fffb 	bl	800cee4 <_sbrk_r>
 800beee:	1c43      	adds	r3, r0, #1
 800bef0:	d00a      	beq.n	800bf08 <sbrk_aligned+0x34>
 800bef2:	1cc4      	adds	r4, r0, #3
 800bef4:	f024 0403 	bic.w	r4, r4, #3
 800bef8:	42a0      	cmp	r0, r4
 800befa:	d007      	beq.n	800bf0c <sbrk_aligned+0x38>
 800befc:	1a21      	subs	r1, r4, r0
 800befe:	4628      	mov	r0, r5
 800bf00:	f000 fff0 	bl	800cee4 <_sbrk_r>
 800bf04:	3001      	adds	r0, #1
 800bf06:	d101      	bne.n	800bf0c <sbrk_aligned+0x38>
 800bf08:	f04f 34ff 	mov.w	r4, #4294967295
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	bd70      	pop	{r4, r5, r6, pc}
 800bf10:	20000910 	.word	0x20000910

0800bf14 <_malloc_r>:
 800bf14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf18:	1ccd      	adds	r5, r1, #3
 800bf1a:	f025 0503 	bic.w	r5, r5, #3
 800bf1e:	3508      	adds	r5, #8
 800bf20:	2d0c      	cmp	r5, #12
 800bf22:	bf38      	it	cc
 800bf24:	250c      	movcc	r5, #12
 800bf26:	2d00      	cmp	r5, #0
 800bf28:	4607      	mov	r7, r0
 800bf2a:	db01      	blt.n	800bf30 <_malloc_r+0x1c>
 800bf2c:	42a9      	cmp	r1, r5
 800bf2e:	d905      	bls.n	800bf3c <_malloc_r+0x28>
 800bf30:	230c      	movs	r3, #12
 800bf32:	2600      	movs	r6, #0
 800bf34:	603b      	str	r3, [r7, #0]
 800bf36:	4630      	mov	r0, r6
 800bf38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf3c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c010 <_malloc_r+0xfc>
 800bf40:	f000 f87a 	bl	800c038 <__malloc_lock>
 800bf44:	f8d8 3000 	ldr.w	r3, [r8]
 800bf48:	461c      	mov	r4, r3
 800bf4a:	bb5c      	cbnz	r4, 800bfa4 <_malloc_r+0x90>
 800bf4c:	4629      	mov	r1, r5
 800bf4e:	4638      	mov	r0, r7
 800bf50:	f7ff ffc0 	bl	800bed4 <sbrk_aligned>
 800bf54:	1c43      	adds	r3, r0, #1
 800bf56:	4604      	mov	r4, r0
 800bf58:	d155      	bne.n	800c006 <_malloc_r+0xf2>
 800bf5a:	f8d8 4000 	ldr.w	r4, [r8]
 800bf5e:	4626      	mov	r6, r4
 800bf60:	2e00      	cmp	r6, #0
 800bf62:	d145      	bne.n	800bff0 <_malloc_r+0xdc>
 800bf64:	2c00      	cmp	r4, #0
 800bf66:	d048      	beq.n	800bffa <_malloc_r+0xe6>
 800bf68:	6823      	ldr	r3, [r4, #0]
 800bf6a:	4631      	mov	r1, r6
 800bf6c:	4638      	mov	r0, r7
 800bf6e:	eb04 0903 	add.w	r9, r4, r3
 800bf72:	f000 ffb7 	bl	800cee4 <_sbrk_r>
 800bf76:	4581      	cmp	r9, r0
 800bf78:	d13f      	bne.n	800bffa <_malloc_r+0xe6>
 800bf7a:	6821      	ldr	r1, [r4, #0]
 800bf7c:	4638      	mov	r0, r7
 800bf7e:	1a6d      	subs	r5, r5, r1
 800bf80:	4629      	mov	r1, r5
 800bf82:	f7ff ffa7 	bl	800bed4 <sbrk_aligned>
 800bf86:	3001      	adds	r0, #1
 800bf88:	d037      	beq.n	800bffa <_malloc_r+0xe6>
 800bf8a:	6823      	ldr	r3, [r4, #0]
 800bf8c:	442b      	add	r3, r5
 800bf8e:	6023      	str	r3, [r4, #0]
 800bf90:	f8d8 3000 	ldr.w	r3, [r8]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d038      	beq.n	800c00a <_malloc_r+0xf6>
 800bf98:	685a      	ldr	r2, [r3, #4]
 800bf9a:	42a2      	cmp	r2, r4
 800bf9c:	d12b      	bne.n	800bff6 <_malloc_r+0xe2>
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	605a      	str	r2, [r3, #4]
 800bfa2:	e00f      	b.n	800bfc4 <_malloc_r+0xb0>
 800bfa4:	6822      	ldr	r2, [r4, #0]
 800bfa6:	1b52      	subs	r2, r2, r5
 800bfa8:	d41f      	bmi.n	800bfea <_malloc_r+0xd6>
 800bfaa:	2a0b      	cmp	r2, #11
 800bfac:	d917      	bls.n	800bfde <_malloc_r+0xca>
 800bfae:	1961      	adds	r1, r4, r5
 800bfb0:	42a3      	cmp	r3, r4
 800bfb2:	6025      	str	r5, [r4, #0]
 800bfb4:	bf18      	it	ne
 800bfb6:	6059      	strne	r1, [r3, #4]
 800bfb8:	6863      	ldr	r3, [r4, #4]
 800bfba:	bf08      	it	eq
 800bfbc:	f8c8 1000 	streq.w	r1, [r8]
 800bfc0:	5162      	str	r2, [r4, r5]
 800bfc2:	604b      	str	r3, [r1, #4]
 800bfc4:	4638      	mov	r0, r7
 800bfc6:	f104 060b 	add.w	r6, r4, #11
 800bfca:	f000 f83b 	bl	800c044 <__malloc_unlock>
 800bfce:	f026 0607 	bic.w	r6, r6, #7
 800bfd2:	1d23      	adds	r3, r4, #4
 800bfd4:	1af2      	subs	r2, r6, r3
 800bfd6:	d0ae      	beq.n	800bf36 <_malloc_r+0x22>
 800bfd8:	1b9b      	subs	r3, r3, r6
 800bfda:	50a3      	str	r3, [r4, r2]
 800bfdc:	e7ab      	b.n	800bf36 <_malloc_r+0x22>
 800bfde:	42a3      	cmp	r3, r4
 800bfe0:	6862      	ldr	r2, [r4, #4]
 800bfe2:	d1dd      	bne.n	800bfa0 <_malloc_r+0x8c>
 800bfe4:	f8c8 2000 	str.w	r2, [r8]
 800bfe8:	e7ec      	b.n	800bfc4 <_malloc_r+0xb0>
 800bfea:	4623      	mov	r3, r4
 800bfec:	6864      	ldr	r4, [r4, #4]
 800bfee:	e7ac      	b.n	800bf4a <_malloc_r+0x36>
 800bff0:	4634      	mov	r4, r6
 800bff2:	6876      	ldr	r6, [r6, #4]
 800bff4:	e7b4      	b.n	800bf60 <_malloc_r+0x4c>
 800bff6:	4613      	mov	r3, r2
 800bff8:	e7cc      	b.n	800bf94 <_malloc_r+0x80>
 800bffa:	230c      	movs	r3, #12
 800bffc:	4638      	mov	r0, r7
 800bffe:	603b      	str	r3, [r7, #0]
 800c000:	f000 f820 	bl	800c044 <__malloc_unlock>
 800c004:	e797      	b.n	800bf36 <_malloc_r+0x22>
 800c006:	6025      	str	r5, [r4, #0]
 800c008:	e7dc      	b.n	800bfc4 <_malloc_r+0xb0>
 800c00a:	605b      	str	r3, [r3, #4]
 800c00c:	deff      	udf	#255	; 0xff
 800c00e:	bf00      	nop
 800c010:	2000090c 	.word	0x2000090c

0800c014 <__ascii_mbtowc>:
 800c014:	b082      	sub	sp, #8
 800c016:	b901      	cbnz	r1, 800c01a <__ascii_mbtowc+0x6>
 800c018:	a901      	add	r1, sp, #4
 800c01a:	b142      	cbz	r2, 800c02e <__ascii_mbtowc+0x1a>
 800c01c:	b14b      	cbz	r3, 800c032 <__ascii_mbtowc+0x1e>
 800c01e:	7813      	ldrb	r3, [r2, #0]
 800c020:	600b      	str	r3, [r1, #0]
 800c022:	7812      	ldrb	r2, [r2, #0]
 800c024:	1e10      	subs	r0, r2, #0
 800c026:	bf18      	it	ne
 800c028:	2001      	movne	r0, #1
 800c02a:	b002      	add	sp, #8
 800c02c:	4770      	bx	lr
 800c02e:	4610      	mov	r0, r2
 800c030:	e7fb      	b.n	800c02a <__ascii_mbtowc+0x16>
 800c032:	f06f 0001 	mvn.w	r0, #1
 800c036:	e7f8      	b.n	800c02a <__ascii_mbtowc+0x16>

0800c038 <__malloc_lock>:
 800c038:	4801      	ldr	r0, [pc, #4]	; (800c040 <__malloc_lock+0x8>)
 800c03a:	f7fe bd0d 	b.w	800aa58 <__retarget_lock_acquire_recursive>
 800c03e:	bf00      	nop
 800c040:	20000908 	.word	0x20000908

0800c044 <__malloc_unlock>:
 800c044:	4801      	ldr	r0, [pc, #4]	; (800c04c <__malloc_unlock+0x8>)
 800c046:	f7fe bd08 	b.w	800aa5a <__retarget_lock_release_recursive>
 800c04a:	bf00      	nop
 800c04c:	20000908 	.word	0x20000908

0800c050 <_Balloc>:
 800c050:	b570      	push	{r4, r5, r6, lr}
 800c052:	69c6      	ldr	r6, [r0, #28]
 800c054:	4604      	mov	r4, r0
 800c056:	460d      	mov	r5, r1
 800c058:	b976      	cbnz	r6, 800c078 <_Balloc+0x28>
 800c05a:	2010      	movs	r0, #16
 800c05c:	f7ff ff32 	bl	800bec4 <malloc>
 800c060:	4602      	mov	r2, r0
 800c062:	61e0      	str	r0, [r4, #28]
 800c064:	b920      	cbnz	r0, 800c070 <_Balloc+0x20>
 800c066:	216b      	movs	r1, #107	; 0x6b
 800c068:	4b17      	ldr	r3, [pc, #92]	; (800c0c8 <_Balloc+0x78>)
 800c06a:	4818      	ldr	r0, [pc, #96]	; (800c0cc <_Balloc+0x7c>)
 800c06c:	f000 ff4a 	bl	800cf04 <__assert_func>
 800c070:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c074:	6006      	str	r6, [r0, #0]
 800c076:	60c6      	str	r6, [r0, #12]
 800c078:	69e6      	ldr	r6, [r4, #28]
 800c07a:	68f3      	ldr	r3, [r6, #12]
 800c07c:	b183      	cbz	r3, 800c0a0 <_Balloc+0x50>
 800c07e:	69e3      	ldr	r3, [r4, #28]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c086:	b9b8      	cbnz	r0, 800c0b8 <_Balloc+0x68>
 800c088:	2101      	movs	r1, #1
 800c08a:	fa01 f605 	lsl.w	r6, r1, r5
 800c08e:	1d72      	adds	r2, r6, #5
 800c090:	4620      	mov	r0, r4
 800c092:	0092      	lsls	r2, r2, #2
 800c094:	f000 ff54 	bl	800cf40 <_calloc_r>
 800c098:	b160      	cbz	r0, 800c0b4 <_Balloc+0x64>
 800c09a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c09e:	e00e      	b.n	800c0be <_Balloc+0x6e>
 800c0a0:	2221      	movs	r2, #33	; 0x21
 800c0a2:	2104      	movs	r1, #4
 800c0a4:	4620      	mov	r0, r4
 800c0a6:	f000 ff4b 	bl	800cf40 <_calloc_r>
 800c0aa:	69e3      	ldr	r3, [r4, #28]
 800c0ac:	60f0      	str	r0, [r6, #12]
 800c0ae:	68db      	ldr	r3, [r3, #12]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d1e4      	bne.n	800c07e <_Balloc+0x2e>
 800c0b4:	2000      	movs	r0, #0
 800c0b6:	bd70      	pop	{r4, r5, r6, pc}
 800c0b8:	6802      	ldr	r2, [r0, #0]
 800c0ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c0be:	2300      	movs	r3, #0
 800c0c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c0c4:	e7f7      	b.n	800c0b6 <_Balloc+0x66>
 800c0c6:	bf00      	nop
 800c0c8:	0800d559 	.word	0x0800d559
 800c0cc:	0800d639 	.word	0x0800d639

0800c0d0 <_Bfree>:
 800c0d0:	b570      	push	{r4, r5, r6, lr}
 800c0d2:	69c6      	ldr	r6, [r0, #28]
 800c0d4:	4605      	mov	r5, r0
 800c0d6:	460c      	mov	r4, r1
 800c0d8:	b976      	cbnz	r6, 800c0f8 <_Bfree+0x28>
 800c0da:	2010      	movs	r0, #16
 800c0dc:	f7ff fef2 	bl	800bec4 <malloc>
 800c0e0:	4602      	mov	r2, r0
 800c0e2:	61e8      	str	r0, [r5, #28]
 800c0e4:	b920      	cbnz	r0, 800c0f0 <_Bfree+0x20>
 800c0e6:	218f      	movs	r1, #143	; 0x8f
 800c0e8:	4b08      	ldr	r3, [pc, #32]	; (800c10c <_Bfree+0x3c>)
 800c0ea:	4809      	ldr	r0, [pc, #36]	; (800c110 <_Bfree+0x40>)
 800c0ec:	f000 ff0a 	bl	800cf04 <__assert_func>
 800c0f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0f4:	6006      	str	r6, [r0, #0]
 800c0f6:	60c6      	str	r6, [r0, #12]
 800c0f8:	b13c      	cbz	r4, 800c10a <_Bfree+0x3a>
 800c0fa:	69eb      	ldr	r3, [r5, #28]
 800c0fc:	6862      	ldr	r2, [r4, #4]
 800c0fe:	68db      	ldr	r3, [r3, #12]
 800c100:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c104:	6021      	str	r1, [r4, #0]
 800c106:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c10a:	bd70      	pop	{r4, r5, r6, pc}
 800c10c:	0800d559 	.word	0x0800d559
 800c110:	0800d639 	.word	0x0800d639

0800c114 <__multadd>:
 800c114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c118:	4607      	mov	r7, r0
 800c11a:	460c      	mov	r4, r1
 800c11c:	461e      	mov	r6, r3
 800c11e:	2000      	movs	r0, #0
 800c120:	690d      	ldr	r5, [r1, #16]
 800c122:	f101 0c14 	add.w	ip, r1, #20
 800c126:	f8dc 3000 	ldr.w	r3, [ip]
 800c12a:	3001      	adds	r0, #1
 800c12c:	b299      	uxth	r1, r3
 800c12e:	fb02 6101 	mla	r1, r2, r1, r6
 800c132:	0c1e      	lsrs	r6, r3, #16
 800c134:	0c0b      	lsrs	r3, r1, #16
 800c136:	fb02 3306 	mla	r3, r2, r6, r3
 800c13a:	b289      	uxth	r1, r1
 800c13c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c140:	4285      	cmp	r5, r0
 800c142:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c146:	f84c 1b04 	str.w	r1, [ip], #4
 800c14a:	dcec      	bgt.n	800c126 <__multadd+0x12>
 800c14c:	b30e      	cbz	r6, 800c192 <__multadd+0x7e>
 800c14e:	68a3      	ldr	r3, [r4, #8]
 800c150:	42ab      	cmp	r3, r5
 800c152:	dc19      	bgt.n	800c188 <__multadd+0x74>
 800c154:	6861      	ldr	r1, [r4, #4]
 800c156:	4638      	mov	r0, r7
 800c158:	3101      	adds	r1, #1
 800c15a:	f7ff ff79 	bl	800c050 <_Balloc>
 800c15e:	4680      	mov	r8, r0
 800c160:	b928      	cbnz	r0, 800c16e <__multadd+0x5a>
 800c162:	4602      	mov	r2, r0
 800c164:	21ba      	movs	r1, #186	; 0xba
 800c166:	4b0c      	ldr	r3, [pc, #48]	; (800c198 <__multadd+0x84>)
 800c168:	480c      	ldr	r0, [pc, #48]	; (800c19c <__multadd+0x88>)
 800c16a:	f000 fecb 	bl	800cf04 <__assert_func>
 800c16e:	6922      	ldr	r2, [r4, #16]
 800c170:	f104 010c 	add.w	r1, r4, #12
 800c174:	3202      	adds	r2, #2
 800c176:	0092      	lsls	r2, r2, #2
 800c178:	300c      	adds	r0, #12
 800c17a:	f7fe fc7d 	bl	800aa78 <memcpy>
 800c17e:	4621      	mov	r1, r4
 800c180:	4638      	mov	r0, r7
 800c182:	f7ff ffa5 	bl	800c0d0 <_Bfree>
 800c186:	4644      	mov	r4, r8
 800c188:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c18c:	3501      	adds	r5, #1
 800c18e:	615e      	str	r6, [r3, #20]
 800c190:	6125      	str	r5, [r4, #16]
 800c192:	4620      	mov	r0, r4
 800c194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c198:	0800d5c8 	.word	0x0800d5c8
 800c19c:	0800d639 	.word	0x0800d639

0800c1a0 <__s2b>:
 800c1a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1a4:	4615      	mov	r5, r2
 800c1a6:	2209      	movs	r2, #9
 800c1a8:	461f      	mov	r7, r3
 800c1aa:	3308      	adds	r3, #8
 800c1ac:	460c      	mov	r4, r1
 800c1ae:	fb93 f3f2 	sdiv	r3, r3, r2
 800c1b2:	4606      	mov	r6, r0
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	2100      	movs	r1, #0
 800c1b8:	429a      	cmp	r2, r3
 800c1ba:	db09      	blt.n	800c1d0 <__s2b+0x30>
 800c1bc:	4630      	mov	r0, r6
 800c1be:	f7ff ff47 	bl	800c050 <_Balloc>
 800c1c2:	b940      	cbnz	r0, 800c1d6 <__s2b+0x36>
 800c1c4:	4602      	mov	r2, r0
 800c1c6:	21d3      	movs	r1, #211	; 0xd3
 800c1c8:	4b18      	ldr	r3, [pc, #96]	; (800c22c <__s2b+0x8c>)
 800c1ca:	4819      	ldr	r0, [pc, #100]	; (800c230 <__s2b+0x90>)
 800c1cc:	f000 fe9a 	bl	800cf04 <__assert_func>
 800c1d0:	0052      	lsls	r2, r2, #1
 800c1d2:	3101      	adds	r1, #1
 800c1d4:	e7f0      	b.n	800c1b8 <__s2b+0x18>
 800c1d6:	9b08      	ldr	r3, [sp, #32]
 800c1d8:	2d09      	cmp	r5, #9
 800c1da:	6143      	str	r3, [r0, #20]
 800c1dc:	f04f 0301 	mov.w	r3, #1
 800c1e0:	6103      	str	r3, [r0, #16]
 800c1e2:	dd16      	ble.n	800c212 <__s2b+0x72>
 800c1e4:	f104 0909 	add.w	r9, r4, #9
 800c1e8:	46c8      	mov	r8, r9
 800c1ea:	442c      	add	r4, r5
 800c1ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c1f0:	4601      	mov	r1, r0
 800c1f2:	220a      	movs	r2, #10
 800c1f4:	4630      	mov	r0, r6
 800c1f6:	3b30      	subs	r3, #48	; 0x30
 800c1f8:	f7ff ff8c 	bl	800c114 <__multadd>
 800c1fc:	45a0      	cmp	r8, r4
 800c1fe:	d1f5      	bne.n	800c1ec <__s2b+0x4c>
 800c200:	f1a5 0408 	sub.w	r4, r5, #8
 800c204:	444c      	add	r4, r9
 800c206:	1b2d      	subs	r5, r5, r4
 800c208:	1963      	adds	r3, r4, r5
 800c20a:	42bb      	cmp	r3, r7
 800c20c:	db04      	blt.n	800c218 <__s2b+0x78>
 800c20e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c212:	2509      	movs	r5, #9
 800c214:	340a      	adds	r4, #10
 800c216:	e7f6      	b.n	800c206 <__s2b+0x66>
 800c218:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c21c:	4601      	mov	r1, r0
 800c21e:	220a      	movs	r2, #10
 800c220:	4630      	mov	r0, r6
 800c222:	3b30      	subs	r3, #48	; 0x30
 800c224:	f7ff ff76 	bl	800c114 <__multadd>
 800c228:	e7ee      	b.n	800c208 <__s2b+0x68>
 800c22a:	bf00      	nop
 800c22c:	0800d5c8 	.word	0x0800d5c8
 800c230:	0800d639 	.word	0x0800d639

0800c234 <__hi0bits>:
 800c234:	0c02      	lsrs	r2, r0, #16
 800c236:	0412      	lsls	r2, r2, #16
 800c238:	4603      	mov	r3, r0
 800c23a:	b9ca      	cbnz	r2, 800c270 <__hi0bits+0x3c>
 800c23c:	0403      	lsls	r3, r0, #16
 800c23e:	2010      	movs	r0, #16
 800c240:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c244:	bf04      	itt	eq
 800c246:	021b      	lsleq	r3, r3, #8
 800c248:	3008      	addeq	r0, #8
 800c24a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c24e:	bf04      	itt	eq
 800c250:	011b      	lsleq	r3, r3, #4
 800c252:	3004      	addeq	r0, #4
 800c254:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c258:	bf04      	itt	eq
 800c25a:	009b      	lsleq	r3, r3, #2
 800c25c:	3002      	addeq	r0, #2
 800c25e:	2b00      	cmp	r3, #0
 800c260:	db05      	blt.n	800c26e <__hi0bits+0x3a>
 800c262:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c266:	f100 0001 	add.w	r0, r0, #1
 800c26a:	bf08      	it	eq
 800c26c:	2020      	moveq	r0, #32
 800c26e:	4770      	bx	lr
 800c270:	2000      	movs	r0, #0
 800c272:	e7e5      	b.n	800c240 <__hi0bits+0xc>

0800c274 <__lo0bits>:
 800c274:	6803      	ldr	r3, [r0, #0]
 800c276:	4602      	mov	r2, r0
 800c278:	f013 0007 	ands.w	r0, r3, #7
 800c27c:	d00b      	beq.n	800c296 <__lo0bits+0x22>
 800c27e:	07d9      	lsls	r1, r3, #31
 800c280:	d421      	bmi.n	800c2c6 <__lo0bits+0x52>
 800c282:	0798      	lsls	r0, r3, #30
 800c284:	bf49      	itett	mi
 800c286:	085b      	lsrmi	r3, r3, #1
 800c288:	089b      	lsrpl	r3, r3, #2
 800c28a:	2001      	movmi	r0, #1
 800c28c:	6013      	strmi	r3, [r2, #0]
 800c28e:	bf5c      	itt	pl
 800c290:	2002      	movpl	r0, #2
 800c292:	6013      	strpl	r3, [r2, #0]
 800c294:	4770      	bx	lr
 800c296:	b299      	uxth	r1, r3
 800c298:	b909      	cbnz	r1, 800c29e <__lo0bits+0x2a>
 800c29a:	2010      	movs	r0, #16
 800c29c:	0c1b      	lsrs	r3, r3, #16
 800c29e:	b2d9      	uxtb	r1, r3
 800c2a0:	b909      	cbnz	r1, 800c2a6 <__lo0bits+0x32>
 800c2a2:	3008      	adds	r0, #8
 800c2a4:	0a1b      	lsrs	r3, r3, #8
 800c2a6:	0719      	lsls	r1, r3, #28
 800c2a8:	bf04      	itt	eq
 800c2aa:	091b      	lsreq	r3, r3, #4
 800c2ac:	3004      	addeq	r0, #4
 800c2ae:	0799      	lsls	r1, r3, #30
 800c2b0:	bf04      	itt	eq
 800c2b2:	089b      	lsreq	r3, r3, #2
 800c2b4:	3002      	addeq	r0, #2
 800c2b6:	07d9      	lsls	r1, r3, #31
 800c2b8:	d403      	bmi.n	800c2c2 <__lo0bits+0x4e>
 800c2ba:	085b      	lsrs	r3, r3, #1
 800c2bc:	f100 0001 	add.w	r0, r0, #1
 800c2c0:	d003      	beq.n	800c2ca <__lo0bits+0x56>
 800c2c2:	6013      	str	r3, [r2, #0]
 800c2c4:	4770      	bx	lr
 800c2c6:	2000      	movs	r0, #0
 800c2c8:	4770      	bx	lr
 800c2ca:	2020      	movs	r0, #32
 800c2cc:	4770      	bx	lr
	...

0800c2d0 <__i2b>:
 800c2d0:	b510      	push	{r4, lr}
 800c2d2:	460c      	mov	r4, r1
 800c2d4:	2101      	movs	r1, #1
 800c2d6:	f7ff febb 	bl	800c050 <_Balloc>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	b928      	cbnz	r0, 800c2ea <__i2b+0x1a>
 800c2de:	f240 1145 	movw	r1, #325	; 0x145
 800c2e2:	4b04      	ldr	r3, [pc, #16]	; (800c2f4 <__i2b+0x24>)
 800c2e4:	4804      	ldr	r0, [pc, #16]	; (800c2f8 <__i2b+0x28>)
 800c2e6:	f000 fe0d 	bl	800cf04 <__assert_func>
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	6144      	str	r4, [r0, #20]
 800c2ee:	6103      	str	r3, [r0, #16]
 800c2f0:	bd10      	pop	{r4, pc}
 800c2f2:	bf00      	nop
 800c2f4:	0800d5c8 	.word	0x0800d5c8
 800c2f8:	0800d639 	.word	0x0800d639

0800c2fc <__multiply>:
 800c2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c300:	4691      	mov	r9, r2
 800c302:	690a      	ldr	r2, [r1, #16]
 800c304:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c308:	460c      	mov	r4, r1
 800c30a:	429a      	cmp	r2, r3
 800c30c:	bfbe      	ittt	lt
 800c30e:	460b      	movlt	r3, r1
 800c310:	464c      	movlt	r4, r9
 800c312:	4699      	movlt	r9, r3
 800c314:	6927      	ldr	r7, [r4, #16]
 800c316:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c31a:	68a3      	ldr	r3, [r4, #8]
 800c31c:	6861      	ldr	r1, [r4, #4]
 800c31e:	eb07 060a 	add.w	r6, r7, sl
 800c322:	42b3      	cmp	r3, r6
 800c324:	b085      	sub	sp, #20
 800c326:	bfb8      	it	lt
 800c328:	3101      	addlt	r1, #1
 800c32a:	f7ff fe91 	bl	800c050 <_Balloc>
 800c32e:	b930      	cbnz	r0, 800c33e <__multiply+0x42>
 800c330:	4602      	mov	r2, r0
 800c332:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c336:	4b43      	ldr	r3, [pc, #268]	; (800c444 <__multiply+0x148>)
 800c338:	4843      	ldr	r0, [pc, #268]	; (800c448 <__multiply+0x14c>)
 800c33a:	f000 fde3 	bl	800cf04 <__assert_func>
 800c33e:	f100 0514 	add.w	r5, r0, #20
 800c342:	462b      	mov	r3, r5
 800c344:	2200      	movs	r2, #0
 800c346:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c34a:	4543      	cmp	r3, r8
 800c34c:	d321      	bcc.n	800c392 <__multiply+0x96>
 800c34e:	f104 0314 	add.w	r3, r4, #20
 800c352:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c356:	f109 0314 	add.w	r3, r9, #20
 800c35a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c35e:	9202      	str	r2, [sp, #8]
 800c360:	1b3a      	subs	r2, r7, r4
 800c362:	3a15      	subs	r2, #21
 800c364:	f022 0203 	bic.w	r2, r2, #3
 800c368:	3204      	adds	r2, #4
 800c36a:	f104 0115 	add.w	r1, r4, #21
 800c36e:	428f      	cmp	r7, r1
 800c370:	bf38      	it	cc
 800c372:	2204      	movcc	r2, #4
 800c374:	9201      	str	r2, [sp, #4]
 800c376:	9a02      	ldr	r2, [sp, #8]
 800c378:	9303      	str	r3, [sp, #12]
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d80c      	bhi.n	800c398 <__multiply+0x9c>
 800c37e:	2e00      	cmp	r6, #0
 800c380:	dd03      	ble.n	800c38a <__multiply+0x8e>
 800c382:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c386:	2b00      	cmp	r3, #0
 800c388:	d05a      	beq.n	800c440 <__multiply+0x144>
 800c38a:	6106      	str	r6, [r0, #16]
 800c38c:	b005      	add	sp, #20
 800c38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c392:	f843 2b04 	str.w	r2, [r3], #4
 800c396:	e7d8      	b.n	800c34a <__multiply+0x4e>
 800c398:	f8b3 a000 	ldrh.w	sl, [r3]
 800c39c:	f1ba 0f00 	cmp.w	sl, #0
 800c3a0:	d023      	beq.n	800c3ea <__multiply+0xee>
 800c3a2:	46a9      	mov	r9, r5
 800c3a4:	f04f 0c00 	mov.w	ip, #0
 800c3a8:	f104 0e14 	add.w	lr, r4, #20
 800c3ac:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c3b0:	f8d9 1000 	ldr.w	r1, [r9]
 800c3b4:	fa1f fb82 	uxth.w	fp, r2
 800c3b8:	b289      	uxth	r1, r1
 800c3ba:	fb0a 110b 	mla	r1, sl, fp, r1
 800c3be:	4461      	add	r1, ip
 800c3c0:	f8d9 c000 	ldr.w	ip, [r9]
 800c3c4:	0c12      	lsrs	r2, r2, #16
 800c3c6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c3ca:	fb0a c202 	mla	r2, sl, r2, ip
 800c3ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c3d2:	b289      	uxth	r1, r1
 800c3d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c3d8:	4577      	cmp	r7, lr
 800c3da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c3de:	f849 1b04 	str.w	r1, [r9], #4
 800c3e2:	d8e3      	bhi.n	800c3ac <__multiply+0xb0>
 800c3e4:	9a01      	ldr	r2, [sp, #4]
 800c3e6:	f845 c002 	str.w	ip, [r5, r2]
 800c3ea:	9a03      	ldr	r2, [sp, #12]
 800c3ec:	3304      	adds	r3, #4
 800c3ee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c3f2:	f1b9 0f00 	cmp.w	r9, #0
 800c3f6:	d021      	beq.n	800c43c <__multiply+0x140>
 800c3f8:	46ae      	mov	lr, r5
 800c3fa:	f04f 0a00 	mov.w	sl, #0
 800c3fe:	6829      	ldr	r1, [r5, #0]
 800c400:	f104 0c14 	add.w	ip, r4, #20
 800c404:	f8bc b000 	ldrh.w	fp, [ip]
 800c408:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c40c:	b289      	uxth	r1, r1
 800c40e:	fb09 220b 	mla	r2, r9, fp, r2
 800c412:	4452      	add	r2, sl
 800c414:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c418:	f84e 1b04 	str.w	r1, [lr], #4
 800c41c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c420:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c424:	f8be 1000 	ldrh.w	r1, [lr]
 800c428:	4567      	cmp	r7, ip
 800c42a:	fb09 110a 	mla	r1, r9, sl, r1
 800c42e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c432:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c436:	d8e5      	bhi.n	800c404 <__multiply+0x108>
 800c438:	9a01      	ldr	r2, [sp, #4]
 800c43a:	50a9      	str	r1, [r5, r2]
 800c43c:	3504      	adds	r5, #4
 800c43e:	e79a      	b.n	800c376 <__multiply+0x7a>
 800c440:	3e01      	subs	r6, #1
 800c442:	e79c      	b.n	800c37e <__multiply+0x82>
 800c444:	0800d5c8 	.word	0x0800d5c8
 800c448:	0800d639 	.word	0x0800d639

0800c44c <__pow5mult>:
 800c44c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c450:	4615      	mov	r5, r2
 800c452:	f012 0203 	ands.w	r2, r2, #3
 800c456:	4606      	mov	r6, r0
 800c458:	460f      	mov	r7, r1
 800c45a:	d007      	beq.n	800c46c <__pow5mult+0x20>
 800c45c:	4c25      	ldr	r4, [pc, #148]	; (800c4f4 <__pow5mult+0xa8>)
 800c45e:	3a01      	subs	r2, #1
 800c460:	2300      	movs	r3, #0
 800c462:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c466:	f7ff fe55 	bl	800c114 <__multadd>
 800c46a:	4607      	mov	r7, r0
 800c46c:	10ad      	asrs	r5, r5, #2
 800c46e:	d03d      	beq.n	800c4ec <__pow5mult+0xa0>
 800c470:	69f4      	ldr	r4, [r6, #28]
 800c472:	b97c      	cbnz	r4, 800c494 <__pow5mult+0x48>
 800c474:	2010      	movs	r0, #16
 800c476:	f7ff fd25 	bl	800bec4 <malloc>
 800c47a:	4602      	mov	r2, r0
 800c47c:	61f0      	str	r0, [r6, #28]
 800c47e:	b928      	cbnz	r0, 800c48c <__pow5mult+0x40>
 800c480:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c484:	4b1c      	ldr	r3, [pc, #112]	; (800c4f8 <__pow5mult+0xac>)
 800c486:	481d      	ldr	r0, [pc, #116]	; (800c4fc <__pow5mult+0xb0>)
 800c488:	f000 fd3c 	bl	800cf04 <__assert_func>
 800c48c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c490:	6004      	str	r4, [r0, #0]
 800c492:	60c4      	str	r4, [r0, #12]
 800c494:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c498:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c49c:	b94c      	cbnz	r4, 800c4b2 <__pow5mult+0x66>
 800c49e:	f240 2171 	movw	r1, #625	; 0x271
 800c4a2:	4630      	mov	r0, r6
 800c4a4:	f7ff ff14 	bl	800c2d0 <__i2b>
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	4604      	mov	r4, r0
 800c4ac:	f8c8 0008 	str.w	r0, [r8, #8]
 800c4b0:	6003      	str	r3, [r0, #0]
 800c4b2:	f04f 0900 	mov.w	r9, #0
 800c4b6:	07eb      	lsls	r3, r5, #31
 800c4b8:	d50a      	bpl.n	800c4d0 <__pow5mult+0x84>
 800c4ba:	4639      	mov	r1, r7
 800c4bc:	4622      	mov	r2, r4
 800c4be:	4630      	mov	r0, r6
 800c4c0:	f7ff ff1c 	bl	800c2fc <__multiply>
 800c4c4:	4680      	mov	r8, r0
 800c4c6:	4639      	mov	r1, r7
 800c4c8:	4630      	mov	r0, r6
 800c4ca:	f7ff fe01 	bl	800c0d0 <_Bfree>
 800c4ce:	4647      	mov	r7, r8
 800c4d0:	106d      	asrs	r5, r5, #1
 800c4d2:	d00b      	beq.n	800c4ec <__pow5mult+0xa0>
 800c4d4:	6820      	ldr	r0, [r4, #0]
 800c4d6:	b938      	cbnz	r0, 800c4e8 <__pow5mult+0x9c>
 800c4d8:	4622      	mov	r2, r4
 800c4da:	4621      	mov	r1, r4
 800c4dc:	4630      	mov	r0, r6
 800c4de:	f7ff ff0d 	bl	800c2fc <__multiply>
 800c4e2:	6020      	str	r0, [r4, #0]
 800c4e4:	f8c0 9000 	str.w	r9, [r0]
 800c4e8:	4604      	mov	r4, r0
 800c4ea:	e7e4      	b.n	800c4b6 <__pow5mult+0x6a>
 800c4ec:	4638      	mov	r0, r7
 800c4ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4f2:	bf00      	nop
 800c4f4:	0800d788 	.word	0x0800d788
 800c4f8:	0800d559 	.word	0x0800d559
 800c4fc:	0800d639 	.word	0x0800d639

0800c500 <__lshift>:
 800c500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c504:	460c      	mov	r4, r1
 800c506:	4607      	mov	r7, r0
 800c508:	4691      	mov	r9, r2
 800c50a:	6923      	ldr	r3, [r4, #16]
 800c50c:	6849      	ldr	r1, [r1, #4]
 800c50e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c512:	68a3      	ldr	r3, [r4, #8]
 800c514:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c518:	f108 0601 	add.w	r6, r8, #1
 800c51c:	42b3      	cmp	r3, r6
 800c51e:	db0b      	blt.n	800c538 <__lshift+0x38>
 800c520:	4638      	mov	r0, r7
 800c522:	f7ff fd95 	bl	800c050 <_Balloc>
 800c526:	4605      	mov	r5, r0
 800c528:	b948      	cbnz	r0, 800c53e <__lshift+0x3e>
 800c52a:	4602      	mov	r2, r0
 800c52c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c530:	4b27      	ldr	r3, [pc, #156]	; (800c5d0 <__lshift+0xd0>)
 800c532:	4828      	ldr	r0, [pc, #160]	; (800c5d4 <__lshift+0xd4>)
 800c534:	f000 fce6 	bl	800cf04 <__assert_func>
 800c538:	3101      	adds	r1, #1
 800c53a:	005b      	lsls	r3, r3, #1
 800c53c:	e7ee      	b.n	800c51c <__lshift+0x1c>
 800c53e:	2300      	movs	r3, #0
 800c540:	f100 0114 	add.w	r1, r0, #20
 800c544:	f100 0210 	add.w	r2, r0, #16
 800c548:	4618      	mov	r0, r3
 800c54a:	4553      	cmp	r3, sl
 800c54c:	db33      	blt.n	800c5b6 <__lshift+0xb6>
 800c54e:	6920      	ldr	r0, [r4, #16]
 800c550:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c554:	f104 0314 	add.w	r3, r4, #20
 800c558:	f019 091f 	ands.w	r9, r9, #31
 800c55c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c560:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c564:	d02b      	beq.n	800c5be <__lshift+0xbe>
 800c566:	468a      	mov	sl, r1
 800c568:	2200      	movs	r2, #0
 800c56a:	f1c9 0e20 	rsb	lr, r9, #32
 800c56e:	6818      	ldr	r0, [r3, #0]
 800c570:	fa00 f009 	lsl.w	r0, r0, r9
 800c574:	4310      	orrs	r0, r2
 800c576:	f84a 0b04 	str.w	r0, [sl], #4
 800c57a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c57e:	459c      	cmp	ip, r3
 800c580:	fa22 f20e 	lsr.w	r2, r2, lr
 800c584:	d8f3      	bhi.n	800c56e <__lshift+0x6e>
 800c586:	ebac 0304 	sub.w	r3, ip, r4
 800c58a:	3b15      	subs	r3, #21
 800c58c:	f023 0303 	bic.w	r3, r3, #3
 800c590:	3304      	adds	r3, #4
 800c592:	f104 0015 	add.w	r0, r4, #21
 800c596:	4584      	cmp	ip, r0
 800c598:	bf38      	it	cc
 800c59a:	2304      	movcc	r3, #4
 800c59c:	50ca      	str	r2, [r1, r3]
 800c59e:	b10a      	cbz	r2, 800c5a4 <__lshift+0xa4>
 800c5a0:	f108 0602 	add.w	r6, r8, #2
 800c5a4:	3e01      	subs	r6, #1
 800c5a6:	4638      	mov	r0, r7
 800c5a8:	4621      	mov	r1, r4
 800c5aa:	612e      	str	r6, [r5, #16]
 800c5ac:	f7ff fd90 	bl	800c0d0 <_Bfree>
 800c5b0:	4628      	mov	r0, r5
 800c5b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5b6:	f842 0f04 	str.w	r0, [r2, #4]!
 800c5ba:	3301      	adds	r3, #1
 800c5bc:	e7c5      	b.n	800c54a <__lshift+0x4a>
 800c5be:	3904      	subs	r1, #4
 800c5c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5c4:	459c      	cmp	ip, r3
 800c5c6:	f841 2f04 	str.w	r2, [r1, #4]!
 800c5ca:	d8f9      	bhi.n	800c5c0 <__lshift+0xc0>
 800c5cc:	e7ea      	b.n	800c5a4 <__lshift+0xa4>
 800c5ce:	bf00      	nop
 800c5d0:	0800d5c8 	.word	0x0800d5c8
 800c5d4:	0800d639 	.word	0x0800d639

0800c5d8 <__mcmp>:
 800c5d8:	4603      	mov	r3, r0
 800c5da:	690a      	ldr	r2, [r1, #16]
 800c5dc:	6900      	ldr	r0, [r0, #16]
 800c5de:	b530      	push	{r4, r5, lr}
 800c5e0:	1a80      	subs	r0, r0, r2
 800c5e2:	d10d      	bne.n	800c600 <__mcmp+0x28>
 800c5e4:	3314      	adds	r3, #20
 800c5e6:	3114      	adds	r1, #20
 800c5e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c5ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c5f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c5f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c5f8:	4295      	cmp	r5, r2
 800c5fa:	d002      	beq.n	800c602 <__mcmp+0x2a>
 800c5fc:	d304      	bcc.n	800c608 <__mcmp+0x30>
 800c5fe:	2001      	movs	r0, #1
 800c600:	bd30      	pop	{r4, r5, pc}
 800c602:	42a3      	cmp	r3, r4
 800c604:	d3f4      	bcc.n	800c5f0 <__mcmp+0x18>
 800c606:	e7fb      	b.n	800c600 <__mcmp+0x28>
 800c608:	f04f 30ff 	mov.w	r0, #4294967295
 800c60c:	e7f8      	b.n	800c600 <__mcmp+0x28>
	...

0800c610 <__mdiff>:
 800c610:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c614:	460d      	mov	r5, r1
 800c616:	4607      	mov	r7, r0
 800c618:	4611      	mov	r1, r2
 800c61a:	4628      	mov	r0, r5
 800c61c:	4614      	mov	r4, r2
 800c61e:	f7ff ffdb 	bl	800c5d8 <__mcmp>
 800c622:	1e06      	subs	r6, r0, #0
 800c624:	d111      	bne.n	800c64a <__mdiff+0x3a>
 800c626:	4631      	mov	r1, r6
 800c628:	4638      	mov	r0, r7
 800c62a:	f7ff fd11 	bl	800c050 <_Balloc>
 800c62e:	4602      	mov	r2, r0
 800c630:	b928      	cbnz	r0, 800c63e <__mdiff+0x2e>
 800c632:	f240 2137 	movw	r1, #567	; 0x237
 800c636:	4b3a      	ldr	r3, [pc, #232]	; (800c720 <__mdiff+0x110>)
 800c638:	483a      	ldr	r0, [pc, #232]	; (800c724 <__mdiff+0x114>)
 800c63a:	f000 fc63 	bl	800cf04 <__assert_func>
 800c63e:	2301      	movs	r3, #1
 800c640:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c644:	4610      	mov	r0, r2
 800c646:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c64a:	bfa4      	itt	ge
 800c64c:	4623      	movge	r3, r4
 800c64e:	462c      	movge	r4, r5
 800c650:	4638      	mov	r0, r7
 800c652:	6861      	ldr	r1, [r4, #4]
 800c654:	bfa6      	itte	ge
 800c656:	461d      	movge	r5, r3
 800c658:	2600      	movge	r6, #0
 800c65a:	2601      	movlt	r6, #1
 800c65c:	f7ff fcf8 	bl	800c050 <_Balloc>
 800c660:	4602      	mov	r2, r0
 800c662:	b918      	cbnz	r0, 800c66c <__mdiff+0x5c>
 800c664:	f240 2145 	movw	r1, #581	; 0x245
 800c668:	4b2d      	ldr	r3, [pc, #180]	; (800c720 <__mdiff+0x110>)
 800c66a:	e7e5      	b.n	800c638 <__mdiff+0x28>
 800c66c:	f102 0814 	add.w	r8, r2, #20
 800c670:	46c2      	mov	sl, r8
 800c672:	f04f 0c00 	mov.w	ip, #0
 800c676:	6927      	ldr	r7, [r4, #16]
 800c678:	60c6      	str	r6, [r0, #12]
 800c67a:	692e      	ldr	r6, [r5, #16]
 800c67c:	f104 0014 	add.w	r0, r4, #20
 800c680:	f105 0914 	add.w	r9, r5, #20
 800c684:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800c688:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c68c:	3410      	adds	r4, #16
 800c68e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800c692:	f859 3b04 	ldr.w	r3, [r9], #4
 800c696:	fa1f f18b 	uxth.w	r1, fp
 800c69a:	4461      	add	r1, ip
 800c69c:	fa1f fc83 	uxth.w	ip, r3
 800c6a0:	0c1b      	lsrs	r3, r3, #16
 800c6a2:	eba1 010c 	sub.w	r1, r1, ip
 800c6a6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c6aa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c6ae:	b289      	uxth	r1, r1
 800c6b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800c6b4:	454e      	cmp	r6, r9
 800c6b6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800c6ba:	f84a 1b04 	str.w	r1, [sl], #4
 800c6be:	d8e6      	bhi.n	800c68e <__mdiff+0x7e>
 800c6c0:	1b73      	subs	r3, r6, r5
 800c6c2:	3b15      	subs	r3, #21
 800c6c4:	f023 0303 	bic.w	r3, r3, #3
 800c6c8:	3515      	adds	r5, #21
 800c6ca:	3304      	adds	r3, #4
 800c6cc:	42ae      	cmp	r6, r5
 800c6ce:	bf38      	it	cc
 800c6d0:	2304      	movcc	r3, #4
 800c6d2:	4418      	add	r0, r3
 800c6d4:	4443      	add	r3, r8
 800c6d6:	461e      	mov	r6, r3
 800c6d8:	4605      	mov	r5, r0
 800c6da:	4575      	cmp	r5, lr
 800c6dc:	d30e      	bcc.n	800c6fc <__mdiff+0xec>
 800c6de:	f10e 0103 	add.w	r1, lr, #3
 800c6e2:	1a09      	subs	r1, r1, r0
 800c6e4:	f021 0103 	bic.w	r1, r1, #3
 800c6e8:	3803      	subs	r0, #3
 800c6ea:	4586      	cmp	lr, r0
 800c6ec:	bf38      	it	cc
 800c6ee:	2100      	movcc	r1, #0
 800c6f0:	440b      	add	r3, r1
 800c6f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c6f6:	b189      	cbz	r1, 800c71c <__mdiff+0x10c>
 800c6f8:	6117      	str	r7, [r2, #16]
 800c6fa:	e7a3      	b.n	800c644 <__mdiff+0x34>
 800c6fc:	f855 8b04 	ldr.w	r8, [r5], #4
 800c700:	fa1f f188 	uxth.w	r1, r8
 800c704:	4461      	add	r1, ip
 800c706:	140c      	asrs	r4, r1, #16
 800c708:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c70c:	b289      	uxth	r1, r1
 800c70e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c712:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800c716:	f846 1b04 	str.w	r1, [r6], #4
 800c71a:	e7de      	b.n	800c6da <__mdiff+0xca>
 800c71c:	3f01      	subs	r7, #1
 800c71e:	e7e8      	b.n	800c6f2 <__mdiff+0xe2>
 800c720:	0800d5c8 	.word	0x0800d5c8
 800c724:	0800d639 	.word	0x0800d639

0800c728 <__ulp>:
 800c728:	4b0e      	ldr	r3, [pc, #56]	; (800c764 <__ulp+0x3c>)
 800c72a:	400b      	ands	r3, r1
 800c72c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c730:	2b00      	cmp	r3, #0
 800c732:	dc08      	bgt.n	800c746 <__ulp+0x1e>
 800c734:	425b      	negs	r3, r3
 800c736:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800c73a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c73e:	da04      	bge.n	800c74a <__ulp+0x22>
 800c740:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c744:	4113      	asrs	r3, r2
 800c746:	2200      	movs	r2, #0
 800c748:	e008      	b.n	800c75c <__ulp+0x34>
 800c74a:	f1a2 0314 	sub.w	r3, r2, #20
 800c74e:	2b1e      	cmp	r3, #30
 800c750:	bfd6      	itet	le
 800c752:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800c756:	2201      	movgt	r2, #1
 800c758:	40da      	lsrle	r2, r3
 800c75a:	2300      	movs	r3, #0
 800c75c:	4619      	mov	r1, r3
 800c75e:	4610      	mov	r0, r2
 800c760:	4770      	bx	lr
 800c762:	bf00      	nop
 800c764:	7ff00000 	.word	0x7ff00000

0800c768 <__b2d>:
 800c768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c76a:	6905      	ldr	r5, [r0, #16]
 800c76c:	f100 0714 	add.w	r7, r0, #20
 800c770:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c774:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c778:	1f2e      	subs	r6, r5, #4
 800c77a:	4620      	mov	r0, r4
 800c77c:	f7ff fd5a 	bl	800c234 <__hi0bits>
 800c780:	f1c0 0220 	rsb	r2, r0, #32
 800c784:	280a      	cmp	r0, #10
 800c786:	4603      	mov	r3, r0
 800c788:	f8df c068 	ldr.w	ip, [pc, #104]	; 800c7f4 <__b2d+0x8c>
 800c78c:	600a      	str	r2, [r1, #0]
 800c78e:	dc12      	bgt.n	800c7b6 <__b2d+0x4e>
 800c790:	f1c0 0e0b 	rsb	lr, r0, #11
 800c794:	fa24 f20e 	lsr.w	r2, r4, lr
 800c798:	42b7      	cmp	r7, r6
 800c79a:	ea42 010c 	orr.w	r1, r2, ip
 800c79e:	bf2c      	ite	cs
 800c7a0:	2200      	movcs	r2, #0
 800c7a2:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800c7a6:	3315      	adds	r3, #21
 800c7a8:	fa04 f303 	lsl.w	r3, r4, r3
 800c7ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800c7b0:	431a      	orrs	r2, r3
 800c7b2:	4610      	mov	r0, r2
 800c7b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7b6:	42b7      	cmp	r7, r6
 800c7b8:	bf2e      	itee	cs
 800c7ba:	2200      	movcs	r2, #0
 800c7bc:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800c7c0:	f1a5 0608 	subcc.w	r6, r5, #8
 800c7c4:	3b0b      	subs	r3, #11
 800c7c6:	d012      	beq.n	800c7ee <__b2d+0x86>
 800c7c8:	f1c3 0520 	rsb	r5, r3, #32
 800c7cc:	fa22 f105 	lsr.w	r1, r2, r5
 800c7d0:	409c      	lsls	r4, r3
 800c7d2:	430c      	orrs	r4, r1
 800c7d4:	42be      	cmp	r6, r7
 800c7d6:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800c7da:	bf94      	ite	ls
 800c7dc:	2400      	movls	r4, #0
 800c7de:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c7e2:	409a      	lsls	r2, r3
 800c7e4:	40ec      	lsrs	r4, r5
 800c7e6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c7ea:	4322      	orrs	r2, r4
 800c7ec:	e7e1      	b.n	800c7b2 <__b2d+0x4a>
 800c7ee:	ea44 010c 	orr.w	r1, r4, ip
 800c7f2:	e7de      	b.n	800c7b2 <__b2d+0x4a>
 800c7f4:	3ff00000 	.word	0x3ff00000

0800c7f8 <__d2b>:
 800c7f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7fa:	2101      	movs	r1, #1
 800c7fc:	4617      	mov	r7, r2
 800c7fe:	461c      	mov	r4, r3
 800c800:	9e08      	ldr	r6, [sp, #32]
 800c802:	f7ff fc25 	bl	800c050 <_Balloc>
 800c806:	4605      	mov	r5, r0
 800c808:	b930      	cbnz	r0, 800c818 <__d2b+0x20>
 800c80a:	4602      	mov	r2, r0
 800c80c:	f240 310f 	movw	r1, #783	; 0x30f
 800c810:	4b22      	ldr	r3, [pc, #136]	; (800c89c <__d2b+0xa4>)
 800c812:	4823      	ldr	r0, [pc, #140]	; (800c8a0 <__d2b+0xa8>)
 800c814:	f000 fb76 	bl	800cf04 <__assert_func>
 800c818:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800c81c:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800c820:	bb24      	cbnz	r4, 800c86c <__d2b+0x74>
 800c822:	2f00      	cmp	r7, #0
 800c824:	9301      	str	r3, [sp, #4]
 800c826:	d026      	beq.n	800c876 <__d2b+0x7e>
 800c828:	4668      	mov	r0, sp
 800c82a:	9700      	str	r7, [sp, #0]
 800c82c:	f7ff fd22 	bl	800c274 <__lo0bits>
 800c830:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c834:	b1e8      	cbz	r0, 800c872 <__d2b+0x7a>
 800c836:	f1c0 0320 	rsb	r3, r0, #32
 800c83a:	fa02 f303 	lsl.w	r3, r2, r3
 800c83e:	430b      	orrs	r3, r1
 800c840:	40c2      	lsrs	r2, r0
 800c842:	616b      	str	r3, [r5, #20]
 800c844:	9201      	str	r2, [sp, #4]
 800c846:	9b01      	ldr	r3, [sp, #4]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	bf14      	ite	ne
 800c84c:	2102      	movne	r1, #2
 800c84e:	2101      	moveq	r1, #1
 800c850:	61ab      	str	r3, [r5, #24]
 800c852:	6129      	str	r1, [r5, #16]
 800c854:	b1bc      	cbz	r4, 800c886 <__d2b+0x8e>
 800c856:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c85a:	4404      	add	r4, r0
 800c85c:	6034      	str	r4, [r6, #0]
 800c85e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c864:	6018      	str	r0, [r3, #0]
 800c866:	4628      	mov	r0, r5
 800c868:	b003      	add	sp, #12
 800c86a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c86c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c870:	e7d7      	b.n	800c822 <__d2b+0x2a>
 800c872:	6169      	str	r1, [r5, #20]
 800c874:	e7e7      	b.n	800c846 <__d2b+0x4e>
 800c876:	a801      	add	r0, sp, #4
 800c878:	f7ff fcfc 	bl	800c274 <__lo0bits>
 800c87c:	9b01      	ldr	r3, [sp, #4]
 800c87e:	2101      	movs	r1, #1
 800c880:	616b      	str	r3, [r5, #20]
 800c882:	3020      	adds	r0, #32
 800c884:	e7e5      	b.n	800c852 <__d2b+0x5a>
 800c886:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c88a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800c88e:	6030      	str	r0, [r6, #0]
 800c890:	6918      	ldr	r0, [r3, #16]
 800c892:	f7ff fccf 	bl	800c234 <__hi0bits>
 800c896:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c89a:	e7e2      	b.n	800c862 <__d2b+0x6a>
 800c89c:	0800d5c8 	.word	0x0800d5c8
 800c8a0:	0800d639 	.word	0x0800d639

0800c8a4 <__ratio>:
 800c8a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a8:	4688      	mov	r8, r1
 800c8aa:	4669      	mov	r1, sp
 800c8ac:	4681      	mov	r9, r0
 800c8ae:	f7ff ff5b 	bl	800c768 <__b2d>
 800c8b2:	460f      	mov	r7, r1
 800c8b4:	4604      	mov	r4, r0
 800c8b6:	460d      	mov	r5, r1
 800c8b8:	4640      	mov	r0, r8
 800c8ba:	a901      	add	r1, sp, #4
 800c8bc:	f7ff ff54 	bl	800c768 <__b2d>
 800c8c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c8c4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c8c8:	468b      	mov	fp, r1
 800c8ca:	eba3 0c02 	sub.w	ip, r3, r2
 800c8ce:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c8d2:	1a9b      	subs	r3, r3, r2
 800c8d4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	bfd5      	itete	le
 800c8dc:	460a      	movle	r2, r1
 800c8de:	462a      	movgt	r2, r5
 800c8e0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c8e4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c8e8:	bfd8      	it	le
 800c8ea:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c8ee:	465b      	mov	r3, fp
 800c8f0:	4602      	mov	r2, r0
 800c8f2:	4639      	mov	r1, r7
 800c8f4:	4620      	mov	r0, r4
 800c8f6:	f7f3 ff23 	bl	8000740 <__aeabi_ddiv>
 800c8fa:	b003      	add	sp, #12
 800c8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c900 <__copybits>:
 800c900:	3901      	subs	r1, #1
 800c902:	b570      	push	{r4, r5, r6, lr}
 800c904:	1149      	asrs	r1, r1, #5
 800c906:	6914      	ldr	r4, [r2, #16]
 800c908:	3101      	adds	r1, #1
 800c90a:	f102 0314 	add.w	r3, r2, #20
 800c90e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c912:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c916:	1f05      	subs	r5, r0, #4
 800c918:	42a3      	cmp	r3, r4
 800c91a:	d30c      	bcc.n	800c936 <__copybits+0x36>
 800c91c:	1aa3      	subs	r3, r4, r2
 800c91e:	3b11      	subs	r3, #17
 800c920:	f023 0303 	bic.w	r3, r3, #3
 800c924:	3211      	adds	r2, #17
 800c926:	42a2      	cmp	r2, r4
 800c928:	bf88      	it	hi
 800c92a:	2300      	movhi	r3, #0
 800c92c:	4418      	add	r0, r3
 800c92e:	2300      	movs	r3, #0
 800c930:	4288      	cmp	r0, r1
 800c932:	d305      	bcc.n	800c940 <__copybits+0x40>
 800c934:	bd70      	pop	{r4, r5, r6, pc}
 800c936:	f853 6b04 	ldr.w	r6, [r3], #4
 800c93a:	f845 6f04 	str.w	r6, [r5, #4]!
 800c93e:	e7eb      	b.n	800c918 <__copybits+0x18>
 800c940:	f840 3b04 	str.w	r3, [r0], #4
 800c944:	e7f4      	b.n	800c930 <__copybits+0x30>

0800c946 <__any_on>:
 800c946:	f100 0214 	add.w	r2, r0, #20
 800c94a:	6900      	ldr	r0, [r0, #16]
 800c94c:	114b      	asrs	r3, r1, #5
 800c94e:	4298      	cmp	r0, r3
 800c950:	b510      	push	{r4, lr}
 800c952:	db11      	blt.n	800c978 <__any_on+0x32>
 800c954:	dd0a      	ble.n	800c96c <__any_on+0x26>
 800c956:	f011 011f 	ands.w	r1, r1, #31
 800c95a:	d007      	beq.n	800c96c <__any_on+0x26>
 800c95c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c960:	fa24 f001 	lsr.w	r0, r4, r1
 800c964:	fa00 f101 	lsl.w	r1, r0, r1
 800c968:	428c      	cmp	r4, r1
 800c96a:	d10b      	bne.n	800c984 <__any_on+0x3e>
 800c96c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c970:	4293      	cmp	r3, r2
 800c972:	d803      	bhi.n	800c97c <__any_on+0x36>
 800c974:	2000      	movs	r0, #0
 800c976:	bd10      	pop	{r4, pc}
 800c978:	4603      	mov	r3, r0
 800c97a:	e7f7      	b.n	800c96c <__any_on+0x26>
 800c97c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c980:	2900      	cmp	r1, #0
 800c982:	d0f5      	beq.n	800c970 <__any_on+0x2a>
 800c984:	2001      	movs	r0, #1
 800c986:	e7f6      	b.n	800c976 <__any_on+0x30>

0800c988 <__ascii_wctomb>:
 800c988:	4603      	mov	r3, r0
 800c98a:	4608      	mov	r0, r1
 800c98c:	b141      	cbz	r1, 800c9a0 <__ascii_wctomb+0x18>
 800c98e:	2aff      	cmp	r2, #255	; 0xff
 800c990:	d904      	bls.n	800c99c <__ascii_wctomb+0x14>
 800c992:	228a      	movs	r2, #138	; 0x8a
 800c994:	f04f 30ff 	mov.w	r0, #4294967295
 800c998:	601a      	str	r2, [r3, #0]
 800c99a:	4770      	bx	lr
 800c99c:	2001      	movs	r0, #1
 800c99e:	700a      	strb	r2, [r1, #0]
 800c9a0:	4770      	bx	lr

0800c9a2 <__ssputs_r>:
 800c9a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9a6:	461f      	mov	r7, r3
 800c9a8:	688e      	ldr	r6, [r1, #8]
 800c9aa:	4682      	mov	sl, r0
 800c9ac:	42be      	cmp	r6, r7
 800c9ae:	460c      	mov	r4, r1
 800c9b0:	4690      	mov	r8, r2
 800c9b2:	680b      	ldr	r3, [r1, #0]
 800c9b4:	d82c      	bhi.n	800ca10 <__ssputs_r+0x6e>
 800c9b6:	898a      	ldrh	r2, [r1, #12]
 800c9b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c9bc:	d026      	beq.n	800ca0c <__ssputs_r+0x6a>
 800c9be:	6965      	ldr	r5, [r4, #20]
 800c9c0:	6909      	ldr	r1, [r1, #16]
 800c9c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c9c6:	eba3 0901 	sub.w	r9, r3, r1
 800c9ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c9ce:	1c7b      	adds	r3, r7, #1
 800c9d0:	444b      	add	r3, r9
 800c9d2:	106d      	asrs	r5, r5, #1
 800c9d4:	429d      	cmp	r5, r3
 800c9d6:	bf38      	it	cc
 800c9d8:	461d      	movcc	r5, r3
 800c9da:	0553      	lsls	r3, r2, #21
 800c9dc:	d527      	bpl.n	800ca2e <__ssputs_r+0x8c>
 800c9de:	4629      	mov	r1, r5
 800c9e0:	f7ff fa98 	bl	800bf14 <_malloc_r>
 800c9e4:	4606      	mov	r6, r0
 800c9e6:	b360      	cbz	r0, 800ca42 <__ssputs_r+0xa0>
 800c9e8:	464a      	mov	r2, r9
 800c9ea:	6921      	ldr	r1, [r4, #16]
 800c9ec:	f7fe f844 	bl	800aa78 <memcpy>
 800c9f0:	89a3      	ldrh	r3, [r4, #12]
 800c9f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c9f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9fa:	81a3      	strh	r3, [r4, #12]
 800c9fc:	6126      	str	r6, [r4, #16]
 800c9fe:	444e      	add	r6, r9
 800ca00:	6026      	str	r6, [r4, #0]
 800ca02:	463e      	mov	r6, r7
 800ca04:	6165      	str	r5, [r4, #20]
 800ca06:	eba5 0509 	sub.w	r5, r5, r9
 800ca0a:	60a5      	str	r5, [r4, #8]
 800ca0c:	42be      	cmp	r6, r7
 800ca0e:	d900      	bls.n	800ca12 <__ssputs_r+0x70>
 800ca10:	463e      	mov	r6, r7
 800ca12:	4632      	mov	r2, r6
 800ca14:	4641      	mov	r1, r8
 800ca16:	6820      	ldr	r0, [r4, #0]
 800ca18:	f000 fa27 	bl	800ce6a <memmove>
 800ca1c:	2000      	movs	r0, #0
 800ca1e:	68a3      	ldr	r3, [r4, #8]
 800ca20:	1b9b      	subs	r3, r3, r6
 800ca22:	60a3      	str	r3, [r4, #8]
 800ca24:	6823      	ldr	r3, [r4, #0]
 800ca26:	4433      	add	r3, r6
 800ca28:	6023      	str	r3, [r4, #0]
 800ca2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca2e:	462a      	mov	r2, r5
 800ca30:	f000 fa9a 	bl	800cf68 <_realloc_r>
 800ca34:	4606      	mov	r6, r0
 800ca36:	2800      	cmp	r0, #0
 800ca38:	d1e0      	bne.n	800c9fc <__ssputs_r+0x5a>
 800ca3a:	4650      	mov	r0, sl
 800ca3c:	6921      	ldr	r1, [r4, #16]
 800ca3e:	f7fe fe9f 	bl	800b780 <_free_r>
 800ca42:	230c      	movs	r3, #12
 800ca44:	f8ca 3000 	str.w	r3, [sl]
 800ca48:	89a3      	ldrh	r3, [r4, #12]
 800ca4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ca4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca52:	81a3      	strh	r3, [r4, #12]
 800ca54:	e7e9      	b.n	800ca2a <__ssputs_r+0x88>
	...

0800ca58 <_svfiprintf_r>:
 800ca58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca5c:	4698      	mov	r8, r3
 800ca5e:	898b      	ldrh	r3, [r1, #12]
 800ca60:	4607      	mov	r7, r0
 800ca62:	061b      	lsls	r3, r3, #24
 800ca64:	460d      	mov	r5, r1
 800ca66:	4614      	mov	r4, r2
 800ca68:	b09d      	sub	sp, #116	; 0x74
 800ca6a:	d50e      	bpl.n	800ca8a <_svfiprintf_r+0x32>
 800ca6c:	690b      	ldr	r3, [r1, #16]
 800ca6e:	b963      	cbnz	r3, 800ca8a <_svfiprintf_r+0x32>
 800ca70:	2140      	movs	r1, #64	; 0x40
 800ca72:	f7ff fa4f 	bl	800bf14 <_malloc_r>
 800ca76:	6028      	str	r0, [r5, #0]
 800ca78:	6128      	str	r0, [r5, #16]
 800ca7a:	b920      	cbnz	r0, 800ca86 <_svfiprintf_r+0x2e>
 800ca7c:	230c      	movs	r3, #12
 800ca7e:	603b      	str	r3, [r7, #0]
 800ca80:	f04f 30ff 	mov.w	r0, #4294967295
 800ca84:	e0d0      	b.n	800cc28 <_svfiprintf_r+0x1d0>
 800ca86:	2340      	movs	r3, #64	; 0x40
 800ca88:	616b      	str	r3, [r5, #20]
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ca8e:	2320      	movs	r3, #32
 800ca90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ca94:	2330      	movs	r3, #48	; 0x30
 800ca96:	f04f 0901 	mov.w	r9, #1
 800ca9a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ca9e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800cc40 <_svfiprintf_r+0x1e8>
 800caa2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800caa6:	4623      	mov	r3, r4
 800caa8:	469a      	mov	sl, r3
 800caaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800caae:	b10a      	cbz	r2, 800cab4 <_svfiprintf_r+0x5c>
 800cab0:	2a25      	cmp	r2, #37	; 0x25
 800cab2:	d1f9      	bne.n	800caa8 <_svfiprintf_r+0x50>
 800cab4:	ebba 0b04 	subs.w	fp, sl, r4
 800cab8:	d00b      	beq.n	800cad2 <_svfiprintf_r+0x7a>
 800caba:	465b      	mov	r3, fp
 800cabc:	4622      	mov	r2, r4
 800cabe:	4629      	mov	r1, r5
 800cac0:	4638      	mov	r0, r7
 800cac2:	f7ff ff6e 	bl	800c9a2 <__ssputs_r>
 800cac6:	3001      	adds	r0, #1
 800cac8:	f000 80a9 	beq.w	800cc1e <_svfiprintf_r+0x1c6>
 800cacc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cace:	445a      	add	r2, fp
 800cad0:	9209      	str	r2, [sp, #36]	; 0x24
 800cad2:	f89a 3000 	ldrb.w	r3, [sl]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	f000 80a1 	beq.w	800cc1e <_svfiprintf_r+0x1c6>
 800cadc:	2300      	movs	r3, #0
 800cade:	f04f 32ff 	mov.w	r2, #4294967295
 800cae2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cae6:	f10a 0a01 	add.w	sl, sl, #1
 800caea:	9304      	str	r3, [sp, #16]
 800caec:	9307      	str	r3, [sp, #28]
 800caee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800caf2:	931a      	str	r3, [sp, #104]	; 0x68
 800caf4:	4654      	mov	r4, sl
 800caf6:	2205      	movs	r2, #5
 800caf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cafc:	4850      	ldr	r0, [pc, #320]	; (800cc40 <_svfiprintf_r+0x1e8>)
 800cafe:	f7fd ffad 	bl	800aa5c <memchr>
 800cb02:	9a04      	ldr	r2, [sp, #16]
 800cb04:	b9d8      	cbnz	r0, 800cb3e <_svfiprintf_r+0xe6>
 800cb06:	06d0      	lsls	r0, r2, #27
 800cb08:	bf44      	itt	mi
 800cb0a:	2320      	movmi	r3, #32
 800cb0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb10:	0711      	lsls	r1, r2, #28
 800cb12:	bf44      	itt	mi
 800cb14:	232b      	movmi	r3, #43	; 0x2b
 800cb16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb1a:	f89a 3000 	ldrb.w	r3, [sl]
 800cb1e:	2b2a      	cmp	r3, #42	; 0x2a
 800cb20:	d015      	beq.n	800cb4e <_svfiprintf_r+0xf6>
 800cb22:	4654      	mov	r4, sl
 800cb24:	2000      	movs	r0, #0
 800cb26:	f04f 0c0a 	mov.w	ip, #10
 800cb2a:	9a07      	ldr	r2, [sp, #28]
 800cb2c:	4621      	mov	r1, r4
 800cb2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb32:	3b30      	subs	r3, #48	; 0x30
 800cb34:	2b09      	cmp	r3, #9
 800cb36:	d94d      	bls.n	800cbd4 <_svfiprintf_r+0x17c>
 800cb38:	b1b0      	cbz	r0, 800cb68 <_svfiprintf_r+0x110>
 800cb3a:	9207      	str	r2, [sp, #28]
 800cb3c:	e014      	b.n	800cb68 <_svfiprintf_r+0x110>
 800cb3e:	eba0 0308 	sub.w	r3, r0, r8
 800cb42:	fa09 f303 	lsl.w	r3, r9, r3
 800cb46:	4313      	orrs	r3, r2
 800cb48:	46a2      	mov	sl, r4
 800cb4a:	9304      	str	r3, [sp, #16]
 800cb4c:	e7d2      	b.n	800caf4 <_svfiprintf_r+0x9c>
 800cb4e:	9b03      	ldr	r3, [sp, #12]
 800cb50:	1d19      	adds	r1, r3, #4
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	9103      	str	r1, [sp, #12]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	bfbb      	ittet	lt
 800cb5a:	425b      	neglt	r3, r3
 800cb5c:	f042 0202 	orrlt.w	r2, r2, #2
 800cb60:	9307      	strge	r3, [sp, #28]
 800cb62:	9307      	strlt	r3, [sp, #28]
 800cb64:	bfb8      	it	lt
 800cb66:	9204      	strlt	r2, [sp, #16]
 800cb68:	7823      	ldrb	r3, [r4, #0]
 800cb6a:	2b2e      	cmp	r3, #46	; 0x2e
 800cb6c:	d10c      	bne.n	800cb88 <_svfiprintf_r+0x130>
 800cb6e:	7863      	ldrb	r3, [r4, #1]
 800cb70:	2b2a      	cmp	r3, #42	; 0x2a
 800cb72:	d134      	bne.n	800cbde <_svfiprintf_r+0x186>
 800cb74:	9b03      	ldr	r3, [sp, #12]
 800cb76:	3402      	adds	r4, #2
 800cb78:	1d1a      	adds	r2, r3, #4
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	9203      	str	r2, [sp, #12]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	bfb8      	it	lt
 800cb82:	f04f 33ff 	movlt.w	r3, #4294967295
 800cb86:	9305      	str	r3, [sp, #20]
 800cb88:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800cc44 <_svfiprintf_r+0x1ec>
 800cb8c:	2203      	movs	r2, #3
 800cb8e:	4650      	mov	r0, sl
 800cb90:	7821      	ldrb	r1, [r4, #0]
 800cb92:	f7fd ff63 	bl	800aa5c <memchr>
 800cb96:	b138      	cbz	r0, 800cba8 <_svfiprintf_r+0x150>
 800cb98:	2240      	movs	r2, #64	; 0x40
 800cb9a:	9b04      	ldr	r3, [sp, #16]
 800cb9c:	eba0 000a 	sub.w	r0, r0, sl
 800cba0:	4082      	lsls	r2, r0
 800cba2:	4313      	orrs	r3, r2
 800cba4:	3401      	adds	r4, #1
 800cba6:	9304      	str	r3, [sp, #16]
 800cba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbac:	2206      	movs	r2, #6
 800cbae:	4826      	ldr	r0, [pc, #152]	; (800cc48 <_svfiprintf_r+0x1f0>)
 800cbb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cbb4:	f7fd ff52 	bl	800aa5c <memchr>
 800cbb8:	2800      	cmp	r0, #0
 800cbba:	d038      	beq.n	800cc2e <_svfiprintf_r+0x1d6>
 800cbbc:	4b23      	ldr	r3, [pc, #140]	; (800cc4c <_svfiprintf_r+0x1f4>)
 800cbbe:	bb1b      	cbnz	r3, 800cc08 <_svfiprintf_r+0x1b0>
 800cbc0:	9b03      	ldr	r3, [sp, #12]
 800cbc2:	3307      	adds	r3, #7
 800cbc4:	f023 0307 	bic.w	r3, r3, #7
 800cbc8:	3308      	adds	r3, #8
 800cbca:	9303      	str	r3, [sp, #12]
 800cbcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbce:	4433      	add	r3, r6
 800cbd0:	9309      	str	r3, [sp, #36]	; 0x24
 800cbd2:	e768      	b.n	800caa6 <_svfiprintf_r+0x4e>
 800cbd4:	460c      	mov	r4, r1
 800cbd6:	2001      	movs	r0, #1
 800cbd8:	fb0c 3202 	mla	r2, ip, r2, r3
 800cbdc:	e7a6      	b.n	800cb2c <_svfiprintf_r+0xd4>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	f04f 0c0a 	mov.w	ip, #10
 800cbe4:	4619      	mov	r1, r3
 800cbe6:	3401      	adds	r4, #1
 800cbe8:	9305      	str	r3, [sp, #20]
 800cbea:	4620      	mov	r0, r4
 800cbec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cbf0:	3a30      	subs	r2, #48	; 0x30
 800cbf2:	2a09      	cmp	r2, #9
 800cbf4:	d903      	bls.n	800cbfe <_svfiprintf_r+0x1a6>
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d0c6      	beq.n	800cb88 <_svfiprintf_r+0x130>
 800cbfa:	9105      	str	r1, [sp, #20]
 800cbfc:	e7c4      	b.n	800cb88 <_svfiprintf_r+0x130>
 800cbfe:	4604      	mov	r4, r0
 800cc00:	2301      	movs	r3, #1
 800cc02:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc06:	e7f0      	b.n	800cbea <_svfiprintf_r+0x192>
 800cc08:	ab03      	add	r3, sp, #12
 800cc0a:	9300      	str	r3, [sp, #0]
 800cc0c:	462a      	mov	r2, r5
 800cc0e:	4638      	mov	r0, r7
 800cc10:	4b0f      	ldr	r3, [pc, #60]	; (800cc50 <_svfiprintf_r+0x1f8>)
 800cc12:	a904      	add	r1, sp, #16
 800cc14:	f7fd f8b8 	bl	8009d88 <_printf_float>
 800cc18:	1c42      	adds	r2, r0, #1
 800cc1a:	4606      	mov	r6, r0
 800cc1c:	d1d6      	bne.n	800cbcc <_svfiprintf_r+0x174>
 800cc1e:	89ab      	ldrh	r3, [r5, #12]
 800cc20:	065b      	lsls	r3, r3, #25
 800cc22:	f53f af2d 	bmi.w	800ca80 <_svfiprintf_r+0x28>
 800cc26:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc28:	b01d      	add	sp, #116	; 0x74
 800cc2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc2e:	ab03      	add	r3, sp, #12
 800cc30:	9300      	str	r3, [sp, #0]
 800cc32:	462a      	mov	r2, r5
 800cc34:	4638      	mov	r0, r7
 800cc36:	4b06      	ldr	r3, [pc, #24]	; (800cc50 <_svfiprintf_r+0x1f8>)
 800cc38:	a904      	add	r1, sp, #16
 800cc3a:	f7fd fb45 	bl	800a2c8 <_printf_i>
 800cc3e:	e7eb      	b.n	800cc18 <_svfiprintf_r+0x1c0>
 800cc40:	0800d895 	.word	0x0800d895
 800cc44:	0800d89b 	.word	0x0800d89b
 800cc48:	0800d89f 	.word	0x0800d89f
 800cc4c:	08009d89 	.word	0x08009d89
 800cc50:	0800c9a3 	.word	0x0800c9a3

0800cc54 <__sflush_r>:
 800cc54:	898a      	ldrh	r2, [r1, #12]
 800cc56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc58:	4605      	mov	r5, r0
 800cc5a:	0710      	lsls	r0, r2, #28
 800cc5c:	460c      	mov	r4, r1
 800cc5e:	d457      	bmi.n	800cd10 <__sflush_r+0xbc>
 800cc60:	684b      	ldr	r3, [r1, #4]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	dc04      	bgt.n	800cc70 <__sflush_r+0x1c>
 800cc66:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	dc01      	bgt.n	800cc70 <__sflush_r+0x1c>
 800cc6c:	2000      	movs	r0, #0
 800cc6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cc72:	2e00      	cmp	r6, #0
 800cc74:	d0fa      	beq.n	800cc6c <__sflush_r+0x18>
 800cc76:	2300      	movs	r3, #0
 800cc78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cc7c:	682f      	ldr	r7, [r5, #0]
 800cc7e:	6a21      	ldr	r1, [r4, #32]
 800cc80:	602b      	str	r3, [r5, #0]
 800cc82:	d032      	beq.n	800ccea <__sflush_r+0x96>
 800cc84:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cc86:	89a3      	ldrh	r3, [r4, #12]
 800cc88:	075a      	lsls	r2, r3, #29
 800cc8a:	d505      	bpl.n	800cc98 <__sflush_r+0x44>
 800cc8c:	6863      	ldr	r3, [r4, #4]
 800cc8e:	1ac0      	subs	r0, r0, r3
 800cc90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cc92:	b10b      	cbz	r3, 800cc98 <__sflush_r+0x44>
 800cc94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cc96:	1ac0      	subs	r0, r0, r3
 800cc98:	2300      	movs	r3, #0
 800cc9a:	4602      	mov	r2, r0
 800cc9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cc9e:	4628      	mov	r0, r5
 800cca0:	6a21      	ldr	r1, [r4, #32]
 800cca2:	47b0      	blx	r6
 800cca4:	1c43      	adds	r3, r0, #1
 800cca6:	89a3      	ldrh	r3, [r4, #12]
 800cca8:	d106      	bne.n	800ccb8 <__sflush_r+0x64>
 800ccaa:	6829      	ldr	r1, [r5, #0]
 800ccac:	291d      	cmp	r1, #29
 800ccae:	d82b      	bhi.n	800cd08 <__sflush_r+0xb4>
 800ccb0:	4a28      	ldr	r2, [pc, #160]	; (800cd54 <__sflush_r+0x100>)
 800ccb2:	410a      	asrs	r2, r1
 800ccb4:	07d6      	lsls	r6, r2, #31
 800ccb6:	d427      	bmi.n	800cd08 <__sflush_r+0xb4>
 800ccb8:	2200      	movs	r2, #0
 800ccba:	6062      	str	r2, [r4, #4]
 800ccbc:	6922      	ldr	r2, [r4, #16]
 800ccbe:	04d9      	lsls	r1, r3, #19
 800ccc0:	6022      	str	r2, [r4, #0]
 800ccc2:	d504      	bpl.n	800ccce <__sflush_r+0x7a>
 800ccc4:	1c42      	adds	r2, r0, #1
 800ccc6:	d101      	bne.n	800cccc <__sflush_r+0x78>
 800ccc8:	682b      	ldr	r3, [r5, #0]
 800ccca:	b903      	cbnz	r3, 800ccce <__sflush_r+0x7a>
 800cccc:	6560      	str	r0, [r4, #84]	; 0x54
 800ccce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccd0:	602f      	str	r7, [r5, #0]
 800ccd2:	2900      	cmp	r1, #0
 800ccd4:	d0ca      	beq.n	800cc6c <__sflush_r+0x18>
 800ccd6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ccda:	4299      	cmp	r1, r3
 800ccdc:	d002      	beq.n	800cce4 <__sflush_r+0x90>
 800ccde:	4628      	mov	r0, r5
 800cce0:	f7fe fd4e 	bl	800b780 <_free_r>
 800cce4:	2000      	movs	r0, #0
 800cce6:	6360      	str	r0, [r4, #52]	; 0x34
 800cce8:	e7c1      	b.n	800cc6e <__sflush_r+0x1a>
 800ccea:	2301      	movs	r3, #1
 800ccec:	4628      	mov	r0, r5
 800ccee:	47b0      	blx	r6
 800ccf0:	1c41      	adds	r1, r0, #1
 800ccf2:	d1c8      	bne.n	800cc86 <__sflush_r+0x32>
 800ccf4:	682b      	ldr	r3, [r5, #0]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d0c5      	beq.n	800cc86 <__sflush_r+0x32>
 800ccfa:	2b1d      	cmp	r3, #29
 800ccfc:	d001      	beq.n	800cd02 <__sflush_r+0xae>
 800ccfe:	2b16      	cmp	r3, #22
 800cd00:	d101      	bne.n	800cd06 <__sflush_r+0xb2>
 800cd02:	602f      	str	r7, [r5, #0]
 800cd04:	e7b2      	b.n	800cc6c <__sflush_r+0x18>
 800cd06:	89a3      	ldrh	r3, [r4, #12]
 800cd08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd0c:	81a3      	strh	r3, [r4, #12]
 800cd0e:	e7ae      	b.n	800cc6e <__sflush_r+0x1a>
 800cd10:	690f      	ldr	r7, [r1, #16]
 800cd12:	2f00      	cmp	r7, #0
 800cd14:	d0aa      	beq.n	800cc6c <__sflush_r+0x18>
 800cd16:	0793      	lsls	r3, r2, #30
 800cd18:	bf18      	it	ne
 800cd1a:	2300      	movne	r3, #0
 800cd1c:	680e      	ldr	r6, [r1, #0]
 800cd1e:	bf08      	it	eq
 800cd20:	694b      	ldreq	r3, [r1, #20]
 800cd22:	1bf6      	subs	r6, r6, r7
 800cd24:	600f      	str	r7, [r1, #0]
 800cd26:	608b      	str	r3, [r1, #8]
 800cd28:	2e00      	cmp	r6, #0
 800cd2a:	dd9f      	ble.n	800cc6c <__sflush_r+0x18>
 800cd2c:	4633      	mov	r3, r6
 800cd2e:	463a      	mov	r2, r7
 800cd30:	4628      	mov	r0, r5
 800cd32:	6a21      	ldr	r1, [r4, #32]
 800cd34:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800cd38:	47e0      	blx	ip
 800cd3a:	2800      	cmp	r0, #0
 800cd3c:	dc06      	bgt.n	800cd4c <__sflush_r+0xf8>
 800cd3e:	89a3      	ldrh	r3, [r4, #12]
 800cd40:	f04f 30ff 	mov.w	r0, #4294967295
 800cd44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd48:	81a3      	strh	r3, [r4, #12]
 800cd4a:	e790      	b.n	800cc6e <__sflush_r+0x1a>
 800cd4c:	4407      	add	r7, r0
 800cd4e:	1a36      	subs	r6, r6, r0
 800cd50:	e7ea      	b.n	800cd28 <__sflush_r+0xd4>
 800cd52:	bf00      	nop
 800cd54:	dfbffffe 	.word	0xdfbffffe

0800cd58 <_fflush_r>:
 800cd58:	b538      	push	{r3, r4, r5, lr}
 800cd5a:	690b      	ldr	r3, [r1, #16]
 800cd5c:	4605      	mov	r5, r0
 800cd5e:	460c      	mov	r4, r1
 800cd60:	b913      	cbnz	r3, 800cd68 <_fflush_r+0x10>
 800cd62:	2500      	movs	r5, #0
 800cd64:	4628      	mov	r0, r5
 800cd66:	bd38      	pop	{r3, r4, r5, pc}
 800cd68:	b118      	cbz	r0, 800cd72 <_fflush_r+0x1a>
 800cd6a:	6a03      	ldr	r3, [r0, #32]
 800cd6c:	b90b      	cbnz	r3, 800cd72 <_fflush_r+0x1a>
 800cd6e:	f7fd fc47 	bl	800a600 <__sinit>
 800cd72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d0f3      	beq.n	800cd62 <_fflush_r+0xa>
 800cd7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cd7c:	07d0      	lsls	r0, r2, #31
 800cd7e:	d404      	bmi.n	800cd8a <_fflush_r+0x32>
 800cd80:	0599      	lsls	r1, r3, #22
 800cd82:	d402      	bmi.n	800cd8a <_fflush_r+0x32>
 800cd84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cd86:	f7fd fe67 	bl	800aa58 <__retarget_lock_acquire_recursive>
 800cd8a:	4628      	mov	r0, r5
 800cd8c:	4621      	mov	r1, r4
 800cd8e:	f7ff ff61 	bl	800cc54 <__sflush_r>
 800cd92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cd94:	4605      	mov	r5, r0
 800cd96:	07da      	lsls	r2, r3, #31
 800cd98:	d4e4      	bmi.n	800cd64 <_fflush_r+0xc>
 800cd9a:	89a3      	ldrh	r3, [r4, #12]
 800cd9c:	059b      	lsls	r3, r3, #22
 800cd9e:	d4e1      	bmi.n	800cd64 <_fflush_r+0xc>
 800cda0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cda2:	f7fd fe5a 	bl	800aa5a <__retarget_lock_release_recursive>
 800cda6:	e7dd      	b.n	800cd64 <_fflush_r+0xc>

0800cda8 <__swhatbuf_r>:
 800cda8:	b570      	push	{r4, r5, r6, lr}
 800cdaa:	460c      	mov	r4, r1
 800cdac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdb0:	4615      	mov	r5, r2
 800cdb2:	2900      	cmp	r1, #0
 800cdb4:	461e      	mov	r6, r3
 800cdb6:	b096      	sub	sp, #88	; 0x58
 800cdb8:	da0c      	bge.n	800cdd4 <__swhatbuf_r+0x2c>
 800cdba:	89a3      	ldrh	r3, [r4, #12]
 800cdbc:	2100      	movs	r1, #0
 800cdbe:	f013 0f80 	tst.w	r3, #128	; 0x80
 800cdc2:	bf0c      	ite	eq
 800cdc4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800cdc8:	2340      	movne	r3, #64	; 0x40
 800cdca:	2000      	movs	r0, #0
 800cdcc:	6031      	str	r1, [r6, #0]
 800cdce:	602b      	str	r3, [r5, #0]
 800cdd0:	b016      	add	sp, #88	; 0x58
 800cdd2:	bd70      	pop	{r4, r5, r6, pc}
 800cdd4:	466a      	mov	r2, sp
 800cdd6:	f000 f863 	bl	800cea0 <_fstat_r>
 800cdda:	2800      	cmp	r0, #0
 800cddc:	dbed      	blt.n	800cdba <__swhatbuf_r+0x12>
 800cdde:	9901      	ldr	r1, [sp, #4]
 800cde0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800cde4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800cde8:	4259      	negs	r1, r3
 800cdea:	4159      	adcs	r1, r3
 800cdec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cdf0:	e7eb      	b.n	800cdca <__swhatbuf_r+0x22>

0800cdf2 <__smakebuf_r>:
 800cdf2:	898b      	ldrh	r3, [r1, #12]
 800cdf4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cdf6:	079d      	lsls	r5, r3, #30
 800cdf8:	4606      	mov	r6, r0
 800cdfa:	460c      	mov	r4, r1
 800cdfc:	d507      	bpl.n	800ce0e <__smakebuf_r+0x1c>
 800cdfe:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ce02:	6023      	str	r3, [r4, #0]
 800ce04:	6123      	str	r3, [r4, #16]
 800ce06:	2301      	movs	r3, #1
 800ce08:	6163      	str	r3, [r4, #20]
 800ce0a:	b002      	add	sp, #8
 800ce0c:	bd70      	pop	{r4, r5, r6, pc}
 800ce0e:	466a      	mov	r2, sp
 800ce10:	ab01      	add	r3, sp, #4
 800ce12:	f7ff ffc9 	bl	800cda8 <__swhatbuf_r>
 800ce16:	9900      	ldr	r1, [sp, #0]
 800ce18:	4605      	mov	r5, r0
 800ce1a:	4630      	mov	r0, r6
 800ce1c:	f7ff f87a 	bl	800bf14 <_malloc_r>
 800ce20:	b948      	cbnz	r0, 800ce36 <__smakebuf_r+0x44>
 800ce22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce26:	059a      	lsls	r2, r3, #22
 800ce28:	d4ef      	bmi.n	800ce0a <__smakebuf_r+0x18>
 800ce2a:	f023 0303 	bic.w	r3, r3, #3
 800ce2e:	f043 0302 	orr.w	r3, r3, #2
 800ce32:	81a3      	strh	r3, [r4, #12]
 800ce34:	e7e3      	b.n	800cdfe <__smakebuf_r+0xc>
 800ce36:	89a3      	ldrh	r3, [r4, #12]
 800ce38:	6020      	str	r0, [r4, #0]
 800ce3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce3e:	81a3      	strh	r3, [r4, #12]
 800ce40:	9b00      	ldr	r3, [sp, #0]
 800ce42:	6120      	str	r0, [r4, #16]
 800ce44:	6163      	str	r3, [r4, #20]
 800ce46:	9b01      	ldr	r3, [sp, #4]
 800ce48:	b15b      	cbz	r3, 800ce62 <__smakebuf_r+0x70>
 800ce4a:	4630      	mov	r0, r6
 800ce4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce50:	f000 f838 	bl	800cec4 <_isatty_r>
 800ce54:	b128      	cbz	r0, 800ce62 <__smakebuf_r+0x70>
 800ce56:	89a3      	ldrh	r3, [r4, #12]
 800ce58:	f023 0303 	bic.w	r3, r3, #3
 800ce5c:	f043 0301 	orr.w	r3, r3, #1
 800ce60:	81a3      	strh	r3, [r4, #12]
 800ce62:	89a3      	ldrh	r3, [r4, #12]
 800ce64:	431d      	orrs	r5, r3
 800ce66:	81a5      	strh	r5, [r4, #12]
 800ce68:	e7cf      	b.n	800ce0a <__smakebuf_r+0x18>

0800ce6a <memmove>:
 800ce6a:	4288      	cmp	r0, r1
 800ce6c:	b510      	push	{r4, lr}
 800ce6e:	eb01 0402 	add.w	r4, r1, r2
 800ce72:	d902      	bls.n	800ce7a <memmove+0x10>
 800ce74:	4284      	cmp	r4, r0
 800ce76:	4623      	mov	r3, r4
 800ce78:	d807      	bhi.n	800ce8a <memmove+0x20>
 800ce7a:	1e43      	subs	r3, r0, #1
 800ce7c:	42a1      	cmp	r1, r4
 800ce7e:	d008      	beq.n	800ce92 <memmove+0x28>
 800ce80:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce84:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ce88:	e7f8      	b.n	800ce7c <memmove+0x12>
 800ce8a:	4601      	mov	r1, r0
 800ce8c:	4402      	add	r2, r0
 800ce8e:	428a      	cmp	r2, r1
 800ce90:	d100      	bne.n	800ce94 <memmove+0x2a>
 800ce92:	bd10      	pop	{r4, pc}
 800ce94:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce98:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce9c:	e7f7      	b.n	800ce8e <memmove+0x24>
	...

0800cea0 <_fstat_r>:
 800cea0:	b538      	push	{r3, r4, r5, lr}
 800cea2:	2300      	movs	r3, #0
 800cea4:	4d06      	ldr	r5, [pc, #24]	; (800cec0 <_fstat_r+0x20>)
 800cea6:	4604      	mov	r4, r0
 800cea8:	4608      	mov	r0, r1
 800ceaa:	4611      	mov	r1, r2
 800ceac:	602b      	str	r3, [r5, #0]
 800ceae:	f7f5 fb1e 	bl	80024ee <_fstat>
 800ceb2:	1c43      	adds	r3, r0, #1
 800ceb4:	d102      	bne.n	800cebc <_fstat_r+0x1c>
 800ceb6:	682b      	ldr	r3, [r5, #0]
 800ceb8:	b103      	cbz	r3, 800cebc <_fstat_r+0x1c>
 800ceba:	6023      	str	r3, [r4, #0]
 800cebc:	bd38      	pop	{r3, r4, r5, pc}
 800cebe:	bf00      	nop
 800cec0:	20000904 	.word	0x20000904

0800cec4 <_isatty_r>:
 800cec4:	b538      	push	{r3, r4, r5, lr}
 800cec6:	2300      	movs	r3, #0
 800cec8:	4d05      	ldr	r5, [pc, #20]	; (800cee0 <_isatty_r+0x1c>)
 800ceca:	4604      	mov	r4, r0
 800cecc:	4608      	mov	r0, r1
 800cece:	602b      	str	r3, [r5, #0]
 800ced0:	f7f5 fb1c 	bl	800250c <_isatty>
 800ced4:	1c43      	adds	r3, r0, #1
 800ced6:	d102      	bne.n	800cede <_isatty_r+0x1a>
 800ced8:	682b      	ldr	r3, [r5, #0]
 800ceda:	b103      	cbz	r3, 800cede <_isatty_r+0x1a>
 800cedc:	6023      	str	r3, [r4, #0]
 800cede:	bd38      	pop	{r3, r4, r5, pc}
 800cee0:	20000904 	.word	0x20000904

0800cee4 <_sbrk_r>:
 800cee4:	b538      	push	{r3, r4, r5, lr}
 800cee6:	2300      	movs	r3, #0
 800cee8:	4d05      	ldr	r5, [pc, #20]	; (800cf00 <_sbrk_r+0x1c>)
 800ceea:	4604      	mov	r4, r0
 800ceec:	4608      	mov	r0, r1
 800ceee:	602b      	str	r3, [r5, #0]
 800cef0:	f7f5 fb22 	bl	8002538 <_sbrk>
 800cef4:	1c43      	adds	r3, r0, #1
 800cef6:	d102      	bne.n	800cefe <_sbrk_r+0x1a>
 800cef8:	682b      	ldr	r3, [r5, #0]
 800cefa:	b103      	cbz	r3, 800cefe <_sbrk_r+0x1a>
 800cefc:	6023      	str	r3, [r4, #0]
 800cefe:	bd38      	pop	{r3, r4, r5, pc}
 800cf00:	20000904 	.word	0x20000904

0800cf04 <__assert_func>:
 800cf04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf06:	4614      	mov	r4, r2
 800cf08:	461a      	mov	r2, r3
 800cf0a:	4b09      	ldr	r3, [pc, #36]	; (800cf30 <__assert_func+0x2c>)
 800cf0c:	4605      	mov	r5, r0
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	68d8      	ldr	r0, [r3, #12]
 800cf12:	b14c      	cbz	r4, 800cf28 <__assert_func+0x24>
 800cf14:	4b07      	ldr	r3, [pc, #28]	; (800cf34 <__assert_func+0x30>)
 800cf16:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cf1a:	9100      	str	r1, [sp, #0]
 800cf1c:	462b      	mov	r3, r5
 800cf1e:	4906      	ldr	r1, [pc, #24]	; (800cf38 <__assert_func+0x34>)
 800cf20:	f000 f852 	bl	800cfc8 <fiprintf>
 800cf24:	f000 f862 	bl	800cfec <abort>
 800cf28:	4b04      	ldr	r3, [pc, #16]	; (800cf3c <__assert_func+0x38>)
 800cf2a:	461c      	mov	r4, r3
 800cf2c:	e7f3      	b.n	800cf16 <__assert_func+0x12>
 800cf2e:	bf00      	nop
 800cf30:	20000200 	.word	0x20000200
 800cf34:	0800d8a6 	.word	0x0800d8a6
 800cf38:	0800d8b3 	.word	0x0800d8b3
 800cf3c:	0800d8e1 	.word	0x0800d8e1

0800cf40 <_calloc_r>:
 800cf40:	b570      	push	{r4, r5, r6, lr}
 800cf42:	fba1 5402 	umull	r5, r4, r1, r2
 800cf46:	b934      	cbnz	r4, 800cf56 <_calloc_r+0x16>
 800cf48:	4629      	mov	r1, r5
 800cf4a:	f7fe ffe3 	bl	800bf14 <_malloc_r>
 800cf4e:	4606      	mov	r6, r0
 800cf50:	b928      	cbnz	r0, 800cf5e <_calloc_r+0x1e>
 800cf52:	4630      	mov	r0, r6
 800cf54:	bd70      	pop	{r4, r5, r6, pc}
 800cf56:	220c      	movs	r2, #12
 800cf58:	2600      	movs	r6, #0
 800cf5a:	6002      	str	r2, [r0, #0]
 800cf5c:	e7f9      	b.n	800cf52 <_calloc_r+0x12>
 800cf5e:	462a      	mov	r2, r5
 800cf60:	4621      	mov	r1, r4
 800cf62:	f7fd fceb 	bl	800a93c <memset>
 800cf66:	e7f4      	b.n	800cf52 <_calloc_r+0x12>

0800cf68 <_realloc_r>:
 800cf68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf6c:	4680      	mov	r8, r0
 800cf6e:	4614      	mov	r4, r2
 800cf70:	460e      	mov	r6, r1
 800cf72:	b921      	cbnz	r1, 800cf7e <_realloc_r+0x16>
 800cf74:	4611      	mov	r1, r2
 800cf76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf7a:	f7fe bfcb 	b.w	800bf14 <_malloc_r>
 800cf7e:	b92a      	cbnz	r2, 800cf8c <_realloc_r+0x24>
 800cf80:	f7fe fbfe 	bl	800b780 <_free_r>
 800cf84:	4625      	mov	r5, r4
 800cf86:	4628      	mov	r0, r5
 800cf88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf8c:	f000 f835 	bl	800cffa <_malloc_usable_size_r>
 800cf90:	4284      	cmp	r4, r0
 800cf92:	4607      	mov	r7, r0
 800cf94:	d802      	bhi.n	800cf9c <_realloc_r+0x34>
 800cf96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cf9a:	d812      	bhi.n	800cfc2 <_realloc_r+0x5a>
 800cf9c:	4621      	mov	r1, r4
 800cf9e:	4640      	mov	r0, r8
 800cfa0:	f7fe ffb8 	bl	800bf14 <_malloc_r>
 800cfa4:	4605      	mov	r5, r0
 800cfa6:	2800      	cmp	r0, #0
 800cfa8:	d0ed      	beq.n	800cf86 <_realloc_r+0x1e>
 800cfaa:	42bc      	cmp	r4, r7
 800cfac:	4622      	mov	r2, r4
 800cfae:	4631      	mov	r1, r6
 800cfb0:	bf28      	it	cs
 800cfb2:	463a      	movcs	r2, r7
 800cfb4:	f7fd fd60 	bl	800aa78 <memcpy>
 800cfb8:	4631      	mov	r1, r6
 800cfba:	4640      	mov	r0, r8
 800cfbc:	f7fe fbe0 	bl	800b780 <_free_r>
 800cfc0:	e7e1      	b.n	800cf86 <_realloc_r+0x1e>
 800cfc2:	4635      	mov	r5, r6
 800cfc4:	e7df      	b.n	800cf86 <_realloc_r+0x1e>
	...

0800cfc8 <fiprintf>:
 800cfc8:	b40e      	push	{r1, r2, r3}
 800cfca:	b503      	push	{r0, r1, lr}
 800cfcc:	4601      	mov	r1, r0
 800cfce:	ab03      	add	r3, sp, #12
 800cfd0:	4805      	ldr	r0, [pc, #20]	; (800cfe8 <fiprintf+0x20>)
 800cfd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cfd6:	6800      	ldr	r0, [r0, #0]
 800cfd8:	9301      	str	r3, [sp, #4]
 800cfda:	f000 f83d 	bl	800d058 <_vfiprintf_r>
 800cfde:	b002      	add	sp, #8
 800cfe0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cfe4:	b003      	add	sp, #12
 800cfe6:	4770      	bx	lr
 800cfe8:	20000200 	.word	0x20000200

0800cfec <abort>:
 800cfec:	2006      	movs	r0, #6
 800cfee:	b508      	push	{r3, lr}
 800cff0:	f000 f974 	bl	800d2dc <raise>
 800cff4:	2001      	movs	r0, #1
 800cff6:	f7f5 fa2c 	bl	8002452 <_exit>

0800cffa <_malloc_usable_size_r>:
 800cffa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cffe:	1f18      	subs	r0, r3, #4
 800d000:	2b00      	cmp	r3, #0
 800d002:	bfbc      	itt	lt
 800d004:	580b      	ldrlt	r3, [r1, r0]
 800d006:	18c0      	addlt	r0, r0, r3
 800d008:	4770      	bx	lr

0800d00a <__sfputc_r>:
 800d00a:	6893      	ldr	r3, [r2, #8]
 800d00c:	b410      	push	{r4}
 800d00e:	3b01      	subs	r3, #1
 800d010:	2b00      	cmp	r3, #0
 800d012:	6093      	str	r3, [r2, #8]
 800d014:	da07      	bge.n	800d026 <__sfputc_r+0x1c>
 800d016:	6994      	ldr	r4, [r2, #24]
 800d018:	42a3      	cmp	r3, r4
 800d01a:	db01      	blt.n	800d020 <__sfputc_r+0x16>
 800d01c:	290a      	cmp	r1, #10
 800d01e:	d102      	bne.n	800d026 <__sfputc_r+0x1c>
 800d020:	bc10      	pop	{r4}
 800d022:	f7fd bbf6 	b.w	800a812 <__swbuf_r>
 800d026:	6813      	ldr	r3, [r2, #0]
 800d028:	1c58      	adds	r0, r3, #1
 800d02a:	6010      	str	r0, [r2, #0]
 800d02c:	7019      	strb	r1, [r3, #0]
 800d02e:	4608      	mov	r0, r1
 800d030:	bc10      	pop	{r4}
 800d032:	4770      	bx	lr

0800d034 <__sfputs_r>:
 800d034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d036:	4606      	mov	r6, r0
 800d038:	460f      	mov	r7, r1
 800d03a:	4614      	mov	r4, r2
 800d03c:	18d5      	adds	r5, r2, r3
 800d03e:	42ac      	cmp	r4, r5
 800d040:	d101      	bne.n	800d046 <__sfputs_r+0x12>
 800d042:	2000      	movs	r0, #0
 800d044:	e007      	b.n	800d056 <__sfputs_r+0x22>
 800d046:	463a      	mov	r2, r7
 800d048:	4630      	mov	r0, r6
 800d04a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d04e:	f7ff ffdc 	bl	800d00a <__sfputc_r>
 800d052:	1c43      	adds	r3, r0, #1
 800d054:	d1f3      	bne.n	800d03e <__sfputs_r+0xa>
 800d056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d058 <_vfiprintf_r>:
 800d058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d05c:	460d      	mov	r5, r1
 800d05e:	4614      	mov	r4, r2
 800d060:	4698      	mov	r8, r3
 800d062:	4606      	mov	r6, r0
 800d064:	b09d      	sub	sp, #116	; 0x74
 800d066:	b118      	cbz	r0, 800d070 <_vfiprintf_r+0x18>
 800d068:	6a03      	ldr	r3, [r0, #32]
 800d06a:	b90b      	cbnz	r3, 800d070 <_vfiprintf_r+0x18>
 800d06c:	f7fd fac8 	bl	800a600 <__sinit>
 800d070:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d072:	07d9      	lsls	r1, r3, #31
 800d074:	d405      	bmi.n	800d082 <_vfiprintf_r+0x2a>
 800d076:	89ab      	ldrh	r3, [r5, #12]
 800d078:	059a      	lsls	r2, r3, #22
 800d07a:	d402      	bmi.n	800d082 <_vfiprintf_r+0x2a>
 800d07c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d07e:	f7fd fceb 	bl	800aa58 <__retarget_lock_acquire_recursive>
 800d082:	89ab      	ldrh	r3, [r5, #12]
 800d084:	071b      	lsls	r3, r3, #28
 800d086:	d501      	bpl.n	800d08c <_vfiprintf_r+0x34>
 800d088:	692b      	ldr	r3, [r5, #16]
 800d08a:	b99b      	cbnz	r3, 800d0b4 <_vfiprintf_r+0x5c>
 800d08c:	4629      	mov	r1, r5
 800d08e:	4630      	mov	r0, r6
 800d090:	f7fd fbfc 	bl	800a88c <__swsetup_r>
 800d094:	b170      	cbz	r0, 800d0b4 <_vfiprintf_r+0x5c>
 800d096:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d098:	07dc      	lsls	r4, r3, #31
 800d09a:	d504      	bpl.n	800d0a6 <_vfiprintf_r+0x4e>
 800d09c:	f04f 30ff 	mov.w	r0, #4294967295
 800d0a0:	b01d      	add	sp, #116	; 0x74
 800d0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0a6:	89ab      	ldrh	r3, [r5, #12]
 800d0a8:	0598      	lsls	r0, r3, #22
 800d0aa:	d4f7      	bmi.n	800d09c <_vfiprintf_r+0x44>
 800d0ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d0ae:	f7fd fcd4 	bl	800aa5a <__retarget_lock_release_recursive>
 800d0b2:	e7f3      	b.n	800d09c <_vfiprintf_r+0x44>
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	9309      	str	r3, [sp, #36]	; 0x24
 800d0b8:	2320      	movs	r3, #32
 800d0ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d0be:	2330      	movs	r3, #48	; 0x30
 800d0c0:	f04f 0901 	mov.w	r9, #1
 800d0c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800d278 <_vfiprintf_r+0x220>
 800d0cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d0d0:	4623      	mov	r3, r4
 800d0d2:	469a      	mov	sl, r3
 800d0d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0d8:	b10a      	cbz	r2, 800d0de <_vfiprintf_r+0x86>
 800d0da:	2a25      	cmp	r2, #37	; 0x25
 800d0dc:	d1f9      	bne.n	800d0d2 <_vfiprintf_r+0x7a>
 800d0de:	ebba 0b04 	subs.w	fp, sl, r4
 800d0e2:	d00b      	beq.n	800d0fc <_vfiprintf_r+0xa4>
 800d0e4:	465b      	mov	r3, fp
 800d0e6:	4622      	mov	r2, r4
 800d0e8:	4629      	mov	r1, r5
 800d0ea:	4630      	mov	r0, r6
 800d0ec:	f7ff ffa2 	bl	800d034 <__sfputs_r>
 800d0f0:	3001      	adds	r0, #1
 800d0f2:	f000 80a9 	beq.w	800d248 <_vfiprintf_r+0x1f0>
 800d0f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0f8:	445a      	add	r2, fp
 800d0fa:	9209      	str	r2, [sp, #36]	; 0x24
 800d0fc:	f89a 3000 	ldrb.w	r3, [sl]
 800d100:	2b00      	cmp	r3, #0
 800d102:	f000 80a1 	beq.w	800d248 <_vfiprintf_r+0x1f0>
 800d106:	2300      	movs	r3, #0
 800d108:	f04f 32ff 	mov.w	r2, #4294967295
 800d10c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d110:	f10a 0a01 	add.w	sl, sl, #1
 800d114:	9304      	str	r3, [sp, #16]
 800d116:	9307      	str	r3, [sp, #28]
 800d118:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d11c:	931a      	str	r3, [sp, #104]	; 0x68
 800d11e:	4654      	mov	r4, sl
 800d120:	2205      	movs	r2, #5
 800d122:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d126:	4854      	ldr	r0, [pc, #336]	; (800d278 <_vfiprintf_r+0x220>)
 800d128:	f7fd fc98 	bl	800aa5c <memchr>
 800d12c:	9a04      	ldr	r2, [sp, #16]
 800d12e:	b9d8      	cbnz	r0, 800d168 <_vfiprintf_r+0x110>
 800d130:	06d1      	lsls	r1, r2, #27
 800d132:	bf44      	itt	mi
 800d134:	2320      	movmi	r3, #32
 800d136:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d13a:	0713      	lsls	r3, r2, #28
 800d13c:	bf44      	itt	mi
 800d13e:	232b      	movmi	r3, #43	; 0x2b
 800d140:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d144:	f89a 3000 	ldrb.w	r3, [sl]
 800d148:	2b2a      	cmp	r3, #42	; 0x2a
 800d14a:	d015      	beq.n	800d178 <_vfiprintf_r+0x120>
 800d14c:	4654      	mov	r4, sl
 800d14e:	2000      	movs	r0, #0
 800d150:	f04f 0c0a 	mov.w	ip, #10
 800d154:	9a07      	ldr	r2, [sp, #28]
 800d156:	4621      	mov	r1, r4
 800d158:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d15c:	3b30      	subs	r3, #48	; 0x30
 800d15e:	2b09      	cmp	r3, #9
 800d160:	d94d      	bls.n	800d1fe <_vfiprintf_r+0x1a6>
 800d162:	b1b0      	cbz	r0, 800d192 <_vfiprintf_r+0x13a>
 800d164:	9207      	str	r2, [sp, #28]
 800d166:	e014      	b.n	800d192 <_vfiprintf_r+0x13a>
 800d168:	eba0 0308 	sub.w	r3, r0, r8
 800d16c:	fa09 f303 	lsl.w	r3, r9, r3
 800d170:	4313      	orrs	r3, r2
 800d172:	46a2      	mov	sl, r4
 800d174:	9304      	str	r3, [sp, #16]
 800d176:	e7d2      	b.n	800d11e <_vfiprintf_r+0xc6>
 800d178:	9b03      	ldr	r3, [sp, #12]
 800d17a:	1d19      	adds	r1, r3, #4
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	9103      	str	r1, [sp, #12]
 800d180:	2b00      	cmp	r3, #0
 800d182:	bfbb      	ittet	lt
 800d184:	425b      	neglt	r3, r3
 800d186:	f042 0202 	orrlt.w	r2, r2, #2
 800d18a:	9307      	strge	r3, [sp, #28]
 800d18c:	9307      	strlt	r3, [sp, #28]
 800d18e:	bfb8      	it	lt
 800d190:	9204      	strlt	r2, [sp, #16]
 800d192:	7823      	ldrb	r3, [r4, #0]
 800d194:	2b2e      	cmp	r3, #46	; 0x2e
 800d196:	d10c      	bne.n	800d1b2 <_vfiprintf_r+0x15a>
 800d198:	7863      	ldrb	r3, [r4, #1]
 800d19a:	2b2a      	cmp	r3, #42	; 0x2a
 800d19c:	d134      	bne.n	800d208 <_vfiprintf_r+0x1b0>
 800d19e:	9b03      	ldr	r3, [sp, #12]
 800d1a0:	3402      	adds	r4, #2
 800d1a2:	1d1a      	adds	r2, r3, #4
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	9203      	str	r2, [sp, #12]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	bfb8      	it	lt
 800d1ac:	f04f 33ff 	movlt.w	r3, #4294967295
 800d1b0:	9305      	str	r3, [sp, #20]
 800d1b2:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d27c <_vfiprintf_r+0x224>
 800d1b6:	2203      	movs	r2, #3
 800d1b8:	4650      	mov	r0, sl
 800d1ba:	7821      	ldrb	r1, [r4, #0]
 800d1bc:	f7fd fc4e 	bl	800aa5c <memchr>
 800d1c0:	b138      	cbz	r0, 800d1d2 <_vfiprintf_r+0x17a>
 800d1c2:	2240      	movs	r2, #64	; 0x40
 800d1c4:	9b04      	ldr	r3, [sp, #16]
 800d1c6:	eba0 000a 	sub.w	r0, r0, sl
 800d1ca:	4082      	lsls	r2, r0
 800d1cc:	4313      	orrs	r3, r2
 800d1ce:	3401      	adds	r4, #1
 800d1d0:	9304      	str	r3, [sp, #16]
 800d1d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1d6:	2206      	movs	r2, #6
 800d1d8:	4829      	ldr	r0, [pc, #164]	; (800d280 <_vfiprintf_r+0x228>)
 800d1da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d1de:	f7fd fc3d 	bl	800aa5c <memchr>
 800d1e2:	2800      	cmp	r0, #0
 800d1e4:	d03f      	beq.n	800d266 <_vfiprintf_r+0x20e>
 800d1e6:	4b27      	ldr	r3, [pc, #156]	; (800d284 <_vfiprintf_r+0x22c>)
 800d1e8:	bb1b      	cbnz	r3, 800d232 <_vfiprintf_r+0x1da>
 800d1ea:	9b03      	ldr	r3, [sp, #12]
 800d1ec:	3307      	adds	r3, #7
 800d1ee:	f023 0307 	bic.w	r3, r3, #7
 800d1f2:	3308      	adds	r3, #8
 800d1f4:	9303      	str	r3, [sp, #12]
 800d1f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1f8:	443b      	add	r3, r7
 800d1fa:	9309      	str	r3, [sp, #36]	; 0x24
 800d1fc:	e768      	b.n	800d0d0 <_vfiprintf_r+0x78>
 800d1fe:	460c      	mov	r4, r1
 800d200:	2001      	movs	r0, #1
 800d202:	fb0c 3202 	mla	r2, ip, r2, r3
 800d206:	e7a6      	b.n	800d156 <_vfiprintf_r+0xfe>
 800d208:	2300      	movs	r3, #0
 800d20a:	f04f 0c0a 	mov.w	ip, #10
 800d20e:	4619      	mov	r1, r3
 800d210:	3401      	adds	r4, #1
 800d212:	9305      	str	r3, [sp, #20]
 800d214:	4620      	mov	r0, r4
 800d216:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d21a:	3a30      	subs	r2, #48	; 0x30
 800d21c:	2a09      	cmp	r2, #9
 800d21e:	d903      	bls.n	800d228 <_vfiprintf_r+0x1d0>
 800d220:	2b00      	cmp	r3, #0
 800d222:	d0c6      	beq.n	800d1b2 <_vfiprintf_r+0x15a>
 800d224:	9105      	str	r1, [sp, #20]
 800d226:	e7c4      	b.n	800d1b2 <_vfiprintf_r+0x15a>
 800d228:	4604      	mov	r4, r0
 800d22a:	2301      	movs	r3, #1
 800d22c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d230:	e7f0      	b.n	800d214 <_vfiprintf_r+0x1bc>
 800d232:	ab03      	add	r3, sp, #12
 800d234:	9300      	str	r3, [sp, #0]
 800d236:	462a      	mov	r2, r5
 800d238:	4630      	mov	r0, r6
 800d23a:	4b13      	ldr	r3, [pc, #76]	; (800d288 <_vfiprintf_r+0x230>)
 800d23c:	a904      	add	r1, sp, #16
 800d23e:	f7fc fda3 	bl	8009d88 <_printf_float>
 800d242:	4607      	mov	r7, r0
 800d244:	1c78      	adds	r0, r7, #1
 800d246:	d1d6      	bne.n	800d1f6 <_vfiprintf_r+0x19e>
 800d248:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d24a:	07d9      	lsls	r1, r3, #31
 800d24c:	d405      	bmi.n	800d25a <_vfiprintf_r+0x202>
 800d24e:	89ab      	ldrh	r3, [r5, #12]
 800d250:	059a      	lsls	r2, r3, #22
 800d252:	d402      	bmi.n	800d25a <_vfiprintf_r+0x202>
 800d254:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d256:	f7fd fc00 	bl	800aa5a <__retarget_lock_release_recursive>
 800d25a:	89ab      	ldrh	r3, [r5, #12]
 800d25c:	065b      	lsls	r3, r3, #25
 800d25e:	f53f af1d 	bmi.w	800d09c <_vfiprintf_r+0x44>
 800d262:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d264:	e71c      	b.n	800d0a0 <_vfiprintf_r+0x48>
 800d266:	ab03      	add	r3, sp, #12
 800d268:	9300      	str	r3, [sp, #0]
 800d26a:	462a      	mov	r2, r5
 800d26c:	4630      	mov	r0, r6
 800d26e:	4b06      	ldr	r3, [pc, #24]	; (800d288 <_vfiprintf_r+0x230>)
 800d270:	a904      	add	r1, sp, #16
 800d272:	f7fd f829 	bl	800a2c8 <_printf_i>
 800d276:	e7e4      	b.n	800d242 <_vfiprintf_r+0x1ea>
 800d278:	0800d895 	.word	0x0800d895
 800d27c:	0800d89b 	.word	0x0800d89b
 800d280:	0800d89f 	.word	0x0800d89f
 800d284:	08009d89 	.word	0x08009d89
 800d288:	0800d035 	.word	0x0800d035

0800d28c <_raise_r>:
 800d28c:	291f      	cmp	r1, #31
 800d28e:	b538      	push	{r3, r4, r5, lr}
 800d290:	4604      	mov	r4, r0
 800d292:	460d      	mov	r5, r1
 800d294:	d904      	bls.n	800d2a0 <_raise_r+0x14>
 800d296:	2316      	movs	r3, #22
 800d298:	6003      	str	r3, [r0, #0]
 800d29a:	f04f 30ff 	mov.w	r0, #4294967295
 800d29e:	bd38      	pop	{r3, r4, r5, pc}
 800d2a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d2a2:	b112      	cbz	r2, 800d2aa <_raise_r+0x1e>
 800d2a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d2a8:	b94b      	cbnz	r3, 800d2be <_raise_r+0x32>
 800d2aa:	4620      	mov	r0, r4
 800d2ac:	f000 f830 	bl	800d310 <_getpid_r>
 800d2b0:	462a      	mov	r2, r5
 800d2b2:	4601      	mov	r1, r0
 800d2b4:	4620      	mov	r0, r4
 800d2b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2ba:	f000 b817 	b.w	800d2ec <_kill_r>
 800d2be:	2b01      	cmp	r3, #1
 800d2c0:	d00a      	beq.n	800d2d8 <_raise_r+0x4c>
 800d2c2:	1c59      	adds	r1, r3, #1
 800d2c4:	d103      	bne.n	800d2ce <_raise_r+0x42>
 800d2c6:	2316      	movs	r3, #22
 800d2c8:	6003      	str	r3, [r0, #0]
 800d2ca:	2001      	movs	r0, #1
 800d2cc:	e7e7      	b.n	800d29e <_raise_r+0x12>
 800d2ce:	2400      	movs	r4, #0
 800d2d0:	4628      	mov	r0, r5
 800d2d2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d2d6:	4798      	blx	r3
 800d2d8:	2000      	movs	r0, #0
 800d2da:	e7e0      	b.n	800d29e <_raise_r+0x12>

0800d2dc <raise>:
 800d2dc:	4b02      	ldr	r3, [pc, #8]	; (800d2e8 <raise+0xc>)
 800d2de:	4601      	mov	r1, r0
 800d2e0:	6818      	ldr	r0, [r3, #0]
 800d2e2:	f7ff bfd3 	b.w	800d28c <_raise_r>
 800d2e6:	bf00      	nop
 800d2e8:	20000200 	.word	0x20000200

0800d2ec <_kill_r>:
 800d2ec:	b538      	push	{r3, r4, r5, lr}
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	4d06      	ldr	r5, [pc, #24]	; (800d30c <_kill_r+0x20>)
 800d2f2:	4604      	mov	r4, r0
 800d2f4:	4608      	mov	r0, r1
 800d2f6:	4611      	mov	r1, r2
 800d2f8:	602b      	str	r3, [r5, #0]
 800d2fa:	f7f5 f89a 	bl	8002432 <_kill>
 800d2fe:	1c43      	adds	r3, r0, #1
 800d300:	d102      	bne.n	800d308 <_kill_r+0x1c>
 800d302:	682b      	ldr	r3, [r5, #0]
 800d304:	b103      	cbz	r3, 800d308 <_kill_r+0x1c>
 800d306:	6023      	str	r3, [r4, #0]
 800d308:	bd38      	pop	{r3, r4, r5, pc}
 800d30a:	bf00      	nop
 800d30c:	20000904 	.word	0x20000904

0800d310 <_getpid_r>:
 800d310:	f7f5 b888 	b.w	8002424 <_getpid>

0800d314 <_init>:
 800d314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d316:	bf00      	nop
 800d318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d31a:	bc08      	pop	{r3}
 800d31c:	469e      	mov	lr, r3
 800d31e:	4770      	bx	lr

0800d320 <_fini>:
 800d320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d322:	bf00      	nop
 800d324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d326:	bc08      	pop	{r3}
 800d328:	469e      	mov	lr, r3
 800d32a:	4770      	bx	lr
