$date
	Tue Nov 08 20:46:02 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_HA $end
$var reg 1 ! b $end
$upscope $end
$scope module t_HA $end
$var wire 1 " cout $end
$upscope $end
$scope module t_HA $end
$var wire 1 # sum $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20000
1#
1!
#40000
0!
#60000
1"
0#
1!
