# This is the Final Project of NTUEE Computer Architecture
## Topic
### An Implementation of a RISC-V ISA CPU in Verilog Which Support:
* U-Type Instructions: aupic,
* UJ-Type Instructions: jal
* I-Type Instructions: jalr, addi, slli, slti, srai, lw, ecall
* R-Type Instructions: add, sub, and, xor, mul
* S-Type Instructions: sw
* SB-Type Instructions: beq, bge, blt, bne
* Block Diagram of the Entire System (image adopted from the slides provided by the course)
  ![image](https://github.com/user-attachments/assets/124d9319-8e09-49b0-9d5b-a1552e24cfb2)
