* SPICE netlist generated by Yosys 0.44 (git sha1 80ba43d26, g++ 15.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3)

.SUBCKT FA4 a.0 a.1 a.2 a.3 b.0 b.1 b.2 b.3 cin s.0 s.1 s.2 s.3 cout
X0 a.0 b.0 cin s.0 cinter.0 FullAdder
X1 a.1 b.1 cinter.0 s.1 cinter.1 FullAdder
X2 a.2 b.2 cinter.1 s.2 cinter.2 FullAdder
X3 a.3 b.3 cinter.2 s.3 cout FullAdder
.ENDS FA4

.SUBCKT FullAdder a b c s cout
X0 c 1 NOT
X1 a b 2 NAND
X2 2 3 NOT
X3 a b 4 NOR
X4 4 5 NOT
X5 3 4 6 NOR
X6 2 5 7 NAND
X7 1 7 8 NOR
X8 c 6 9 NAND
X9 c 6 10 NOR
X10 8 10 s NOR
X11 2 9 cout NAND
.ENDS FullAdder

.SUBCKT INPGEN clk rst a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15
X0 clk rst Vdd Vss Vdd Vss Vdd Vss Vdd Vss a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 RNG
X1 clk rst Vss Vdd Vss Vdd Vdd Vss Vdd Vss b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 RNG
X2 clk rst Vss Vdd Vss Vdd Vss Vdd Vdd Vss a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 RNG
X3 clk rst Vdd Vdd Vss Vdd Vss Vdd Vss Vdd b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 RNG
.ENDS INPGEN

.SUBCKT MCC1 a b _cin s _cout
X0 _cin 1 NOT
X1 a b 2 NAND
X2 2 G NOT
X3 a b 3 NOR
X4 3 4 NOT
X5 2 4 5 NAND
X6 5 P NOT
X7 1 P 6 NOR
X8 _cin 5 7 NOR
X9 6 7 s NOR
X10 _cout _inter G nmos
X11 _inter Vss 5 nmos
X12 _cout _cin P nmos
* Vvdd wVdd 0 DC 1
X13 _cout Vdd G pmos
V0 Vss _st0 DC 0
V1 Vdd _wk1 DC 0
.ENDS MCC1

.SUBCKT MCC4 a.0 a.1 a.2 a.3 b.0 b.1 b.2 b.3 cin s.0 s.1 s.2 s.3 cout
X0 cin C.0 NOT
X1 C.4 cout NOT
X2 a.0 b.0 C.0 s.0 C.1 MCC1
X3 a.1 b.1 C.1 s.1 C.2 MCC1
X4 a.2 b.2 C.2 s.2 C.3 MCC1
X5 a.3 b.3 C.3 s.3 C.4 MCC1
.ENDS MCC4

.SUBCKT MCCAdder a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 s.0 s.1 s.2 s.3 s.4 s.5 s.6 s.7 s.8 s.9 s.10 s.11 s.12 s.13 s.14 s.15 s.16
X0 a.0 a.1 a.2 a.3 b.0 b.1 b.2 b.3 Vss s.0 s.1 s.2 s.3 C.1 MCC4
X1 a.4 a.5 a.6 a.7 b.4 b.5 b.6 b.7 C.1 s.4 s.5 s.6 s.7 C.2 MCC4
X2 a.8 a.9 a.10 a.11 b.8 b.9 b.10 b.11 C.2 s.8 s.9 s.10 s.11 C.3 MCC4
X3 a.12 a.13 a.14 a.15 b.12 b.13 b.14 b.15 C.3 s.12 s.13 s.14 s.15 C.4 MCC4
V0 Vss C.0 DC 0
V1 C.4 s.16 DC 0
.ENDS MCCAdder

.SUBCKT MCCBench clk rst s.0 s.1 s.2 s.3 s.4 s.5 s.6 s.7 s.8 s.9 s.10 s.11 s.12 s.13 s.14 s.15 s.16
X0 clk rst a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 INPGEN
X1 a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 s.0 s.1 s.2 s.3 s.4 s.5 s.6 s.7 s.8 s.9 s.10 s.11 s.12 s.13 s.14 s.15 s.16 MCCAdder
.ENDS MCCBench

.SUBCKT NormalAdder a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 s.0 s.1 s.2 s.3 s.4 s.5 s.6 s.7 s.8 s.9 s.10 s.11 s.12 s.13 s.14 s.15 s.16
X0 a.0 a.1 a.2 a.3 b.0 b.1 b.2 b.3 Vss s.0 s.1 s.2 s.3 C.1 FA4
X1 a.4 a.5 a.6 a.7 b.4 b.5 b.6 b.7 C.1 s.4 s.5 s.6 s.7 C.2 FA4
X2 a.8 a.9 a.10 a.11 b.8 b.9 b.10 b.11 C.2 s.8 s.9 s.10 s.11 C.3 FA4
X3 a.12 a.13 a.14 a.15 b.12 b.13 b.14 b.15 C.3 s.12 s.13 s.14 s.15 C.4 FA4
V0 Vss C.0 DC 0
V1 C.4 s.16 DC 0
.ENDS NormalAdder

.SUBCKT NormalBench clk rst s.0 s.1 s.2 s.3 s.4 s.5 s.6 s.7 s.8 s.9 s.10 s.11 s.12 s.13 s.14 s.15 s.16
X0 a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 s.0 s.1 s.2 s.3 s.4 s.5 s.6 s.7 s.8 s.9 s.10 s.11 s.12 s.13 s.14 s.15 s.16 NormalAdder
X1 clk rst a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 INPGEN
.ENDS NormalBench

.SUBCKT RNG clk rst seed.0 seed.1 seed.2 seed.3 seed.4 seed.5 seed.6 seed.7 rnd.0 rnd.1 rnd.2 rnd.3 rnd.4 rnd.5 rnd.6 rnd.7
X0 rst 1 NOT
X1 seed.0 1 2 NOR
X2 rnd.3 rnd.5 3 NOR
X3 3 4 NOT
X4 rnd.3 rnd.5 5 NAND
X5 5 6 NOT
X6 3 6 7 NOR
X7 4 5 8 NAND
X8 rnd.1 rnd.2 9 NAND
X9 9 10 NOT
X10 rnd.1 rnd.2 11 NOR
X11 11 12 NOT
X12 9 12 13 NAND
X13 10 11 14 NOR
X14 7 14 15 NOR
X15 8 13 16 NOR
X16 15 16 17 NOR
X17 rst 17 18 NOR
X18 2 18 19.0 NOR
X19 1 seed.1 20 NOR
X20 rnd.3 rnd.4 21 NOR
X21 21 22 NOT
X22 rnd.3 rnd.4 23 NAND
X23 23 24 NOT
X24 22 23 25 NAND
X25 21 24 26 NOR
X26 rnd.2 rnd.6 27 NOR
X27 27 28 NOT
X28 rnd.2 rnd.6 29 NAND
X29 29 30 NOT
X30 27 30 31 NOR
X31 28 29 32 NAND
X32 26 31 33 NOR
X33 25 32 34 NOR
X34 33 34 35 NOR
X35 rst 35 36 NOR
X36 20 36 19.1 NOR
X37 1 seed.2 37 NOR
X38 rnd.5 rnd.7 38 NOR
X39 38 39 NOT
X40 rnd.5 rnd.7 40 NAND
X41 40 41 NOT
X42 38 41 42 NOR
X43 39 40 43 NAND
X44 26 42 44 NOR
X45 25 43 45 NOR
X46 44 45 46 NOR
X47 rst 46 47 NOR
X48 37 47 19.2 NOR
X49 rst seed.3 48 NAND
X50 1 rnd.0 49 NAND
X51 48 49 19.3 NAND
X52 rst seed.4 50 NAND
X53 1 rnd.1 51 NAND
X54 50 51 19.4 NAND
X55 rst seed.5 52 NAND
X56 1 rnd.2 53 NAND
X57 52 53 19.5 NAND
X58 rst seed.6 54 NAND
X59 1 rnd.3 55 NAND
X60 54 55 19.6 NAND
X61 rst seed.7 56 NAND
X62 1 rnd.4 57 NAND
X63 56 57 19.7 NAND
X64 clk 19.0 rnd.0 DFF
X65 clk 19.1 rnd.1 DFF
X66 clk 19.2 rnd.2 DFF
X67 clk 19.3 rnd.3 DFF
X68 clk 19.4 rnd.4 DFF
X69 clk 19.5 rnd.5 DFF
X70 clk 19.6 rnd.6 DFF
X71 clk 19.7 rnd.7 DFF
.ENDS RNG

************************
* end of SPICE netlist *
************************
