ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB330:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <math.h>
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** I2C_HandleTypeDef hi2c4;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  47:Core/Src/main.c **** UART_HandleTypeDef huart4;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  52:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** double temp;
  56:Core/Src/main.c **** uint8_t msg[100];
  57:Core/Src/main.c **** uint32_t framebuffer[100*80];
  58:Core/Src/main.c **** /* USER CODE END PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/main.c **** void SystemClock_Config(void);
  62:Core/Src/main.c **** static void MX_GPIO_Init(void);
  63:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  64:Core/Src/main.c **** static void MX_ADC1_Init(void);
  65:Core/Src/main.c **** static void MX_TIM3_Init(void);
  66:Core/Src/main.c **** static void MX_TIM4_Init(void);
  67:Core/Src/main.c **** static void MX_LTDC_Init(void);
  68:Core/Src/main.c **** static void MX_UART4_Init(void);
  69:Core/Src/main.c **** static void MX_I2C4_Init(void);
  70:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  75:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE END 0 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /**
  80:Core/Src/main.c ****   * @brief  The application entry point.
  81:Core/Src/main.c ****   * @retval int
  82:Core/Src/main.c ****   */
  83:Core/Src/main.c **** int main(void)
  84:Core/Src/main.c **** {
  85:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END 1 */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 3


  89:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  92:Core/Src/main.c ****   HAL_Init();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END Init */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Configure the system clock */
  99:Core/Src/main.c ****   SystemClock_Config();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE END SysInit */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Initialize all configured peripherals */
 106:Core/Src/main.c ****   MX_GPIO_Init();
 107:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 108:Core/Src/main.c ****   MX_ADC1_Init();
 109:Core/Src/main.c ****   MX_TIM3_Init();
 110:Core/Src/main.c ****   MX_TIM4_Init();
 111:Core/Src/main.c ****   MX_LTDC_Init();
 112:Core/Src/main.c ****   MX_UART4_Init();
 113:Core/Src/main.c ****   MX_I2C4_Init();
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 115:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 116:Core/Src/main.c ****  // HAL_LTDC_SetAddress(&hltdc, (uint32_t)framebuffer, LTDC_LAYER_1);
 117:Core/Src/main.c ****   double val, resistance, A,B,C;
 118:Core/Src/main.c **** 	uint16_t raw;
 119:Core/Src/main.c **** 	double temp_tres = 240;
 120:Core/Src/main.c ****    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 121:Core/Src/main.c **** 	A = 0.000732;
 122:Core/Src/main.c **** 	B = 0.000214;
 123:Core/Src/main.c **** 	C = 1.07E-07;
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* USER CODE END 2 */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* Infinite loop */
 128:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 129:Core/Src/main.c ****   while (1)
 130:Core/Src/main.c ****   { 
 131:Core/Src/main.c ****     HAL_ADC_Start(&hadc1);
 132:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 133:Core/Src/main.c **** 		raw = HAL_ADC_GetValue(&hadc1);
 134:Core/Src/main.c **** 		val = (3.3/65536)*raw;
 135:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 136:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 137:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 138:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 139:Core/Src/main.c ****     HAL_Delay(500);
 140:Core/Src/main.c ****     /* USER CODE END WHILE */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c ****   /* USER CODE END 3 */
 145:Core/Src/main.c **** }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c **** /**
 148:Core/Src/main.c ****   * @brief System Clock Configuration
 149:Core/Src/main.c ****   * @retval None
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c **** void SystemClock_Config(void)
 152:Core/Src/main.c **** {
 153:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 154:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c ****     Error_Handler();
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 164:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 167:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 169:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 178:Core/Src/main.c ****   {
 179:Core/Src/main.c ****     Error_Handler();
 180:Core/Src/main.c ****   }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 186:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c **** }
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** /**
 198:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 199:Core/Src/main.c ****   * @param None
 200:Core/Src/main.c ****   * @retval None
 201:Core/Src/main.c ****   */
 202:Core/Src/main.c **** static void MX_ADC1_Init(void)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 5


 203:Core/Src/main.c **** {
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 210:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /** Common config
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c ****   hadc1.Instance = ADC1;
 219:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 220:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 221:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 222:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 223:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 224:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 225:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 226:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 227:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 228:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 229:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 230:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 231:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 232:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 233:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 234:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 235:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 236:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 237:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /** Configure the ADC multi-mode
 243:Core/Src/main.c ****   */
 244:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 245:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 246:Core/Src/main.c ****   {
 247:Core/Src/main.c ****     Error_Handler();
 248:Core/Src/main.c ****   }
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /** Configure Regular Channel
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 253:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 254:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 255:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 256:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 257:Core/Src/main.c ****   sConfig.Offset = 0;
 258:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 259:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 6


 260:Core/Src/main.c ****     Error_Handler();
 261:Core/Src/main.c ****   }
 262:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** }
 267:Core/Src/main.c **** 
 268:Core/Src/main.c **** /**
 269:Core/Src/main.c ****   * @brief I2C4 Initialization Function
 270:Core/Src/main.c ****   * @param None
 271:Core/Src/main.c ****   * @retval None
 272:Core/Src/main.c ****   */
 273:Core/Src/main.c **** static void MX_I2C4_Init(void)
 274:Core/Src/main.c **** {
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 0 */
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE END I2C4_Init 0 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 1 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END I2C4_Init 1 */
 283:Core/Src/main.c ****   hi2c4.Instance = I2C4;
 284:Core/Src/main.c ****   hi2c4.Init.Timing = 0x107075B0;
 285:Core/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 286:Core/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 287:Core/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 288:Core/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 289:Core/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 290:Core/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 291:Core/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 292:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 293:Core/Src/main.c ****   {
 294:Core/Src/main.c ****     Error_Handler();
 295:Core/Src/main.c ****   }
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /** Configure Analogue filter
 298:Core/Src/main.c ****   */
 299:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 300:Core/Src/main.c ****   {
 301:Core/Src/main.c ****     Error_Handler();
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /** Configure Digital filter
 305:Core/Src/main.c ****   */
 306:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     Error_Handler();
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 2 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END I2C4_Init 2 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c **** }
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /**
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 7


 317:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 318:Core/Src/main.c ****   * @param None
 319:Core/Src/main.c ****   * @retval None
 320:Core/Src/main.c ****   */
 321:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 322:Core/Src/main.c **** {
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 331:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 332:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 209700;
 333:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 334:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 335:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 336:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 337:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 338:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 339:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 340:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 341:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 342:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 343:Core/Src/main.c ****   {
 344:Core/Src/main.c ****     Error_Handler();
 345:Core/Src/main.c ****   }
 346:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 347:Core/Src/main.c ****   {
 348:Core/Src/main.c ****     Error_Handler();
 349:Core/Src/main.c ****   }
 350:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 355:Core/Src/main.c ****   {
 356:Core/Src/main.c ****     Error_Handler();
 357:Core/Src/main.c ****   }
 358:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c **** }
 363:Core/Src/main.c **** 
 364:Core/Src/main.c **** /**
 365:Core/Src/main.c ****   * @brief UART4 Initialization Function
 366:Core/Src/main.c ****   * @param None
 367:Core/Src/main.c ****   * @retval None
 368:Core/Src/main.c ****   */
 369:Core/Src/main.c **** static void MX_UART4_Init(void)
 370:Core/Src/main.c **** {
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 373:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 8


 374:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 379:Core/Src/main.c ****   huart4.Instance = UART4;
 380:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 381:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 382:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 383:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 384:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 385:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 386:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 387:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 388:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 389:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 390:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 391:Core/Src/main.c ****   {
 392:Core/Src/main.c ****     Error_Handler();
 393:Core/Src/main.c ****   }
 394:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 399:Core/Src/main.c ****   {
 400:Core/Src/main.c ****     Error_Handler();
 401:Core/Src/main.c ****   }
 402:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 403:Core/Src/main.c ****   {
 404:Core/Src/main.c ****     Error_Handler();
 405:Core/Src/main.c ****   }
 406:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** }
 411:Core/Src/main.c **** 
 412:Core/Src/main.c **** /**
 413:Core/Src/main.c ****   * @brief LTDC Initialization Function
 414:Core/Src/main.c ****   * @param None
 415:Core/Src/main.c ****   * @retval None
 416:Core/Src/main.c ****   */
 417:Core/Src/main.c **** static void MX_LTDC_Init(void)
 418:Core/Src/main.c **** {
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 427:Core/Src/main.c ****   uint8_t r    = 0xff, g = 0x00, b = 0x00;             // Solid red
 428:Core/Src/main.c **** uint16_t col = ((r>>3)<<11) | ((g>>2)<<5) | (b>>3);  // Convert colors to RGB565
 429:Core/Src/main.c **** // Put colors into the framebuffer
 430:Core/Src/main.c **** for(int i = 0; i < 100*80; i++)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 9


 431:Core/Src/main.c **** {
 432:Core/Src/main.c ****   framebuffer[i] = col;
 433:Core/Src/main.c **** }
 434:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 435:Core/Src/main.c ****   hltdc.Instance = LTDC;
 436:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 437:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 438:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 439:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 440:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 29;
 441:Core/Src/main.c ****   hltdc.Init.VerticalSync = 3;
 442:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 59;
 443:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 7;
 444:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 159;
 445:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 87;
 446:Core/Src/main.c ****   hltdc.Init.TotalWidth = 369;
 447:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 91;
 448:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 449:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 200;
 450:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 451:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 452:Core/Src/main.c ****   {
 453:Core/Src/main.c ****     Error_Handler();
 454:Core/Src/main.c ****   }
 455:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 456:Core/Src/main.c ****   pLayerCfg.WindowX1 = 100;
 457:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 458:Core/Src/main.c ****   pLayerCfg.WindowY1 = 80;
 459:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 460:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 461:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 462:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 463:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 464:Core/Src/main.c ****   pLayerCfg.FBStartAdress = (uint32_t)&framebuffer;
 465:Core/Src/main.c ****   pLayerCfg.ImageWidth = 100;
 466:Core/Src/main.c ****   pLayerCfg.ImageHeight = 80;
 467:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 200;
 468:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 200;
 469:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 200;
 470:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 471:Core/Src/main.c ****   {
 472:Core/Src/main.c ****     Error_Handler();
 473:Core/Src/main.c ****   }
 474:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 477:Core/Src/main.c **** 
 478:Core/Src/main.c **** }
 479:Core/Src/main.c **** 
 480:Core/Src/main.c **** /**
 481:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 482:Core/Src/main.c ****   * @param None
 483:Core/Src/main.c ****   * @retval None
 484:Core/Src/main.c ****   */
 485:Core/Src/main.c **** static void MX_TIM3_Init(void)
 486:Core/Src/main.c **** {
 487:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 10


 488:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 489:Core/Src/main.c **** 
 490:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 493:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 494:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 499:Core/Src/main.c ****   htim3.Instance = TIM3;
 500:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 501:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 502:Core/Src/main.c ****   htim3.Init.Period = 99;
 503:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 504:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 505:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 506:Core/Src/main.c ****   {
 507:Core/Src/main.c ****     Error_Handler();
 508:Core/Src/main.c ****   }
 509:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 510:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 511:Core/Src/main.c ****   {
 512:Core/Src/main.c ****     Error_Handler();
 513:Core/Src/main.c ****   }
 514:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 515:Core/Src/main.c ****   {
 516:Core/Src/main.c ****     Error_Handler();
 517:Core/Src/main.c ****   }
 518:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 519:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 520:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 521:Core/Src/main.c ****   {
 522:Core/Src/main.c ****     Error_Handler();
 523:Core/Src/main.c ****   }
 524:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 525:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 526:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 527:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 528:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 529:Core/Src/main.c ****   {
 530:Core/Src/main.c ****     Error_Handler();
 531:Core/Src/main.c ****   }
 532:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 533:Core/Src/main.c ****   {
 534:Core/Src/main.c ****     Error_Handler();
 535:Core/Src/main.c ****   }
 536:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 537:Core/Src/main.c ****   {
 538:Core/Src/main.c ****     Error_Handler();
 539:Core/Src/main.c ****   }
 540:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 541:Core/Src/main.c ****   {
 542:Core/Src/main.c ****     Error_Handler();
 543:Core/Src/main.c ****   }
 544:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 11


 545:Core/Src/main.c **** 
 546:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 547:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 548:Core/Src/main.c **** 
 549:Core/Src/main.c **** }
 550:Core/Src/main.c **** 
 551:Core/Src/main.c **** /**
 552:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 553:Core/Src/main.c ****   * @param None
 554:Core/Src/main.c ****   * @retval None
 555:Core/Src/main.c ****   */
 556:Core/Src/main.c **** static void MX_TIM4_Init(void)
 557:Core/Src/main.c **** {
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 560:Core/Src/main.c **** 
 561:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 564:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 569:Core/Src/main.c ****   htim4.Instance = TIM4;
 570:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 571:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 572:Core/Src/main.c ****   htim4.Init.Period = 65535;
 573:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 574:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 575:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 576:Core/Src/main.c ****   {
 577:Core/Src/main.c ****     Error_Handler();
 578:Core/Src/main.c ****   }
 579:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 580:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 581:Core/Src/main.c ****   {
 582:Core/Src/main.c ****     Error_Handler();
 583:Core/Src/main.c ****   }
 584:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 585:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 586:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 587:Core/Src/main.c ****   {
 588:Core/Src/main.c ****     Error_Handler();
 589:Core/Src/main.c ****   }
 590:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 593:Core/Src/main.c **** 
 594:Core/Src/main.c **** }
 595:Core/Src/main.c **** 
 596:Core/Src/main.c **** /**
 597:Core/Src/main.c ****   * @brief GPIO Initialization Function
 598:Core/Src/main.c ****   * @param None
 599:Core/Src/main.c ****   * @retval None
 600:Core/Src/main.c ****   */
 601:Core/Src/main.c **** static void MX_GPIO_Init(void)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 12


 602:Core/Src/main.c **** {
  28              		.loc 1 602 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 8EB0     		sub	sp, sp, #56
  41              		.cfi_def_cfa_offset 80
 603:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 603 3 view .LVU1
  43              		.loc 1 603 20 is_stmt 0 view .LVU2
  44 0006 0024     		movs	r4, #0
  45 0008 0994     		str	r4, [sp, #36]
  46 000a 0A94     		str	r4, [sp, #40]
  47 000c 0B94     		str	r4, [sp, #44]
  48 000e 0C94     		str	r4, [sp, #48]
  49 0010 0D94     		str	r4, [sp, #52]
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 606:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  50              		.loc 1 606 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 606 3 view .LVU4
  53              		.loc 1 606 3 view .LVU5
  54 0012 554B     		ldr	r3, .L3
  55 0014 DA6C     		ldr	r2, [r3, #76]
  56 0016 42F01002 		orr	r2, r2, #16
  57 001a DA64     		str	r2, [r3, #76]
  58              		.loc 1 606 3 view .LVU6
  59 001c DA6C     		ldr	r2, [r3, #76]
  60 001e 02F01002 		and	r2, r2, #16
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 606 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 606 3 view .LVU8
 607:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  66              		.loc 1 607 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 607 3 view .LVU10
  69              		.loc 1 607 3 view .LVU11
  70 0026 DA6C     		ldr	r2, [r3, #76]
  71 0028 42F00402 		orr	r2, r2, #4
  72 002c DA64     		str	r2, [r3, #76]
  73              		.loc 1 607 3 view .LVU12
  74 002e DA6C     		ldr	r2, [r3, #76]
  75 0030 02F00402 		and	r2, r2, #4
  76 0034 0292     		str	r2, [sp, #8]
  77              		.loc 1 607 3 view .LVU13
  78 0036 029A     		ldr	r2, [sp, #8]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 13


  79              	.LBE5:
  80              		.loc 1 607 3 view .LVU14
 608:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  81              		.loc 1 608 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 608 3 view .LVU16
  84              		.loc 1 608 3 view .LVU17
  85 0038 DA6C     		ldr	r2, [r3, #76]
  86 003a 42F02002 		orr	r2, r2, #32
  87 003e DA64     		str	r2, [r3, #76]
  88              		.loc 1 608 3 view .LVU18
  89 0040 DA6C     		ldr	r2, [r3, #76]
  90 0042 02F02002 		and	r2, r2, #32
  91 0046 0392     		str	r2, [sp, #12]
  92              		.loc 1 608 3 view .LVU19
  93 0048 039A     		ldr	r2, [sp, #12]
  94              	.LBE6:
  95              		.loc 1 608 3 view .LVU20
 609:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  96              		.loc 1 609 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 609 3 view .LVU22
  99              		.loc 1 609 3 view .LVU23
 100 004a DA6C     		ldr	r2, [r3, #76]
 101 004c 42F08002 		orr	r2, r2, #128
 102 0050 DA64     		str	r2, [r3, #76]
 103              		.loc 1 609 3 view .LVU24
 104 0052 DA6C     		ldr	r2, [r3, #76]
 105 0054 02F08002 		and	r2, r2, #128
 106 0058 0492     		str	r2, [sp, #16]
 107              		.loc 1 609 3 view .LVU25
 108 005a 049A     		ldr	r2, [sp, #16]
 109              	.LBE7:
 110              		.loc 1 609 3 view .LVU26
 610:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 111              		.loc 1 610 3 view .LVU27
 112              	.LBB8:
 113              		.loc 1 610 3 view .LVU28
 114              		.loc 1 610 3 view .LVU29
 115 005c DA6C     		ldr	r2, [r3, #76]
 116 005e 42F00102 		orr	r2, r2, #1
 117 0062 DA64     		str	r2, [r3, #76]
 118              		.loc 1 610 3 view .LVU30
 119 0064 DA6C     		ldr	r2, [r3, #76]
 120 0066 02F00102 		and	r2, r2, #1
 121 006a 0592     		str	r2, [sp, #20]
 122              		.loc 1 610 3 view .LVU31
 123 006c 059A     		ldr	r2, [sp, #20]
 124              	.LBE8:
 125              		.loc 1 610 3 view .LVU32
 611:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 126              		.loc 1 611 3 view .LVU33
 127              	.LBB9:
 128              		.loc 1 611 3 view .LVU34
 129              		.loc 1 611 3 view .LVU35
 130 006e DA6C     		ldr	r2, [r3, #76]
 131 0070 42F00202 		orr	r2, r2, #2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 14


 132 0074 DA64     		str	r2, [r3, #76]
 133              		.loc 1 611 3 view .LVU36
 134 0076 DA6C     		ldr	r2, [r3, #76]
 135 0078 02F00202 		and	r2, r2, #2
 136 007c 0692     		str	r2, [sp, #24]
 137              		.loc 1 611 3 view .LVU37
 138 007e 069A     		ldr	r2, [sp, #24]
 139              	.LBE9:
 140              		.loc 1 611 3 view .LVU38
 612:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 141              		.loc 1 612 3 view .LVU39
 142              	.LBB10:
 143              		.loc 1 612 3 view .LVU40
 144              		.loc 1 612 3 view .LVU41
 145 0080 DA6C     		ldr	r2, [r3, #76]
 146 0082 42F00802 		orr	r2, r2, #8
 147 0086 DA64     		str	r2, [r3, #76]
 148              		.loc 1 612 3 view .LVU42
 149 0088 DA6C     		ldr	r2, [r3, #76]
 150 008a 02F00802 		and	r2, r2, #8
 151 008e 0792     		str	r2, [sp, #28]
 152              		.loc 1 612 3 view .LVU43
 153 0090 079A     		ldr	r2, [sp, #28]
 154              	.LBE10:
 155              		.loc 1 612 3 view .LVU44
 613:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 156              		.loc 1 613 3 view .LVU45
 157              	.LBB11:
 158              		.loc 1 613 3 view .LVU46
 159              		.loc 1 613 3 view .LVU47
 160 0092 DA6C     		ldr	r2, [r3, #76]
 161 0094 42F04002 		orr	r2, r2, #64
 162 0098 DA64     		str	r2, [r3, #76]
 163              		.loc 1 613 3 view .LVU48
 164 009a DB6C     		ldr	r3, [r3, #76]
 165 009c 03F04003 		and	r3, r3, #64
 166 00a0 0893     		str	r3, [sp, #32]
 167              		.loc 1 613 3 view .LVU49
 168 00a2 089B     		ldr	r3, [sp, #32]
 169              	.LBE11:
 170              		.loc 1 613 3 view .LVU50
 614:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 171              		.loc 1 614 3 view .LVU51
 172 00a4 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 173              	.LVL0:
 615:Core/Src/main.c **** 
 616:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 617:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 174              		.loc 1 617 3 view .LVU52
 175 00a8 304E     		ldr	r6, .L3+4
 176 00aa 2246     		mov	r2, r4
 177 00ac 4FF4E771 		mov	r1, #462
 178 00b0 3046     		mov	r0, r6
 179 00b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL1:
 618:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 619:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 15


 620:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 621:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 181              		.loc 1 621 3 view .LVU53
 182 00b6 2246     		mov	r2, r4
 183 00b8 0821     		movs	r1, #8
 184 00ba 4FF09040 		mov	r0, #1207959552
 185 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL2:
 622:Core/Src/main.c **** 
 623:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 624:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 187              		.loc 1 624 3 view .LVU54
 188 00c2 DFF8B880 		ldr	r8, .L3+20
 189 00c6 2246     		mov	r2, r4
 190 00c8 4FF48741 		mov	r1, #17280
 191 00cc 4046     		mov	r0, r8
 192 00ce FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL3:
 625:Core/Src/main.c **** 
 626:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 627:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 194              		.loc 1 627 3 view .LVU55
 195 00d2 274F     		ldr	r7, .L3+8
 196 00d4 2246     		mov	r2, r4
 197 00d6 8021     		movs	r1, #128
 198 00d8 3846     		mov	r0, r7
 199 00da FFF7FEFF 		bl	HAL_GPIO_WritePin
 200              	.LVL4:
 628:Core/Src/main.c **** 
 629:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 630:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 201              		.loc 1 630 3 view .LVU56
 202              		.loc 1 630 23 is_stmt 0 view .LVU57
 203 00de 4FF40053 		mov	r3, #8192
 204 00e2 0993     		str	r3, [sp, #36]
 631:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 205              		.loc 1 631 3 is_stmt 1 view .LVU58
 206              		.loc 1 631 24 is_stmt 0 view .LVU59
 207 00e4 4FF48813 		mov	r3, #1114112
 208 00e8 0A93     		str	r3, [sp, #40]
 632:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 632 3 is_stmt 1 view .LVU60
 210              		.loc 1 632 24 is_stmt 0 view .LVU61
 211 00ea 0B94     		str	r4, [sp, #44]
 633:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 212              		.loc 1 633 3 is_stmt 1 view .LVU62
 213 00ec 09A9     		add	r1, sp, #36
 214 00ee 2148     		ldr	r0, .L3+12
 215 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL5:
 634:Core/Src/main.c **** 
 635:Core/Src/main.c ****   /*Configure GPIO pin : PF0 */
 636:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 217              		.loc 1 636 3 view .LVU63
 218              		.loc 1 636 23 is_stmt 0 view .LVU64
 219 00f4 0125     		movs	r5, #1
 220 00f6 0995     		str	r5, [sp, #36]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 16


 637:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 221              		.loc 1 637 3 is_stmt 1 view .LVU65
 222              		.loc 1 637 24 is_stmt 0 view .LVU66
 223 00f8 0A94     		str	r4, [sp, #40]
 638:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 638 3 is_stmt 1 view .LVU67
 225              		.loc 1 638 24 is_stmt 0 view .LVU68
 226 00fa 0B94     		str	r4, [sp, #44]
 639:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 227              		.loc 1 639 3 is_stmt 1 view .LVU69
 228 00fc 09A9     		add	r1, sp, #36
 229 00fe 3046     		mov	r0, r6
 230 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL6:
 640:Core/Src/main.c **** 
 641:Core/Src/main.c ****   /*Configure GPIO pins : PF1 PF2 PF3 PF6
 642:Core/Src/main.c ****                            PF7 PF8 */
 643:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 232              		.loc 1 643 3 view .LVU70
 233              		.loc 1 643 23 is_stmt 0 view .LVU71
 234 0104 4FF4E773 		mov	r3, #462
 235 0108 0993     		str	r3, [sp, #36]
 644:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8;
 645:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 236              		.loc 1 645 3 is_stmt 1 view .LVU72
 237              		.loc 1 645 24 is_stmt 0 view .LVU73
 238 010a 0A95     		str	r5, [sp, #40]
 646:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 239              		.loc 1 646 3 is_stmt 1 view .LVU74
 240              		.loc 1 646 24 is_stmt 0 view .LVU75
 241 010c 0B94     		str	r4, [sp, #44]
 647:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 242              		.loc 1 647 3 is_stmt 1 view .LVU76
 243              		.loc 1 647 25 is_stmt 0 view .LVU77
 244 010e 0C94     		str	r4, [sp, #48]
 648:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 245              		.loc 1 648 3 is_stmt 1 view .LVU78
 246 0110 09A9     		add	r1, sp, #36
 247 0112 3046     		mov	r0, r6
 248 0114 FFF7FEFF 		bl	HAL_GPIO_Init
 249              	.LVL7:
 649:Core/Src/main.c **** 
 650:Core/Src/main.c ****   /*Configure GPIO pin : PA3 */
 651:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3;
 250              		.loc 1 651 3 view .LVU79
 251              		.loc 1 651 23 is_stmt 0 view .LVU80
 252 0118 0823     		movs	r3, #8
 253 011a 0993     		str	r3, [sp, #36]
 652:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 254              		.loc 1 652 3 is_stmt 1 view .LVU81
 255              		.loc 1 652 24 is_stmt 0 view .LVU82
 256 011c 0A95     		str	r5, [sp, #40]
 653:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 257              		.loc 1 653 3 is_stmt 1 view .LVU83
 258              		.loc 1 653 24 is_stmt 0 view .LVU84
 259 011e 0B94     		str	r4, [sp, #44]
 654:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 17


 260              		.loc 1 654 3 is_stmt 1 view .LVU85
 261              		.loc 1 654 25 is_stmt 0 view .LVU86
 262 0120 0C94     		str	r4, [sp, #48]
 655:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 263              		.loc 1 655 3 is_stmt 1 view .LVU87
 264 0122 09A9     		add	r1, sp, #36
 265 0124 4FF09040 		mov	r0, #1207959552
 266 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 267              	.LVL8:
 656:Core/Src/main.c **** 
 657:Core/Src/main.c ****   /*Configure GPIO pins : LD3_Pin LD2_Pin PB8 PB9 */
 658:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin|GPIO_PIN_8|GPIO_PIN_9;
 268              		.loc 1 658 3 view .LVU88
 269              		.loc 1 658 23 is_stmt 0 view .LVU89
 270 012c 4FF48743 		mov	r3, #17280
 271 0130 0993     		str	r3, [sp, #36]
 659:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 272              		.loc 1 659 3 is_stmt 1 view .LVU90
 273              		.loc 1 659 24 is_stmt 0 view .LVU91
 274 0132 0A95     		str	r5, [sp, #40]
 660:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 275              		.loc 1 660 3 is_stmt 1 view .LVU92
 276              		.loc 1 660 24 is_stmt 0 view .LVU93
 277 0134 0B94     		str	r4, [sp, #44]
 661:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 278              		.loc 1 661 3 is_stmt 1 view .LVU94
 279              		.loc 1 661 25 is_stmt 0 view .LVU95
 280 0136 0C94     		str	r4, [sp, #48]
 662:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 281              		.loc 1 662 3 is_stmt 1 view .LVU96
 282 0138 09A9     		add	r1, sp, #36
 283 013a 4046     		mov	r0, r8
 284 013c FFF7FEFF 		bl	HAL_GPIO_Init
 285              	.LVL9:
 663:Core/Src/main.c **** 
 664:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 665:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 286              		.loc 1 665 3 view .LVU97
 287              		.loc 1 665 23 is_stmt 0 view .LVU98
 288 0140 2023     		movs	r3, #32
 289 0142 0993     		str	r3, [sp, #36]
 666:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 290              		.loc 1 666 3 is_stmt 1 view .LVU99
 291              		.loc 1 666 24 is_stmt 0 view .LVU100
 292 0144 0A94     		str	r4, [sp, #40]
 667:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 667 3 is_stmt 1 view .LVU101
 294              		.loc 1 667 24 is_stmt 0 view .LVU102
 295 0146 0B94     		str	r4, [sp, #44]
 668:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 296              		.loc 1 668 3 is_stmt 1 view .LVU103
 297 0148 09A9     		add	r1, sp, #36
 298 014a 0B48     		ldr	r0, .L3+16
 299 014c FFF7FEFF 		bl	HAL_GPIO_Init
 300              	.LVL10:
 669:Core/Src/main.c **** 
 670:Core/Src/main.c ****   /*Configure GPIO pin : PD7 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 18


 671:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 301              		.loc 1 671 3 view .LVU104
 302              		.loc 1 671 23 is_stmt 0 view .LVU105
 303 0150 8023     		movs	r3, #128
 304 0152 0993     		str	r3, [sp, #36]
 672:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 305              		.loc 1 672 3 is_stmt 1 view .LVU106
 306              		.loc 1 672 24 is_stmt 0 view .LVU107
 307 0154 0A95     		str	r5, [sp, #40]
 673:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 673 3 is_stmt 1 view .LVU108
 309              		.loc 1 673 24 is_stmt 0 view .LVU109
 310 0156 0B94     		str	r4, [sp, #44]
 674:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 311              		.loc 1 674 3 is_stmt 1 view .LVU110
 312              		.loc 1 674 25 is_stmt 0 view .LVU111
 313 0158 0C94     		str	r4, [sp, #48]
 675:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 314              		.loc 1 675 3 is_stmt 1 view .LVU112
 315 015a 09A9     		add	r1, sp, #36
 316 015c 3846     		mov	r0, r7
 317 015e FFF7FEFF 		bl	HAL_GPIO_Init
 318              	.LVL11:
 676:Core/Src/main.c **** 
 677:Core/Src/main.c **** }
 319              		.loc 1 677 1 is_stmt 0 view .LVU113
 320 0162 0EB0     		add	sp, sp, #56
 321              		.cfi_def_cfa_offset 24
 322              		@ sp needed
 323 0164 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 324              	.L4:
 325              		.align	2
 326              	.L3:
 327 0168 00100240 		.word	1073876992
 328 016c 00140048 		.word	1207964672
 329 0170 000C0048 		.word	1207962624
 330 0174 00080048 		.word	1207961600
 331 0178 00180048 		.word	1207965696
 332 017c 00040048 		.word	1207960576
 333              		.cfi_endproc
 334              	.LFE330:
 336              		.section	.text.Error_Handler,"ax",%progbits
 337              		.align	1
 338              		.global	Error_Handler
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 343              	Error_Handler:
 344              	.LFB331:
 678:Core/Src/main.c **** 
 679:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 680:Core/Src/main.c **** 
 681:Core/Src/main.c **** /* USER CODE END 4 */
 682:Core/Src/main.c **** 
 683:Core/Src/main.c **** /**
 684:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 685:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 19


 686:Core/Src/main.c ****   */
 687:Core/Src/main.c **** void Error_Handler(void)
 688:Core/Src/main.c **** {
 345              		.loc 1 688 1 is_stmt 1 view -0
 346              		.cfi_startproc
 347              		@ Volatile: function does not return.
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 689:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 690:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 691:Core/Src/main.c ****   __disable_irq();
 351              		.loc 1 691 3 view .LVU115
 352              	.LBB12:
 353              	.LBI12:
 354              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 20


  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 21


  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 22


 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 355              		.loc 2 207 27 view .LVU116
 356              	.LBB13:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 357              		.loc 2 209 3 view .LVU117
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 23


 358              		.syntax unified
 359              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 360 0000 72B6     		cpsid i
 361              	@ 0 "" 2
 362              		.thumb
 363              		.syntax unified
 364              	.L6:
 365              	.LBE13:
 366              	.LBE12:
 692:Core/Src/main.c ****   while (1)
 367              		.loc 1 692 3 discriminator 1 view .LVU118
 693:Core/Src/main.c ****   {
 694:Core/Src/main.c ****   }
 368              		.loc 1 694 3 discriminator 1 view .LVU119
 692:Core/Src/main.c ****   while (1)
 369              		.loc 1 692 9 discriminator 1 view .LVU120
 370 0002 FEE7     		b	.L6
 371              		.cfi_endproc
 372              	.LFE331:
 374              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 375              		.align	1
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 380              	MX_LPUART1_UART_Init:
 381              	.LFB325:
 322:Core/Src/main.c **** 
 382              		.loc 1 322 1 view -0
 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 0
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 386 0000 08B5     		push	{r3, lr}
 387              		.cfi_def_cfa_offset 8
 388              		.cfi_offset 3, -8
 389              		.cfi_offset 14, -4
 331:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 209700;
 390              		.loc 1 331 3 view .LVU122
 331:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 209700;
 391              		.loc 1 331 21 is_stmt 0 view .LVU123
 392 0002 1648     		ldr	r0, .L17
 393 0004 164B     		ldr	r3, .L17+4
 394 0006 0360     		str	r3, [r0]
 332:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 395              		.loc 1 332 3 is_stmt 1 view .LVU124
 332:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 396              		.loc 1 332 26 is_stmt 0 view .LVU125
 397 0008 164B     		ldr	r3, .L17+8
 398 000a 4360     		str	r3, [r0, #4]
 333:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 399              		.loc 1 333 3 is_stmt 1 view .LVU126
 333:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 400              		.loc 1 333 28 is_stmt 0 view .LVU127
 401 000c 4FF08053 		mov	r3, #268435456
 402 0010 8360     		str	r3, [r0, #8]
 334:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 403              		.loc 1 334 3 is_stmt 1 view .LVU128
 334:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 24


 404              		.loc 1 334 26 is_stmt 0 view .LVU129
 405 0012 0023     		movs	r3, #0
 406 0014 C360     		str	r3, [r0, #12]
 335:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 407              		.loc 1 335 3 is_stmt 1 view .LVU130
 335:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 408              		.loc 1 335 24 is_stmt 0 view .LVU131
 409 0016 0361     		str	r3, [r0, #16]
 336:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 410              		.loc 1 336 3 is_stmt 1 view .LVU132
 336:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 411              		.loc 1 336 22 is_stmt 0 view .LVU133
 412 0018 0C22     		movs	r2, #12
 413 001a 4261     		str	r2, [r0, #20]
 337:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 414              		.loc 1 337 3 is_stmt 1 view .LVU134
 337:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 415              		.loc 1 337 27 is_stmt 0 view .LVU135
 416 001c 8361     		str	r3, [r0, #24]
 338:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 417              		.loc 1 338 3 is_stmt 1 view .LVU136
 338:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 418              		.loc 1 338 32 is_stmt 0 view .LVU137
 419 001e 0362     		str	r3, [r0, #32]
 339:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 420              		.loc 1 339 3 is_stmt 1 view .LVU138
 339:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 421              		.loc 1 339 32 is_stmt 0 view .LVU139
 422 0020 4362     		str	r3, [r0, #36]
 340:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 423              		.loc 1 340 3 is_stmt 1 view .LVU140
 340:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 424              		.loc 1 340 40 is_stmt 0 view .LVU141
 425 0022 8362     		str	r3, [r0, #40]
 341:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 426              		.loc 1 341 3 is_stmt 1 view .LVU142
 341:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 427              		.loc 1 341 21 is_stmt 0 view .LVU143
 428 0024 4366     		str	r3, [r0, #100]
 342:Core/Src/main.c ****   {
 429              		.loc 1 342 3 is_stmt 1 view .LVU144
 342:Core/Src/main.c ****   {
 430              		.loc 1 342 7 is_stmt 0 view .LVU145
 431 0026 FFF7FEFF 		bl	HAL_UART_Init
 432              	.LVL12:
 342:Core/Src/main.c ****   {
 433              		.loc 1 342 6 view .LVU146
 434 002a 70B9     		cbnz	r0, .L13
 346:Core/Src/main.c ****   {
 435              		.loc 1 346 3 is_stmt 1 view .LVU147
 346:Core/Src/main.c ****   {
 436              		.loc 1 346 7 is_stmt 0 view .LVU148
 437 002c 0021     		movs	r1, #0
 438 002e 0B48     		ldr	r0, .L17
 439 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 440              	.LVL13:
 346:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 25


 441              		.loc 1 346 6 view .LVU149
 442 0034 58B9     		cbnz	r0, .L14
 350:Core/Src/main.c ****   {
 443              		.loc 1 350 3 is_stmt 1 view .LVU150
 350:Core/Src/main.c ****   {
 444              		.loc 1 350 7 is_stmt 0 view .LVU151
 445 0036 0021     		movs	r1, #0
 446 0038 0848     		ldr	r0, .L17
 447 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 448              	.LVL14:
 350:Core/Src/main.c ****   {
 449              		.loc 1 350 6 view .LVU152
 450 003e 40B9     		cbnz	r0, .L15
 354:Core/Src/main.c ****   {
 451              		.loc 1 354 3 is_stmt 1 view .LVU153
 354:Core/Src/main.c ****   {
 452              		.loc 1 354 7 is_stmt 0 view .LVU154
 453 0040 0648     		ldr	r0, .L17
 454 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 455              	.LVL15:
 354:Core/Src/main.c ****   {
 456              		.loc 1 354 6 view .LVU155
 457 0046 30B9     		cbnz	r0, .L16
 362:Core/Src/main.c **** 
 458              		.loc 1 362 1 view .LVU156
 459 0048 08BD     		pop	{r3, pc}
 460              	.L13:
 344:Core/Src/main.c ****   }
 461              		.loc 1 344 5 is_stmt 1 view .LVU157
 462 004a FFF7FEFF 		bl	Error_Handler
 463              	.LVL16:
 464              	.L14:
 348:Core/Src/main.c ****   }
 465              		.loc 1 348 5 view .LVU158
 466 004e FFF7FEFF 		bl	Error_Handler
 467              	.LVL17:
 468              	.L15:
 352:Core/Src/main.c ****   }
 469              		.loc 1 352 5 view .LVU159
 470 0052 FFF7FEFF 		bl	Error_Handler
 471              	.LVL18:
 472              	.L16:
 356:Core/Src/main.c ****   }
 473              		.loc 1 356 5 view .LVU160
 474 0056 FFF7FEFF 		bl	Error_Handler
 475              	.LVL19:
 476              	.L18:
 477 005a 00BF     		.align	2
 478              	.L17:
 479 005c 00000000 		.word	.LANCHOR0
 480 0060 00800040 		.word	1073774592
 481 0064 24330300 		.word	209700
 482              		.cfi_endproc
 483              	.LFE325:
 485              		.section	.text.MX_ADC1_Init,"ax",%progbits
 486              		.align	1
 487              		.syntax unified
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 26


 488              		.thumb
 489              		.thumb_func
 491              	MX_ADC1_Init:
 492              	.LFB323:
 203:Core/Src/main.c **** 
 493              		.loc 1 203 1 view -0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 40
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497 0000 00B5     		push	{lr}
 498              		.cfi_def_cfa_offset 4
 499              		.cfi_offset 14, -4
 500 0002 8BB0     		sub	sp, sp, #44
 501              		.cfi_def_cfa_offset 48
 209:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 502              		.loc 1 209 3 view .LVU162
 209:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 503              		.loc 1 209 24 is_stmt 0 view .LVU163
 504 0004 0023     		movs	r3, #0
 505 0006 0793     		str	r3, [sp, #28]
 506 0008 0893     		str	r3, [sp, #32]
 507 000a 0993     		str	r3, [sp, #36]
 210:Core/Src/main.c **** 
 508              		.loc 1 210 3 is_stmt 1 view .LVU164
 210:Core/Src/main.c **** 
 509              		.loc 1 210 26 is_stmt 0 view .LVU165
 510 000c 0193     		str	r3, [sp, #4]
 511 000e 0293     		str	r3, [sp, #8]
 512 0010 0393     		str	r3, [sp, #12]
 513 0012 0493     		str	r3, [sp, #16]
 514 0014 0593     		str	r3, [sp, #20]
 515 0016 0693     		str	r3, [sp, #24]
 218:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 516              		.loc 1 218 3 is_stmt 1 view .LVU166
 218:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 517              		.loc 1 218 18 is_stmt 0 view .LVU167
 518 0018 1F48     		ldr	r0, .L27
 519 001a 204A     		ldr	r2, .L27+4
 520 001c 0260     		str	r2, [r0]
 219:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 521              		.loc 1 219 3 is_stmt 1 view .LVU168
 219:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 522              		.loc 1 219 29 is_stmt 0 view .LVU169
 523 001e 4360     		str	r3, [r0, #4]
 220:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 524              		.loc 1 220 3 is_stmt 1 view .LVU170
 220:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 525              		.loc 1 220 25 is_stmt 0 view .LVU171
 526 0020 8360     		str	r3, [r0, #8]
 221:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 527              		.loc 1 221 3 is_stmt 1 view .LVU172
 221:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 528              		.loc 1 221 24 is_stmt 0 view .LVU173
 529 0022 C360     		str	r3, [r0, #12]
 222:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 530              		.loc 1 222 3 is_stmt 1 view .LVU174
 222:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 27


 531              		.loc 1 222 27 is_stmt 0 view .LVU175
 532 0024 0361     		str	r3, [r0, #16]
 223:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 533              		.loc 1 223 3 is_stmt 1 view .LVU176
 223:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 534              		.loc 1 223 27 is_stmt 0 view .LVU177
 535 0026 0422     		movs	r2, #4
 536 0028 4261     		str	r2, [r0, #20]
 224:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 537              		.loc 1 224 3 is_stmt 1 view .LVU178
 224:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 538              		.loc 1 224 31 is_stmt 0 view .LVU179
 539 002a 0376     		strb	r3, [r0, #24]
 225:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 540              		.loc 1 225 3 is_stmt 1 view .LVU180
 225:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 541              		.loc 1 225 33 is_stmt 0 view .LVU181
 542 002c 4376     		strb	r3, [r0, #25]
 226:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 543              		.loc 1 226 3 is_stmt 1 view .LVU182
 226:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 544              		.loc 1 226 30 is_stmt 0 view .LVU183
 545 002e 0122     		movs	r2, #1
 546 0030 C261     		str	r2, [r0, #28]
 227:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 547              		.loc 1 227 3 is_stmt 1 view .LVU184
 227:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 548              		.loc 1 227 36 is_stmt 0 view .LVU185
 549 0032 80F82030 		strb	r3, [r0, #32]
 228:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 550              		.loc 1 228 3 is_stmt 1 view .LVU186
 228:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 551              		.loc 1 228 31 is_stmt 0 view .LVU187
 552 0036 8362     		str	r3, [r0, #40]
 229:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 553              		.loc 1 229 3 is_stmt 1 view .LVU188
 229:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 554              		.loc 1 229 35 is_stmt 0 view .LVU189
 555 0038 C362     		str	r3, [r0, #44]
 230:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 556              		.loc 1 230 3 is_stmt 1 view .LVU190
 230:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 557              		.loc 1 230 36 is_stmt 0 view .LVU191
 558 003a 80F83030 		strb	r3, [r0, #48]
 231:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 559              		.loc 1 231 3 is_stmt 1 view .LVU192
 231:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 560              		.loc 1 231 22 is_stmt 0 view .LVU193
 561 003e 4363     		str	r3, [r0, #52]
 232:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 562              		.loc 1 232 3 is_stmt 1 view .LVU194
 232:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 563              		.loc 1 232 31 is_stmt 0 view .LVU195
 564 0040 80F83820 		strb	r2, [r0, #56]
 233:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 565              		.loc 1 233 3 is_stmt 1 view .LVU196
 233:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 28


 566              		.loc 1 233 33 is_stmt 0 view .LVU197
 567 0044 0C21     		movs	r1, #12
 568 0046 C163     		str	r1, [r0, #60]
 234:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 569              		.loc 1 234 3 is_stmt 1 view .LVU198
 234:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 570              		.loc 1 234 41 is_stmt 0 view .LVU199
 571 0048 0364     		str	r3, [r0, #64]
 235:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 572              		.loc 1 235 3 is_stmt 1 view .LVU200
 235:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 573              		.loc 1 235 41 is_stmt 0 view .LVU201
 574 004a 4364     		str	r3, [r0, #68]
 236:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 575              		.loc 1 236 3 is_stmt 1 view .LVU202
 236:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 576              		.loc 1 236 49 is_stmt 0 view .LVU203
 577 004c 8264     		str	r2, [r0, #72]
 237:Core/Src/main.c ****   {
 578              		.loc 1 237 3 is_stmt 1 view .LVU204
 237:Core/Src/main.c ****   {
 579              		.loc 1 237 7 is_stmt 0 view .LVU205
 580 004e FFF7FEFF 		bl	HAL_ADC_Init
 581              	.LVL20:
 237:Core/Src/main.c ****   {
 582              		.loc 1 237 6 view .LVU206
 583 0052 D0B9     		cbnz	r0, .L24
 244:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 584              		.loc 1 244 3 is_stmt 1 view .LVU207
 244:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 585              		.loc 1 244 18 is_stmt 0 view .LVU208
 586 0054 0023     		movs	r3, #0
 587 0056 0793     		str	r3, [sp, #28]
 245:Core/Src/main.c ****   {
 588              		.loc 1 245 3 is_stmt 1 view .LVU209
 245:Core/Src/main.c ****   {
 589              		.loc 1 245 7 is_stmt 0 view .LVU210
 590 0058 07A9     		add	r1, sp, #28
 591 005a 0F48     		ldr	r0, .L27
 592 005c FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 593              	.LVL21:
 245:Core/Src/main.c ****   {
 594              		.loc 1 245 6 view .LVU211
 595 0060 A8B9     		cbnz	r0, .L25
 252:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 596              		.loc 1 252 3 is_stmt 1 view .LVU212
 252:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 597              		.loc 1 252 19 is_stmt 0 view .LVU213
 598 0062 0F4B     		ldr	r3, .L27+8
 599 0064 0193     		str	r3, [sp, #4]
 253:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 600              		.loc 1 253 3 is_stmt 1 view .LVU214
 253:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 601              		.loc 1 253 16 is_stmt 0 view .LVU215
 602 0066 0623     		movs	r3, #6
 603 0068 0293     		str	r3, [sp, #8]
 254:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 29


 604              		.loc 1 254 3 is_stmt 1 view .LVU216
 254:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 605              		.loc 1 254 24 is_stmt 0 view .LVU217
 606 006a 0023     		movs	r3, #0
 607 006c 0393     		str	r3, [sp, #12]
 255:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 608              		.loc 1 255 3 is_stmt 1 view .LVU218
 255:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 609              		.loc 1 255 22 is_stmt 0 view .LVU219
 610 006e 7F22     		movs	r2, #127
 611 0070 0492     		str	r2, [sp, #16]
 256:Core/Src/main.c ****   sConfig.Offset = 0;
 612              		.loc 1 256 3 is_stmt 1 view .LVU220
 256:Core/Src/main.c ****   sConfig.Offset = 0;
 613              		.loc 1 256 24 is_stmt 0 view .LVU221
 614 0072 0422     		movs	r2, #4
 615 0074 0592     		str	r2, [sp, #20]
 257:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 616              		.loc 1 257 3 is_stmt 1 view .LVU222
 257:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 617              		.loc 1 257 18 is_stmt 0 view .LVU223
 618 0076 0693     		str	r3, [sp, #24]
 258:Core/Src/main.c ****   {
 619              		.loc 1 258 3 is_stmt 1 view .LVU224
 258:Core/Src/main.c ****   {
 620              		.loc 1 258 7 is_stmt 0 view .LVU225
 621 0078 0DEB0201 		add	r1, sp, r2
 622 007c 0648     		ldr	r0, .L27
 623 007e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 624              	.LVL22:
 258:Core/Src/main.c ****   {
 625              		.loc 1 258 6 view .LVU226
 626 0082 30B9     		cbnz	r0, .L26
 266:Core/Src/main.c **** 
 627              		.loc 1 266 1 view .LVU227
 628 0084 0BB0     		add	sp, sp, #44
 629              		.cfi_remember_state
 630              		.cfi_def_cfa_offset 4
 631              		@ sp needed
 632 0086 5DF804FB 		ldr	pc, [sp], #4
 633              	.L24:
 634              		.cfi_restore_state
 239:Core/Src/main.c ****   }
 635              		.loc 1 239 5 is_stmt 1 view .LVU228
 636 008a FFF7FEFF 		bl	Error_Handler
 637              	.LVL23:
 638              	.L25:
 247:Core/Src/main.c ****   }
 639              		.loc 1 247 5 view .LVU229
 640 008e FFF7FEFF 		bl	Error_Handler
 641              	.LVL24:
 642              	.L26:
 260:Core/Src/main.c ****   }
 643              		.loc 1 260 5 view .LVU230
 644 0092 FFF7FEFF 		bl	Error_Handler
 645              	.LVL25:
 646              	.L28:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 30


 647 0096 00BF     		.align	2
 648              	.L27:
 649 0098 00000000 		.word	.LANCHOR1
 650 009c 00000450 		.word	1342439424
 651 00a0 02003004 		.word	70254594
 652              		.cfi_endproc
 653              	.LFE323:
 655              		.section	.text.MX_TIM3_Init,"ax",%progbits
 656              		.align	1
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 661              	MX_TIM3_Init:
 662              	.LFB328:
 486:Core/Src/main.c **** 
 663              		.loc 1 486 1 view -0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 56
 666              		@ frame_needed = 0, uses_anonymous_args = 0
 667 0000 00B5     		push	{lr}
 668              		.cfi_def_cfa_offset 4
 669              		.cfi_offset 14, -4
 670 0002 8FB0     		sub	sp, sp, #60
 671              		.cfi_def_cfa_offset 64
 492:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 672              		.loc 1 492 3 view .LVU232
 492:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 673              		.loc 1 492 26 is_stmt 0 view .LVU233
 674 0004 0023     		movs	r3, #0
 675 0006 0A93     		str	r3, [sp, #40]
 676 0008 0B93     		str	r3, [sp, #44]
 677 000a 0C93     		str	r3, [sp, #48]
 678 000c 0D93     		str	r3, [sp, #52]
 493:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 679              		.loc 1 493 3 is_stmt 1 view .LVU234
 493:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 680              		.loc 1 493 27 is_stmt 0 view .LVU235
 681 000e 0793     		str	r3, [sp, #28]
 682 0010 0893     		str	r3, [sp, #32]
 683 0012 0993     		str	r3, [sp, #36]
 494:Core/Src/main.c **** 
 684              		.loc 1 494 3 is_stmt 1 view .LVU236
 494:Core/Src/main.c **** 
 685              		.loc 1 494 22 is_stmt 0 view .LVU237
 686 0014 0093     		str	r3, [sp]
 687 0016 0193     		str	r3, [sp, #4]
 688 0018 0293     		str	r3, [sp, #8]
 689 001a 0393     		str	r3, [sp, #12]
 690 001c 0493     		str	r3, [sp, #16]
 691 001e 0593     		str	r3, [sp, #20]
 692 0020 0693     		str	r3, [sp, #24]
 499:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 693              		.loc 1 499 3 is_stmt 1 view .LVU238
 499:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 694              		.loc 1 499 18 is_stmt 0 view .LVU239
 695 0022 2A48     		ldr	r0, .L47
 696 0024 2A4A     		ldr	r2, .L47+4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 31


 697 0026 0260     		str	r2, [r0]
 500:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 698              		.loc 1 500 3 is_stmt 1 view .LVU240
 500:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 699              		.loc 1 500 24 is_stmt 0 view .LVU241
 700 0028 7722     		movs	r2, #119
 701 002a 4260     		str	r2, [r0, #4]
 501:Core/Src/main.c ****   htim3.Init.Period = 99;
 702              		.loc 1 501 3 is_stmt 1 view .LVU242
 501:Core/Src/main.c ****   htim3.Init.Period = 99;
 703              		.loc 1 501 26 is_stmt 0 view .LVU243
 704 002c 8360     		str	r3, [r0, #8]
 502:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 705              		.loc 1 502 3 is_stmt 1 view .LVU244
 502:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 706              		.loc 1 502 21 is_stmt 0 view .LVU245
 707 002e 6322     		movs	r2, #99
 708 0030 C260     		str	r2, [r0, #12]
 503:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 709              		.loc 1 503 3 is_stmt 1 view .LVU246
 503:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 710              		.loc 1 503 28 is_stmt 0 view .LVU247
 711 0032 0361     		str	r3, [r0, #16]
 504:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 712              		.loc 1 504 3 is_stmt 1 view .LVU248
 504:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 713              		.loc 1 504 32 is_stmt 0 view .LVU249
 714 0034 8361     		str	r3, [r0, #24]
 505:Core/Src/main.c ****   {
 715              		.loc 1 505 3 is_stmt 1 view .LVU250
 505:Core/Src/main.c ****   {
 716              		.loc 1 505 7 is_stmt 0 view .LVU251
 717 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 718              	.LVL26:
 505:Core/Src/main.c ****   {
 719              		.loc 1 505 6 view .LVU252
 720 003a 0028     		cmp	r0, #0
 721 003c 36D1     		bne	.L39
 509:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 722              		.loc 1 509 3 is_stmt 1 view .LVU253
 509:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 723              		.loc 1 509 34 is_stmt 0 view .LVU254
 724 003e 4FF48053 		mov	r3, #4096
 725 0042 0A93     		str	r3, [sp, #40]
 510:Core/Src/main.c ****   {
 726              		.loc 1 510 3 is_stmt 1 view .LVU255
 510:Core/Src/main.c ****   {
 727              		.loc 1 510 7 is_stmt 0 view .LVU256
 728 0044 0AA9     		add	r1, sp, #40
 729 0046 2148     		ldr	r0, .L47
 730 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 731              	.LVL27:
 510:Core/Src/main.c ****   {
 732              		.loc 1 510 6 view .LVU257
 733 004c 80BB     		cbnz	r0, .L40
 514:Core/Src/main.c ****   {
 734              		.loc 1 514 3 is_stmt 1 view .LVU258
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 32


 514:Core/Src/main.c ****   {
 735              		.loc 1 514 7 is_stmt 0 view .LVU259
 736 004e 1F48     		ldr	r0, .L47
 737 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 738              	.LVL28:
 514:Core/Src/main.c ****   {
 739              		.loc 1 514 6 view .LVU260
 740 0054 70BB     		cbnz	r0, .L41
 518:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 741              		.loc 1 518 3 is_stmt 1 view .LVU261
 518:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 742              		.loc 1 518 37 is_stmt 0 view .LVU262
 743 0056 0023     		movs	r3, #0
 744 0058 0793     		str	r3, [sp, #28]
 519:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 745              		.loc 1 519 3 is_stmt 1 view .LVU263
 519:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 746              		.loc 1 519 33 is_stmt 0 view .LVU264
 747 005a 0993     		str	r3, [sp, #36]
 520:Core/Src/main.c ****   {
 748              		.loc 1 520 3 is_stmt 1 view .LVU265
 520:Core/Src/main.c ****   {
 749              		.loc 1 520 7 is_stmt 0 view .LVU266
 750 005c 07A9     		add	r1, sp, #28
 751 005e 1B48     		ldr	r0, .L47
 752 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 753              	.LVL29:
 520:Core/Src/main.c ****   {
 754              		.loc 1 520 6 view .LVU267
 755 0064 40BB     		cbnz	r0, .L42
 524:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 756              		.loc 1 524 3 is_stmt 1 view .LVU268
 524:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 757              		.loc 1 524 20 is_stmt 0 view .LVU269
 758 0066 6023     		movs	r3, #96
 759 0068 0093     		str	r3, [sp]
 525:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 760              		.loc 1 525 3 is_stmt 1 view .LVU270
 525:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 761              		.loc 1 525 19 is_stmt 0 view .LVU271
 762 006a 0022     		movs	r2, #0
 763 006c 0192     		str	r2, [sp, #4]
 526:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 764              		.loc 1 526 3 is_stmt 1 view .LVU272
 526:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 765              		.loc 1 526 24 is_stmt 0 view .LVU273
 766 006e 0292     		str	r2, [sp, #8]
 527:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 767              		.loc 1 527 3 is_stmt 1 view .LVU274
 527:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 768              		.loc 1 527 24 is_stmt 0 view .LVU275
 769 0070 0492     		str	r2, [sp, #16]
 528:Core/Src/main.c ****   {
 770              		.loc 1 528 3 is_stmt 1 view .LVU276
 528:Core/Src/main.c ****   {
 771              		.loc 1 528 7 is_stmt 0 view .LVU277
 772 0072 6946     		mov	r1, sp
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 33


 773 0074 1548     		ldr	r0, .L47
 774 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 775              	.LVL30:
 528:Core/Src/main.c ****   {
 776              		.loc 1 528 6 view .LVU278
 777 007a F8B9     		cbnz	r0, .L43
 532:Core/Src/main.c ****   {
 778              		.loc 1 532 3 is_stmt 1 view .LVU279
 532:Core/Src/main.c ****   {
 779              		.loc 1 532 7 is_stmt 0 view .LVU280
 780 007c 0422     		movs	r2, #4
 781 007e 6946     		mov	r1, sp
 782 0080 1248     		ldr	r0, .L47
 783 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 784              	.LVL31:
 532:Core/Src/main.c ****   {
 785              		.loc 1 532 6 view .LVU281
 786 0086 D8B9     		cbnz	r0, .L44
 536:Core/Src/main.c ****   {
 787              		.loc 1 536 3 is_stmt 1 view .LVU282
 536:Core/Src/main.c ****   {
 788              		.loc 1 536 7 is_stmt 0 view .LVU283
 789 0088 0822     		movs	r2, #8
 790 008a 6946     		mov	r1, sp
 791 008c 0F48     		ldr	r0, .L47
 792 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 793              	.LVL32:
 536:Core/Src/main.c ****   {
 794              		.loc 1 536 6 view .LVU284
 795 0092 B8B9     		cbnz	r0, .L45
 540:Core/Src/main.c ****   {
 796              		.loc 1 540 3 is_stmt 1 view .LVU285
 540:Core/Src/main.c ****   {
 797              		.loc 1 540 7 is_stmt 0 view .LVU286
 798 0094 0C22     		movs	r2, #12
 799 0096 6946     		mov	r1, sp
 800 0098 0C48     		ldr	r0, .L47
 801 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 802              	.LVL33:
 540:Core/Src/main.c ****   {
 803              		.loc 1 540 6 view .LVU287
 804 009e 98B9     		cbnz	r0, .L46
 547:Core/Src/main.c **** 
 805              		.loc 1 547 3 is_stmt 1 view .LVU288
 806 00a0 0A48     		ldr	r0, .L47
 807 00a2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 808              	.LVL34:
 549:Core/Src/main.c **** 
 809              		.loc 1 549 1 is_stmt 0 view .LVU289
 810 00a6 0FB0     		add	sp, sp, #60
 811              		.cfi_remember_state
 812              		.cfi_def_cfa_offset 4
 813              		@ sp needed
 814 00a8 5DF804FB 		ldr	pc, [sp], #4
 815              	.L39:
 816              		.cfi_restore_state
 507:Core/Src/main.c ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 34


 817              		.loc 1 507 5 is_stmt 1 view .LVU290
 818 00ac FFF7FEFF 		bl	Error_Handler
 819              	.LVL35:
 820              	.L40:
 512:Core/Src/main.c ****   }
 821              		.loc 1 512 5 view .LVU291
 822 00b0 FFF7FEFF 		bl	Error_Handler
 823              	.LVL36:
 824              	.L41:
 516:Core/Src/main.c ****   }
 825              		.loc 1 516 5 view .LVU292
 826 00b4 FFF7FEFF 		bl	Error_Handler
 827              	.LVL37:
 828              	.L42:
 522:Core/Src/main.c ****   }
 829              		.loc 1 522 5 view .LVU293
 830 00b8 FFF7FEFF 		bl	Error_Handler
 831              	.LVL38:
 832              	.L43:
 530:Core/Src/main.c ****   }
 833              		.loc 1 530 5 view .LVU294
 834 00bc FFF7FEFF 		bl	Error_Handler
 835              	.LVL39:
 836              	.L44:
 534:Core/Src/main.c ****   }
 837              		.loc 1 534 5 view .LVU295
 838 00c0 FFF7FEFF 		bl	Error_Handler
 839              	.LVL40:
 840              	.L45:
 538:Core/Src/main.c ****   }
 841              		.loc 1 538 5 view .LVU296
 842 00c4 FFF7FEFF 		bl	Error_Handler
 843              	.LVL41:
 844              	.L46:
 542:Core/Src/main.c ****   }
 845              		.loc 1 542 5 view .LVU297
 846 00c8 FFF7FEFF 		bl	Error_Handler
 847              	.LVL42:
 848              	.L48:
 849              		.align	2
 850              	.L47:
 851 00cc 00000000 		.word	.LANCHOR2
 852 00d0 00040040 		.word	1073742848
 853              		.cfi_endproc
 854              	.LFE328:
 856              		.section	.text.MX_TIM4_Init,"ax",%progbits
 857              		.align	1
 858              		.syntax unified
 859              		.thumb
 860              		.thumb_func
 862              	MX_TIM4_Init:
 863              	.LFB329:
 557:Core/Src/main.c **** 
 864              		.loc 1 557 1 view -0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 32
 867              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 35


 868 0000 00B5     		push	{lr}
 869              		.cfi_def_cfa_offset 4
 870              		.cfi_offset 14, -4
 871 0002 89B0     		sub	sp, sp, #36
 872              		.cfi_def_cfa_offset 40
 563:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 873              		.loc 1 563 3 view .LVU299
 563:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 874              		.loc 1 563 26 is_stmt 0 view .LVU300
 875 0004 0023     		movs	r3, #0
 876 0006 0493     		str	r3, [sp, #16]
 877 0008 0593     		str	r3, [sp, #20]
 878 000a 0693     		str	r3, [sp, #24]
 879 000c 0793     		str	r3, [sp, #28]
 564:Core/Src/main.c **** 
 880              		.loc 1 564 3 is_stmt 1 view .LVU301
 564:Core/Src/main.c **** 
 881              		.loc 1 564 27 is_stmt 0 view .LVU302
 882 000e 0193     		str	r3, [sp, #4]
 883 0010 0293     		str	r3, [sp, #8]
 884 0012 0393     		str	r3, [sp, #12]
 569:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 885              		.loc 1 569 3 is_stmt 1 view .LVU303
 569:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 886              		.loc 1 569 18 is_stmt 0 view .LVU304
 887 0014 1348     		ldr	r0, .L57
 888 0016 144A     		ldr	r2, .L57+4
 889 0018 0260     		str	r2, [r0]
 570:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 890              		.loc 1 570 3 is_stmt 1 view .LVU305
 570:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 891              		.loc 1 570 24 is_stmt 0 view .LVU306
 892 001a 7722     		movs	r2, #119
 893 001c 4260     		str	r2, [r0, #4]
 571:Core/Src/main.c ****   htim4.Init.Period = 65535;
 894              		.loc 1 571 3 is_stmt 1 view .LVU307
 571:Core/Src/main.c ****   htim4.Init.Period = 65535;
 895              		.loc 1 571 26 is_stmt 0 view .LVU308
 896 001e 8360     		str	r3, [r0, #8]
 572:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 897              		.loc 1 572 3 is_stmt 1 view .LVU309
 572:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 898              		.loc 1 572 21 is_stmt 0 view .LVU310
 899 0020 4FF6FF72 		movw	r2, #65535
 900 0024 C260     		str	r2, [r0, #12]
 573:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 901              		.loc 1 573 3 is_stmt 1 view .LVU311
 573:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 902              		.loc 1 573 28 is_stmt 0 view .LVU312
 903 0026 0361     		str	r3, [r0, #16]
 574:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 904              		.loc 1 574 3 is_stmt 1 view .LVU313
 574:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 905              		.loc 1 574 32 is_stmt 0 view .LVU314
 906 0028 8361     		str	r3, [r0, #24]
 575:Core/Src/main.c ****   {
 907              		.loc 1 575 3 is_stmt 1 view .LVU315
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 36


 575:Core/Src/main.c ****   {
 908              		.loc 1 575 7 is_stmt 0 view .LVU316
 909 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 910              	.LVL43:
 575:Core/Src/main.c ****   {
 911              		.loc 1 575 6 view .LVU317
 912 002e 90B9     		cbnz	r0, .L54
 579:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 913              		.loc 1 579 3 is_stmt 1 view .LVU318
 579:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 914              		.loc 1 579 34 is_stmt 0 view .LVU319
 915 0030 4FF48053 		mov	r3, #4096
 916 0034 0493     		str	r3, [sp, #16]
 580:Core/Src/main.c ****   {
 917              		.loc 1 580 3 is_stmt 1 view .LVU320
 580:Core/Src/main.c ****   {
 918              		.loc 1 580 7 is_stmt 0 view .LVU321
 919 0036 04A9     		add	r1, sp, #16
 920 0038 0A48     		ldr	r0, .L57
 921 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 922              	.LVL44:
 580:Core/Src/main.c ****   {
 923              		.loc 1 580 6 view .LVU322
 924 003e 60B9     		cbnz	r0, .L55
 584:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 925              		.loc 1 584 3 is_stmt 1 view .LVU323
 584:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 926              		.loc 1 584 37 is_stmt 0 view .LVU324
 927 0040 0023     		movs	r3, #0
 928 0042 0193     		str	r3, [sp, #4]
 585:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 929              		.loc 1 585 3 is_stmt 1 view .LVU325
 585:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 930              		.loc 1 585 33 is_stmt 0 view .LVU326
 931 0044 0393     		str	r3, [sp, #12]
 586:Core/Src/main.c ****   {
 932              		.loc 1 586 3 is_stmt 1 view .LVU327
 586:Core/Src/main.c ****   {
 933              		.loc 1 586 7 is_stmt 0 view .LVU328
 934 0046 01A9     		add	r1, sp, #4
 935 0048 0648     		ldr	r0, .L57
 936 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 937              	.LVL45:
 586:Core/Src/main.c ****   {
 938              		.loc 1 586 6 view .LVU329
 939 004e 30B9     		cbnz	r0, .L56
 594:Core/Src/main.c **** 
 940              		.loc 1 594 1 view .LVU330
 941 0050 09B0     		add	sp, sp, #36
 942              		.cfi_remember_state
 943              		.cfi_def_cfa_offset 4
 944              		@ sp needed
 945 0052 5DF804FB 		ldr	pc, [sp], #4
 946              	.L54:
 947              		.cfi_restore_state
 577:Core/Src/main.c ****   }
 948              		.loc 1 577 5 is_stmt 1 view .LVU331
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 37


 949 0056 FFF7FEFF 		bl	Error_Handler
 950              	.LVL46:
 951              	.L55:
 582:Core/Src/main.c ****   }
 952              		.loc 1 582 5 view .LVU332
 953 005a FFF7FEFF 		bl	Error_Handler
 954              	.LVL47:
 955              	.L56:
 588:Core/Src/main.c ****   }
 956              		.loc 1 588 5 view .LVU333
 957 005e FFF7FEFF 		bl	Error_Handler
 958              	.LVL48:
 959              	.L58:
 960 0062 00BF     		.align	2
 961              	.L57:
 962 0064 00000000 		.word	.LANCHOR3
 963 0068 00080040 		.word	1073743872
 964              		.cfi_endproc
 965              	.LFE329:
 967              		.section	.text.MX_LTDC_Init,"ax",%progbits
 968              		.align	1
 969              		.syntax unified
 970              		.thumb
 971              		.thumb_func
 973              	MX_LTDC_Init:
 974              	.LFB327:
 418:Core/Src/main.c **** 
 975              		.loc 1 418 1 view -0
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 56
 978              		@ frame_needed = 0, uses_anonymous_args = 0
 979 0000 00B5     		push	{lr}
 980              		.cfi_def_cfa_offset 4
 981              		.cfi_offset 14, -4
 982 0002 8FB0     		sub	sp, sp, #60
 983              		.cfi_def_cfa_offset 64
 424:Core/Src/main.c **** 
 984              		.loc 1 424 3 view .LVU335
 424:Core/Src/main.c **** 
 985              		.loc 1 424 24 is_stmt 0 view .LVU336
 986 0004 3422     		movs	r2, #52
 987 0006 0021     		movs	r1, #0
 988 0008 01A8     		add	r0, sp, #4
 989 000a FFF7FEFF 		bl	memset
 990              	.LVL49:
 427:Core/Src/main.c **** uint16_t col = ((r>>3)<<11) | ((g>>2)<<5) | (b>>3);  // Convert colors to RGB565
 991              		.loc 1 427 3 is_stmt 1 view .LVU337
 428:Core/Src/main.c **** // Put colors into the framebuffer
 992              		.loc 1 428 1 view .LVU338
 430:Core/Src/main.c **** {
 993              		.loc 1 430 1 view .LVU339
 994              	.LBB14:
 430:Core/Src/main.c **** {
 995              		.loc 1 430 5 view .LVU340
 430:Core/Src/main.c **** {
 996              		.loc 1 430 9 is_stmt 0 view .LVU341
 997 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 38


 430:Core/Src/main.c **** {
 998              		.loc 1 430 1 view .LVU342
 999 0010 05E0     		b	.L60
 1000              	.LVL50:
 1001              	.L61:
 432:Core/Src/main.c **** }
 1002              		.loc 1 432 3 is_stmt 1 discriminator 3 view .LVU343
 432:Core/Src/main.c **** }
 1003              		.loc 1 432 18 is_stmt 0 discriminator 3 view .LVU344
 1004 0012 2A4A     		ldr	r2, .L67
 1005 0014 4FF47841 		mov	r1, #63488
 1006 0018 42F82310 		str	r1, [r2, r3, lsl #2]
 430:Core/Src/main.c **** {
 1007              		.loc 1 430 29 is_stmt 1 discriminator 3 view .LVU345
 1008 001c 0133     		adds	r3, r3, #1
 1009              	.LVL51:
 1010              	.L60:
 430:Core/Src/main.c **** {
 1011              		.loc 1 430 18 discriminator 1 view .LVU346
 1012 001e B3F5FA5F 		cmp	r3, #8000
 1013 0022 F6DB     		blt	.L61
 1014              	.LBE14:
 435:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1015              		.loc 1 435 3 view .LVU347
 435:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1016              		.loc 1 435 18 is_stmt 0 view .LVU348
 1017 0024 2648     		ldr	r0, .L67+4
 1018 0026 274B     		ldr	r3, .L67+8
 1019              	.LVL52:
 435:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1020              		.loc 1 435 18 view .LVU349
 1021 0028 0360     		str	r3, [r0]
 436:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1022              		.loc 1 436 3 is_stmt 1 view .LVU350
 436:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1023              		.loc 1 436 25 is_stmt 0 view .LVU351
 1024 002a 0023     		movs	r3, #0
 1025 002c 4360     		str	r3, [r0, #4]
 437:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1026              		.loc 1 437 3 is_stmt 1 view .LVU352
 437:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1027              		.loc 1 437 25 is_stmt 0 view .LVU353
 1028 002e 8360     		str	r3, [r0, #8]
 438:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1029              		.loc 1 438 3 is_stmt 1 view .LVU354
 438:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1030              		.loc 1 438 25 is_stmt 0 view .LVU355
 1031 0030 C360     		str	r3, [r0, #12]
 439:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 29;
 1032              		.loc 1 439 3 is_stmt 1 view .LVU356
 439:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 29;
 1033              		.loc 1 439 25 is_stmt 0 view .LVU357
 1034 0032 0361     		str	r3, [r0, #16]
 440:Core/Src/main.c ****   hltdc.Init.VerticalSync = 3;
 1035              		.loc 1 440 3 is_stmt 1 view .LVU358
 440:Core/Src/main.c ****   hltdc.Init.VerticalSync = 3;
 1036              		.loc 1 440 29 is_stmt 0 view .LVU359
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 39


 1037 0034 1D22     		movs	r2, #29
 1038 0036 4261     		str	r2, [r0, #20]
 441:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 59;
 1039              		.loc 1 441 3 is_stmt 1 view .LVU360
 441:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 59;
 1040              		.loc 1 441 27 is_stmt 0 view .LVU361
 1041 0038 0322     		movs	r2, #3
 1042 003a 8261     		str	r2, [r0, #24]
 442:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 7;
 1043              		.loc 1 442 3 is_stmt 1 view .LVU362
 442:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 7;
 1044              		.loc 1 442 29 is_stmt 0 view .LVU363
 1045 003c 3B22     		movs	r2, #59
 1046 003e C261     		str	r2, [r0, #28]
 443:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 159;
 1047              		.loc 1 443 3 is_stmt 1 view .LVU364
 443:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 159;
 1048              		.loc 1 443 29 is_stmt 0 view .LVU365
 1049 0040 0722     		movs	r2, #7
 1050 0042 0262     		str	r2, [r0, #32]
 444:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 87;
 1051              		.loc 1 444 3 is_stmt 1 view .LVU366
 444:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 87;
 1052              		.loc 1 444 33 is_stmt 0 view .LVU367
 1053 0044 9F22     		movs	r2, #159
 1054 0046 4262     		str	r2, [r0, #36]
 445:Core/Src/main.c ****   hltdc.Init.TotalWidth = 369;
 1055              		.loc 1 445 3 is_stmt 1 view .LVU368
 445:Core/Src/main.c ****   hltdc.Init.TotalWidth = 369;
 1056              		.loc 1 445 33 is_stmt 0 view .LVU369
 1057 0048 5722     		movs	r2, #87
 1058 004a 8262     		str	r2, [r0, #40]
 446:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 91;
 1059              		.loc 1 446 3 is_stmt 1 view .LVU370
 446:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 91;
 1060              		.loc 1 446 25 is_stmt 0 view .LVU371
 1061 004c 40F27112 		movw	r2, #369
 1062 0050 C262     		str	r2, [r0, #44]
 447:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1063              		.loc 1 447 3 is_stmt 1 view .LVU372
 447:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1064              		.loc 1 447 25 is_stmt 0 view .LVU373
 1065 0052 5B22     		movs	r2, #91
 1066 0054 0263     		str	r2, [r0, #48]
 448:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 200;
 1067              		.loc 1 448 3 is_stmt 1 view .LVU374
 448:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 200;
 1068              		.loc 1 448 29 is_stmt 0 view .LVU375
 1069 0056 80F83430 		strb	r3, [r0, #52]
 449:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1070              		.loc 1 449 3 is_stmt 1 view .LVU376
 449:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1071              		.loc 1 449 30 is_stmt 0 view .LVU377
 1072 005a C822     		movs	r2, #200
 1073 005c 80F83520 		strb	r2, [r0, #53]
 450:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1074              		.loc 1 450 3 is_stmt 1 view .LVU378
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 40


 450:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1075              		.loc 1 450 28 is_stmt 0 view .LVU379
 1076 0060 80F83630 		strb	r3, [r0, #54]
 451:Core/Src/main.c ****   {
 1077              		.loc 1 451 3 is_stmt 1 view .LVU380
 451:Core/Src/main.c ****   {
 1078              		.loc 1 451 7 is_stmt 0 view .LVU381
 1079 0064 FFF7FEFF 		bl	HAL_LTDC_Init
 1080              	.LVL53:
 451:Core/Src/main.c ****   {
 1081              		.loc 1 451 6 view .LVU382
 1082 0068 18BB     		cbnz	r0, .L65
 455:Core/Src/main.c ****   pLayerCfg.WindowX1 = 100;
 1083              		.loc 1 455 3 is_stmt 1 view .LVU383
 455:Core/Src/main.c ****   pLayerCfg.WindowX1 = 100;
 1084              		.loc 1 455 22 is_stmt 0 view .LVU384
 1085 006a 0022     		movs	r2, #0
 1086 006c 0192     		str	r2, [sp, #4]
 456:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1087              		.loc 1 456 3 is_stmt 1 view .LVU385
 456:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1088              		.loc 1 456 22 is_stmt 0 view .LVU386
 1089 006e 6421     		movs	r1, #100
 1090 0070 0291     		str	r1, [sp, #8]
 457:Core/Src/main.c ****   pLayerCfg.WindowY1 = 80;
 1091              		.loc 1 457 3 is_stmt 1 view .LVU387
 457:Core/Src/main.c ****   pLayerCfg.WindowY1 = 80;
 1092              		.loc 1 457 22 is_stmt 0 view .LVU388
 1093 0072 0392     		str	r2, [sp, #12]
 458:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 1094              		.loc 1 458 3 is_stmt 1 view .LVU389
 458:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 1095              		.loc 1 458 22 is_stmt 0 view .LVU390
 1096 0074 5023     		movs	r3, #80
 1097 0076 0493     		str	r3, [sp, #16]
 459:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 1098              		.loc 1 459 3 is_stmt 1 view .LVU391
 459:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 1099              		.loc 1 459 25 is_stmt 0 view .LVU392
 1100 0078 0220     		movs	r0, #2
 1101 007a 0590     		str	r0, [sp, #20]
 460:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1102              		.loc 1 460 3 is_stmt 1 view .LVU393
 460:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1103              		.loc 1 460 19 is_stmt 0 view .LVU394
 1104 007c FF20     		movs	r0, #255
 1105 007e 0690     		str	r0, [sp, #24]
 461:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1106              		.loc 1 461 3 is_stmt 1 view .LVU395
 461:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1107              		.loc 1 461 20 is_stmt 0 view .LVU396
 1108 0080 0792     		str	r2, [sp, #28]
 462:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1109              		.loc 1 462 3 is_stmt 1 view .LVU397
 462:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1110              		.loc 1 462 29 is_stmt 0 view .LVU398
 1111 0082 4FF48060 		mov	r0, #1024
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 41


 1112 0086 0890     		str	r0, [sp, #32]
 463:Core/Src/main.c ****   pLayerCfg.FBStartAdress = (uint32_t)&framebuffer;
 1113              		.loc 1 463 3 is_stmt 1 view .LVU399
 463:Core/Src/main.c ****   pLayerCfg.FBStartAdress = (uint32_t)&framebuffer;
 1114              		.loc 1 463 29 is_stmt 0 view .LVU400
 1115 0088 0520     		movs	r0, #5
 1116 008a 0990     		str	r0, [sp, #36]
 464:Core/Src/main.c ****   pLayerCfg.ImageWidth = 100;
 1117              		.loc 1 464 3 is_stmt 1 view .LVU401
 464:Core/Src/main.c ****   pLayerCfg.ImageWidth = 100;
 1118              		.loc 1 464 29 is_stmt 0 view .LVU402
 1119 008c 0B48     		ldr	r0, .L67
 464:Core/Src/main.c ****   pLayerCfg.ImageWidth = 100;
 1120              		.loc 1 464 27 view .LVU403
 1121 008e 0A90     		str	r0, [sp, #40]
 465:Core/Src/main.c ****   pLayerCfg.ImageHeight = 80;
 1122              		.loc 1 465 3 is_stmt 1 view .LVU404
 465:Core/Src/main.c ****   pLayerCfg.ImageHeight = 80;
 1123              		.loc 1 465 24 is_stmt 0 view .LVU405
 1124 0090 0B91     		str	r1, [sp, #44]
 466:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 200;
 1125              		.loc 1 466 3 is_stmt 1 view .LVU406
 466:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 200;
 1126              		.loc 1 466 25 is_stmt 0 view .LVU407
 1127 0092 0C93     		str	r3, [sp, #48]
 467:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 200;
 1128              		.loc 1 467 3 is_stmt 1 view .LVU408
 467:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 200;
 1129              		.loc 1 467 28 is_stmt 0 view .LVU409
 1130 0094 C823     		movs	r3, #200
 1131 0096 8DF83430 		strb	r3, [sp, #52]
 468:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 200;
 1132              		.loc 1 468 3 is_stmt 1 view .LVU410
 468:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 200;
 1133              		.loc 1 468 29 is_stmt 0 view .LVU411
 1134 009a 8DF83530 		strb	r3, [sp, #53]
 469:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1135              		.loc 1 469 3 is_stmt 1 view .LVU412
 469:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1136              		.loc 1 469 27 is_stmt 0 view .LVU413
 1137 009e 8DF83630 		strb	r3, [sp, #54]
 470:Core/Src/main.c ****   {
 1138              		.loc 1 470 3 is_stmt 1 view .LVU414
 470:Core/Src/main.c ****   {
 1139              		.loc 1 470 7 is_stmt 0 view .LVU415
 1140 00a2 01A9     		add	r1, sp, #4
 1141 00a4 0648     		ldr	r0, .L67+4
 1142 00a6 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1143              	.LVL54:
 470:Core/Src/main.c ****   {
 1144              		.loc 1 470 6 view .LVU416
 1145 00aa 20B9     		cbnz	r0, .L66
 478:Core/Src/main.c **** 
 1146              		.loc 1 478 1 view .LVU417
 1147 00ac 0FB0     		add	sp, sp, #60
 1148              		.cfi_remember_state
 1149              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 42


 1150              		@ sp needed
 1151 00ae 5DF804FB 		ldr	pc, [sp], #4
 1152              	.L65:
 1153              		.cfi_restore_state
 453:Core/Src/main.c ****   }
 1154              		.loc 1 453 5 is_stmt 1 view .LVU418
 1155 00b2 FFF7FEFF 		bl	Error_Handler
 1156              	.LVL55:
 1157              	.L66:
 472:Core/Src/main.c ****   }
 1158              		.loc 1 472 5 view .LVU419
 1159 00b6 FFF7FEFF 		bl	Error_Handler
 1160              	.LVL56:
 1161              	.L68:
 1162 00ba 00BF     		.align	2
 1163              	.L67:
 1164 00bc 00000000 		.word	framebuffer
 1165 00c0 00000000 		.word	.LANCHOR4
 1166 00c4 00680140 		.word	1073833984
 1167              		.cfi_endproc
 1168              	.LFE327:
 1170              		.section	.text.MX_UART4_Init,"ax",%progbits
 1171              		.align	1
 1172              		.syntax unified
 1173              		.thumb
 1174              		.thumb_func
 1176              	MX_UART4_Init:
 1177              	.LFB326:
 370:Core/Src/main.c **** 
 1178              		.loc 1 370 1 view -0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 1182 0000 08B5     		push	{r3, lr}
 1183              		.cfi_def_cfa_offset 8
 1184              		.cfi_offset 3, -8
 1185              		.cfi_offset 14, -4
 379:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1186              		.loc 1 379 3 view .LVU421
 379:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1187              		.loc 1 379 19 is_stmt 0 view .LVU422
 1188 0002 1548     		ldr	r0, .L79
 1189 0004 154B     		ldr	r3, .L79+4
 1190 0006 0360     		str	r3, [r0]
 380:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1191              		.loc 1 380 3 is_stmt 1 view .LVU423
 380:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1192              		.loc 1 380 24 is_stmt 0 view .LVU424
 1193 0008 4FF4E133 		mov	r3, #115200
 1194 000c 4360     		str	r3, [r0, #4]
 381:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1195              		.loc 1 381 3 is_stmt 1 view .LVU425
 381:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1196              		.loc 1 381 26 is_stmt 0 view .LVU426
 1197 000e 0023     		movs	r3, #0
 1198 0010 8360     		str	r3, [r0, #8]
 382:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 43


 1199              		.loc 1 382 3 is_stmt 1 view .LVU427
 382:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1200              		.loc 1 382 24 is_stmt 0 view .LVU428
 1201 0012 C360     		str	r3, [r0, #12]
 383:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1202              		.loc 1 383 3 is_stmt 1 view .LVU429
 383:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1203              		.loc 1 383 22 is_stmt 0 view .LVU430
 1204 0014 0361     		str	r3, [r0, #16]
 384:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1205              		.loc 1 384 3 is_stmt 1 view .LVU431
 384:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1206              		.loc 1 384 20 is_stmt 0 view .LVU432
 1207 0016 0C22     		movs	r2, #12
 1208 0018 4261     		str	r2, [r0, #20]
 385:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1209              		.loc 1 385 3 is_stmt 1 view .LVU433
 385:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1210              		.loc 1 385 25 is_stmt 0 view .LVU434
 1211 001a 8361     		str	r3, [r0, #24]
 386:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1212              		.loc 1 386 3 is_stmt 1 view .LVU435
 386:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1213              		.loc 1 386 28 is_stmt 0 view .LVU436
 1214 001c C361     		str	r3, [r0, #28]
 387:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1215              		.loc 1 387 3 is_stmt 1 view .LVU437
 387:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1216              		.loc 1 387 30 is_stmt 0 view .LVU438
 1217 001e 0362     		str	r3, [r0, #32]
 388:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1218              		.loc 1 388 3 is_stmt 1 view .LVU439
 388:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1219              		.loc 1 388 30 is_stmt 0 view .LVU440
 1220 0020 4362     		str	r3, [r0, #36]
 389:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1221              		.loc 1 389 3 is_stmt 1 view .LVU441
 389:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1222              		.loc 1 389 38 is_stmt 0 view .LVU442
 1223 0022 8362     		str	r3, [r0, #40]
 390:Core/Src/main.c ****   {
 1224              		.loc 1 390 3 is_stmt 1 view .LVU443
 390:Core/Src/main.c ****   {
 1225              		.loc 1 390 7 is_stmt 0 view .LVU444
 1226 0024 FFF7FEFF 		bl	HAL_UART_Init
 1227              	.LVL57:
 390:Core/Src/main.c ****   {
 1228              		.loc 1 390 6 view .LVU445
 1229 0028 70B9     		cbnz	r0, .L75
 394:Core/Src/main.c ****   {
 1230              		.loc 1 394 3 is_stmt 1 view .LVU446
 394:Core/Src/main.c ****   {
 1231              		.loc 1 394 7 is_stmt 0 view .LVU447
 1232 002a 0021     		movs	r1, #0
 1233 002c 0A48     		ldr	r0, .L79
 1234 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1235              	.LVL58:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 44


 394:Core/Src/main.c ****   {
 1236              		.loc 1 394 6 view .LVU448
 1237 0032 58B9     		cbnz	r0, .L76
 398:Core/Src/main.c ****   {
 1238              		.loc 1 398 3 is_stmt 1 view .LVU449
 398:Core/Src/main.c ****   {
 1239              		.loc 1 398 7 is_stmt 0 view .LVU450
 1240 0034 0021     		movs	r1, #0
 1241 0036 0848     		ldr	r0, .L79
 1242 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1243              	.LVL59:
 398:Core/Src/main.c ****   {
 1244              		.loc 1 398 6 view .LVU451
 1245 003c 40B9     		cbnz	r0, .L77
 402:Core/Src/main.c ****   {
 1246              		.loc 1 402 3 is_stmt 1 view .LVU452
 402:Core/Src/main.c ****   {
 1247              		.loc 1 402 7 is_stmt 0 view .LVU453
 1248 003e 0648     		ldr	r0, .L79
 1249 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1250              	.LVL60:
 402:Core/Src/main.c ****   {
 1251              		.loc 1 402 6 view .LVU454
 1252 0044 30B9     		cbnz	r0, .L78
 410:Core/Src/main.c **** 
 1253              		.loc 1 410 1 view .LVU455
 1254 0046 08BD     		pop	{r3, pc}
 1255              	.L75:
 392:Core/Src/main.c ****   }
 1256              		.loc 1 392 5 is_stmt 1 view .LVU456
 1257 0048 FFF7FEFF 		bl	Error_Handler
 1258              	.LVL61:
 1259              	.L76:
 396:Core/Src/main.c ****   }
 1260              		.loc 1 396 5 view .LVU457
 1261 004c FFF7FEFF 		bl	Error_Handler
 1262              	.LVL62:
 1263              	.L77:
 400:Core/Src/main.c ****   }
 1264              		.loc 1 400 5 view .LVU458
 1265 0050 FFF7FEFF 		bl	Error_Handler
 1266              	.LVL63:
 1267              	.L78:
 404:Core/Src/main.c ****   }
 1268              		.loc 1 404 5 view .LVU459
 1269 0054 FFF7FEFF 		bl	Error_Handler
 1270              	.LVL64:
 1271              	.L80:
 1272              		.align	2
 1273              	.L79:
 1274 0058 00000000 		.word	.LANCHOR5
 1275 005c 004C0040 		.word	1073761280
 1276              		.cfi_endproc
 1277              	.LFE326:
 1279              		.section	.text.MX_I2C4_Init,"ax",%progbits
 1280              		.align	1
 1281              		.syntax unified
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 45


 1282              		.thumb
 1283              		.thumb_func
 1285              	MX_I2C4_Init:
 1286              	.LFB324:
 274:Core/Src/main.c **** 
 1287              		.loc 1 274 1 view -0
 1288              		.cfi_startproc
 1289              		@ args = 0, pretend = 0, frame = 0
 1290              		@ frame_needed = 0, uses_anonymous_args = 0
 1291 0000 08B5     		push	{r3, lr}
 1292              		.cfi_def_cfa_offset 8
 1293              		.cfi_offset 3, -8
 1294              		.cfi_offset 14, -4
 283:Core/Src/main.c ****   hi2c4.Init.Timing = 0x107075B0;
 1295              		.loc 1 283 3 view .LVU461
 283:Core/Src/main.c ****   hi2c4.Init.Timing = 0x107075B0;
 1296              		.loc 1 283 18 is_stmt 0 view .LVU462
 1297 0002 1348     		ldr	r0, .L89
 1298 0004 134B     		ldr	r3, .L89+4
 1299 0006 0360     		str	r3, [r0]
 284:Core/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 1300              		.loc 1 284 3 is_stmt 1 view .LVU463
 284:Core/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 1301              		.loc 1 284 21 is_stmt 0 view .LVU464
 1302 0008 A3F13E53 		sub	r3, r3, #796917760
 1303 000c A3F58013 		sub	r3, r3, #1048576
 1304 0010 A3F56563 		sub	r3, r3, #3664
 1305 0014 4360     		str	r3, [r0, #4]
 285:Core/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1306              		.loc 1 285 3 is_stmt 1 view .LVU465
 285:Core/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1307              		.loc 1 285 26 is_stmt 0 view .LVU466
 1308 0016 0023     		movs	r3, #0
 1309 0018 8360     		str	r3, [r0, #8]
 286:Core/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1310              		.loc 1 286 3 is_stmt 1 view .LVU467
 286:Core/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1311              		.loc 1 286 29 is_stmt 0 view .LVU468
 1312 001a 0122     		movs	r2, #1
 1313 001c C260     		str	r2, [r0, #12]
 287:Core/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 1314              		.loc 1 287 3 is_stmt 1 view .LVU469
 287:Core/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 1315              		.loc 1 287 30 is_stmt 0 view .LVU470
 1316 001e 0361     		str	r3, [r0, #16]
 288:Core/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1317              		.loc 1 288 3 is_stmt 1 view .LVU471
 288:Core/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1318              		.loc 1 288 26 is_stmt 0 view .LVU472
 1319 0020 4361     		str	r3, [r0, #20]
 289:Core/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1320              		.loc 1 289 3 is_stmt 1 view .LVU473
 289:Core/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1321              		.loc 1 289 31 is_stmt 0 view .LVU474
 1322 0022 8361     		str	r3, [r0, #24]
 290:Core/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1323              		.loc 1 290 3 is_stmt 1 view .LVU475
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 46


 290:Core/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1324              		.loc 1 290 30 is_stmt 0 view .LVU476
 1325 0024 C361     		str	r3, [r0, #28]
 291:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 1326              		.loc 1 291 3 is_stmt 1 view .LVU477
 291:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 1327              		.loc 1 291 28 is_stmt 0 view .LVU478
 1328 0026 0362     		str	r3, [r0, #32]
 292:Core/Src/main.c ****   {
 1329              		.loc 1 292 3 is_stmt 1 view .LVU479
 292:Core/Src/main.c ****   {
 1330              		.loc 1 292 7 is_stmt 0 view .LVU480
 1331 0028 FFF7FEFF 		bl	HAL_I2C_Init
 1332              	.LVL65:
 292:Core/Src/main.c ****   {
 1333              		.loc 1 292 6 view .LVU481
 1334 002c 50B9     		cbnz	r0, .L86
 299:Core/Src/main.c ****   {
 1335              		.loc 1 299 3 is_stmt 1 view .LVU482
 299:Core/Src/main.c ****   {
 1336              		.loc 1 299 7 is_stmt 0 view .LVU483
 1337 002e 0021     		movs	r1, #0
 1338 0030 0748     		ldr	r0, .L89
 1339 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1340              	.LVL66:
 299:Core/Src/main.c ****   {
 1341              		.loc 1 299 6 view .LVU484
 1342 0036 38B9     		cbnz	r0, .L87
 306:Core/Src/main.c ****   {
 1343              		.loc 1 306 3 is_stmt 1 view .LVU485
 306:Core/Src/main.c ****   {
 1344              		.loc 1 306 7 is_stmt 0 view .LVU486
 1345 0038 0021     		movs	r1, #0
 1346 003a 0548     		ldr	r0, .L89
 1347 003c FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1348              	.LVL67:
 306:Core/Src/main.c ****   {
 1349              		.loc 1 306 6 view .LVU487
 1350 0040 20B9     		cbnz	r0, .L88
 314:Core/Src/main.c **** 
 1351              		.loc 1 314 1 view .LVU488
 1352 0042 08BD     		pop	{r3, pc}
 1353              	.L86:
 294:Core/Src/main.c ****   }
 1354              		.loc 1 294 5 is_stmt 1 view .LVU489
 1355 0044 FFF7FEFF 		bl	Error_Handler
 1356              	.LVL68:
 1357              	.L87:
 301:Core/Src/main.c ****   }
 1358              		.loc 1 301 5 view .LVU490
 1359 0048 FFF7FEFF 		bl	Error_Handler
 1360              	.LVL69:
 1361              	.L88:
 308:Core/Src/main.c ****   }
 1362              		.loc 1 308 5 view .LVU491
 1363 004c FFF7FEFF 		bl	Error_Handler
 1364              	.LVL70:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 47


 1365              	.L90:
 1366              		.align	2
 1367              	.L89:
 1368 0050 00000000 		.word	.LANCHOR6
 1369 0054 00840040 		.word	1073775616
 1370              		.cfi_endproc
 1371              	.LFE324:
 1373              		.section	.text.SystemClock_Config,"ax",%progbits
 1374              		.align	1
 1375              		.global	SystemClock_Config
 1376              		.syntax unified
 1377              		.thumb
 1378              		.thumb_func
 1380              	SystemClock_Config:
 1381              	.LFB322:
 152:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1382              		.loc 1 152 1 view -0
 1383              		.cfi_startproc
 1384              		@ args = 0, pretend = 0, frame = 96
 1385              		@ frame_needed = 0, uses_anonymous_args = 0
 1386 0000 00B5     		push	{lr}
 1387              		.cfi_def_cfa_offset 4
 1388              		.cfi_offset 14, -4
 1389 0002 99B0     		sub	sp, sp, #100
 1390              		.cfi_def_cfa_offset 104
 153:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1391              		.loc 1 153 3 view .LVU493
 153:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1392              		.loc 1 153 22 is_stmt 0 view .LVU494
 1393 0004 4822     		movs	r2, #72
 1394 0006 0021     		movs	r1, #0
 1395 0008 06A8     		add	r0, sp, #24
 1396 000a FFF7FEFF 		bl	memset
 1397              	.LVL71:
 154:Core/Src/main.c **** 
 1398              		.loc 1 154 3 is_stmt 1 view .LVU495
 154:Core/Src/main.c **** 
 1399              		.loc 1 154 22 is_stmt 0 view .LVU496
 1400 000e 0020     		movs	r0, #0
 1401 0010 0190     		str	r0, [sp, #4]
 1402 0012 0290     		str	r0, [sp, #8]
 1403 0014 0390     		str	r0, [sp, #12]
 1404 0016 0490     		str	r0, [sp, #16]
 1405 0018 0590     		str	r0, [sp, #20]
 158:Core/Src/main.c ****   {
 1406              		.loc 1 158 3 is_stmt 1 view .LVU497
 158:Core/Src/main.c ****   {
 1407              		.loc 1 158 7 is_stmt 0 view .LVU498
 1408 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1409              	.LVL72:
 158:Core/Src/main.c ****   {
 1410              		.loc 1 158 6 view .LVU499
 1411 001e 30BB     		cbnz	r0, .L96
 166:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1412              		.loc 1 166 3 is_stmt 1 view .LVU500
 166:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1413              		.loc 1 166 36 is_stmt 0 view .LVU501
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 48


 1414 0020 1023     		movs	r3, #16
 1415 0022 0693     		str	r3, [sp, #24]
 167:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1416              		.loc 1 167 3 is_stmt 1 view .LVU502
 167:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1417              		.loc 1 167 30 is_stmt 0 view .LVU503
 1418 0024 0122     		movs	r2, #1
 1419 0026 0D92     		str	r2, [sp, #52]
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1420              		.loc 1 168 3 is_stmt 1 view .LVU504
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1421              		.loc 1 168 41 is_stmt 0 view .LVU505
 1422 0028 0023     		movs	r3, #0
 1423 002a 0E93     		str	r3, [sp, #56]
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1424              		.loc 1 169 3 is_stmt 1 view .LVU506
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1425              		.loc 1 169 35 is_stmt 0 view .LVU507
 1426 002c 6023     		movs	r3, #96
 1427 002e 0F93     		str	r3, [sp, #60]
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1428              		.loc 1 170 3 is_stmt 1 view .LVU508
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1429              		.loc 1 170 34 is_stmt 0 view .LVU509
 1430 0030 0223     		movs	r3, #2
 1431 0032 1193     		str	r3, [sp, #68]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1432              		.loc 1 171 3 is_stmt 1 view .LVU510
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1433              		.loc 1 171 35 is_stmt 0 view .LVU511
 1434 0034 1292     		str	r2, [sp, #72]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1435              		.loc 1 172 3 is_stmt 1 view .LVU512
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1436              		.loc 1 172 30 is_stmt 0 view .LVU513
 1437 0036 1392     		str	r2, [sp, #76]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1438              		.loc 1 173 3 is_stmt 1 view .LVU514
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1439              		.loc 1 173 30 is_stmt 0 view .LVU515
 1440 0038 3C22     		movs	r2, #60
 1441 003a 1492     		str	r2, [sp, #80]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1442              		.loc 1 174 3 is_stmt 1 view .LVU516
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1443              		.loc 1 174 30 is_stmt 0 view .LVU517
 1444 003c 1593     		str	r3, [sp, #84]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1445              		.loc 1 175 3 is_stmt 1 view .LVU518
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1446              		.loc 1 175 30 is_stmt 0 view .LVU519
 1447 003e 1693     		str	r3, [sp, #88]
 176:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1448              		.loc 1 176 3 is_stmt 1 view .LVU520
 176:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1449              		.loc 1 176 30 is_stmt 0 view .LVU521
 1450 0040 1793     		str	r3, [sp, #92]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 49


 177:Core/Src/main.c ****   {
 1451              		.loc 1 177 3 is_stmt 1 view .LVU522
 177:Core/Src/main.c ****   {
 1452              		.loc 1 177 7 is_stmt 0 view .LVU523
 1453 0042 06A8     		add	r0, sp, #24
 1454 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1455              	.LVL73:
 177:Core/Src/main.c ****   {
 1456              		.loc 1 177 6 view .LVU524
 1457 0048 98B9     		cbnz	r0, .L97
 184:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1458              		.loc 1 184 3 is_stmt 1 view .LVU525
 184:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1459              		.loc 1 184 31 is_stmt 0 view .LVU526
 1460 004a 0F23     		movs	r3, #15
 1461 004c 0193     		str	r3, [sp, #4]
 186:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1462              		.loc 1 186 3 is_stmt 1 view .LVU527
 186:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1463              		.loc 1 186 34 is_stmt 0 view .LVU528
 1464 004e 0323     		movs	r3, #3
 1465 0050 0293     		str	r3, [sp, #8]
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1466              		.loc 1 187 3 is_stmt 1 view .LVU529
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1467              		.loc 1 187 35 is_stmt 0 view .LVU530
 1468 0052 0023     		movs	r3, #0
 1469 0054 0393     		str	r3, [sp, #12]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1470              		.loc 1 188 3 is_stmt 1 view .LVU531
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1471              		.loc 1 188 36 is_stmt 0 view .LVU532
 1472 0056 4FF48062 		mov	r2, #1024
 1473 005a 0492     		str	r2, [sp, #16]
 189:Core/Src/main.c **** 
 1474              		.loc 1 189 3 is_stmt 1 view .LVU533
 189:Core/Src/main.c **** 
 1475              		.loc 1 189 36 is_stmt 0 view .LVU534
 1476 005c 0593     		str	r3, [sp, #20]
 191:Core/Src/main.c ****   {
 1477              		.loc 1 191 3 is_stmt 1 view .LVU535
 191:Core/Src/main.c ****   {
 1478              		.loc 1 191 7 is_stmt 0 view .LVU536
 1479 005e 0521     		movs	r1, #5
 1480 0060 01A8     		add	r0, sp, #4
 1481 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1482              	.LVL74:
 191:Core/Src/main.c ****   {
 1483              		.loc 1 191 6 view .LVU537
 1484 0066 30B9     		cbnz	r0, .L98
 195:Core/Src/main.c **** 
 1485              		.loc 1 195 1 view .LVU538
 1486 0068 19B0     		add	sp, sp, #100
 1487              		.cfi_remember_state
 1488              		.cfi_def_cfa_offset 4
 1489              		@ sp needed
 1490 006a 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 50


 1491              	.L96:
 1492              		.cfi_restore_state
 160:Core/Src/main.c ****   }
 1493              		.loc 1 160 5 is_stmt 1 view .LVU539
 1494 006e FFF7FEFF 		bl	Error_Handler
 1495              	.LVL75:
 1496              	.L97:
 179:Core/Src/main.c ****   }
 1497              		.loc 1 179 5 view .LVU540
 1498 0072 FFF7FEFF 		bl	Error_Handler
 1499              	.LVL76:
 1500              	.L98:
 193:Core/Src/main.c ****   }
 1501              		.loc 1 193 5 view .LVU541
 1502 0076 FFF7FEFF 		bl	Error_Handler
 1503              	.LVL77:
 1504              		.cfi_endproc
 1505              	.LFE322:
 1507              		.global	__aeabi_i2d
 1508              		.global	__aeabi_dmul
 1509              		.global	__aeabi_dsub
 1510              		.global	__aeabi_ddiv
 1511              		.global	__aeabi_dadd
 1512              		.section	.text.main,"ax",%progbits
 1513              		.align	1
 1514              		.global	main
 1515              		.syntax unified
 1516              		.thumb
 1517              		.thumb_func
 1519              	main:
 1520              	.LFB321:
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1521              		.loc 1 84 1 view -0
 1522              		.cfi_startproc
 1523              		@ args = 0, pretend = 0, frame = 0
 1524              		@ frame_needed = 0, uses_anonymous_args = 0
 1525 0000 38B5     		push	{r3, r4, r5, lr}
 1526              		.cfi_def_cfa_offset 16
 1527              		.cfi_offset 3, -16
 1528              		.cfi_offset 4, -12
 1529              		.cfi_offset 5, -8
 1530              		.cfi_offset 14, -4
 1531 0002 2DED028B 		vpush.64	{d8}
 1532              		.cfi_def_cfa_offset 24
 1533              		.cfi_offset 80, -24
 1534              		.cfi_offset 81, -20
  92:Core/Src/main.c **** 
 1535              		.loc 1 92 3 view .LVU543
 1536 0006 FFF7FEFF 		bl	HAL_Init
 1537              	.LVL78:
  99:Core/Src/main.c **** 
 1538              		.loc 1 99 3 view .LVU544
 1539 000a FFF7FEFF 		bl	SystemClock_Config
 1540              	.LVL79:
 106:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1541              		.loc 1 106 3 view .LVU545
 1542 000e FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 51


 1543              	.LVL80:
 107:Core/Src/main.c ****   MX_ADC1_Init();
 1544              		.loc 1 107 3 view .LVU546
 1545 0012 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 1546              	.LVL81:
 108:Core/Src/main.c ****   MX_TIM3_Init();
 1547              		.loc 1 108 3 view .LVU547
 1548 0016 FFF7FEFF 		bl	MX_ADC1_Init
 1549              	.LVL82:
 109:Core/Src/main.c ****   MX_TIM4_Init();
 1550              		.loc 1 109 3 view .LVU548
 1551 001a FFF7FEFF 		bl	MX_TIM3_Init
 1552              	.LVL83:
 110:Core/Src/main.c ****   MX_LTDC_Init();
 1553              		.loc 1 110 3 view .LVU549
 1554 001e FFF7FEFF 		bl	MX_TIM4_Init
 1555              	.LVL84:
 111:Core/Src/main.c ****   MX_UART4_Init();
 1556              		.loc 1 111 3 view .LVU550
 1557 0022 FFF7FEFF 		bl	MX_LTDC_Init
 1558              	.LVL85:
 112:Core/Src/main.c ****   MX_I2C4_Init();
 1559              		.loc 1 112 3 view .LVU551
 1560 0026 FFF7FEFF 		bl	MX_UART4_Init
 1561              	.LVL86:
 113:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1562              		.loc 1 113 3 view .LVU552
 1563 002a FFF7FEFF 		bl	MX_I2C4_Init
 1564              	.LVL87:
 115:Core/Src/main.c ****  // HAL_LTDC_SetAddress(&hltdc, (uint32_t)framebuffer, LTDC_LAYER_1);
 1565              		.loc 1 115 3 view .LVU553
 1566 002e 0021     		movs	r1, #0
 1567 0030 4D48     		ldr	r0, .L102+64
 1568 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1569              	.LVL88:
 117:Core/Src/main.c **** 	uint16_t raw;
 1570              		.loc 1 117 3 view .LVU554
 118:Core/Src/main.c **** 	double temp_tres = 240;
 1571              		.loc 1 118 2 view .LVU555
 119:Core/Src/main.c ****    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 1572              		.loc 1 119 2 view .LVU556
 120:Core/Src/main.c **** 	A = 0.000732;
 1573              		.loc 1 120 4 view .LVU557
 1574 0036 0022     		movs	r2, #0
 1575 0038 0821     		movs	r1, #8
 1576 003a 4FF09040 		mov	r0, #1207959552
 1577 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1578              	.LVL89:
 121:Core/Src/main.c **** 	B = 0.000214;
 1579              		.loc 1 121 2 view .LVU558
 122:Core/Src/main.c **** 	C = 1.07E-07;
 1580              		.loc 1 122 2 view .LVU559
 123:Core/Src/main.c **** 
 1581              		.loc 1 123 2 view .LVU560
 1582              	.L100:
 129:Core/Src/main.c ****   { 
 1583              		.loc 1 129 3 discriminator 1 view .LVU561
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 52


 131:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 1584              		.loc 1 131 5 discriminator 1 view .LVU562
 1585 0042 4A4C     		ldr	r4, .L102+68
 1586 0044 2046     		mov	r0, r4
 1587 0046 FFF7FEFF 		bl	HAL_ADC_Start
 1588              	.LVL90:
 132:Core/Src/main.c **** 		raw = HAL_ADC_GetValue(&hadc1);
 1589              		.loc 1 132 5 discriminator 1 view .LVU563
 1590 004a 4FF0FF31 		mov	r1, #-1
 1591 004e 2046     		mov	r0, r4
 1592 0050 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 1593              	.LVL91:
 133:Core/Src/main.c **** 		val = (3.3/65536)*raw;
 1594              		.loc 1 133 3 discriminator 1 view .LVU564
 133:Core/Src/main.c **** 		val = (3.3/65536)*raw;
 1595              		.loc 1 133 9 is_stmt 0 discriminator 1 view .LVU565
 1596 0054 2046     		mov	r0, r4
 1597 0056 FFF7FEFF 		bl	HAL_ADC_GetValue
 1598              	.LVL92:
 134:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 1599              		.loc 1 134 3 is_stmt 1 discriminator 1 view .LVU566
 134:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 1600              		.loc 1 134 20 is_stmt 0 discriminator 1 view .LVU567
 1601 005a 80B2     		uxth	r0, r0
 134:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 1602              		.loc 1 134 20 discriminator 1 view .LVU568
 1603 005c FFF7FEFF 		bl	__aeabi_i2d
 1604              	.LVL93:
 134:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 1605              		.loc 1 134 7 discriminator 1 view .LVU569
 1606 0060 31A3     		adr	r3, .L102
 1607 0062 D3E90023 		ldrd	r2, [r3]
 1608 0066 FFF7FEFF 		bl	__aeabi_dmul
 1609              	.LVL94:
 1610 006a 0446     		mov	r4, r0
 1611 006c 0D46     		mov	r5, r1
 1612              	.LVL95:
 135:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 1613              		.loc 1 135 5 is_stmt 1 discriminator 1 view .LVU570
 135:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 1614              		.loc 1 135 27 is_stmt 0 discriminator 1 view .LVU571
 1615 006e 0246     		mov	r2, r0
 1616 0070 0B46     		mov	r3, r1
 1617 0072 2FA1     		adr	r1, .L102+8
 1618 0074 D1E90001 		ldrd	r0, [r1]
 1619 0078 FFF7FEFF 		bl	__aeabi_dsub
 1620              	.LVL96:
 135:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 1621              		.loc 1 135 32 discriminator 1 view .LVU572
 1622 007c 2EA3     		adr	r3, .L102+16
 1623 007e D3E90023 		ldrd	r2, [r3]
 1624 0082 FFF7FEFF 		bl	__aeabi_ddiv
 1625              	.LVL97:
 1626 0086 0246     		mov	r2, r0
 1627 0088 0B46     		mov	r3, r1
 135:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 1628              		.loc 1 135 16 discriminator 1 view .LVU573
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 53


 1629 008a 2046     		mov	r0, r4
 1630 008c 2946     		mov	r1, r5
 1631 008e FFF7FEFF 		bl	__aeabi_ddiv
 1632              	.LVL98:
 1633 0092 41EC180B 		vmov	d8, r0, r1
 1634              	.LVL99:
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1635              		.loc 1 136 5 is_stmt 1 discriminator 1 view .LVU574
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1636              		.loc 1 136 19 is_stmt 0 discriminator 1 view .LVU575
 1637 0096 41EC100B 		vmov	d0, r0, r1
 1638 009a FFF7FEFF 		bl	log
 1639              	.LVL100:
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1640              		.loc 1 136 19 discriminator 1 view .LVU576
 1641 009e 51EC100B 		vmov	r0, r1, d0
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1642              		.loc 1 136 18 discriminator 1 view .LVU577
 1643 00a2 27A3     		adr	r3, .L102+24
 1644 00a4 D3E90023 		ldrd	r2, [r3]
 1645 00a8 FFF7FEFF 		bl	__aeabi_dmul
 1646              	.LVL101:
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1647              		.loc 1 136 16 discriminator 1 view .LVU578
 1648 00ac 26A3     		adr	r3, .L102+32
 1649 00ae D3E90023 		ldrd	r2, [r3]
 1650 00b2 FFF7FEFF 		bl	__aeabi_dadd
 1651              	.LVL102:
 1652 00b6 0446     		mov	r4, r0
 1653              	.LVL103:
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1654              		.loc 1 136 16 discriminator 1 view .LVU579
 1655 00b8 0D46     		mov	r5, r1
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1656              		.loc 1 136 37 discriminator 1 view .LVU580
 1657 00ba B0EE480A 		vmov.f32	s0, s16
 1658 00be F0EE680A 		vmov.f32	s1, s17
 1659 00c2 FFF7FEFF 		bl	log
 1660              	.LVL104:
 1661 00c6 9FED221B 		vldr.64	d1, .L102+40
 1662 00ca FFF7FEFF 		bl	pow
 1663              	.LVL105:
 1664 00ce 51EC100B 		vmov	r0, r1, d0
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1665              		.loc 1 136 36 discriminator 1 view .LVU581
 1666 00d2 21A3     		adr	r3, .L102+48
 1667 00d4 D3E90023 		ldrd	r2, [r3]
 1668 00d8 FFF7FEFF 		bl	__aeabi_dmul
 1669              	.LVL106:
 1670 00dc 0246     		mov	r2, r0
 1671 00de 0B46     		mov	r3, r1
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1672              		.loc 1 136 34 discriminator 1 view .LVU582
 1673 00e0 2046     		mov	r0, r4
 1674 00e2 2946     		mov	r1, r5
 1675 00e4 FFF7FEFF 		bl	__aeabi_dadd
 1676              	.LVL107:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 54


 1677 00e8 0246     		mov	r2, r0
 1678 00ea 0B46     		mov	r3, r1
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1679              		.loc 1 136 13 discriminator 1 view .LVU583
 1680 00ec 0020     		movs	r0, #0
 1681 00ee 2049     		ldr	r1, .L102+72
 1682 00f0 FFF7FEFF 		bl	__aeabi_ddiv
 1683              	.LVL108:
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1684              		.loc 1 136 60 discriminator 1 view .LVU584
 1685 00f4 1AA3     		adr	r3, .L102+56
 1686 00f6 D3E90023 		ldrd	r2, [r3]
 1687 00fa FFF7FEFF 		bl	__aeabi_dsub
 1688              	.LVL109:
 136:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1689              		.loc 1 136 10 discriminator 1 view .LVU585
 1690 00fe 1D4B     		ldr	r3, .L102+76
 1691 0100 C3E90001 		strd	r0, [r3]
 137:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 1692              		.loc 1 137 5 is_stmt 1 discriminator 1 view .LVU586
 1693 0104 1C4C     		ldr	r4, .L102+80
 1694 0106 8021     		movs	r1, #128
 1695 0108 2046     		mov	r0, r4
 1696 010a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1697              	.LVL110:
 138:Core/Src/main.c ****     HAL_Delay(500);
 1698              		.loc 1 138 5 discriminator 1 view .LVU587
 1699 010e 4FF48041 		mov	r1, #16384
 1700 0112 2046     		mov	r0, r4
 1701 0114 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1702              	.LVL111:
 139:Core/Src/main.c ****     /* USER CODE END WHILE */
 1703              		.loc 1 139 5 discriminator 1 view .LVU588
 1704 0118 4FF4FA70 		mov	r0, #500
 1705 011c FFF7FEFF 		bl	HAL_Delay
 1706              	.LVL112:
 129:Core/Src/main.c ****   { 
 1707              		.loc 1 129 9 discriminator 1 view .LVU589
 1708 0120 8FE7     		b	.L100
 1709              	.L103:
 1710 0122 00BFAFF3 		.align	3
 1710      0080
 1711              	.L102:
 1712 0128 66666666 		.word	1717986918
 1713 012c 66660A3F 		.word	1057646182
 1714 0130 66666666 		.word	1717986918
 1715 0134 66660A40 		.word	1074423398
 1716 0138 00000000 		.word	0
 1717 013c 0088C340 		.word	1086556160
 1718 0140 2829B000 		.word	11544872
 1719 0144 A60C2C3F 		.word	1059851430
 1720 0148 A019C407 		.word	130292128
 1721 014c 76FC473F 		.word	1061682294
 1722 0150 00000000 		.word	0
 1723 0154 00000840 		.word	1074266112
 1724 0158 C1EE20E8 		.word	-400494911
 1725 015c FBB87C3E 		.word	1048361211
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 55


 1726 0160 66666666 		.word	1717986918
 1727 0164 66027140 		.word	1081148006
 1728 0168 00000000 		.word	.LANCHOR2
 1729 016c 00000000 		.word	.LANCHOR1
 1730 0170 0000F03F 		.word	1072693248
 1731 0174 00000000 		.word	.LANCHOR7
 1732 0178 00040048 		.word	1207960576
 1733              		.cfi_endproc
 1734              	.LFE321:
 1736              		.global	framebuffer
 1737              		.global	msg
 1738              		.global	temp
 1739              		.global	htim4
 1740              		.global	htim3
 1741              		.global	hltdc
 1742              		.global	huart4
 1743              		.global	hlpuart1
 1744              		.global	hi2c4
 1745              		.global	hadc1
 1746              		.section	.bss.framebuffer,"aw",%nobits
 1747              		.align	2
 1750              	framebuffer:
 1751 0000 00000000 		.space	32000
 1751      00000000 
 1751      00000000 
 1751      00000000 
 1751      00000000 
 1752              		.section	.bss.hadc1,"aw",%nobits
 1753              		.align	2
 1754              		.set	.LANCHOR1,. + 0
 1757              	hadc1:
 1758 0000 00000000 		.space	104
 1758      00000000 
 1758      00000000 
 1758      00000000 
 1758      00000000 
 1759              		.section	.bss.hi2c4,"aw",%nobits
 1760              		.align	2
 1761              		.set	.LANCHOR6,. + 0
 1764              	hi2c4:
 1765 0000 00000000 		.space	84
 1765      00000000 
 1765      00000000 
 1765      00000000 
 1765      00000000 
 1766              		.section	.bss.hlpuart1,"aw",%nobits
 1767              		.align	2
 1768              		.set	.LANCHOR0,. + 0
 1771              	hlpuart1:
 1772 0000 00000000 		.space	144
 1772      00000000 
 1772      00000000 
 1772      00000000 
 1772      00000000 
 1773              		.section	.bss.hltdc,"aw",%nobits
 1774              		.align	2
 1775              		.set	.LANCHOR4,. + 0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 56


 1778              	hltdc:
 1779 0000 00000000 		.space	116
 1779      00000000 
 1779      00000000 
 1779      00000000 
 1779      00000000 
 1780              		.section	.bss.htim3,"aw",%nobits
 1781              		.align	2
 1782              		.set	.LANCHOR2,. + 0
 1785              	htim3:
 1786 0000 00000000 		.space	76
 1786      00000000 
 1786      00000000 
 1786      00000000 
 1786      00000000 
 1787              		.section	.bss.htim4,"aw",%nobits
 1788              		.align	2
 1789              		.set	.LANCHOR3,. + 0
 1792              	htim4:
 1793 0000 00000000 		.space	76
 1793      00000000 
 1793      00000000 
 1793      00000000 
 1793      00000000 
 1794              		.section	.bss.huart4,"aw",%nobits
 1795              		.align	2
 1796              		.set	.LANCHOR5,. + 0
 1799              	huart4:
 1800 0000 00000000 		.space	144
 1800      00000000 
 1800      00000000 
 1800      00000000 
 1800      00000000 
 1801              		.section	.bss.msg,"aw",%nobits
 1802              		.align	2
 1805              	msg:
 1806 0000 00000000 		.space	100
 1806      00000000 
 1806      00000000 
 1806      00000000 
 1806      00000000 
 1807              		.section	.bss.temp,"aw",%nobits
 1808              		.align	3
 1809              		.set	.LANCHOR7,. + 0
 1812              	temp:
 1813 0000 00000000 		.space	8
 1813      00000000 
 1814              		.text
 1815              	.Letext0:
 1816              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1817              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1818              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1819              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1820              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1821              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1822              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1823              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 57


 1824              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1825              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h"
 1826              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1827              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_ltdc.h"
 1828              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1829              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1830              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1831              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1832              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1833              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1834              		.file 21 "Core/Inc/main.h"
 1835              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1836              		.file 23 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1837              		.file 24 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 58


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:20     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:327    .text.MX_GPIO_Init:0000000000000168 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:337    .text.Error_Handler:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:343    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:375    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:380    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:479    .text.MX_LPUART1_UART_Init:000000000000005c $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:486    .text.MX_ADC1_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:491    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:649    .text.MX_ADC1_Init:0000000000000098 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:656    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:661    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:851    .text.MX_TIM3_Init:00000000000000cc $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:857    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:862    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:962    .text.MX_TIM4_Init:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:968    .text.MX_LTDC_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:973    .text.MX_LTDC_Init:0000000000000000 MX_LTDC_Init
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1164   .text.MX_LTDC_Init:00000000000000bc $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1750   .bss.framebuffer:0000000000000000 framebuffer
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1171   .text.MX_UART4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1176   .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1274   .text.MX_UART4_Init:0000000000000058 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1280   .text.MX_I2C4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1285   .text.MX_I2C4_Init:0000000000000000 MX_I2C4_Init
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1368   .text.MX_I2C4_Init:0000000000000050 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1374   .text.SystemClock_Config:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1380   .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1513   .text.main:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1519   .text.main:0000000000000000 main
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1712   .text.main:0000000000000128 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1805   .bss.msg:0000000000000000 msg
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1812   .bss.temp:0000000000000000 temp
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1792   .bss.htim4:0000000000000000 htim4
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1785   .bss.htim3:0000000000000000 htim3
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1778   .bss.hltdc:0000000000000000 hltdc
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1799   .bss.huart4:0000000000000000 huart4
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1771   .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1764   .bss.hi2c4:0000000000000000 hi2c4
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1757   .bss.hadc1:0000000000000000 hadc1
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1747   .bss.framebuffer:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1753   .bss.hadc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1760   .bss.hi2c4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1767   .bss.hlpuart1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1774   .bss.hltdc:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1781   .bss.htim3:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1788   .bss.htim4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1795   .bss.huart4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1802   .bss.msg:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s:1808   .bss.temp:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_PWREx_EnableVddIO2
HAL_GPIO_WritePin
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cchWC98v.s 			page 59


HAL_GPIO_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_i2d
__aeabi_dmul
__aeabi_dsub
__aeabi_ddiv
__aeabi_dadd
HAL_Init
HAL_TIM_PWM_Start
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
log
pow
HAL_GPIO_TogglePin
HAL_Delay
