#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May  7 13:40:42 2022
# Process ID: 6092
# Current directory: V:/cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7124 V:\cpu\cpu\cpu.xpr
# Log file: V:/cpu/cpu/vivado.log
# Journal file: V:/cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/cpu/cpu/cpu.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/cpu/cpu/cpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1234.129 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

launch_runs impl_1 -jobs 4
[Sat May  7 13:42:30 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
[Sat May  7 13:42:30 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: datapath
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1619.426 ; gain = 261.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1670.027 ; gain = 311.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1670.027 ; gain = 311.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1670.027 ; gain = 311.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1670.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1782.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1871.242 ; gain = 513.188
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1871.242 ; gain = 637.113
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1940.684 ; gain = 62.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1973.910 ; gain = 95.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1973.910 ; gain = 95.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1973.910 ; gain = 95.652
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1973.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1973.910 ; gain = 95.652
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1973.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1990.797 ; gain = 16.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.410 ; gain = 39.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.410 ; gain = 39.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2021.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2021.934 ; gain = 48.023
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

launch_runs impl_1 -jobs 4
[Sat May  7 14:07:57 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
[Sat May  7 14:07:58 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2021.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2021.934 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2021.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.980 ; gain = 177.047
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.not_gate
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exmem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_register
Compiling module xil_defaultlib.writeback_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May  7 14:10:31 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2276.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2330.352 ; gain = 55.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.not_gate
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exmem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_register
Compiling module xil_defaultlib.writeback_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May  7 14:29:20 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2462.969 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2462.969 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2508.477 ; gain = 45.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (1#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (3#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (5#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_a_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_a_mux' (7#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwd_b_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwd_b_mux' (8#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (9#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (10#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (11#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (12#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (13#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (14#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exmem_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exmem_pipeline_register' (15#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (16#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'memwb_pipeline_register' [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memwb_pipeline_register' (17#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_mux' [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_mux' (18#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (19#1) [V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2534.824 ; gain = 71.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2564.070 ; gain = 101.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2564.070 ; gain = 101.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2564.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.289 ; gain = 222.320
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.289 ; gain = 222.320
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/mdestReg}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/mm2reg}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/mr}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/mwreg}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/memwb_pipeline_register/mdo}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/register_file/qa}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/datapath/register_file/qb}} 
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3472.223 ; gain = 0.000
run 1000 ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3472.223 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/alu_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/exmem_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmem_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_a_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_a_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/fwd_b_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwd_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/idexe_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/ifid_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/immediate_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/memwb_pipeline_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_pipeline_register
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/regrt_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regrt_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sources_1/new/writeback_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/cpu/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0c61ba697d884a8b8f9529095ae3214b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.not_gate
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.ifid_pipeline_register
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.regrt_multiplexer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.idexe_pipeline_register
Compiling module xil_defaultlib.alu_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exmem_pipeline_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.memwb_pipeline_register
Compiling module xil_defaultlib.writeback_mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source V:/cpu/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May  7 14:45:11 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3472.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3472.223 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3472.223 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/cpu/cpu/cpu.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat May  7 14:52:40 2022] Launched synth_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat May  7 14:53:34 2022] Launched impl_1...
Run output will be captured here: V:/cpu/cpu/cpu.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3472.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3472.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

save_wave_config {V:/cpu/cpu/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  7 15:00:59 2022...
