RAM.v,verilog,xil_defaultlib,../../../../../../../../../../project/CPU/CPU/CPU.srcs/sources/RAM/sim/RAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
