# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name A_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_1 \
    op interface \
    ports { A_1_address0 { O 9 vector } A_1_ce0 { O 1 bit } A_1_we0 { O 1 bit } A_1_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name A_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_2 \
    op interface \
    ports { A_2_address0 { O 9 vector } A_2_ce0 { O 1 bit } A_2_we0 { O 1 bit } A_2_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name A_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_3 \
    op interface \
    ports { A_3_address0 { O 9 vector } A_3_ce0 { O 1 bit } A_3_we0 { O 1 bit } A_3_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name A_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_4 \
    op interface \
    ports { A_4_address0 { O 9 vector } A_4_ce0 { O 1 bit } A_4_we0 { O 1 bit } A_4_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name A_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_5 \
    op interface \
    ports { A_5_address0 { O 9 vector } A_5_ce0 { O 1 bit } A_5_we0 { O 1 bit } A_5_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name A_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_6 \
    op interface \
    ports { A_6_address0 { O 9 vector } A_6_ce0 { O 1 bit } A_6_we0 { O 1 bit } A_6_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name A_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_7 \
    op interface \
    ports { A_7_address0 { O 9 vector } A_7_ce0 { O 1 bit } A_7_we0 { O 1 bit } A_7_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name A_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_8 \
    op interface \
    ports { A_8_address0 { O 9 vector } A_8_ce0 { O 1 bit } A_8_we0 { O 1 bit } A_8_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name A_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_9 \
    op interface \
    ports { A_9_address0 { O 9 vector } A_9_ce0 { O 1 bit } A_9_we0 { O 1 bit } A_9_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name A_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_10 \
    op interface \
    ports { A_10_address0 { O 9 vector } A_10_ce0 { O 1 bit } A_10_we0 { O 1 bit } A_10_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name A_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_11 \
    op interface \
    ports { A_11_address0 { O 9 vector } A_11_ce0 { O 1 bit } A_11_we0 { O 1 bit } A_11_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name A_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_12 \
    op interface \
    ports { A_12_address0 { O 9 vector } A_12_ce0 { O 1 bit } A_12_we0 { O 1 bit } A_12_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name A_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_13 \
    op interface \
    ports { A_13_address0 { O 9 vector } A_13_ce0 { O 1 bit } A_13_we0 { O 1 bit } A_13_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name A_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_14 \
    op interface \
    ports { A_14_address0 { O 9 vector } A_14_ce0 { O 1 bit } A_14_we0 { O 1 bit } A_14_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name A_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_15 \
    op interface \
    ports { A_15_address0 { O 9 vector } A_15_ce0 { O 1 bit } A_15_we0 { O 1 bit } A_15_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name A_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_16 \
    op interface \
    ports { A_16_address0 { O 9 vector } A_16_ce0 { O 1 bit } A_16_we0 { O 1 bit } A_16_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name A_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_17 \
    op interface \
    ports { A_17_address0 { O 9 vector } A_17_ce0 { O 1 bit } A_17_we0 { O 1 bit } A_17_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name A_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_18 \
    op interface \
    ports { A_18_address0 { O 9 vector } A_18_ce0 { O 1 bit } A_18_we0 { O 1 bit } A_18_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name A_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_19 \
    op interface \
    ports { A_19_address0 { O 9 vector } A_19_ce0 { O 1 bit } A_19_we0 { O 1 bit } A_19_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name A_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_20 \
    op interface \
    ports { A_20_address0 { O 9 vector } A_20_ce0 { O 1 bit } A_20_we0 { O 1 bit } A_20_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name A_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_21 \
    op interface \
    ports { A_21_address0 { O 9 vector } A_21_ce0 { O 1 bit } A_21_we0 { O 1 bit } A_21_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name A_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_22 \
    op interface \
    ports { A_22_address0 { O 9 vector } A_22_ce0 { O 1 bit } A_22_we0 { O 1 bit } A_22_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name A_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_23 \
    op interface \
    ports { A_23_address0 { O 9 vector } A_23_ce0 { O 1 bit } A_23_we0 { O 1 bit } A_23_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name A_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_24 \
    op interface \
    ports { A_24_address0 { O 9 vector } A_24_ce0 { O 1 bit } A_24_we0 { O 1 bit } A_24_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name A_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_25 \
    op interface \
    ports { A_25_address0 { O 9 vector } A_25_ce0 { O 1 bit } A_25_we0 { O 1 bit } A_25_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name A_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_26 \
    op interface \
    ports { A_26_address0 { O 9 vector } A_26_ce0 { O 1 bit } A_26_we0 { O 1 bit } A_26_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name A_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_27 \
    op interface \
    ports { A_27_address0 { O 9 vector } A_27_ce0 { O 1 bit } A_27_we0 { O 1 bit } A_27_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name A_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_28 \
    op interface \
    ports { A_28_address0 { O 9 vector } A_28_ce0 { O 1 bit } A_28_we0 { O 1 bit } A_28_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name A_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_29 \
    op interface \
    ports { A_29_address0 { O 9 vector } A_29_ce0 { O 1 bit } A_29_we0 { O 1 bit } A_29_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name A_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_30 \
    op interface \
    ports { A_30_address0 { O 9 vector } A_30_ce0 { O 1 bit } A_30_we0 { O 1 bit } A_30_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name A_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_31 \
    op interface \
    ports { A_31_address0 { O 9 vector } A_31_ce0 { O 1 bit } A_31_we0 { O 1 bit } A_31_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name A_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename A_32 \
    op interface \
    ports { A_32_address0 { O 9 vector } A_32_ce0 { O 1 bit } A_32_we0 { O 1 bit } A_32_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_32'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name A \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_A \
    op interface \
    ports { m_axi_A_0_AWVALID { O 1 bit } m_axi_A_0_AWREADY { I 1 bit } m_axi_A_0_AWADDR { O 64 vector } m_axi_A_0_AWID { O 1 vector } m_axi_A_0_AWLEN { O 32 vector } m_axi_A_0_AWSIZE { O 3 vector } m_axi_A_0_AWBURST { O 2 vector } m_axi_A_0_AWLOCK { O 2 vector } m_axi_A_0_AWCACHE { O 4 vector } m_axi_A_0_AWPROT { O 3 vector } m_axi_A_0_AWQOS { O 4 vector } m_axi_A_0_AWREGION { O 4 vector } m_axi_A_0_AWUSER { O 1 vector } m_axi_A_0_WVALID { O 1 bit } m_axi_A_0_WREADY { I 1 bit } m_axi_A_0_WDATA { O 32 vector } m_axi_A_0_WSTRB { O 4 vector } m_axi_A_0_WLAST { O 1 bit } m_axi_A_0_WID { O 1 vector } m_axi_A_0_WUSER { O 1 vector } m_axi_A_0_ARVALID { O 1 bit } m_axi_A_0_ARREADY { I 1 bit } m_axi_A_0_ARADDR { O 64 vector } m_axi_A_0_ARID { O 1 vector } m_axi_A_0_ARLEN { O 32 vector } m_axi_A_0_ARSIZE { O 3 vector } m_axi_A_0_ARBURST { O 2 vector } m_axi_A_0_ARLOCK { O 2 vector } m_axi_A_0_ARCACHE { O 4 vector } m_axi_A_0_ARPROT { O 3 vector } m_axi_A_0_ARQOS { O 4 vector } m_axi_A_0_ARREGION { O 4 vector } m_axi_A_0_ARUSER { O 1 vector } m_axi_A_0_RVALID { I 1 bit } m_axi_A_0_RREADY { O 1 bit } m_axi_A_0_RDATA { I 32 vector } m_axi_A_0_RLAST { I 1 bit } m_axi_A_0_RID { I 1 vector } m_axi_A_0_RFIFONUM { I 9 vector } m_axi_A_0_RUSER { I 1 vector } m_axi_A_0_RRESP { I 2 vector } m_axi_A_0_BVALID { I 1 bit } m_axi_A_0_BREADY { O 1 bit } m_axi_A_0_BRESP { I 2 vector } m_axi_A_0_BID { I 1 vector } m_axi_A_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name sext_ln110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln110 \
    op interface \
    ports { sext_ln110 { I 62 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_kernel_flow_control_loop_pipe_sequential_init_U
set CompName top_kernel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_kernel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


