// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/22/2021 15:23:27"

// 
// Device: Altera 5M570ZT144C4 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU_MEMORY (
	com7,
	clk,
	rst,
	star,
	sharp,
	RAM2,
	RAM4,
	RAM5,
	com6,
	com5,
	com4,
	com3,
	com2,
	com1,
	a,
	b,
	c,
	d,
	e,
	f,
	g,
	com8,
	after_reg,
	before_reg,
	SHW_Din,
	sram_out);
output 	com7;
input 	clk;
input 	rst;
input 	star;
input 	sharp;
input 	[7:0] RAM2;
input 	[7:0] RAM4;
input 	[7:0] RAM5;
output 	com6;
output 	com5;
output 	com4;
output 	com3;
output 	com2;
output 	com1;
output 	a;
output 	b;
output 	c;
output 	d;
output 	e;
output 	f;
output 	g;
output 	com8;
output 	[7:0] after_reg;
output 	[7:0] before_reg;
output 	[7:0] SHW_Din;
output 	[7:0] sram_out;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst5|inst6|inst11~regout ;
wire \clk~combout ;
wire \rst~combout ;
wire \inst4|inst3|inst2~regout ;
wire \inst4|inst3|inst1~regout ;
wire \inst4|inst3|inst~regout ;
wire \inst4|inst~0_combout ;
wire \inst4|inst~1_combout ;
wire \inst4|inst~2_combout ;
wire \inst4|inst~3_combout ;
wire \inst4|inst~4_combout ;
wire \inst4|inst~5_combout ;
wire \inst4|inst~6_combout ;
wire \sharp~combout ;
wire \star~combout ;
wire \inst1|inst1~combout ;
wire \inst1|inst4|inst~regout ;
wire \inst1|inst4|inst1~regout ;
wire \inst1|inst4|inst2~regout ;
wire \inst8|inst|inst11~combout ;
wire \inst1|inst44|inst~regout ;
wire \inst1|inst44|inst11~regout ;
wire \inst1|inst44|inst5~regout ;
wire \inst2|inst15~4 ;
wire \inst1|inst44|inst2~regout ;
wire \inst1|inst44|inst9~regout ;
wire \inst2|inst15~5 ;
wire \inst1|inst44|inst3~regout ;
wire \inst1|inst44|inst1~regout ;
wire \inst2|inst15~6_combout ;
wire \inst1|inst44|inst4~regout ;
wire \inst2|inst31~4_combout ;
wire \inst2|inst46~0_combout ;
wire \inst2|inst46~1_combout ;
wire \inst1|inst3|inst9~regout ;
wire \inst1|inst3|inst11~regout ;
wire \inst1|inst3|inst4~regout ;
wire \inst1|inst3|inst5~regout ;
wire \inst7|inst55~0_combout ;
wire \inst1|inst3|inst1~regout ;
wire \inst1|inst3|inst2~regout ;
wire \inst1|inst3|inst~regout ;
wire \inst6|inst|inst11~combout ;
wire \inst2|inst15~7 ;
wire \inst6|inst|inst7~combout ;
wire \inst1|inst3|inst3~regout ;
wire \inst8|inst|inst7~combout ;
wire \inst10|inst3|inst1~regout ;
wire \inst10|inst99|inst32~2_combout ;
wire \inst10|inst2|inst1~regout ;
wire \inst10|inst10|inst24~0 ;
wire \inst10|inst99|inst32~0_combout ;
wire \inst10|inst1|inst1~regout ;
wire \inst10|inst13|inst24~0 ;
wire \inst10|inst99|inst32~3_combout ;
wire \inst10|inst|inst1~regout ;
wire \inst10|inst10|inst24~1 ;
wire \inst10|inst13|inst24~1 ;
wire \inst10|inst99|inst32~4_combout ;
wire \inst10|inst5|inst1~regout ;
wire \inst10|inst99|inst32~5_combout ;
wire \inst10|inst10|inst24~2 ;
wire \inst10|inst99|inst32~6_combout ;
wire \inst10|inst6|inst1~regout ;
wire \inst10|inst7|inst1~regout ;
wire \inst10|inst13|inst24~2_combout ;
wire \inst10|inst13|inst24~3 ;
wire \inst10|inst13|inst24~4_combout ;
wire \inst10|inst3|inst~regout ;
wire \inst10|inst2|inst~regout ;
wire \inst10|inst10|inst25~0 ;
wire \inst10|inst10|inst25~1 ;
wire \inst10|inst2|inst2~regout ;
wire \inst10|inst3|inst2~regout ;
wire \inst10|inst13|inst23~0 ;
wire \inst10|inst13|inst23~1 ;
wire \inst10|inst10|inst10~2 ;
wire \inst10|inst10|inst10~3 ;
wire \inst10|inst7|inst9~regout ;
wire \inst10|inst6|inst9~regout ;
wire \inst10|inst10|inst19~2 ;
wire \inst10|inst5|inst9~regout ;
wire \inst10|inst13|inst19~2 ;
wire \inst10|inst99|inst32~7_combout ;
wire \inst10|inst4|inst9~regout ;
wire \inst10|inst10|inst19~3 ;
wire \inst13|inst|inst2|inst6~0_combout ;
wire \inst13|inst|inst3|inst6~0_combout ;
wire \inst13|inst|inst4|inst6~0_combout ;
wire \inst13|inst|inst5|inst6~0_combout ;
wire \inst13|inst|inst6|inst6~0_combout ;
wire \inst13|inst|inst7|inst5~0_combout ;
wire \inst10|inst1|inst9~regout ;
wire \inst10|inst10|inst19~0 ;
wire \inst10|inst10|inst19~1 ;
wire \inst3|inst19~0_combout ;
wire \inst13|inst|inst7|inst6~0_combout ;
wire \inst13|inst|inst8|inst5~0_combout ;
wire \inst10|inst1|inst11~regout ;
wire \inst10|inst3|inst11~regout ;
wire \inst10|inst13|inst10~0_combout ;
wire \inst10|inst|inst11~regout ;
wire \inst10|inst2|inst11~regout ;
wire \inst10|inst10|inst10~0 ;
wire \inst10|inst10|inst10~1 ;
wire \inst3|inst10~0 ;
wire \inst5|inst5|inst11~regout ;
wire \inst5|inst|inst7|inst6~0 ;
wire \inst5|inst|inst8|inst5~0 ;
wire \inst9[7]~0_combout ;
wire \inst10|inst6|inst11~regout ;
wire \inst10|inst7|inst11~regout ;
wire \inst10|inst13|inst10~2 ;
wire \inst10|inst4|inst11~regout ;
wire \inst10|inst5|inst11~regout ;
wire \inst10|inst13|inst10~3 ;
wire \inst10|inst13|inst10~1 ;
wire \inst10|inst13|inst10~4_combout ;
wire \inst5|inst6|inst10|inst2~4_combout ;
wire \inst10|inst5|inst~regout ;
wire \inst10|inst7|inst~regout ;
wire \inst10|inst10|inst25~2 ;
wire \inst10|inst6|inst~regout ;
wire \inst10|inst13|inst25~2_combout ;
wire \inst10|inst13|inst25~3 ;
wire \inst5|inst6|inst10|inst2~6_combout ;
wire \inst5|inst6|inst10|inst2~5_combout ;
wire \inst10|inst13|inst23~4 ;
wire \inst13|inst|inst3|inst5~0_combout ;
wire \inst9[2]~7_combout ;
wire \inst10|inst4|inst2~regout ;
wire \inst10|inst5|inst2~regout ;
wire \inst10|inst7|inst2~regout ;
wire \inst10|inst10|inst23~2 ;
wire \inst10|inst6|inst2~regout ;
wire \inst10|inst13|inst23~2_combout ;
wire \inst10|inst13|inst23~3 ;
wire \inst5|inst6|inst2~regout ;
wire \inst5|inst|123|inst6~0 ;
wire \inst5|inst5|inst1~regout ;
wire \inst5|inst6|inst1~regout ;
wire \inst5|inst|inst2|inst6~0 ;
wire \inst5|inst5|inst2~regout ;
wire \inst5|inst|inst3|inst5~0_combout ;
wire \inst10|inst10|inst23~0 ;
wire \inst10|inst1|inst2~regout ;
wire \inst10|inst|inst2~regout ;
wire \inst10|inst10|inst23~1 ;
wire \inst10|inst10|inst23~3 ;
wire \inst10|inst10|inst23~4_combout ;
wire \inst3|inst23~0_combout ;
wire \inst5|inst5|inst10|inst2~6_combout ;
wire \inst5|inst5|inst10|inst2~4_combout ;
wire \inst5|inst5|inst10|inst2~5_combout ;
wire \inst3|inst25~0 ;
wire \inst9[0]~1_combout ;
wire \inst10|inst4|inst~regout ;
wire \inst10|inst10|inst25~3 ;
wire \inst10|inst10|inst25~4_combout ;
wire \inst5|inst5|inst~regout ;
wire \inst5|inst6|inst~regout ;
wire \inst10|inst13|inst25~0 ;
wire \inst10|inst|inst~regout ;
wire \inst10|inst1|inst~regout ;
wire \inst10|inst13|inst25~1 ;
wire \inst10|inst13|inst25~4_combout ;
wire \inst13|inst|123|inst6~0_combout ;
wire \inst13|inst|inst2|inst5~combout ;
wire \inst10|inst4|inst1~regout ;
wire \inst10|inst10|inst24~3 ;
wire \inst10|inst10|inst24~4_combout ;
wire \inst3|inst24~0_combout ;
wire \inst5|inst|inst2|inst5 ;
wire \inst9[1]~2_combout ;
wire \inst~0_combout ;
wire \inst~1_combout ;
wire \inst~combout ;
wire \inst10|inst99|inst32~1_combout ;
wire \inst10|inst3|inst3~regout ;
wire \inst10|inst13|inst22~0_combout ;
wire \inst10|inst13|inst22~1 ;
wire \inst10|inst13|inst22~4 ;
wire \inst13|inst|inst4|inst5~0_combout ;
wire \inst9[3]~6_combout ;
wire \inst10|inst2|inst3~regout ;
wire \inst10|inst10|inst22~0 ;
wire \inst10|inst1|inst3~regout ;
wire \inst10|inst|inst3~regout ;
wire \inst10|inst10|inst22~1 ;
wire \inst10|inst6|inst3~regout ;
wire \inst10|inst7|inst3~regout ;
wire \inst10|inst13|inst22~2_combout ;
wire \inst10|inst5|inst3~regout ;
wire \inst10|inst10|inst22~2 ;
wire \inst10|inst10|inst22~3 ;
wire \inst10|inst10|inst22~4_combout ;
wire \inst3|inst22~0_combout ;
wire \inst5|inst|inst3|inst6~0 ;
wire \inst5|inst5|inst3~regout ;
wire \inst5|inst|inst4|inst5~0_combout ;
wire \inst10|inst4|inst3~regout ;
wire \inst10|inst13|inst22~3 ;
wire \inst5|inst6|inst3~regout ;
wire \inst5|inst|inst4|inst6~0 ;
wire \inst5|inst|inst5|inst5~0 ;
wire \inst9[4]~5_combout ;
wire \inst13|inst|inst5|inst5~0_combout ;
wire \inst10|inst1|inst4~regout ;
wire \inst10|inst3|inst4~regout ;
wire \inst10|inst2|inst4~regout ;
wire \inst10|inst10|inst21~0 ;
wire \inst10|inst|inst4~regout ;
wire \inst10|inst13|inst21~0 ;
wire \inst10|inst13|inst21~1_combout ;
wire \inst10|inst5|inst4~regout ;
wire \inst10|inst10|inst21~2 ;
wire \inst10|inst6|inst4~regout ;
wire \inst10|inst7|inst4~regout ;
wire \inst10|inst13|inst21~2_combout ;
wire \inst10|inst13|inst21~3 ;
wire \inst10|inst13|inst21~4_combout ;
wire \inst10|inst4|inst4~regout ;
wire \inst10|inst10|inst21~3 ;
wire \inst10|inst10|inst21~1 ;
wire \inst3|inst21~0_combout ;
wire \inst5|inst5|inst4~regout ;
wire \inst5|inst6|inst4~regout ;
wire \inst5|inst|inst5|inst6~0 ;
wire \inst5|inst|inst6|inst5~0 ;
wire \inst9[5]~4_combout ;
wire \inst13|inst|inst6|inst5~0_combout ;
wire \inst10|inst1|inst5~regout ;
wire \inst10|inst3|inst5~regout ;
wire \inst10|inst13|inst20~0_combout ;
wire \inst10|inst2|inst5~regout ;
wire \inst10|inst10|inst20~0 ;
wire \inst10|inst|inst5~regout ;
wire \inst10|inst13|inst20~1 ;
wire \inst10|inst5|inst5~regout ;
wire \inst10|inst7|inst5~regout ;
wire \inst10|inst10|inst20~2 ;
wire \inst10|inst6|inst5~regout ;
wire \inst10|inst13|inst20~2_combout ;
wire \inst10|inst13|inst20~3 ;
wire \inst10|inst13|inst20~4_combout ;
wire \inst10|inst4|inst5~regout ;
wire \inst10|inst10|inst20~3 ;
wire \inst10|inst10|inst20~1 ;
wire \inst3|inst20~0_combout ;
wire \inst5|inst5|inst5~regout ;
wire \inst5|inst6|inst5~regout ;
wire \inst5|inst|inst6|inst6~0 ;
wire \inst5|inst|inst7|inst5~0 ;
wire \inst9[6]~3_combout ;
wire \inst10|inst|inst9~regout ;
wire \inst10|inst2|inst9~regout ;
wire \inst10|inst3|inst9~regout ;
wire \inst10|inst13|inst19~0_combout ;
wire \inst10|inst13|inst19~1 ;
wire \inst10|inst13|inst19~3 ;
wire \inst10|inst13|inst19~4_combout ;
wire \inst5|inst6|inst9~regout ;
wire \inst5|inst5|inst9~regout ;
wire \inst4|inst21|inst2~2_combout ;
wire \inst4|inst21|inst2~3_combout ;
wire \inst4|inst21|inst2~0_combout ;
wire \inst4|inst21|inst2~1_combout ;
wire \inst4|inst44|inst1~0_combout ;
wire \inst4|inst~7_combout ;
wire \inst10|inst10|inst10~4_combout ;
wire \inst10|inst10|inst19~4_combout ;
wire \inst10|inst10|inst20~4_combout ;
wire \inst10|inst10|inst21~4_combout ;
wire [7:0] \inst16|inst2 ;
wire [7:0] \RAM4~combout ;
wire [7:0] \RAM5~combout ;
wire [7:0] \inst16|inst3 ;
wire [7:0] \RAM2~combout ;
wire [7:0] \inst16|inst ;
wire [7:0] inst9;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \inst4|inst3|inst2 (
// Equation(s):
// \inst4|inst3|inst2~regout  = DFFEAS((((!\inst4|inst3|inst2~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|inst3|inst2~regout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|inst3|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst3|inst2 .lut_mask = "0f0f";
defparam \inst4|inst3|inst2 .operation_mode = "normal";
defparam \inst4|inst3|inst2 .output_mode = "reg_only";
defparam \inst4|inst3|inst2 .register_cascade_mode = "off";
defparam \inst4|inst3|inst2 .sum_lutc_input = "datac";
defparam \inst4|inst3|inst2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxv_lcell \inst4|inst3|inst1 (
// Equation(s):
// \inst4|inst3|inst1~regout  = DFFEAS((\inst4|inst3|inst1~regout  $ ((\inst4|inst3|inst2~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst4|inst3|inst1~regout ),
	.datac(\inst4|inst3|inst2~regout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|inst3|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst3|inst1 .lut_mask = "3c3c";
defparam \inst4|inst3|inst1 .operation_mode = "normal";
defparam \inst4|inst3|inst1 .output_mode = "reg_only";
defparam \inst4|inst3|inst1 .register_cascade_mode = "off";
defparam \inst4|inst3|inst1 .sum_lutc_input = "datac";
defparam \inst4|inst3|inst1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \inst4|inst3|inst (
// Equation(s):
// \inst4|inst3|inst~regout  = DFFEAS((\inst4|inst3|inst~regout  $ (((\inst4|inst3|inst1~regout  & \inst4|inst3|inst2~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst4|inst3|inst1~regout ),
	.datac(\inst4|inst3|inst2~regout ),
	.datad(\inst4|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|inst3|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst3|inst .lut_mask = "3fc0";
defparam \inst4|inst3|inst .operation_mode = "normal";
defparam \inst4|inst3|inst .output_mode = "reg_only";
defparam \inst4|inst3|inst .register_cascade_mode = "off";
defparam \inst4|inst3|inst .sum_lutc_input = "datac";
defparam \inst4|inst3|inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxv_lcell \inst4|inst~0 (
// Equation(s):
// \inst4|inst~0_combout  = ((\inst4|inst3|inst2~regout  & (!\inst4|inst3|inst~regout  & !\inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst~regout ),
	.datad(\inst4|inst3|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst~0 .lut_mask = "000c";
defparam \inst4|inst~0 .operation_mode = "normal";
defparam \inst4|inst~0 .output_mode = "comb_only";
defparam \inst4|inst~0 .register_cascade_mode = "off";
defparam \inst4|inst~0 .sum_lutc_input = "datac";
defparam \inst4|inst~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \inst4|inst~1 (
// Equation(s):
// \inst4|inst~1_combout  = ((!\inst4|inst3|inst2~regout  & (!\inst4|inst3|inst~regout  & \inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst~regout ),
	.datad(\inst4|inst3|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst~1 .lut_mask = "0300";
defparam \inst4|inst~1 .operation_mode = "normal";
defparam \inst4|inst~1 .output_mode = "comb_only";
defparam \inst4|inst~1 .register_cascade_mode = "off";
defparam \inst4|inst~1 .sum_lutc_input = "datac";
defparam \inst4|inst~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxv_lcell \inst4|inst~2 (
// Equation(s):
// \inst4|inst~2_combout  = ((\inst4|inst3|inst2~regout  & (!\inst4|inst3|inst~regout  & \inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst~regout ),
	.datad(\inst4|inst3|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst~2 .lut_mask = "0c00";
defparam \inst4|inst~2 .operation_mode = "normal";
defparam \inst4|inst~2 .output_mode = "comb_only";
defparam \inst4|inst~2 .register_cascade_mode = "off";
defparam \inst4|inst~2 .sum_lutc_input = "datac";
defparam \inst4|inst~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxv_lcell \inst4|inst~3 (
// Equation(s):
// \inst4|inst~3_combout  = ((!\inst4|inst3|inst2~regout  & (\inst4|inst3|inst~regout  & !\inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst~regout ),
	.datad(\inst4|inst3|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst~3 .lut_mask = "0030";
defparam \inst4|inst~3 .operation_mode = "normal";
defparam \inst4|inst~3 .output_mode = "comb_only";
defparam \inst4|inst~3 .register_cascade_mode = "off";
defparam \inst4|inst~3 .sum_lutc_input = "datac";
defparam \inst4|inst~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxv_lcell \inst4|inst~4 (
// Equation(s):
// \inst4|inst~4_combout  = ((\inst4|inst3|inst2~regout  & (\inst4|inst3|inst~regout  & !\inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst~regout ),
	.datad(\inst4|inst3|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst~4 .lut_mask = "00c0";
defparam \inst4|inst~4 .operation_mode = "normal";
defparam \inst4|inst~4 .output_mode = "comb_only";
defparam \inst4|inst~4 .register_cascade_mode = "off";
defparam \inst4|inst~4 .sum_lutc_input = "datac";
defparam \inst4|inst~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \inst4|inst~5 (
// Equation(s):
// \inst4|inst~5_combout  = ((!\inst4|inst3|inst2~regout  & (\inst4|inst3|inst~regout  & \inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst~regout ),
	.datad(\inst4|inst3|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst~5 .lut_mask = "3000";
defparam \inst4|inst~5 .operation_mode = "normal";
defparam \inst4|inst~5 .output_mode = "comb_only";
defparam \inst4|inst~5 .register_cascade_mode = "off";
defparam \inst4|inst~5 .sum_lutc_input = "datac";
defparam \inst4|inst~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxv_lcell \inst4|inst~6 (
// Equation(s):
// \inst4|inst~6_combout  = ((\inst4|inst3|inst2~regout  & (\inst4|inst3|inst~regout  & \inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst~regout ),
	.datad(\inst4|inst3|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst~6 .lut_mask = "c000";
defparam \inst4|inst~6 .operation_mode = "normal";
defparam \inst4|inst~6 .output_mode = "comb_only";
defparam \inst4|inst~6 .register_cascade_mode = "off";
defparam \inst4|inst~6 .sum_lutc_input = "datac";
defparam \inst4|inst~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \sharp~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sharp~combout ),
	.padio(sharp));
// synopsys translate_off
defparam \sharp~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM5[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM5~combout [0]),
	.padio(RAM5[0]));
// synopsys translate_off
defparam \RAM5[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \star~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\star~combout ),
	.padio(star));
// synopsys translate_off
defparam \star~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \inst1|inst1 (
// Equation(s):
// \inst1|inst1~combout  = (\sharp~combout ) # (((\star~combout )))

	.clk(gnd),
	.dataa(\sharp~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\star~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|inst1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst1 .lut_mask = "ffaa";
defparam \inst1|inst1 .operation_mode = "normal";
defparam \inst1|inst1 .output_mode = "comb_only";
defparam \inst1|inst1 .register_cascade_mode = "off";
defparam \inst1|inst1 .sum_lutc_input = "datac";
defparam \inst1|inst1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \inst1|inst4|inst (
// Equation(s):
// \inst1|inst4|inst~regout  = DFFEAS((((!\sharp~combout  & \RAM5~combout [0]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(\RAM5~combout [0]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst4|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst4|inst .lut_mask = "0f00";
defparam \inst1|inst4|inst .operation_mode = "normal";
defparam \inst1|inst4|inst .output_mode = "reg_only";
defparam \inst1|inst4|inst .register_cascade_mode = "off";
defparam \inst1|inst4|inst .sum_lutc_input = "datac";
defparam \inst1|inst4|inst .synch_mode = "off";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM5[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM5~combout [1]),
	.padio(RAM5[1]));
// synopsys translate_off
defparam \RAM5[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \inst1|inst4|inst1 (
// Equation(s):
// \inst1|inst4|inst1~regout  = DFFEAS((\RAM5~combout [1] & (((!\sharp~combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\RAM5~combout [1]),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst4|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst4|inst1 .lut_mask = "0a0a";
defparam \inst1|inst4|inst1 .operation_mode = "normal";
defparam \inst1|inst4|inst1 .output_mode = "reg_only";
defparam \inst1|inst4|inst1 .register_cascade_mode = "off";
defparam \inst1|inst4|inst1 .sum_lutc_input = "datac";
defparam \inst1|inst4|inst1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM5[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM5~combout [2]),
	.padio(RAM5[2]));
// synopsys translate_off
defparam \RAM5[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \inst1|inst4|inst2 (
// Equation(s):
// \inst1|inst4|inst2~regout  = DFFEAS(((\RAM5~combout [2] & (!\sharp~combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\RAM5~combout [2]),
	.datac(\sharp~combout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst4|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst4|inst2 .lut_mask = "0c0c";
defparam \inst1|inst4|inst2 .operation_mode = "normal";
defparam \inst1|inst4|inst2 .output_mode = "reg_only";
defparam \inst1|inst4|inst2 .register_cascade_mode = "off";
defparam \inst1|inst4|inst2 .sum_lutc_input = "datac";
defparam \inst1|inst4|inst2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \inst8|inst|inst11 (
// Equation(s):
// \inst8|inst|inst11~combout  = (\inst1|inst4|inst2~regout  $ (((\inst1|inst4|inst~regout ) # (\inst1|inst4|inst1~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|inst4|inst~regout ),
	.datac(\inst1|inst4|inst1~regout ),
	.datad(\inst1|inst4|inst2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|inst|inst11~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|inst|inst11 .lut_mask = "03fc";
defparam \inst8|inst|inst11 .operation_mode = "normal";
defparam \inst8|inst|inst11 .output_mode = "comb_only";
defparam \inst8|inst|inst11 .register_cascade_mode = "off";
defparam \inst8|inst|inst11 .sum_lutc_input = "datac";
defparam \inst8|inst|inst11 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_130,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM2~combout [0]),
	.padio(RAM2[0]));
// synopsys translate_off
defparam \RAM2[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \inst1|inst44|inst (
// Equation(s):
// \inst1|inst44|inst~regout  = DFFEAS((((!\sharp~combout  & \RAM2~combout [0]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(\RAM2~combout [0]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst44|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst44|inst .lut_mask = "0f00";
defparam \inst1|inst44|inst .operation_mode = "normal";
defparam \inst1|inst44|inst .output_mode = "reg_only";
defparam \inst1|inst44|inst .register_cascade_mode = "off";
defparam \inst1|inst44|inst .sum_lutc_input = "datac";
defparam \inst1|inst44|inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \inst16|inst2[0] (
// Equation(s):
// \inst16|inst2 [0] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , \inst1|inst44|inst~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|inst44|inst~regout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst16|inst2 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst2[0] .lut_mask = "0000";
defparam \inst16|inst2[0] .operation_mode = "normal";
defparam \inst16|inst2[0] .output_mode = "reg_only";
defparam \inst16|inst2[0] .register_cascade_mode = "off";
defparam \inst16|inst2[0] .sum_lutc_input = "datac";
defparam \inst16|inst2[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \inst16|inst3[0] (
// Equation(s):
// \inst16|inst [0] = (\inst16|inst2 [0] & (((!M1_inst3[0]))))

	.clk(\clk~combout ),
	.dataa(\inst16|inst2 [0]),
	.datab(vcc),
	.datac(\inst16|inst2 [0]),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst16|inst [0]),
	.regout(\inst16|inst3 [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst3[0] .lut_mask = "0a0a";
defparam \inst16|inst3[0] .operation_mode = "normal";
defparam \inst16|inst3[0] .output_mode = "comb_only";
defparam \inst16|inst3[0] .register_cascade_mode = "off";
defparam \inst16|inst3[0] .sum_lutc_input = "qfbk";
defparam \inst16|inst3[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM2~combout [7]),
	.padio(RAM2[7]));
// synopsys translate_off
defparam \RAM2[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \inst1|inst44|inst11 (
// Equation(s):
// \inst1|inst44|inst11~regout  = DFFEAS((((!\sharp~combout  & \RAM2~combout [7]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(\RAM2~combout [7]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst44|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst44|inst11 .lut_mask = "0f00";
defparam \inst1|inst44|inst11 .operation_mode = "normal";
defparam \inst1|inst44|inst11 .output_mode = "reg_only";
defparam \inst1|inst44|inst11 .register_cascade_mode = "off";
defparam \inst1|inst44|inst11 .sum_lutc_input = "datac";
defparam \inst1|inst44|inst11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \inst16|inst2[7] (
// Equation(s):
// \inst16|inst2 [7] = DFFEAS((((\inst1|inst44|inst11~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|inst44|inst11~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst16|inst2 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst2[7] .lut_mask = "ff00";
defparam \inst16|inst2[7] .operation_mode = "normal";
defparam \inst16|inst2[7] .output_mode = "reg_only";
defparam \inst16|inst2[7] .register_cascade_mode = "off";
defparam \inst16|inst2[7] .sum_lutc_input = "datac";
defparam \inst16|inst2[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \inst16|inst3[7] (
// Equation(s):
// \inst16|inst3 [7] = DFFEAS((((\inst16|inst2 [7]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst16|inst2 [7]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst16|inst3 [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst3[7] .lut_mask = "ff00";
defparam \inst16|inst3[7] .operation_mode = "normal";
defparam \inst16|inst3[7] .output_mode = "reg_only";
defparam \inst16|inst3[7] .register_cascade_mode = "off";
defparam \inst16|inst3[7] .sum_lutc_input = "datac";
defparam \inst16|inst3[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM2~combout [5]),
	.padio(RAM2[5]));
// synopsys translate_off
defparam \RAM2[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \inst1|inst44|inst5 (
// Equation(s):
// \inst1|inst44|inst5~regout  = DFFEAS((((!\sharp~combout  & \RAM2~combout [5]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(\RAM2~combout [5]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst44|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst44|inst5 .lut_mask = "0f00";
defparam \inst1|inst44|inst5 .operation_mode = "normal";
defparam \inst1|inst44|inst5 .output_mode = "reg_only";
defparam \inst1|inst44|inst5 .register_cascade_mode = "off";
defparam \inst1|inst44|inst5 .sum_lutc_input = "datac";
defparam \inst1|inst44|inst5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \inst16|inst2[5] (
// Equation(s):
// \inst16|inst2 [5] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , \inst1|inst44|inst5~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|inst44|inst5~regout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst16|inst2 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst2[5] .lut_mask = "0000";
defparam \inst16|inst2[5] .operation_mode = "normal";
defparam \inst16|inst2[5] .output_mode = "reg_only";
defparam \inst16|inst2[5] .register_cascade_mode = "off";
defparam \inst16|inst2[5] .sum_lutc_input = "datac";
defparam \inst16|inst2[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \inst16|inst3[5] (
// Equation(s):
// \inst2|inst15~4  = (\inst16|inst3 [7] & (((M1_inst3[5]) # (!\inst16|inst2 [5])))) # (!\inst16|inst3 [7] & (!\inst16|inst2 [7] & ((M1_inst3[5]) # (!\inst16|inst2 [5]))))

	.clk(\clk~combout ),
	.dataa(\inst16|inst3 [7]),
	.datab(\inst16|inst2 [7]),
	.datac(\inst16|inst2 [5]),
	.datad(\inst16|inst2 [5]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|inst15~4 ),
	.regout(\inst16|inst3 [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst3[5] .lut_mask = "b0bb";
defparam \inst16|inst3[5] .operation_mode = "normal";
defparam \inst16|inst3[5] .output_mode = "comb_only";
defparam \inst16|inst3[5] .register_cascade_mode = "off";
defparam \inst16|inst3[5] .sum_lutc_input = "qfbk";
defparam \inst16|inst3[5] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM2~combout [2]),
	.padio(RAM2[2]));
// synopsys translate_off
defparam \RAM2[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \inst1|inst44|inst2 (
// Equation(s):
// \inst1|inst44|inst2~regout  = DFFEAS((((\RAM2~combout [2] & !\sharp~combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RAM2~combout [2]),
	.datad(\sharp~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst44|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst44|inst2 .lut_mask = "00f0";
defparam \inst1|inst44|inst2 .operation_mode = "normal";
defparam \inst1|inst44|inst2 .output_mode = "reg_only";
defparam \inst1|inst44|inst2 .register_cascade_mode = "off";
defparam \inst1|inst44|inst2 .sum_lutc_input = "datac";
defparam \inst1|inst44|inst2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \inst16|inst2[2] (
// Equation(s):
// \inst16|inst2 [2] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , \inst1|inst44|inst2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|inst44|inst2~regout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst16|inst2 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst2[2] .lut_mask = "0000";
defparam \inst16|inst2[2] .operation_mode = "normal";
defparam \inst16|inst2[2] .output_mode = "reg_only";
defparam \inst16|inst2[2] .register_cascade_mode = "off";
defparam \inst16|inst2[2] .sum_lutc_input = "datac";
defparam \inst16|inst2[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \inst16|inst3[2] (
// Equation(s):
// \inst16|inst3 [2] = DFFEAS((((\inst16|inst2 [2]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst16|inst2 [2]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst16|inst3 [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst3[2] .lut_mask = "ff00";
defparam \inst16|inst3[2] .operation_mode = "normal";
defparam \inst16|inst3[2] .output_mode = "reg_only";
defparam \inst16|inst3[2] .register_cascade_mode = "off";
defparam \inst16|inst3[2] .sum_lutc_input = "datac";
defparam \inst16|inst3[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM2~combout [6]),
	.padio(RAM2[6]));
// synopsys translate_off
defparam \RAM2[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \inst1|inst44|inst9 (
// Equation(s):
// \inst1|inst44|inst9~regout  = DFFEAS((!\sharp~combout  & (((\RAM2~combout [6])))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sharp~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\RAM2~combout [6]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst44|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst44|inst9 .lut_mask = "5500";
defparam \inst1|inst44|inst9 .operation_mode = "normal";
defparam \inst1|inst44|inst9 .output_mode = "reg_only";
defparam \inst1|inst44|inst9 .register_cascade_mode = "off";
defparam \inst1|inst44|inst9 .sum_lutc_input = "datac";
defparam \inst1|inst44|inst9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \inst16|inst2[6] (
// Equation(s):
// \inst16|inst2 [6] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , \inst1|inst44|inst9~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|inst44|inst9~regout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst16|inst2 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst2[6] .lut_mask = "0000";
defparam \inst16|inst2[6] .operation_mode = "normal";
defparam \inst16|inst2[6] .output_mode = "reg_only";
defparam \inst16|inst2[6] .register_cascade_mode = "off";
defparam \inst16|inst2[6] .sum_lutc_input = "datac";
defparam \inst16|inst2[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \inst16|inst3[6] (
// Equation(s):
// \inst2|inst15~5  = (!\inst16|inst3 [2] & (\inst16|inst2 [2] & (!M1_inst3[6] & \inst16|inst2 [6])))

	.clk(\clk~combout ),
	.dataa(\inst16|inst3 [2]),
	.datab(\inst16|inst2 [2]),
	.datac(\inst16|inst2 [6]),
	.datad(\inst16|inst2 [6]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|inst15~5 ),
	.regout(\inst16|inst3 [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst3[6] .lut_mask = "0400";
defparam \inst16|inst3[6] .operation_mode = "normal";
defparam \inst16|inst3[6] .output_mode = "comb_only";
defparam \inst16|inst3[6] .register_cascade_mode = "off";
defparam \inst16|inst3[6] .sum_lutc_input = "qfbk";
defparam \inst16|inst3[6] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM2~combout [3]),
	.padio(RAM2[3]));
// synopsys translate_off
defparam \RAM2[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \inst1|inst44|inst3 (
// Equation(s):
// \inst1|inst44|inst3~regout  = DFFEAS(((\RAM2~combout [3] & (!\sharp~combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\RAM2~combout [3]),
	.datac(\sharp~combout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst44|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst44|inst3 .lut_mask = "0c0c";
defparam \inst1|inst44|inst3 .operation_mode = "normal";
defparam \inst1|inst44|inst3 .output_mode = "reg_only";
defparam \inst1|inst44|inst3 .register_cascade_mode = "off";
defparam \inst1|inst44|inst3 .sum_lutc_input = "datac";
defparam \inst1|inst44|inst3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxv_lcell \inst16|inst2[3] (
// Equation(s):
// \inst16|inst2 [3] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , \inst1|inst44|inst3~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|inst44|inst3~regout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst16|inst2 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst2[3] .lut_mask = "0000";
defparam \inst16|inst2[3] .operation_mode = "normal";
defparam \inst16|inst2[3] .output_mode = "reg_only";
defparam \inst16|inst2[3] .register_cascade_mode = "off";
defparam \inst16|inst2[3] .sum_lutc_input = "datac";
defparam \inst16|inst2[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \inst16|inst3[3] (
// Equation(s):
// \inst16|inst [3] = ((\inst16|inst2 [3] & (!M1_inst3[3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst16|inst2 [3]),
	.datac(\inst16|inst2 [3]),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst16|inst [3]),
	.regout(\inst16|inst3 [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst3[3] .lut_mask = "0c0c";
defparam \inst16|inst3[3] .operation_mode = "normal";
defparam \inst16|inst3[3] .output_mode = "comb_only";
defparam \inst16|inst3[3] .register_cascade_mode = "off";
defparam \inst16|inst3[3] .sum_lutc_input = "qfbk";
defparam \inst16|inst3[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM2~combout [1]),
	.padio(RAM2[1]));
// synopsys translate_off
defparam \RAM2[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \inst1|inst44|inst1 (
// Equation(s):
// \inst1|inst44|inst1~regout  = DFFEAS((\RAM2~combout [1] & (((!\sharp~combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\RAM2~combout [1]),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst44|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst44|inst1 .lut_mask = "0a0a";
defparam \inst1|inst44|inst1 .operation_mode = "normal";
defparam \inst1|inst44|inst1 .output_mode = "reg_only";
defparam \inst1|inst44|inst1 .register_cascade_mode = "off";
defparam \inst1|inst44|inst1 .sum_lutc_input = "datac";
defparam \inst1|inst44|inst1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \inst16|inst2[1] (
// Equation(s):
// \inst16|inst2 [1] = DFFEAS((((\inst1|inst44|inst1~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|inst44|inst1~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst16|inst2 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst2[1] .lut_mask = "ff00";
defparam \inst16|inst2[1] .operation_mode = "normal";
defparam \inst16|inst2[1] .output_mode = "reg_only";
defparam \inst16|inst2[1] .register_cascade_mode = "off";
defparam \inst16|inst2[1] .sum_lutc_input = "datac";
defparam \inst16|inst2[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \inst16|inst3[1] (
// Equation(s):
// \inst16|inst [1] = (((!M1_inst3[1] & \inst16|inst2 [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst16|inst2 [1]),
	.datad(\inst16|inst2 [1]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst16|inst [1]),
	.regout(\inst16|inst3 [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst3[1] .lut_mask = "0f00";
defparam \inst16|inst3[1] .operation_mode = "normal";
defparam \inst16|inst3[1] .output_mode = "comb_only";
defparam \inst16|inst3[1] .register_cascade_mode = "off";
defparam \inst16|inst3[1] .sum_lutc_input = "qfbk";
defparam \inst16|inst3[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \inst2|inst15~6 (
// Equation(s):
// \inst2|inst15~6_combout  = (\inst2|inst15~4  & (\inst2|inst15~5  & (!\inst16|inst [3] & !\inst16|inst [1])))

	.clk(gnd),
	.dataa(\inst2|inst15~4 ),
	.datab(\inst2|inst15~5 ),
	.datac(\inst16|inst [3]),
	.datad(\inst16|inst [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|inst15~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|inst15~6 .lut_mask = "0008";
defparam \inst2|inst15~6 .operation_mode = "normal";
defparam \inst2|inst15~6 .output_mode = "comb_only";
defparam \inst2|inst15~6 .register_cascade_mode = "off";
defparam \inst2|inst15~6 .sum_lutc_input = "datac";
defparam \inst2|inst15~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \inst16|inst3[4] (
// Equation(s):
// \inst2|inst15~7  = (!\inst16|inst [0] & (\inst2|inst15~6_combout  & ((M1_inst3[4]) # (!\inst16|inst2 [4]))))
// \inst16|inst3 [4] = DFFEAS(\inst2|inst15~7 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , \inst16|inst2 [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst16|inst2 [4]),
	.datab(\inst16|inst [0]),
	.datac(\inst16|inst2 [4]),
	.datad(\inst2|inst15~6_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|inst15~7 ),
	.regout(\inst16|inst3 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst3[4] .lut_mask = "3100";
defparam \inst16|inst3[4] .operation_mode = "normal";
defparam \inst16|inst3[4] .output_mode = "reg_and_comb";
defparam \inst16|inst3[4] .register_cascade_mode = "off";
defparam \inst16|inst3[4] .sum_lutc_input = "qfbk";
defparam \inst16|inst3[4] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM2~combout [4]),
	.padio(RAM2[4]));
// synopsys translate_off
defparam \RAM2[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \inst1|inst44|inst4 (
// Equation(s):
// \inst1|inst44|inst4~regout  = DFFEAS((\RAM2~combout [4] & (((!\sharp~combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\RAM2~combout [4]),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst44|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst44|inst4 .lut_mask = "0a0a";
defparam \inst1|inst44|inst4 .operation_mode = "normal";
defparam \inst1|inst44|inst4 .output_mode = "reg_only";
defparam \inst1|inst44|inst4 .register_cascade_mode = "off";
defparam \inst1|inst44|inst4 .sum_lutc_input = "datac";
defparam \inst1|inst44|inst4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \inst16|inst2[4] (
// Equation(s):
// \inst16|inst [4] = ((!\inst16|inst3 [4] & (M1_inst2[4])))
// \inst16|inst2 [4] = DFFEAS(\inst16|inst [4], GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , , \inst1|inst44|inst4~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst16|inst3 [4]),
	.datac(\inst1|inst44|inst4~regout ),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst16|inst [4]),
	.regout(\inst16|inst2 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst16|inst2[4] .lut_mask = "3030";
defparam \inst16|inst2[4] .operation_mode = "normal";
defparam \inst16|inst2[4] .output_mode = "reg_and_comb";
defparam \inst16|inst2[4] .register_cascade_mode = "off";
defparam \inst16|inst2[4] .sum_lutc_input = "qfbk";
defparam \inst16|inst2[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \inst2|inst31~4 (
// Equation(s):
// \inst2|inst31~4_combout  = (\inst16|inst2 [4] & (!\inst16|inst3 [4] & (\inst16|inst [0] & \inst2|inst15~6_combout )))

	.clk(gnd),
	.dataa(\inst16|inst2 [4]),
	.datab(\inst16|inst3 [4]),
	.datac(\inst16|inst [0]),
	.datad(\inst2|inst15~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|inst31~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|inst31~4 .lut_mask = "2000";
defparam \inst2|inst31~4 .operation_mode = "normal";
defparam \inst2|inst31~4 .output_mode = "comb_only";
defparam \inst2|inst31~4 .register_cascade_mode = "off";
defparam \inst2|inst31~4 .sum_lutc_input = "datac";
defparam \inst2|inst31~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \inst2|inst46~0 (
// Equation(s):
// \inst2|inst46~0_combout  = (\inst16|inst [3] & (\inst16|inst [1] & (\inst16|inst [0] & !\inst16|inst [4])))

	.clk(gnd),
	.dataa(\inst16|inst [3]),
	.datab(\inst16|inst [1]),
	.datac(\inst16|inst [0]),
	.datad(\inst16|inst [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|inst46~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|inst46~0 .lut_mask = "0080";
defparam \inst2|inst46~0 .operation_mode = "normal";
defparam \inst2|inst46~0 .output_mode = "comb_only";
defparam \inst2|inst46~0 .register_cascade_mode = "off";
defparam \inst2|inst46~0 .sum_lutc_input = "datac";
defparam \inst2|inst46~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \inst2|inst46~1 (
// Equation(s):
// \inst2|inst46~1_combout  = ((\inst2|inst15~5  & (\inst2|inst46~0_combout  & \inst2|inst15~4 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|inst15~5 ),
	.datac(\inst2|inst46~0_combout ),
	.datad(\inst2|inst15~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|inst46~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|inst46~1 .lut_mask = "c000";
defparam \inst2|inst46~1 .operation_mode = "normal";
defparam \inst2|inst46~1 .output_mode = "comb_only";
defparam \inst2|inst46~1 .register_cascade_mode = "off";
defparam \inst2|inst46~1 .sum_lutc_input = "datac";
defparam \inst2|inst46~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM4[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM4~combout [6]),
	.padio(RAM4[6]));
// synopsys translate_off
defparam \RAM4[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \inst1|inst3|inst9 (
// Equation(s):
// \inst1|inst3|inst9~regout  = DFFEAS((!\sharp~combout  & (((\RAM4~combout [6])))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sharp~combout ),
	.datab(vcc),
	.datac(\RAM4~combout [6]),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst3|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst3|inst9 .lut_mask = "5050";
defparam \inst1|inst3|inst9 .operation_mode = "normal";
defparam \inst1|inst3|inst9 .output_mode = "reg_only";
defparam \inst1|inst3|inst9 .register_cascade_mode = "off";
defparam \inst1|inst3|inst9 .sum_lutc_input = "datac";
defparam \inst1|inst3|inst9 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM4[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM4~combout [7]),
	.padio(RAM4[7]));
// synopsys translate_off
defparam \RAM4[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \inst1|inst3|inst11 (
// Equation(s):
// \inst1|inst3|inst11~regout  = DFFEAS((((!\sharp~combout  & \RAM4~combout [7]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(\RAM4~combout [7]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst3|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst3|inst11 .lut_mask = "0f00";
defparam \inst1|inst3|inst11 .operation_mode = "normal";
defparam \inst1|inst3|inst11 .output_mode = "reg_only";
defparam \inst1|inst3|inst11 .register_cascade_mode = "off";
defparam \inst1|inst3|inst11 .sum_lutc_input = "datac";
defparam \inst1|inst3|inst11 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM4[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM4~combout [4]),
	.padio(RAM4[4]));
// synopsys translate_off
defparam \RAM4[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxv_lcell \inst1|inst3|inst4 (
// Equation(s):
// \inst1|inst3|inst4~regout  = DFFEAS((!\sharp~combout  & (((\RAM4~combout [4])))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sharp~combout ),
	.datab(vcc),
	.datac(\RAM4~combout [4]),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst3|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst3|inst4 .lut_mask = "5050";
defparam \inst1|inst3|inst4 .operation_mode = "normal";
defparam \inst1|inst3|inst4 .output_mode = "reg_only";
defparam \inst1|inst3|inst4 .register_cascade_mode = "off";
defparam \inst1|inst3|inst4 .sum_lutc_input = "datac";
defparam \inst1|inst3|inst4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM4[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM4~combout [5]),
	.padio(RAM4[5]));
// synopsys translate_off
defparam \RAM4[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \inst1|inst3|inst5 (
// Equation(s):
// \inst1|inst3|inst5~regout  = DFFEAS((((!\sharp~combout  & \RAM4~combout [5]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(\RAM4~combout [5]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst3|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst3|inst5 .lut_mask = "0f00";
defparam \inst1|inst3|inst5 .operation_mode = "normal";
defparam \inst1|inst3|inst5 .output_mode = "reg_only";
defparam \inst1|inst3|inst5 .register_cascade_mode = "off";
defparam \inst1|inst3|inst5 .sum_lutc_input = "datac";
defparam \inst1|inst3|inst5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \inst7|inst55~0 (
// Equation(s):
// \inst7|inst55~0_combout  = (\inst1|inst3|inst9~regout ) # ((\inst1|inst3|inst11~regout ) # ((\inst1|inst3|inst4~regout ) # (\inst1|inst3|inst5~regout )))

	.clk(gnd),
	.dataa(\inst1|inst3|inst9~regout ),
	.datab(\inst1|inst3|inst11~regout ),
	.datac(\inst1|inst3|inst4~regout ),
	.datad(\inst1|inst3|inst5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|inst55~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|inst55~0 .lut_mask = "fffe";
defparam \inst7|inst55~0 .operation_mode = "normal";
defparam \inst7|inst55~0 .output_mode = "comb_only";
defparam \inst7|inst55~0 .register_cascade_mode = "off";
defparam \inst7|inst55~0 .sum_lutc_input = "datac";
defparam \inst7|inst55~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM4[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM4~combout [1]),
	.padio(RAM4[1]));
// synopsys translate_off
defparam \RAM4[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \inst1|inst3|inst1 (
// Equation(s):
// \inst1|inst3|inst1~regout  = DFFEAS((((!\sharp~combout  & \RAM4~combout [1]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sharp~combout ),
	.datad(\RAM4~combout [1]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst3|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst3|inst1 .lut_mask = "0f00";
defparam \inst1|inst3|inst1 .operation_mode = "normal";
defparam \inst1|inst3|inst1 .output_mode = "reg_only";
defparam \inst1|inst3|inst1 .register_cascade_mode = "off";
defparam \inst1|inst3|inst1 .sum_lutc_input = "datac";
defparam \inst1|inst3|inst1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM4[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM4~combout [2]),
	.padio(RAM4[2]));
// synopsys translate_off
defparam \RAM4[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \inst1|inst3|inst2 (
// Equation(s):
// \inst1|inst3|inst2~regout  = DFFEAS((((\RAM4~combout [2] & !\sharp~combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\RAM4~combout [2]),
	.datad(\sharp~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst3|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst3|inst2 .lut_mask = "00f0";
defparam \inst1|inst3|inst2 .operation_mode = "normal";
defparam \inst1|inst3|inst2 .output_mode = "reg_only";
defparam \inst1|inst3|inst2 .register_cascade_mode = "off";
defparam \inst1|inst3|inst2 .sum_lutc_input = "datac";
defparam \inst1|inst3|inst2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM4[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM4~combout [0]),
	.padio(RAM4[0]));
// synopsys translate_off
defparam \RAM4[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \inst1|inst3|inst (
// Equation(s):
// \inst1|inst3|inst~regout  = DFFEAS((!\sharp~combout  & (((\RAM4~combout [0])))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\sharp~combout ),
	.datab(vcc),
	.datac(\RAM4~combout [0]),
	.datad(vcc),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst3|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst3|inst .lut_mask = "5050";
defparam \inst1|inst3|inst .operation_mode = "normal";
defparam \inst1|inst3|inst .output_mode = "reg_only";
defparam \inst1|inst3|inst .register_cascade_mode = "off";
defparam \inst1|inst3|inst .sum_lutc_input = "datac";
defparam \inst1|inst3|inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \inst6|inst|inst11 (
// Equation(s):
// \inst6|inst|inst11~combout  = (\inst1|inst3|inst2~regout  $ (((\inst1|inst3|inst1~regout ) # (\inst1|inst3|inst~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|inst3|inst1~regout ),
	.datac(\inst1|inst3|inst2~regout ),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|inst|inst11~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|inst|inst11 .lut_mask = "0f3c";
defparam \inst6|inst|inst11 .operation_mode = "normal";
defparam \inst6|inst|inst11 .output_mode = "comb_only";
defparam \inst6|inst|inst11 .register_cascade_mode = "off";
defparam \inst6|inst|inst11 .sum_lutc_input = "datac";
defparam \inst6|inst|inst11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \inst6|inst|inst7 (
// Equation(s):
// \inst6|inst|inst7~combout  = ((\inst1|inst3|inst1~regout  $ (\inst1|inst3|inst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|inst3|inst1~regout ),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|inst|inst7~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|inst|inst7 .lut_mask = "0ff0";
defparam \inst6|inst|inst7 .operation_mode = "normal";
defparam \inst6|inst|inst7 .output_mode = "comb_only";
defparam \inst6|inst|inst7 .register_cascade_mode = "off";
defparam \inst6|inst|inst7 .sum_lutc_input = "datac";
defparam \inst6|inst|inst7 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM4[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\RAM4~combout [3]),
	.padio(RAM4[3]));
// synopsys translate_off
defparam \RAM4[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxv_lcell \inst1|inst3|inst3 (
// Equation(s):
// \inst1|inst3|inst3~regout  = DFFEAS(((\RAM4~combout [3] & ((!\sharp~combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst1|inst1~combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\RAM4~combout [3]),
	.datac(vcc),
	.datad(\sharp~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst1~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|inst3|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|inst3|inst3 .lut_mask = "00cc";
defparam \inst1|inst3|inst3 .operation_mode = "normal";
defparam \inst1|inst3|inst3 .output_mode = "reg_only";
defparam \inst1|inst3|inst3 .register_cascade_mode = "off";
defparam \inst1|inst3|inst3 .sum_lutc_input = "datac";
defparam \inst1|inst3|inst3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \inst8|inst|inst7 (
// Equation(s):
// \inst8|inst|inst7~combout  = ((\inst1|inst4|inst1~regout  $ (\inst1|inst4|inst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|inst4|inst1~regout ),
	.datad(\inst1|inst4|inst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|inst|inst7~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|inst|inst7 .lut_mask = "0ff0";
defparam \inst8|inst|inst7 .operation_mode = "normal";
defparam \inst8|inst|inst7 .output_mode = "comb_only";
defparam \inst8|inst|inst7 .register_cascade_mode = "off";
defparam \inst8|inst|inst7 .sum_lutc_input = "datac";
defparam \inst8|inst|inst7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \inst10|inst3|inst1 (
// Equation(s):
// \inst10|inst10|inst24~0  = (\inst1|inst3|inst1~regout  & (\inst10|inst2|inst1~regout  & ((\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W4_inst1) # (\inst1|inst3|inst~regout ))))
// \inst10|inst3|inst1~regout  = DFFEAS(\inst10|inst10|inst24~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~1_combout , inst9[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst2|inst1~regout ),
	.datac(inst9[1]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst24~0 ),
	.regout(\inst10|inst3|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst3|inst1 .lut_mask = "dd50";
defparam \inst10|inst3|inst1 .operation_mode = "normal";
defparam \inst10|inst3|inst1 .output_mode = "reg_and_comb";
defparam \inst10|inst3|inst1 .register_cascade_mode = "off";
defparam \inst10|inst3|inst1 .sum_lutc_input = "qfbk";
defparam \inst10|inst3|inst1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \inst10|inst99|inst32~2 (
// Equation(s):
// \inst10|inst99|inst32~2_combout  = (\inst1|inst4|inst~regout  & (!\inst1|inst4|inst2~regout  & (\inst1|inst4|inst1~regout  & \inst~combout )))

	.clk(gnd),
	.dataa(\inst1|inst4|inst~regout ),
	.datab(\inst1|inst4|inst2~regout ),
	.datac(\inst1|inst4|inst1~regout ),
	.datad(\inst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst99|inst32~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst99|inst32~2 .lut_mask = "2000";
defparam \inst10|inst99|inst32~2 .operation_mode = "normal";
defparam \inst10|inst99|inst32~2 .output_mode = "comb_only";
defparam \inst10|inst99|inst32~2 .register_cascade_mode = "off";
defparam \inst10|inst99|inst32~2 .sum_lutc_input = "datac";
defparam \inst10|inst99|inst32~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \inst10|inst2|inst1 (
// Equation(s):
// \inst10|inst13|inst24~0  = (\inst1|inst4|inst1~regout  & (\inst1|inst4|inst~regout  & (W3_inst1))) # (!\inst1|inst4|inst1~regout  & ((\inst1|inst4|inst~regout ) # ((\inst10|inst3|inst1~regout ))))
// \inst10|inst2|inst1~regout  = DFFEAS(\inst10|inst13|inst24~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~2_combout , inst9[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst4|inst1~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(inst9[1]),
	.datad(\inst10|inst3|inst1~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst24~0 ),
	.regout(\inst10|inst2|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst2|inst1 .lut_mask = "d5c4";
defparam \inst10|inst2|inst1 .operation_mode = "normal";
defparam \inst10|inst2|inst1 .output_mode = "reg_and_comb";
defparam \inst10|inst2|inst1 .register_cascade_mode = "off";
defparam \inst10|inst2|inst1 .sum_lutc_input = "qfbk";
defparam \inst10|inst2|inst1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \inst10|inst99|inst32~0 (
// Equation(s):
// \inst10|inst99|inst32~0_combout  = (!\inst1|inst4|inst~regout  & (!\inst1|inst4|inst2~regout  & (\inst~combout  & \inst1|inst4|inst1~regout )))

	.clk(gnd),
	.dataa(\inst1|inst4|inst~regout ),
	.datab(\inst1|inst4|inst2~regout ),
	.datac(\inst~combout ),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst99|inst32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst99|inst32~0 .lut_mask = "1000";
defparam \inst10|inst99|inst32~0 .operation_mode = "normal";
defparam \inst10|inst99|inst32~0 .output_mode = "comb_only";
defparam \inst10|inst99|inst32~0 .register_cascade_mode = "off";
defparam \inst10|inst99|inst32~0 .sum_lutc_input = "datac";
defparam \inst10|inst99|inst32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \inst10|inst1|inst1 (
// Equation(s):
// \inst10|inst10|inst24~1  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst24~0  & (\inst10|inst|inst1~regout )) # (!\inst10|inst10|inst24~0  & ((W2_inst1))))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst24~0 ))))
// \inst10|inst1|inst1~regout  = DFFEAS(\inst10|inst10|inst24~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~0_combout , inst9[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst|inst1~regout ),
	.datab(\inst6|inst|inst7~combout ),
	.datac(inst9[1]),
	.datad(\inst10|inst10|inst24~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst24~1 ),
	.regout(\inst10|inst1|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst1|inst1 .lut_mask = "bbc0";
defparam \inst10|inst1|inst1 .operation_mode = "normal";
defparam \inst10|inst1|inst1 .output_mode = "reg_and_comb";
defparam \inst10|inst1|inst1 .register_cascade_mode = "off";
defparam \inst10|inst1|inst1 .sum_lutc_input = "qfbk";
defparam \inst10|inst1|inst1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \inst10|inst99|inst32~3 (
// Equation(s):
// \inst10|inst99|inst32~3_combout  = (!\inst1|inst4|inst2~regout  & (\inst1|inst4|inst~regout  & (!\inst1|inst4|inst1~regout  & \inst~combout )))

	.clk(gnd),
	.dataa(\inst1|inst4|inst2~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(\inst1|inst4|inst1~regout ),
	.datad(\inst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst99|inst32~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst99|inst32~3 .lut_mask = "0400";
defparam \inst10|inst99|inst32~3 .operation_mode = "normal";
defparam \inst10|inst99|inst32~3 .output_mode = "comb_only";
defparam \inst10|inst99|inst32~3 .register_cascade_mode = "off";
defparam \inst10|inst99|inst32~3 .sum_lutc_input = "datac";
defparam \inst10|inst99|inst32~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \inst10|inst|inst1 (
// Equation(s):
// \inst10|inst13|inst24~1  = (\inst8|inst|inst7~combout  & ((\inst10|inst13|inst24~0  & ((W1_inst1))) # (!\inst10|inst13|inst24~0  & (\inst10|inst1|inst1~regout )))) # (!\inst8|inst|inst7~combout  & (((\inst10|inst13|inst24~0 ))))
// \inst10|inst|inst1~regout  = DFFEAS(\inst10|inst13|inst24~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~3_combout , inst9[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst8|inst|inst7~combout ),
	.datab(\inst10|inst1|inst1~regout ),
	.datac(inst9[1]),
	.datad(\inst10|inst13|inst24~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst24~1 ),
	.regout(\inst10|inst|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst|inst1 .lut_mask = "f588";
defparam \inst10|inst|inst1 .operation_mode = "normal";
defparam \inst10|inst|inst1 .output_mode = "reg_and_comb";
defparam \inst10|inst|inst1 .register_cascade_mode = "off";
defparam \inst10|inst|inst1 .sum_lutc_input = "qfbk";
defparam \inst10|inst|inst1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \inst10|inst99|inst32~4 (
// Equation(s):
// \inst10|inst99|inst32~4_combout  = (\inst1|inst4|inst1~regout  & (\inst1|inst4|inst2~regout  & (!\inst1|inst4|inst~regout  & \inst~combout )))

	.clk(gnd),
	.dataa(\inst1|inst4|inst1~regout ),
	.datab(\inst1|inst4|inst2~regout ),
	.datac(\inst1|inst4|inst~regout ),
	.datad(\inst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst99|inst32~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst99|inst32~4 .lut_mask = "0800";
defparam \inst10|inst99|inst32~4 .operation_mode = "normal";
defparam \inst10|inst99|inst32~4 .output_mode = "comb_only";
defparam \inst10|inst99|inst32~4 .register_cascade_mode = "off";
defparam \inst10|inst99|inst32~4 .sum_lutc_input = "datac";
defparam \inst10|inst99|inst32~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \inst10|inst5|inst1 (
// Equation(s):
// \inst10|inst13|inst24~3  = (\inst10|inst13|inst24~2_combout  & ((\inst10|inst4|inst1~regout ) # ((!\inst8|inst|inst7~combout )))) # (!\inst10|inst13|inst24~2_combout  & (((W6_inst1 & \inst8|inst|inst7~combout ))))
// \inst10|inst5|inst1~regout  = DFFEAS(\inst10|inst13|inst24~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~4_combout , inst9[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst4|inst1~regout ),
	.datab(\inst10|inst13|inst24~2_combout ),
	.datac(inst9[1]),
	.datad(\inst8|inst|inst7~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst24~3 ),
	.regout(\inst10|inst5|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst5|inst1 .lut_mask = "b8cc";
defparam \inst10|inst5|inst1 .operation_mode = "normal";
defparam \inst10|inst5|inst1 .output_mode = "reg_and_comb";
defparam \inst10|inst5|inst1 .register_cascade_mode = "off";
defparam \inst10|inst5|inst1 .sum_lutc_input = "qfbk";
defparam \inst10|inst5|inst1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \inst10|inst99|inst32~5 (
// Equation(s):
// \inst10|inst99|inst32~5_combout  = (!\inst1|inst4|inst1~regout  & (!\inst1|inst4|inst~regout  & (!\inst1|inst4|inst2~regout  & \inst~combout )))

	.clk(gnd),
	.dataa(\inst1|inst4|inst1~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(\inst1|inst4|inst2~regout ),
	.datad(\inst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst99|inst32~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst99|inst32~5 .lut_mask = "0100";
defparam \inst10|inst99|inst32~5 .operation_mode = "normal";
defparam \inst10|inst99|inst32~5 .output_mode = "comb_only";
defparam \inst10|inst99|inst32~5 .register_cascade_mode = "off";
defparam \inst10|inst99|inst32~5 .sum_lutc_input = "datac";
defparam \inst10|inst99|inst32~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \inst10|inst7|inst1 (
// Equation(s):
// \inst10|inst10|inst24~2  = (\inst1|inst3|inst1~regout  & (\inst10|inst5|inst1~regout  & ((!\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W8_inst1) # (\inst1|inst3|inst~regout ))))
// \inst10|inst7|inst1~regout  = DFFEAS(\inst10|inst10|inst24~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~5_combout , inst9[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst5|inst1~regout ),
	.datac(inst9[1]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst24~2 ),
	.regout(\inst10|inst7|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst7|inst1 .lut_mask = "55d8";
defparam \inst10|inst7|inst1 .operation_mode = "normal";
defparam \inst10|inst7|inst1 .output_mode = "reg_and_comb";
defparam \inst10|inst7|inst1 .register_cascade_mode = "off";
defparam \inst10|inst7|inst1 .sum_lutc_input = "qfbk";
defparam \inst10|inst7|inst1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \inst10|inst99|inst32~6 (
// Equation(s):
// \inst10|inst99|inst32~6_combout  = (\inst1|inst4|inst2~regout  & (\inst1|inst4|inst1~regout  & (\inst1|inst4|inst~regout  & \inst~combout )))

	.clk(gnd),
	.dataa(\inst1|inst4|inst2~regout ),
	.datab(\inst1|inst4|inst1~regout ),
	.datac(\inst1|inst4|inst~regout ),
	.datad(\inst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst99|inst32~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst99|inst32~6 .lut_mask = "8000";
defparam \inst10|inst99|inst32~6 .operation_mode = "normal";
defparam \inst10|inst99|inst32~6 .output_mode = "comb_only";
defparam \inst10|inst99|inst32~6 .register_cascade_mode = "off";
defparam \inst10|inst99|inst32~6 .sum_lutc_input = "datac";
defparam \inst10|inst99|inst32~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \inst10|inst6|inst1 (
// Equation(s):
// \inst10|inst10|inst24~3  = (\inst1|inst3|inst~regout  & ((\inst10|inst10|inst24~2  & (\inst10|inst4|inst1~regout )) # (!\inst10|inst10|inst24~2  & ((W7_inst1))))) # (!\inst1|inst3|inst~regout  & (((\inst10|inst10|inst24~2 ))))
// \inst10|inst6|inst1~regout  = DFFEAS(\inst10|inst10|inst24~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~6_combout , inst9[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst~regout ),
	.datab(\inst10|inst4|inst1~regout ),
	.datac(inst9[1]),
	.datad(\inst10|inst10|inst24~2 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst24~3 ),
	.regout(\inst10|inst6|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst6|inst1 .lut_mask = "dda0";
defparam \inst10|inst6|inst1 .operation_mode = "normal";
defparam \inst10|inst6|inst1 .output_mode = "reg_and_comb";
defparam \inst10|inst6|inst1 .register_cascade_mode = "off";
defparam \inst10|inst6|inst1 .sum_lutc_input = "qfbk";
defparam \inst10|inst6|inst1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \inst10|inst13|inst24~2 (
// Equation(s):
// \inst10|inst13|inst24~2_combout  = (\inst1|inst4|inst~regout  & ((\inst10|inst6|inst1~regout ) # ((!\inst1|inst4|inst1~regout )))) # (!\inst1|inst4|inst~regout  & (((\inst10|inst7|inst1~regout  & !\inst1|inst4|inst1~regout ))))

	.clk(gnd),
	.dataa(\inst10|inst6|inst1~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(\inst10|inst7|inst1~regout ),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst24~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst24~2 .lut_mask = "88fc";
defparam \inst10|inst13|inst24~2 .operation_mode = "normal";
defparam \inst10|inst13|inst24~2 .output_mode = "comb_only";
defparam \inst10|inst13|inst24~2 .register_cascade_mode = "off";
defparam \inst10|inst13|inst24~2 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst24~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \inst10|inst13|inst24~4 (
// Equation(s):
// \inst10|inst13|inst24~4_combout  = ((\inst8|inst|inst11~combout  & (\inst10|inst13|inst24~1 )) # (!\inst8|inst|inst11~combout  & ((\inst10|inst13|inst24~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|inst|inst11~combout ),
	.datac(\inst10|inst13|inst24~1 ),
	.datad(\inst10|inst13|inst24~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst24~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst24~4 .lut_mask = "f3c0";
defparam \inst10|inst13|inst24~4 .operation_mode = "normal";
defparam \inst10|inst13|inst24~4 .output_mode = "comb_only";
defparam \inst10|inst13|inst24~4 .register_cascade_mode = "off";
defparam \inst10|inst13|inst24~4 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst24~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \inst10|inst3|inst (
// Equation(s):
// \inst10|inst10|inst25~0  = (\inst1|inst3|inst1~regout  & (\inst1|inst3|inst~regout  & ((\inst10|inst2|inst~regout )))) # (!\inst1|inst3|inst1~regout  & ((\inst1|inst3|inst~regout ) # ((W4_inst))))
// \inst10|inst3|inst~regout  = DFFEAS(\inst10|inst10|inst25~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~1_combout , inst9[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst1|inst3|inst~regout ),
	.datac(inst9[0]),
	.datad(\inst10|inst2|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst25~0 ),
	.regout(\inst10|inst3|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst3|inst .lut_mask = "dc54";
defparam \inst10|inst3|inst .operation_mode = "normal";
defparam \inst10|inst3|inst .output_mode = "reg_and_comb";
defparam \inst10|inst3|inst .register_cascade_mode = "off";
defparam \inst10|inst3|inst .sum_lutc_input = "qfbk";
defparam \inst10|inst3|inst .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \inst10|inst2|inst (
// Equation(s):
// \inst10|inst13|inst25~0  = (\inst1|inst4|inst1~regout  & (((W3_inst & \inst1|inst4|inst~regout )))) # (!\inst1|inst4|inst1~regout  & ((\inst10|inst3|inst~regout ) # ((\inst1|inst4|inst~regout ))))
// \inst10|inst2|inst~regout  = DFFEAS(\inst10|inst13|inst25~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~2_combout , inst9[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst3|inst~regout ),
	.datab(\inst1|inst4|inst1~regout ),
	.datac(inst9[0]),
	.datad(\inst1|inst4|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst25~0 ),
	.regout(\inst10|inst2|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst2|inst .lut_mask = "f322";
defparam \inst10|inst2|inst .operation_mode = "normal";
defparam \inst10|inst2|inst .output_mode = "reg_and_comb";
defparam \inst10|inst2|inst .register_cascade_mode = "off";
defparam \inst10|inst2|inst .sum_lutc_input = "qfbk";
defparam \inst10|inst2|inst .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \inst10|inst1|inst (
// Equation(s):
// \inst10|inst10|inst25~1  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst25~0  & (\inst10|inst|inst~regout )) # (!\inst10|inst10|inst25~0  & ((W2_inst))))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst25~0 ))))
// \inst10|inst1|inst~regout  = DFFEAS(\inst10|inst10|inst25~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~0_combout , inst9[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst|inst~regout ),
	.datab(\inst6|inst|inst7~combout ),
	.datac(inst9[0]),
	.datad(\inst10|inst10|inst25~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst25~1 ),
	.regout(\inst10|inst1|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst1|inst .lut_mask = "bbc0";
defparam \inst10|inst1|inst .operation_mode = "normal";
defparam \inst10|inst1|inst .output_mode = "reg_and_comb";
defparam \inst10|inst1|inst .register_cascade_mode = "off";
defparam \inst10|inst1|inst .sum_lutc_input = "qfbk";
defparam \inst10|inst1|inst .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \inst10|inst2|inst2 (
// Equation(s):
// \inst10|inst13|inst23~0  = (\inst1|inst4|inst~regout  & (((W3_inst2) # (!\inst1|inst4|inst1~regout )))) # (!\inst1|inst4|inst~regout  & (\inst10|inst3|inst2~regout  & ((!\inst1|inst4|inst1~regout ))))
// \inst10|inst2|inst2~regout  = DFFEAS(\inst10|inst13|inst23~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~2_combout , inst9[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst3|inst2~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(inst9[2]),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst23~0 ),
	.regout(\inst10|inst2|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst2|inst2 .lut_mask = "c0ee";
defparam \inst10|inst2|inst2 .operation_mode = "normal";
defparam \inst10|inst2|inst2 .output_mode = "reg_and_comb";
defparam \inst10|inst2|inst2 .register_cascade_mode = "off";
defparam \inst10|inst2|inst2 .sum_lutc_input = "qfbk";
defparam \inst10|inst2|inst2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \inst10|inst3|inst2 (
// Equation(s):
// \inst10|inst10|inst23~0  = (\inst1|inst3|inst1~regout  & (\inst10|inst2|inst2~regout  & ((\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W4_inst2) # (\inst1|inst3|inst~regout ))))
// \inst10|inst3|inst2~regout  = DFFEAS(\inst10|inst10|inst23~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~1_combout , inst9[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst2|inst2~regout ),
	.datac(inst9[2]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst23~0 ),
	.regout(\inst10|inst3|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst3|inst2 .lut_mask = "dd50";
defparam \inst10|inst3|inst2 .operation_mode = "normal";
defparam \inst10|inst3|inst2 .output_mode = "reg_and_comb";
defparam \inst10|inst3|inst2 .register_cascade_mode = "off";
defparam \inst10|inst3|inst2 .sum_lutc_input = "qfbk";
defparam \inst10|inst3|inst2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \inst10|inst|inst2 (
// Equation(s):
// \inst10|inst13|inst23~1  = (\inst8|inst|inst7~combout  & ((\inst10|inst13|inst23~0  & ((W1_inst2))) # (!\inst10|inst13|inst23~0  & (\inst10|inst1|inst2~regout )))) # (!\inst8|inst|inst7~combout  & (((\inst10|inst13|inst23~0 ))))
// \inst10|inst|inst2~regout  = DFFEAS(\inst10|inst13|inst23~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~3_combout , inst9[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst8|inst|inst7~combout ),
	.datab(\inst10|inst1|inst2~regout ),
	.datac(inst9[2]),
	.datad(\inst10|inst13|inst23~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst23~1 ),
	.regout(\inst10|inst|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst|inst2 .lut_mask = "f588";
defparam \inst10|inst|inst2 .operation_mode = "normal";
defparam \inst10|inst|inst2 .output_mode = "reg_and_comb";
defparam \inst10|inst|inst2 .register_cascade_mode = "off";
defparam \inst10|inst|inst2 .sum_lutc_input = "qfbk";
defparam \inst10|inst|inst2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \inst10|inst7|inst11 (
// Equation(s):
// \inst10|inst10|inst10~2  = (\inst1|inst3|inst~regout  & ((\inst10|inst6|inst11~regout ) # ((!\inst1|inst3|inst1~regout )))) # (!\inst1|inst3|inst~regout  & (((W8_inst11 & !\inst1|inst3|inst1~regout ))))
// \inst10|inst7|inst11~regout  = DFFEAS(\inst10|inst10|inst10~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~5_combout , inst9[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst6|inst11~regout ),
	.datab(\inst1|inst3|inst~regout ),
	.datac(inst9[7]),
	.datad(\inst1|inst3|inst1~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst10~2 ),
	.regout(\inst10|inst7|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst7|inst11 .lut_mask = "88fc";
defparam \inst10|inst7|inst11 .operation_mode = "normal";
defparam \inst10|inst7|inst11 .output_mode = "reg_and_comb";
defparam \inst10|inst7|inst11 .register_cascade_mode = "off";
defparam \inst10|inst7|inst11 .sum_lutc_input = "qfbk";
defparam \inst10|inst7|inst11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \inst10|inst5|inst11 (
// Equation(s):
// \inst10|inst10|inst10~3  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst10~2  & (\inst10|inst4|inst11~regout )) # (!\inst10|inst10|inst10~2  & ((W6_inst11))))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst10~2 ))))
// \inst10|inst5|inst11~regout  = DFFEAS(\inst10|inst10|inst10~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~4_combout , inst9[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst6|inst|inst7~combout ),
	.datab(\inst10|inst4|inst11~regout ),
	.datac(inst9[7]),
	.datad(\inst10|inst10|inst10~2 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst10~3 ),
	.regout(\inst10|inst5|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst5|inst11 .lut_mask = "dda0";
defparam \inst10|inst5|inst11 .operation_mode = "normal";
defparam \inst10|inst5|inst11 .output_mode = "reg_and_comb";
defparam \inst10|inst5|inst11 .register_cascade_mode = "off";
defparam \inst10|inst5|inst11 .sum_lutc_input = "qfbk";
defparam \inst10|inst5|inst11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \inst10|inst7|inst9 (
// Equation(s):
// \inst10|inst10|inst19~2  = (\inst1|inst3|inst1~regout  & (\inst10|inst6|inst9~regout  & ((\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W8_inst9) # (\inst1|inst3|inst~regout ))))
// \inst10|inst7|inst9~regout  = DFFEAS(\inst10|inst10|inst19~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~5_combout , inst9[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst6|inst9~regout ),
	.datac(inst9[6]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst19~2 ),
	.regout(\inst10|inst7|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst7|inst9 .lut_mask = "dd50";
defparam \inst10|inst7|inst9 .operation_mode = "normal";
defparam \inst10|inst7|inst9 .output_mode = "reg_and_comb";
defparam \inst10|inst7|inst9 .register_cascade_mode = "off";
defparam \inst10|inst7|inst9 .sum_lutc_input = "qfbk";
defparam \inst10|inst7|inst9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \inst10|inst6|inst9 (
// Equation(s):
// \inst10|inst13|inst19~2  = (\inst1|inst4|inst~regout  & (((W7_inst9) # (!\inst1|inst4|inst1~regout )))) # (!\inst1|inst4|inst~regout  & (\inst10|inst7|inst9~regout  & ((!\inst1|inst4|inst1~regout ))))
// \inst10|inst6|inst9~regout  = DFFEAS(\inst10|inst13|inst19~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~6_combout , inst9[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst7|inst9~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(inst9[6]),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst19~2 ),
	.regout(\inst10|inst6|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst6|inst9 .lut_mask = "c0ee";
defparam \inst10|inst6|inst9 .operation_mode = "normal";
defparam \inst10|inst6|inst9 .output_mode = "reg_and_comb";
defparam \inst10|inst6|inst9 .register_cascade_mode = "off";
defparam \inst10|inst6|inst9 .sum_lutc_input = "qfbk";
defparam \inst10|inst6|inst9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \inst10|inst5|inst9 (
// Equation(s):
// \inst10|inst10|inst19~3  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst19~2  & (\inst10|inst4|inst9~regout )) # (!\inst10|inst10|inst19~2  & ((W6_inst9))))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst19~2 ))))
// \inst10|inst5|inst9~regout  = DFFEAS(\inst10|inst10|inst19~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~4_combout , inst9[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst6|inst|inst7~combout ),
	.datab(\inst10|inst4|inst9~regout ),
	.datac(inst9[6]),
	.datad(\inst10|inst10|inst19~2 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst19~3 ),
	.regout(\inst10|inst5|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst5|inst9 .lut_mask = "dda0";
defparam \inst10|inst5|inst9 .operation_mode = "normal";
defparam \inst10|inst5|inst9 .output_mode = "reg_and_comb";
defparam \inst10|inst5|inst9 .register_cascade_mode = "off";
defparam \inst10|inst5|inst9 .sum_lutc_input = "qfbk";
defparam \inst10|inst5|inst9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \inst10|inst99|inst32~7 (
// Equation(s):
// \inst10|inst99|inst32~7_combout  = (!\inst1|inst4|inst1~regout  & (\inst1|inst4|inst2~regout  & (\inst1|inst4|inst~regout  & \inst~combout )))

	.clk(gnd),
	.dataa(\inst1|inst4|inst1~regout ),
	.datab(\inst1|inst4|inst2~regout ),
	.datac(\inst1|inst4|inst~regout ),
	.datad(\inst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst99|inst32~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst99|inst32~7 .lut_mask = "4000";
defparam \inst10|inst99|inst32~7 .operation_mode = "normal";
defparam \inst10|inst99|inst32~7 .output_mode = "comb_only";
defparam \inst10|inst99|inst32~7 .register_cascade_mode = "off";
defparam \inst10|inst99|inst32~7 .sum_lutc_input = "datac";
defparam \inst10|inst99|inst32~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \inst10|inst4|inst9 (
// Equation(s):
// \inst10|inst13|inst19~3  = (\inst8|inst|inst7~combout  & ((\inst10|inst13|inst19~2  & ((W5_inst9))) # (!\inst10|inst13|inst19~2  & (\inst10|inst5|inst9~regout )))) # (!\inst8|inst|inst7~combout  & (((\inst10|inst13|inst19~2 ))))
// \inst10|inst4|inst9~regout  = DFFEAS(\inst10|inst13|inst19~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~7_combout , inst9[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst5|inst9~regout ),
	.datab(\inst8|inst|inst7~combout ),
	.datac(inst9[6]),
	.datad(\inst10|inst13|inst19~2 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst19~3 ),
	.regout(\inst10|inst4|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst4|inst9 .lut_mask = "f388";
defparam \inst10|inst4|inst9 .operation_mode = "normal";
defparam \inst10|inst4|inst9 .output_mode = "reg_and_comb";
defparam \inst10|inst4|inst9 .register_cascade_mode = "off";
defparam \inst10|inst4|inst9 .sum_lutc_input = "qfbk";
defparam \inst10|inst4|inst9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \inst13|inst|inst2|inst6~0 (
// Equation(s):
// \inst13|inst|inst2|inst6~0_combout  = (\inst10|inst13|inst24~4_combout  & ((\inst13|inst|123|inst6~0_combout ) # (\rst~combout  $ (\inst3|inst24~0_combout )))) # (!\inst10|inst13|inst24~4_combout  & (\inst13|inst|123|inst6~0_combout  & (\rst~combout  $ 
// (\inst3|inst24~0_combout ))))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\inst3|inst24~0_combout ),
	.datac(\inst10|inst13|inst24~4_combout ),
	.datad(\inst13|inst|123|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst2|inst6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst2|inst6~0 .lut_mask = "f660";
defparam \inst13|inst|inst2|inst6~0 .operation_mode = "normal";
defparam \inst13|inst|inst2|inst6~0 .output_mode = "comb_only";
defparam \inst13|inst|inst2|inst6~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst2|inst6~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst2|inst6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxv_lcell \inst13|inst|inst3|inst6~0 (
// Equation(s):
// \inst13|inst|inst3|inst6~0_combout  = (\inst10|inst13|inst23~4  & ((\inst13|inst|inst2|inst6~0_combout ) # (\rst~combout  $ (\inst3|inst23~0_combout )))) # (!\inst10|inst13|inst23~4  & (\inst13|inst|inst2|inst6~0_combout  & (\rst~combout  $ 
// (\inst3|inst23~0_combout ))))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\inst3|inst23~0_combout ),
	.datac(\inst10|inst13|inst23~4 ),
	.datad(\inst13|inst|inst2|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst3|inst6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst3|inst6~0 .lut_mask = "f660";
defparam \inst13|inst|inst3|inst6~0 .operation_mode = "normal";
defparam \inst13|inst|inst3|inst6~0 .output_mode = "comb_only";
defparam \inst13|inst|inst3|inst6~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst3|inst6~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst3|inst6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxv_lcell \inst13|inst|inst4|inst6~0 (
// Equation(s):
// \inst13|inst|inst4|inst6~0_combout  = (\inst10|inst13|inst22~4  & ((\inst13|inst|inst3|inst6~0_combout ) # (\rst~combout  $ (\inst3|inst22~0_combout )))) # (!\inst10|inst13|inst22~4  & (\inst13|inst|inst3|inst6~0_combout  & (\rst~combout  $ 
// (\inst3|inst22~0_combout ))))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\inst10|inst13|inst22~4 ),
	.datac(\inst3|inst22~0_combout ),
	.datad(\inst13|inst|inst3|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst4|inst6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst4|inst6~0 .lut_mask = "de48";
defparam \inst13|inst|inst4|inst6~0 .operation_mode = "normal";
defparam \inst13|inst|inst4|inst6~0 .output_mode = "comb_only";
defparam \inst13|inst|inst4|inst6~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst4|inst6~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst4|inst6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxv_lcell \inst13|inst|inst5|inst6~0 (
// Equation(s):
// \inst13|inst|inst5|inst6~0_combout  = (\inst10|inst13|inst21~4_combout  & ((\inst13|inst|inst4|inst6~0_combout ) # (\rst~combout  $ (\inst3|inst21~0_combout )))) # (!\inst10|inst13|inst21~4_combout  & (\inst13|inst|inst4|inst6~0_combout  & (\rst~combout  
// $ (\inst3|inst21~0_combout ))))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\inst10|inst13|inst21~4_combout ),
	.datac(\inst3|inst21~0_combout ),
	.datad(\inst13|inst|inst4|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst5|inst6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst5|inst6~0 .lut_mask = "de48";
defparam \inst13|inst|inst5|inst6~0 .operation_mode = "normal";
defparam \inst13|inst|inst5|inst6~0 .output_mode = "comb_only";
defparam \inst13|inst|inst5|inst6~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst5|inst6~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst5|inst6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \inst13|inst|inst6|inst6~0 (
// Equation(s):
// \inst13|inst|inst6|inst6~0_combout  = (\inst10|inst13|inst20~4_combout  & ((\inst13|inst|inst5|inst6~0_combout ) # (\inst3|inst20~0_combout  $ (\rst~combout )))) # (!\inst10|inst13|inst20~4_combout  & (\inst13|inst|inst5|inst6~0_combout  & 
// (\inst3|inst20~0_combout  $ (\rst~combout ))))

	.clk(gnd),
	.dataa(\inst3|inst20~0_combout ),
	.datab(\rst~combout ),
	.datac(\inst10|inst13|inst20~4_combout ),
	.datad(\inst13|inst|inst5|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst6|inst6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst6|inst6~0 .lut_mask = "f660";
defparam \inst13|inst|inst6|inst6~0 .operation_mode = "normal";
defparam \inst13|inst|inst6|inst6~0 .output_mode = "comb_only";
defparam \inst13|inst|inst6|inst6~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst6|inst6~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst6|inst6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \inst13|inst|inst7|inst5~0 (
// Equation(s):
// \inst13|inst|inst7|inst5~0_combout  = (\rst~combout  $ (\inst3|inst19~0_combout  $ (\inst13|inst|inst6|inst6~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\inst3|inst19~0_combout ),
	.datad(\inst13|inst|inst6|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst7|inst5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst7|inst5~0 .lut_mask = "c33c";
defparam \inst13|inst|inst7|inst5~0 .operation_mode = "normal";
defparam \inst13|inst|inst7|inst5~0 .output_mode = "comb_only";
defparam \inst13|inst|inst7|inst5~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst7|inst5~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst7|inst5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \inst10|inst1|inst9 (
// Equation(s):
// inst9[6] = (\inst9[6]~3_combout ) # ((\inst2|inst31~4_combout  & (\inst10|inst13|inst19~4_combout  $ (\inst13|inst|inst7|inst5~0_combout ))))
// \inst10|inst1|inst9~regout  = DFFEAS(inst9[6], GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|inst31~4_combout ),
	.datab(\inst9[6]~3_combout ),
	.datac(\inst10|inst13|inst19~4_combout ),
	.datad(\inst13|inst|inst7|inst5~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(inst9[6]),
	.regout(\inst10|inst1|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst1|inst9 .lut_mask = "ceec";
defparam \inst10|inst1|inst9 .operation_mode = "normal";
defparam \inst10|inst1|inst9 .output_mode = "reg_and_comb";
defparam \inst10|inst1|inst9 .register_cascade_mode = "off";
defparam \inst10|inst1|inst9 .sum_lutc_input = "datac";
defparam \inst10|inst1|inst9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \inst10|inst3|inst9 (
// Equation(s):
// \inst10|inst10|inst19~0  = (\inst1|inst3|inst1~regout  & (\inst10|inst2|inst9~regout  & ((\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W4_inst9) # (\inst1|inst3|inst~regout ))))
// \inst10|inst3|inst9~regout  = DFFEAS(\inst10|inst10|inst19~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~1_combout , inst9[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst2|inst9~regout ),
	.datab(\inst1|inst3|inst1~regout ),
	.datac(inst9[6]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst19~0 ),
	.regout(\inst10|inst3|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst3|inst9 .lut_mask = "bb30";
defparam \inst10|inst3|inst9 .operation_mode = "normal";
defparam \inst10|inst3|inst9 .output_mode = "reg_and_comb";
defparam \inst10|inst3|inst9 .register_cascade_mode = "off";
defparam \inst10|inst3|inst9 .sum_lutc_input = "qfbk";
defparam \inst10|inst3|inst9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \inst10|inst|inst9 (
// Equation(s):
// \inst10|inst10|inst19~1  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst19~0  & ((W1_inst9))) # (!\inst10|inst10|inst19~0  & (\inst10|inst1|inst9~regout )))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst19~0 ))))
// \inst10|inst|inst9~regout  = DFFEAS(\inst10|inst10|inst19~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~3_combout , inst9[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst6|inst|inst7~combout ),
	.datab(\inst10|inst1|inst9~regout ),
	.datac(inst9[6]),
	.datad(\inst10|inst10|inst19~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst19~1 ),
	.regout(\inst10|inst|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst|inst9 .lut_mask = "f588";
defparam \inst10|inst|inst9 .operation_mode = "normal";
defparam \inst10|inst|inst9 .output_mode = "reg_and_comb";
defparam \inst10|inst|inst9 .register_cascade_mode = "off";
defparam \inst10|inst|inst9 .sum_lutc_input = "qfbk";
defparam \inst10|inst|inst9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \inst3|inst19~0 (
// Equation(s):
// \inst3|inst19~0_combout  = (\inst7|inst55~0_combout  & ((\inst6|inst|inst11~combout  & ((\inst10|inst10|inst19~1 ))) # (!\inst6|inst|inst11~combout  & (\inst10|inst10|inst19~3 ))))

	.clk(gnd),
	.dataa(\inst6|inst|inst11~combout ),
	.datab(\inst10|inst10|inst19~3 ),
	.datac(\inst7|inst55~0_combout ),
	.datad(\inst10|inst10|inst19~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|inst19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|inst19~0 .lut_mask = "e040";
defparam \inst3|inst19~0 .operation_mode = "normal";
defparam \inst3|inst19~0 .output_mode = "comb_only";
defparam \inst3|inst19~0 .register_cascade_mode = "off";
defparam \inst3|inst19~0 .sum_lutc_input = "datac";
defparam \inst3|inst19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \inst13|inst|inst7|inst6~0 (
// Equation(s):
// \inst13|inst|inst7|inst6~0_combout  = (\inst10|inst13|inst19~4_combout  & ((\inst13|inst|inst6|inst6~0_combout ) # (\rst~combout  $ (\inst3|inst19~0_combout )))) # (!\inst10|inst13|inst19~4_combout  & (\inst13|inst|inst6|inst6~0_combout  & (\rst~combout  
// $ (\inst3|inst19~0_combout ))))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\inst10|inst13|inst19~4_combout ),
	.datac(\inst3|inst19~0_combout ),
	.datad(\inst13|inst|inst6|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst7|inst6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst7|inst6~0 .lut_mask = "de48";
defparam \inst13|inst|inst7|inst6~0 .operation_mode = "normal";
defparam \inst13|inst|inst7|inst6~0 .output_mode = "comb_only";
defparam \inst13|inst|inst7|inst6~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst7|inst6~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst7|inst6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \inst13|inst|inst8|inst5~0 (
// Equation(s):
// \inst13|inst|inst8|inst5~0_combout  = \inst3|inst10~0  $ (\rst~combout  $ (((\inst13|inst|inst7|inst6~0_combout ))))

	.clk(gnd),
	.dataa(\inst3|inst10~0 ),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\inst13|inst|inst7|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst8|inst5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst8|inst5~0 .lut_mask = "9966";
defparam \inst13|inst|inst8|inst5~0 .operation_mode = "normal";
defparam \inst13|inst|inst8|inst5~0 .output_mode = "comb_only";
defparam \inst13|inst|inst8|inst5~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst8|inst5~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst8|inst5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \inst10|inst1|inst11 (
// Equation(s):
// inst9[7] = (\inst9[7]~0_combout ) # ((\inst2|inst31~4_combout  & (\inst10|inst13|inst10~4_combout  $ (\inst13|inst|inst8|inst5~0_combout ))))
// \inst10|inst1|inst11~regout  = DFFEAS(inst9[7], GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|inst31~4_combout ),
	.datab(\inst10|inst13|inst10~4_combout ),
	.datac(\inst9[7]~0_combout ),
	.datad(\inst13|inst|inst8|inst5~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(inst9[7]),
	.regout(\inst10|inst1|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst1|inst11 .lut_mask = "f2f8";
defparam \inst10|inst1|inst11 .operation_mode = "normal";
defparam \inst10|inst1|inst11 .output_mode = "reg_and_comb";
defparam \inst10|inst1|inst11 .register_cascade_mode = "off";
defparam \inst10|inst1|inst11 .sum_lutc_input = "datac";
defparam \inst10|inst1|inst11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \inst10|inst3|inst11 (
// Equation(s):
// \inst10|inst10|inst10~0  = (\inst1|inst3|inst1~regout  & (\inst10|inst2|inst11~regout  & ((\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W4_inst11) # (\inst1|inst3|inst~regout ))))
// \inst10|inst3|inst11~regout  = DFFEAS(\inst10|inst10|inst10~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~1_combout , inst9[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst2|inst11~regout ),
	.datac(inst9[7]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst10~0 ),
	.regout(\inst10|inst3|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst3|inst11 .lut_mask = "dd50";
defparam \inst10|inst3|inst11 .operation_mode = "normal";
defparam \inst10|inst3|inst11 .output_mode = "reg_and_comb";
defparam \inst10|inst3|inst11 .register_cascade_mode = "off";
defparam \inst10|inst3|inst11 .sum_lutc_input = "qfbk";
defparam \inst10|inst3|inst11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \inst10|inst13|inst10~0 (
// Equation(s):
// \inst10|inst13|inst10~0_combout  = (\inst1|inst4|inst1~regout  & (((!\inst1|inst4|inst~regout  & \inst10|inst1|inst11~regout )))) # (!\inst1|inst4|inst1~regout  & ((\inst10|inst3|inst11~regout ) # ((\inst1|inst4|inst~regout ))))

	.clk(gnd),
	.dataa(\inst10|inst3|inst11~regout ),
	.datab(\inst1|inst4|inst1~regout ),
	.datac(\inst1|inst4|inst~regout ),
	.datad(\inst10|inst1|inst11~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst10~0 .lut_mask = "3e32";
defparam \inst10|inst13|inst10~0 .operation_mode = "normal";
defparam \inst10|inst13|inst10~0 .output_mode = "comb_only";
defparam \inst10|inst13|inst10~0 .register_cascade_mode = "off";
defparam \inst10|inst13|inst10~0 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \inst10|inst|inst11 (
// Equation(s):
// \inst10|inst10|inst10~1  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst10~0  & ((W1_inst11))) # (!\inst10|inst10|inst10~0  & (\inst10|inst1|inst11~regout )))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst10~0 ))))
// \inst10|inst|inst11~regout  = DFFEAS(\inst10|inst10|inst10~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~3_combout , inst9[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst1|inst11~regout ),
	.datab(\inst6|inst|inst7~combout ),
	.datac(inst9[7]),
	.datad(\inst10|inst10|inst10~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst10~1 ),
	.regout(\inst10|inst|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst|inst11 .lut_mask = "f388";
defparam \inst10|inst|inst11 .operation_mode = "normal";
defparam \inst10|inst|inst11 .output_mode = "reg_and_comb";
defparam \inst10|inst|inst11 .register_cascade_mode = "off";
defparam \inst10|inst|inst11 .sum_lutc_input = "qfbk";
defparam \inst10|inst|inst11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxv_lcell \inst10|inst2|inst11 (
// Equation(s):
// \inst10|inst13|inst10~1  = (\inst1|inst4|inst~regout  & ((\inst10|inst13|inst10~0_combout  & ((\inst10|inst|inst11~regout ))) # (!\inst10|inst13|inst10~0_combout  & (W3_inst11)))) # (!\inst1|inst4|inst~regout  & (\inst10|inst13|inst10~0_combout ))
// \inst10|inst2|inst11~regout  = DFFEAS(\inst10|inst13|inst10~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~2_combout , inst9[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst4|inst~regout ),
	.datab(\inst10|inst13|inst10~0_combout ),
	.datac(inst9[7]),
	.datad(\inst10|inst|inst11~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst10~1 ),
	.regout(\inst10|inst2|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst2|inst11 .lut_mask = "ec64";
defparam \inst10|inst2|inst11 .operation_mode = "normal";
defparam \inst10|inst2|inst11 .output_mode = "reg_and_comb";
defparam \inst10|inst2|inst11 .register_cascade_mode = "off";
defparam \inst10|inst2|inst11 .sum_lutc_input = "qfbk";
defparam \inst10|inst2|inst11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \inst5|inst5|inst11 (
// Equation(s):
// \inst3|inst10~0  = (\inst7|inst55~0_combout  & ((\inst6|inst|inst11~combout  & ((\inst10|inst10|inst10~1 ))) # (!\inst6|inst|inst11~combout  & (\inst10|inst10|inst10~3 ))))
// \inst5|inst5|inst11~regout  = DFFEAS(\inst3|inst10~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst5|inst10|inst2~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst7|inst55~0_combout ),
	.datab(\inst6|inst|inst11~combout ),
	.datac(\inst10|inst10|inst10~3 ),
	.datad(\inst10|inst10|inst10~1 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst5|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|inst10~0 ),
	.regout(\inst5|inst5|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst11 .lut_mask = "a820";
defparam \inst5|inst5|inst11 .operation_mode = "normal";
defparam \inst5|inst5|inst11 .output_mode = "reg_and_comb";
defparam \inst5|inst5|inst11 .register_cascade_mode = "off";
defparam \inst5|inst5|inst11 .sum_lutc_input = "datac";
defparam \inst5|inst5|inst11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \inst5|inst5|inst9 (
// Equation(s):
// \inst5|inst|inst7|inst6~0  = (\inst5|inst6|inst9~regout  & ((\inst5|inst|inst6|inst6~0 ) # (\rst~combout  $ (!W10_inst9)))) # (!\inst5|inst6|inst9~regout  & (\inst5|inst|inst6|inst6~0  & (\rst~combout  $ (!W10_inst9))))
// \inst5|inst5|inst9~regout  = DFFEAS(\inst5|inst|inst7|inst6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst5|inst10|inst2~5_combout , \inst3|inst19~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\inst5|inst6|inst9~regout ),
	.datac(\inst3|inst19~0_combout ),
	.datad(\inst5|inst|inst6|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst5|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst7|inst6~0 ),
	.regout(\inst5|inst5|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst9 .lut_mask = "ed84";
defparam \inst5|inst5|inst9 .operation_mode = "normal";
defparam \inst5|inst5|inst9 .output_mode = "reg_and_comb";
defparam \inst5|inst5|inst9 .register_cascade_mode = "off";
defparam \inst5|inst5|inst9 .sum_lutc_input = "qfbk";
defparam \inst5|inst5|inst9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \inst5|inst6|inst11 (
// Equation(s):
// \inst5|inst|inst8|inst5~0  = \rst~combout  $ (\inst5|inst5|inst11~regout  $ (W9_inst11 $ (\inst5|inst|inst7|inst6~0 )))

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\inst5|inst5|inst11~regout ),
	.datac(\inst10|inst13|inst10~4_combout ),
	.datad(\inst5|inst|inst7|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst6|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst8|inst5~0 ),
	.regout(\inst5|inst6|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst11 .lut_mask = "6996";
defparam \inst5|inst6|inst11 .operation_mode = "normal";
defparam \inst5|inst6|inst11 .output_mode = "comb_only";
defparam \inst5|inst6|inst11 .register_cascade_mode = "off";
defparam \inst5|inst6|inst11 .sum_lutc_input = "qfbk";
defparam \inst5|inst6|inst11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell \inst9[7]~0 (
// Equation(s):
// \inst9[7]~0_combout  = (\inst2|inst15~7  & (((\inst2|inst46~1_combout  & \inst3|inst10~0 )) # (!\inst5|inst|inst8|inst5~0 ))) # (!\inst2|inst15~7  & (\inst2|inst46~1_combout  & (\inst3|inst10~0 )))

	.clk(gnd),
	.dataa(\inst2|inst15~7 ),
	.datab(\inst2|inst46~1_combout ),
	.datac(\inst3|inst10~0 ),
	.datad(\inst5|inst|inst8|inst5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9[7]~0 .lut_mask = "c0ea";
defparam \inst9[7]~0 .operation_mode = "normal";
defparam \inst9[7]~0 .output_mode = "comb_only";
defparam \inst9[7]~0 .register_cascade_mode = "off";
defparam \inst9[7]~0 .sum_lutc_input = "datac";
defparam \inst9[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \inst10|inst6|inst11 (
// Equation(s):
// \inst10|inst13|inst10~2  = (\inst1|inst4|inst~regout  & (((W7_inst11) # (!\inst1|inst4|inst1~regout )))) # (!\inst1|inst4|inst~regout  & (\inst10|inst7|inst11~regout  & ((!\inst1|inst4|inst1~regout ))))
// \inst10|inst6|inst11~regout  = DFFEAS(\inst10|inst13|inst10~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~6_combout , inst9[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst4|inst~regout ),
	.datab(\inst10|inst7|inst11~regout ),
	.datac(inst9[7]),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst10~2 ),
	.regout(\inst10|inst6|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst6|inst11 .lut_mask = "a0ee";
defparam \inst10|inst6|inst11 .operation_mode = "normal";
defparam \inst10|inst6|inst11 .output_mode = "reg_and_comb";
defparam \inst10|inst6|inst11 .register_cascade_mode = "off";
defparam \inst10|inst6|inst11 .sum_lutc_input = "qfbk";
defparam \inst10|inst6|inst11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \inst10|inst4|inst11 (
// Equation(s):
// \inst10|inst13|inst10~3  = (\inst10|inst13|inst10~2  & (((W5_inst11) # (!\inst8|inst|inst7~combout )))) # (!\inst10|inst13|inst10~2  & (\inst10|inst5|inst11~regout  & ((\inst8|inst|inst7~combout ))))
// \inst10|inst4|inst11~regout  = DFFEAS(\inst10|inst13|inst10~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~7_combout , inst9[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst5|inst11~regout ),
	.datab(\inst10|inst13|inst10~2 ),
	.datac(inst9[7]),
	.datad(\inst8|inst|inst7~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst10~3 ),
	.regout(\inst10|inst4|inst11~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst4|inst11 .lut_mask = "e2cc";
defparam \inst10|inst4|inst11 .operation_mode = "normal";
defparam \inst10|inst4|inst11 .output_mode = "reg_and_comb";
defparam \inst10|inst4|inst11 .register_cascade_mode = "off";
defparam \inst10|inst4|inst11 .sum_lutc_input = "qfbk";
defparam \inst10|inst4|inst11 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \inst10|inst13|inst10~4 (
// Equation(s):
// \inst10|inst13|inst10~4_combout  = (\inst8|inst|inst11~combout  & (((\inst10|inst13|inst10~1 )))) # (!\inst8|inst|inst11~combout  & (\inst10|inst13|inst10~3 ))

	.clk(gnd),
	.dataa(\inst10|inst13|inst10~3 ),
	.datab(\inst8|inst|inst11~combout ),
	.datac(vcc),
	.datad(\inst10|inst13|inst10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst10~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst10~4 .lut_mask = "ee22";
defparam \inst10|inst13|inst10~4 .operation_mode = "normal";
defparam \inst10|inst13|inst10~4 .output_mode = "comb_only";
defparam \inst10|inst13|inst10~4 .register_cascade_mode = "off";
defparam \inst10|inst13|inst10~4 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst10~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \inst5|inst6|inst10|inst2~4 (
// Equation(s):
// \inst5|inst6|inst10|inst2~4_combout  = (\inst10|inst13|inst21~4_combout ) # ((\inst10|inst13|inst19~4_combout ) # ((\inst10|inst13|inst20~4_combout ) # (\inst10|inst13|inst10~4_combout )))

	.clk(gnd),
	.dataa(\inst10|inst13|inst21~4_combout ),
	.datab(\inst10|inst13|inst19~4_combout ),
	.datac(\inst10|inst13|inst20~4_combout ),
	.datad(\inst10|inst13|inst10~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst6|inst10|inst2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst10|inst2~4 .lut_mask = "fffe";
defparam \inst5|inst6|inst10|inst2~4 .operation_mode = "normal";
defparam \inst5|inst6|inst10|inst2~4 .output_mode = "comb_only";
defparam \inst5|inst6|inst10|inst2~4 .register_cascade_mode = "off";
defparam \inst5|inst6|inst10|inst2~4 .sum_lutc_input = "datac";
defparam \inst5|inst6|inst10|inst2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \inst10|inst5|inst (
// Equation(s):
// \inst10|inst13|inst25~3  = (\inst8|inst|inst7~combout  & ((\inst10|inst13|inst25~2_combout  & (\inst10|inst4|inst~regout )) # (!\inst10|inst13|inst25~2_combout  & ((W6_inst))))) # (!\inst8|inst|inst7~combout  & (((\inst10|inst13|inst25~2_combout ))))
// \inst10|inst5|inst~regout  = DFFEAS(\inst10|inst13|inst25~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~4_combout , inst9[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst4|inst~regout ),
	.datab(\inst8|inst|inst7~combout ),
	.datac(inst9[0]),
	.datad(\inst10|inst13|inst25~2_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst25~3 ),
	.regout(\inst10|inst5|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst5|inst .lut_mask = "bbc0";
defparam \inst10|inst5|inst .operation_mode = "normal";
defparam \inst10|inst5|inst .output_mode = "reg_and_comb";
defparam \inst10|inst5|inst .register_cascade_mode = "off";
defparam \inst10|inst5|inst .sum_lutc_input = "qfbk";
defparam \inst10|inst5|inst .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \inst10|inst7|inst (
// Equation(s):
// \inst10|inst10|inst25~2  = (\inst1|inst3|inst1~regout  & (\inst10|inst5|inst~regout  & ((!\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W8_inst) # (\inst1|inst3|inst~regout ))))
// \inst10|inst7|inst~regout  = DFFEAS(\inst10|inst10|inst25~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~5_combout , inst9[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst5|inst~regout ),
	.datac(inst9[0]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst25~2 ),
	.regout(\inst10|inst7|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst7|inst .lut_mask = "55d8";
defparam \inst10|inst7|inst .operation_mode = "normal";
defparam \inst10|inst7|inst .output_mode = "reg_and_comb";
defparam \inst10|inst7|inst .register_cascade_mode = "off";
defparam \inst10|inst7|inst .sum_lutc_input = "qfbk";
defparam \inst10|inst7|inst .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \inst10|inst6|inst (
// Equation(s):
// \inst10|inst10|inst25~3  = (\inst1|inst3|inst~regout  & ((\inst10|inst10|inst25~2  & (\inst10|inst4|inst~regout )) # (!\inst10|inst10|inst25~2  & ((W7_inst))))) # (!\inst1|inst3|inst~regout  & (((\inst10|inst10|inst25~2 ))))
// \inst10|inst6|inst~regout  = DFFEAS(\inst10|inst10|inst25~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~6_combout , inst9[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst4|inst~regout ),
	.datab(\inst1|inst3|inst~regout ),
	.datac(inst9[0]),
	.datad(\inst10|inst10|inst25~2 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst25~3 ),
	.regout(\inst10|inst6|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst6|inst .lut_mask = "bbc0";
defparam \inst10|inst6|inst .operation_mode = "normal";
defparam \inst10|inst6|inst .output_mode = "reg_and_comb";
defparam \inst10|inst6|inst .register_cascade_mode = "off";
defparam \inst10|inst6|inst .sum_lutc_input = "qfbk";
defparam \inst10|inst6|inst .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \inst10|inst13|inst25~2 (
// Equation(s):
// \inst10|inst13|inst25~2_combout  = (\inst1|inst4|inst1~regout  & (((\inst10|inst6|inst~regout  & \inst1|inst4|inst~regout )))) # (!\inst1|inst4|inst1~regout  & ((\inst10|inst7|inst~regout ) # ((\inst1|inst4|inst~regout ))))

	.clk(gnd),
	.dataa(\inst1|inst4|inst1~regout ),
	.datab(\inst10|inst7|inst~regout ),
	.datac(\inst10|inst6|inst~regout ),
	.datad(\inst1|inst4|inst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst25~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst25~2 .lut_mask = "f544";
defparam \inst10|inst13|inst25~2 .operation_mode = "normal";
defparam \inst10|inst13|inst25~2 .output_mode = "comb_only";
defparam \inst10|inst13|inst25~2 .register_cascade_mode = "off";
defparam \inst10|inst13|inst25~2 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst25~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \inst5|inst6|inst10|inst2~6 (
// Equation(s):
// \inst5|inst6|inst10|inst2~6_combout  = (\inst10|inst13|inst24~4_combout ) # ((\inst8|inst|inst11~combout  & (\inst10|inst13|inst25~1 )) # (!\inst8|inst|inst11~combout  & ((\inst10|inst13|inst25~3 ))))

	.clk(gnd),
	.dataa(\inst8|inst|inst11~combout ),
	.datab(\inst10|inst13|inst25~1 ),
	.datac(\inst10|inst13|inst24~4_combout ),
	.datad(\inst10|inst13|inst25~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst6|inst10|inst2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst10|inst2~6 .lut_mask = "fdf8";
defparam \inst5|inst6|inst10|inst2~6 .operation_mode = "normal";
defparam \inst5|inst6|inst10|inst2~6 .output_mode = "comb_only";
defparam \inst5|inst6|inst10|inst2~6 .register_cascade_mode = "off";
defparam \inst5|inst6|inst10|inst2~6 .sum_lutc_input = "datac";
defparam \inst5|inst6|inst10|inst2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \inst5|inst6|inst10|inst2~5 (
// Equation(s):
// \inst5|inst6|inst10|inst2~5_combout  = (\inst10|inst13|inst22~4 ) # ((\inst10|inst13|inst23~4 ) # ((\inst5|inst6|inst10|inst2~4_combout ) # (\inst5|inst6|inst10|inst2~6_combout )))

	.clk(gnd),
	.dataa(\inst10|inst13|inst22~4 ),
	.datab(\inst10|inst13|inst23~4 ),
	.datac(\inst5|inst6|inst10|inst2~4_combout ),
	.datad(\inst5|inst6|inst10|inst2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst6|inst10|inst2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst10|inst2~5 .lut_mask = "fffe";
defparam \inst5|inst6|inst10|inst2~5 .operation_mode = "normal";
defparam \inst5|inst6|inst10|inst2~5 .output_mode = "comb_only";
defparam \inst5|inst6|inst10|inst2~5 .register_cascade_mode = "off";
defparam \inst5|inst6|inst10|inst2~5 .sum_lutc_input = "datac";
defparam \inst5|inst6|inst10|inst2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \inst5|inst6|inst2 (
// Equation(s):
// \inst10|inst13|inst23~4  = ((\inst8|inst|inst11~combout  & ((\inst10|inst13|inst23~1 ))) # (!\inst8|inst|inst11~combout  & (\inst10|inst13|inst23~3 )))
// \inst5|inst6|inst2~regout  = DFFEAS(\inst10|inst13|inst23~4 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst6|inst10|inst2~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|inst|inst11~combout ),
	.datac(\inst10|inst13|inst23~3 ),
	.datad(\inst10|inst13|inst23~1 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst6|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst23~4 ),
	.regout(\inst5|inst6|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst2 .lut_mask = "fc30";
defparam \inst5|inst6|inst2 .operation_mode = "normal";
defparam \inst5|inst6|inst2 .output_mode = "reg_and_comb";
defparam \inst5|inst6|inst2 .register_cascade_mode = "off";
defparam \inst5|inst6|inst2 .sum_lutc_input = "datac";
defparam \inst5|inst6|inst2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxv_lcell \inst13|inst|inst3|inst5~0 (
// Equation(s):
// \inst13|inst|inst3|inst5~0_combout  = \rst~combout  $ (((\inst10|inst13|inst23~4  $ (\inst13|inst|inst2|inst6~0_combout ))))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\inst10|inst13|inst23~4 ),
	.datad(\inst13|inst|inst2|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst3|inst5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst3|inst5~0 .lut_mask = "a55a";
defparam \inst13|inst|inst3|inst5~0 .operation_mode = "normal";
defparam \inst13|inst|inst3|inst5~0 .output_mode = "comb_only";
defparam \inst13|inst|inst3|inst5~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst3|inst5~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst3|inst5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxv_lcell \inst9[2]~7 (
// Equation(s):
// \inst9[2]~7_combout  = (\inst3|inst23~0_combout  & ((\inst2|inst46~1_combout ) # ((\inst2|inst31~4_combout  & !\inst13|inst|inst3|inst5~0_combout )))) # (!\inst3|inst23~0_combout  & (\inst2|inst31~4_combout  & ((\inst13|inst|inst3|inst5~0_combout ))))

	.clk(gnd),
	.dataa(\inst3|inst23~0_combout ),
	.datab(\inst2|inst31~4_combout ),
	.datac(\inst2|inst46~1_combout ),
	.datad(\inst13|inst|inst3|inst5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9[2]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9[2]~7 .lut_mask = "e4a8";
defparam \inst9[2]~7 .operation_mode = "normal";
defparam \inst9[2]~7 .output_mode = "comb_only";
defparam \inst9[2]~7 .register_cascade_mode = "off";
defparam \inst9[2]~7 .sum_lutc_input = "datac";
defparam \inst9[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \inst10|inst4|inst2 (
// Equation(s):
// inst9[2] = ((\inst9[2]~7_combout ) # ((\inst2|inst15~7  & !\inst5|inst|inst3|inst5~0_combout )))
// \inst10|inst4|inst2~regout  = DFFEAS(inst9[2], GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|inst15~7 ),
	.datac(\inst5|inst|inst3|inst5~0_combout ),
	.datad(\inst9[2]~7_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(inst9[2]),
	.regout(\inst10|inst4|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst4|inst2 .lut_mask = "ff0c";
defparam \inst10|inst4|inst2 .operation_mode = "normal";
defparam \inst10|inst4|inst2 .output_mode = "reg_and_comb";
defparam \inst10|inst4|inst2 .register_cascade_mode = "off";
defparam \inst10|inst4|inst2 .sum_lutc_input = "datac";
defparam \inst10|inst4|inst2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \inst10|inst5|inst2 (
// Equation(s):
// \inst10|inst13|inst23~3  = (\inst10|inst13|inst23~2_combout  & ((\inst10|inst4|inst2~regout ) # ((!\inst8|inst|inst7~combout )))) # (!\inst10|inst13|inst23~2_combout  & (((W6_inst2 & \inst8|inst|inst7~combout ))))
// \inst10|inst5|inst2~regout  = DFFEAS(\inst10|inst13|inst23~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~4_combout , inst9[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst4|inst2~regout ),
	.datab(\inst10|inst13|inst23~2_combout ),
	.datac(inst9[2]),
	.datad(\inst8|inst|inst7~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst23~3 ),
	.regout(\inst10|inst5|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst5|inst2 .lut_mask = "b8cc";
defparam \inst10|inst5|inst2 .operation_mode = "normal";
defparam \inst10|inst5|inst2 .output_mode = "reg_and_comb";
defparam \inst10|inst5|inst2 .register_cascade_mode = "off";
defparam \inst10|inst5|inst2 .sum_lutc_input = "qfbk";
defparam \inst10|inst5|inst2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \inst10|inst7|inst2 (
// Equation(s):
// \inst10|inst10|inst23~2  = (\inst1|inst3|inst1~regout  & (\inst10|inst5|inst2~regout  & ((!\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W8_inst2) # (\inst1|inst3|inst~regout ))))
// \inst10|inst7|inst2~regout  = DFFEAS(\inst10|inst10|inst23~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~5_combout , inst9[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst5|inst2~regout ),
	.datac(inst9[2]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst23~2 ),
	.regout(\inst10|inst7|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst7|inst2 .lut_mask = "55d8";
defparam \inst10|inst7|inst2 .operation_mode = "normal";
defparam \inst10|inst7|inst2 .output_mode = "reg_and_comb";
defparam \inst10|inst7|inst2 .register_cascade_mode = "off";
defparam \inst10|inst7|inst2 .sum_lutc_input = "qfbk";
defparam \inst10|inst7|inst2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxv_lcell \inst10|inst6|inst2 (
// Equation(s):
// \inst10|inst10|inst23~3  = (\inst1|inst3|inst~regout  & ((\inst10|inst10|inst23~2  & (\inst10|inst4|inst2~regout )) # (!\inst10|inst10|inst23~2  & ((W7_inst2))))) # (!\inst1|inst3|inst~regout  & (((\inst10|inst10|inst23~2 ))))
// \inst10|inst6|inst2~regout  = DFFEAS(\inst10|inst10|inst23~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~6_combout , inst9[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst~regout ),
	.datab(\inst10|inst4|inst2~regout ),
	.datac(inst9[2]),
	.datad(\inst10|inst10|inst23~2 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst23~3 ),
	.regout(\inst10|inst6|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst6|inst2 .lut_mask = "dda0";
defparam \inst10|inst6|inst2 .operation_mode = "normal";
defparam \inst10|inst6|inst2 .output_mode = "reg_and_comb";
defparam \inst10|inst6|inst2 .register_cascade_mode = "off";
defparam \inst10|inst6|inst2 .sum_lutc_input = "qfbk";
defparam \inst10|inst6|inst2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \inst10|inst13|inst23~2 (
// Equation(s):
// \inst10|inst13|inst23~2_combout  = (\inst1|inst4|inst~regout  & (((\inst10|inst6|inst2~regout ) # (!\inst1|inst4|inst1~regout )))) # (!\inst1|inst4|inst~regout  & (\inst10|inst7|inst2~regout  & ((!\inst1|inst4|inst1~regout ))))

	.clk(gnd),
	.dataa(\inst10|inst7|inst2~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(\inst10|inst6|inst2~regout ),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst23~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst23~2 .lut_mask = "c0ee";
defparam \inst10|inst13|inst23~2 .operation_mode = "normal";
defparam \inst10|inst13|inst23~2 .output_mode = "comb_only";
defparam \inst10|inst13|inst23~2 .register_cascade_mode = "off";
defparam \inst10|inst13|inst23~2 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst23~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \inst5|inst6|inst (
// Equation(s):
// \inst5|inst|123|inst6~0  = ((\inst5|inst5|inst~regout  & ((W9_inst))) # (!\inst5|inst5|inst~regout  & (!\rst~combout )))
// \inst5|inst6|inst~regout  = DFFEAS(\inst5|inst|123|inst6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst6|inst10|inst2~5_combout , \inst10|inst13|inst25~4_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\inst10|inst13|inst25~4_combout ),
	.datad(\inst5|inst5|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst6|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|123|inst6~0 ),
	.regout(\inst5|inst6|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst .lut_mask = "f033";
defparam \inst5|inst6|inst .operation_mode = "normal";
defparam \inst5|inst6|inst .output_mode = "reg_and_comb";
defparam \inst5|inst6|inst .register_cascade_mode = "off";
defparam \inst5|inst6|inst .sum_lutc_input = "qfbk";
defparam \inst5|inst6|inst .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \inst5|inst5|inst1 (
// Equation(s):
// \inst5|inst|inst2|inst6~0  = (\inst5|inst6|inst1~regout  & ((\inst5|inst|123|inst6~0 ) # (\rst~combout  $ (!W10_inst1)))) # (!\inst5|inst6|inst1~regout  & (\inst5|inst|123|inst6~0  & (\rst~combout  $ (!W10_inst1))))
// \inst5|inst5|inst1~regout  = DFFEAS(\inst5|inst|inst2|inst6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst5|inst10|inst2~5_combout , \inst3|inst24~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|inst6|inst1~regout ),
	.datab(\rst~combout ),
	.datac(\inst3|inst24~0_combout ),
	.datad(\inst5|inst|123|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst5|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst2|inst6~0 ),
	.regout(\inst5|inst5|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst1 .lut_mask = "eb82";
defparam \inst5|inst5|inst1 .operation_mode = "normal";
defparam \inst5|inst5|inst1 .output_mode = "reg_and_comb";
defparam \inst5|inst5|inst1 .register_cascade_mode = "off";
defparam \inst5|inst5|inst1 .sum_lutc_input = "qfbk";
defparam \inst5|inst5|inst1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \inst5|inst6|inst1 (
// Equation(s):
// \inst5|inst|inst2|inst5  = \inst5|inst|123|inst6~0  $ (\inst5|inst5|inst1~regout  $ (W9_inst1 $ (\rst~combout )))
// \inst5|inst6|inst1~regout  = DFFEAS(\inst5|inst|inst2|inst5 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst6|inst10|inst2~5_combout , \inst10|inst13|inst24~4_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|inst|123|inst6~0 ),
	.datab(\inst5|inst5|inst1~regout ),
	.datac(\inst10|inst13|inst24~4_combout ),
	.datad(\rst~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst6|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst2|inst5 ),
	.regout(\inst5|inst6|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst1 .lut_mask = "6996";
defparam \inst5|inst6|inst1 .operation_mode = "normal";
defparam \inst5|inst6|inst1 .output_mode = "reg_and_comb";
defparam \inst5|inst6|inst1 .register_cascade_mode = "off";
defparam \inst5|inst6|inst1 .sum_lutc_input = "qfbk";
defparam \inst5|inst6|inst1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \inst5|inst5|inst2 (
// Equation(s):
// \inst5|inst|inst3|inst6~0  = (\inst5|inst6|inst2~regout  & ((\inst5|inst|inst2|inst6~0 ) # (\rst~combout  $ (!W10_inst2)))) # (!\inst5|inst6|inst2~regout  & (\inst5|inst|inst2|inst6~0  & (\rst~combout  $ (!W10_inst2))))
// \inst5|inst5|inst2~regout  = DFFEAS(\inst5|inst|inst3|inst6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst5|inst10|inst2~5_combout , \inst3|inst23~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|inst6|inst2~regout ),
	.datab(\rst~combout ),
	.datac(\inst3|inst23~0_combout ),
	.datad(\inst5|inst|inst2|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst5|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst3|inst6~0 ),
	.regout(\inst5|inst5|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst2 .lut_mask = "eb82";
defparam \inst5|inst5|inst2 .operation_mode = "normal";
defparam \inst5|inst5|inst2 .output_mode = "reg_and_comb";
defparam \inst5|inst5|inst2 .register_cascade_mode = "off";
defparam \inst5|inst5|inst2 .sum_lutc_input = "qfbk";
defparam \inst5|inst5|inst2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxv_lcell \inst5|inst|inst3|inst5~0 (
// Equation(s):
// \inst5|inst|inst3|inst5~0_combout  = \inst5|inst5|inst2~regout  $ (\rst~combout  $ (\inst5|inst6|inst2~regout  $ (\inst5|inst|inst2|inst6~0 )))

	.clk(gnd),
	.dataa(\inst5|inst5|inst2~regout ),
	.datab(\rst~combout ),
	.datac(\inst5|inst6|inst2~regout ),
	.datad(\inst5|inst|inst2|inst6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst3|inst5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst|inst3|inst5~0 .lut_mask = "6996";
defparam \inst5|inst|inst3|inst5~0 .operation_mode = "normal";
defparam \inst5|inst|inst3|inst5~0 .output_mode = "comb_only";
defparam \inst5|inst|inst3|inst5~0 .register_cascade_mode = "off";
defparam \inst5|inst|inst3|inst5~0 .sum_lutc_input = "datac";
defparam \inst5|inst|inst3|inst5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \inst10|inst1|inst2 (
// Equation(s):
// \inst10|inst10|inst23~1  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst23~0  & (\inst10|inst|inst2~regout )) # (!\inst10|inst10|inst23~0  & ((W2_inst2))))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst23~0 ))))
// \inst10|inst1|inst2~regout  = DFFEAS(\inst10|inst10|inst23~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~0_combout , inst9[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst|inst2~regout ),
	.datab(\inst6|inst|inst7~combout ),
	.datac(inst9[2]),
	.datad(\inst10|inst10|inst23~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst23~1 ),
	.regout(\inst10|inst1|inst2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst1|inst2 .lut_mask = "bbc0";
defparam \inst10|inst1|inst2 .operation_mode = "normal";
defparam \inst10|inst1|inst2 .output_mode = "reg_and_comb";
defparam \inst10|inst1|inst2 .register_cascade_mode = "off";
defparam \inst10|inst1|inst2 .sum_lutc_input = "qfbk";
defparam \inst10|inst1|inst2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \inst10|inst10|inst23~4 (
// Equation(s):
// \inst10|inst10|inst23~4_combout  = ((\inst6|inst|inst11~combout  & (\inst10|inst10|inst23~1 )) # (!\inst6|inst|inst11~combout  & ((\inst10|inst10|inst23~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst6|inst|inst11~combout ),
	.datac(\inst10|inst10|inst23~1 ),
	.datad(\inst10|inst10|inst23~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst23~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst10|inst23~4 .lut_mask = "f3c0";
defparam \inst10|inst10|inst23~4 .operation_mode = "normal";
defparam \inst10|inst10|inst23~4 .output_mode = "comb_only";
defparam \inst10|inst10|inst23~4 .register_cascade_mode = "off";
defparam \inst10|inst10|inst23~4 .sum_lutc_input = "datac";
defparam \inst10|inst10|inst23~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \inst3|inst23~0 (
// Equation(s):
// \inst3|inst23~0_combout  = ((\inst7|inst55~0_combout  & ((\inst10|inst10|inst23~4_combout ))) # (!\inst7|inst55~0_combout  & (\inst1|inst3|inst2~regout )))

	.clk(gnd),
	.dataa(\inst1|inst3|inst2~regout ),
	.datab(vcc),
	.datac(\inst7|inst55~0_combout ),
	.datad(\inst10|inst10|inst23~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|inst23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|inst23~0 .lut_mask = "fa0a";
defparam \inst3|inst23~0 .operation_mode = "normal";
defparam \inst3|inst23~0 .output_mode = "comb_only";
defparam \inst3|inst23~0 .register_cascade_mode = "off";
defparam \inst3|inst23~0 .sum_lutc_input = "datac";
defparam \inst3|inst23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxv_lcell \inst5|inst5|inst10|inst2~6 (
// Equation(s):
// \inst5|inst5|inst10|inst2~6_combout  = (\inst3|inst23~0_combout ) # ((\inst7|inst55~0_combout  & ((\inst10|inst10|inst22~4_combout ))) # (!\inst7|inst55~0_combout  & (\inst1|inst3|inst3~regout )))

	.clk(gnd),
	.dataa(\inst7|inst55~0_combout ),
	.datab(\inst1|inst3|inst3~regout ),
	.datac(\inst3|inst23~0_combout ),
	.datad(\inst10|inst10|inst22~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst5|inst10|inst2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst10|inst2~6 .lut_mask = "fef4";
defparam \inst5|inst5|inst10|inst2~6 .operation_mode = "normal";
defparam \inst5|inst5|inst10|inst2~6 .output_mode = "comb_only";
defparam \inst5|inst5|inst10|inst2~6 .register_cascade_mode = "off";
defparam \inst5|inst5|inst10|inst2~6 .sum_lutc_input = "datac";
defparam \inst5|inst5|inst10|inst2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \inst5|inst5|inst10|inst2~4 (
// Equation(s):
// \inst5|inst5|inst10|inst2~4_combout  = (\inst3|inst10~0 ) # ((\inst3|inst20~0_combout ) # ((\inst3|inst19~0_combout ) # (\inst3|inst21~0_combout )))

	.clk(gnd),
	.dataa(\inst3|inst10~0 ),
	.datab(\inst3|inst20~0_combout ),
	.datac(\inst3|inst19~0_combout ),
	.datad(\inst3|inst21~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst5|inst10|inst2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst10|inst2~4 .lut_mask = "fffe";
defparam \inst5|inst5|inst10|inst2~4 .operation_mode = "normal";
defparam \inst5|inst5|inst10|inst2~4 .output_mode = "comb_only";
defparam \inst5|inst5|inst10|inst2~4 .register_cascade_mode = "off";
defparam \inst5|inst5|inst10|inst2~4 .sum_lutc_input = "datac";
defparam \inst5|inst5|inst10|inst2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \inst5|inst5|inst10|inst2~5 (
// Equation(s):
// \inst5|inst5|inst10|inst2~5_combout  = (\inst5|inst5|inst10|inst2~6_combout ) # ((\inst3|inst24~0_combout ) # ((\inst3|inst25~0 ) # (\inst5|inst5|inst10|inst2~4_combout )))

	.clk(gnd),
	.dataa(\inst5|inst5|inst10|inst2~6_combout ),
	.datab(\inst3|inst24~0_combout ),
	.datac(\inst3|inst25~0 ),
	.datad(\inst5|inst5|inst10|inst2~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst5|inst10|inst2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst10|inst2~5 .lut_mask = "fffe";
defparam \inst5|inst5|inst10|inst2~5 .operation_mode = "normal";
defparam \inst5|inst5|inst10|inst2~5 .output_mode = "comb_only";
defparam \inst5|inst5|inst10|inst2~5 .register_cascade_mode = "off";
defparam \inst5|inst5|inst10|inst2~5 .sum_lutc_input = "datac";
defparam \inst5|inst5|inst10|inst2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \inst5|inst5|inst (
// Equation(s):
// \inst3|inst25~0  = ((\inst7|inst55~0_combout  & ((\inst10|inst10|inst25~4_combout ))) # (!\inst7|inst55~0_combout  & (\inst1|inst3|inst~regout )))
// \inst5|inst5|inst~regout  = DFFEAS(\inst3|inst25~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst5|inst10|inst2~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst1|inst3|inst~regout ),
	.datac(\inst7|inst55~0_combout ),
	.datad(\inst10|inst10|inst25~4_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst5|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|inst25~0 ),
	.regout(\inst5|inst5|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst .lut_mask = "fc0c";
defparam \inst5|inst5|inst .operation_mode = "normal";
defparam \inst5|inst5|inst .output_mode = "reg_and_comb";
defparam \inst5|inst5|inst .register_cascade_mode = "off";
defparam \inst5|inst5|inst .sum_lutc_input = "datac";
defparam \inst5|inst5|inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \inst9[0]~1 (
// Equation(s):
// \inst9[0]~1_combout  = (\inst3|inst25~0  & ((\inst2|inst46~1_combout ) # ((\inst2|inst31~4_combout  & !\inst10|inst13|inst25~4_combout )))) # (!\inst3|inst25~0  & (((\inst2|inst31~4_combout  & \inst10|inst13|inst25~4_combout ))))

	.clk(gnd),
	.dataa(\inst3|inst25~0 ),
	.datab(\inst2|inst46~1_combout ),
	.datac(\inst2|inst31~4_combout ),
	.datad(\inst10|inst13|inst25~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9[0]~1 .lut_mask = "d8a8";
defparam \inst9[0]~1 .operation_mode = "normal";
defparam \inst9[0]~1 .output_mode = "comb_only";
defparam \inst9[0]~1 .register_cascade_mode = "off";
defparam \inst9[0]~1 .sum_lutc_input = "datac";
defparam \inst9[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \inst10|inst4|inst (
// Equation(s):
// inst9[0] = (\inst9[0]~1_combout ) # ((\inst2|inst15~7  & (\inst5|inst6|inst~regout  $ (\inst5|inst5|inst~regout ))))
// \inst10|inst4|inst~regout  = DFFEAS(inst9[0], GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst5|inst6|inst~regout ),
	.datab(\inst5|inst5|inst~regout ),
	.datac(\inst9[0]~1_combout ),
	.datad(\inst2|inst15~7 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(inst9[0]),
	.regout(\inst10|inst4|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst4|inst .lut_mask = "f6f0";
defparam \inst10|inst4|inst .operation_mode = "normal";
defparam \inst10|inst4|inst .output_mode = "reg_and_comb";
defparam \inst10|inst4|inst .register_cascade_mode = "off";
defparam \inst10|inst4|inst .sum_lutc_input = "datac";
defparam \inst10|inst4|inst .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \inst10|inst10|inst25~4 (
// Equation(s):
// \inst10|inst10|inst25~4_combout  = ((\inst6|inst|inst11~combout  & (\inst10|inst10|inst25~1 )) # (!\inst6|inst|inst11~combout  & ((\inst10|inst10|inst25~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst6|inst|inst11~combout ),
	.datac(\inst10|inst10|inst25~1 ),
	.datad(\inst10|inst10|inst25~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst25~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst10|inst25~4 .lut_mask = "f3c0";
defparam \inst10|inst10|inst25~4 .operation_mode = "normal";
defparam \inst10|inst10|inst25~4 .output_mode = "comb_only";
defparam \inst10|inst10|inst25~4 .register_cascade_mode = "off";
defparam \inst10|inst10|inst25~4 .sum_lutc_input = "datac";
defparam \inst10|inst10|inst25~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \inst10|inst|inst (
// Equation(s):
// \inst10|inst13|inst25~1  = (\inst8|inst|inst7~combout  & ((\inst10|inst13|inst25~0  & ((W1_inst))) # (!\inst10|inst13|inst25~0  & (\inst10|inst1|inst~regout )))) # (!\inst8|inst|inst7~combout  & (((\inst10|inst13|inst25~0 ))))
// \inst10|inst|inst~regout  = DFFEAS(\inst10|inst13|inst25~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~3_combout , inst9[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst8|inst|inst7~combout ),
	.datab(\inst10|inst1|inst~regout ),
	.datac(inst9[0]),
	.datad(\inst10|inst13|inst25~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst25~1 ),
	.regout(\inst10|inst|inst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst|inst .lut_mask = "f588";
defparam \inst10|inst|inst .operation_mode = "normal";
defparam \inst10|inst|inst .output_mode = "reg_and_comb";
defparam \inst10|inst|inst .register_cascade_mode = "off";
defparam \inst10|inst|inst .sum_lutc_input = "qfbk";
defparam \inst10|inst|inst .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \inst10|inst13|inst25~4 (
// Equation(s):
// \inst10|inst13|inst25~4_combout  = (\inst8|inst|inst11~combout  & (\inst10|inst13|inst25~1 )) # (!\inst8|inst|inst11~combout  & (((\inst10|inst13|inst25~3 ))))

	.clk(gnd),
	.dataa(\inst10|inst13|inst25~1 ),
	.datab(\inst8|inst|inst11~combout ),
	.datac(vcc),
	.datad(\inst10|inst13|inst25~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst25~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst25~4 .lut_mask = "bb88";
defparam \inst10|inst13|inst25~4 .operation_mode = "normal";
defparam \inst10|inst13|inst25~4 .output_mode = "comb_only";
defparam \inst10|inst13|inst25~4 .register_cascade_mode = "off";
defparam \inst10|inst13|inst25~4 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst25~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \inst13|inst|123|inst6~0 (
// Equation(s):
// \inst13|inst|123|inst6~0_combout  = ((\inst3|inst25~0  & ((\inst10|inst13|inst25~4_combout ))) # (!\inst3|inst25~0  & (\rst~combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(vcc),
	.datac(\inst10|inst13|inst25~4_combout ),
	.datad(\inst3|inst25~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|123|inst6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|123|inst6~0 .lut_mask = "f0aa";
defparam \inst13|inst|123|inst6~0 .operation_mode = "normal";
defparam \inst13|inst|123|inst6~0 .output_mode = "comb_only";
defparam \inst13|inst|123|inst6~0 .register_cascade_mode = "off";
defparam \inst13|inst|123|inst6~0 .sum_lutc_input = "datac";
defparam \inst13|inst|123|inst6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxv_lcell \inst13|inst|inst2|inst5 (
// Equation(s):
// \inst13|inst|inst2|inst5~combout  = \rst~combout  $ (\inst3|inst24~0_combout  $ (\inst10|inst13|inst24~4_combout  $ (\inst13|inst|123|inst6~0_combout )))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\inst3|inst24~0_combout ),
	.datac(\inst10|inst13|inst24~4_combout ),
	.datad(\inst13|inst|123|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst2|inst5~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst2|inst5 .lut_mask = "6996";
defparam \inst13|inst|inst2|inst5 .operation_mode = "normal";
defparam \inst13|inst|inst2|inst5 .output_mode = "comb_only";
defparam \inst13|inst|inst2|inst5 .register_cascade_mode = "off";
defparam \inst13|inst|inst2|inst5 .sum_lutc_input = "datac";
defparam \inst13|inst|inst2|inst5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxv_lcell \inst10|inst4|inst1 (
// Equation(s):
// inst9[1] = ((\inst9[1]~2_combout ) # ((\inst2|inst31~4_combout  & \inst13|inst|inst2|inst5~combout )))
// \inst10|inst4|inst1~regout  = DFFEAS(inst9[1], GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|inst31~4_combout ),
	.datac(\inst9[1]~2_combout ),
	.datad(\inst13|inst|inst2|inst5~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(inst9[1]),
	.regout(\inst10|inst4|inst1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst4|inst1 .lut_mask = "fcf0";
defparam \inst10|inst4|inst1 .operation_mode = "normal";
defparam \inst10|inst4|inst1 .output_mode = "reg_and_comb";
defparam \inst10|inst4|inst1 .register_cascade_mode = "off";
defparam \inst10|inst4|inst1 .sum_lutc_input = "datac";
defparam \inst10|inst4|inst1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \inst10|inst10|inst24~4 (
// Equation(s):
// \inst10|inst10|inst24~4_combout  = ((\inst6|inst|inst11~combout  & (\inst10|inst10|inst24~1 )) # (!\inst6|inst|inst11~combout  & ((\inst10|inst10|inst24~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst6|inst|inst11~combout ),
	.datac(\inst10|inst10|inst24~1 ),
	.datad(\inst10|inst10|inst24~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst24~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst10|inst24~4 .lut_mask = "f3c0";
defparam \inst10|inst10|inst24~4 .operation_mode = "normal";
defparam \inst10|inst10|inst24~4 .output_mode = "comb_only";
defparam \inst10|inst10|inst24~4 .register_cascade_mode = "off";
defparam \inst10|inst10|inst24~4 .sum_lutc_input = "datac";
defparam \inst10|inst10|inst24~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \inst3|inst24~0 (
// Equation(s):
// \inst3|inst24~0_combout  = ((\inst7|inst55~0_combout  & ((\inst10|inst10|inst24~4_combout ))) # (!\inst7|inst55~0_combout  & (\inst1|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|inst3|inst1~regout ),
	.datac(\inst7|inst55~0_combout ),
	.datad(\inst10|inst10|inst24~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|inst24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|inst24~0 .lut_mask = "fc0c";
defparam \inst3|inst24~0 .operation_mode = "normal";
defparam \inst3|inst24~0 .output_mode = "comb_only";
defparam \inst3|inst24~0 .register_cascade_mode = "off";
defparam \inst3|inst24~0 .sum_lutc_input = "datac";
defparam \inst3|inst24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \inst9[1]~2 (
// Equation(s):
// \inst9[1]~2_combout  = (\inst3|inst24~0_combout  & ((\inst2|inst46~1_combout ) # ((!\inst5|inst|inst2|inst5  & \inst2|inst15~7 )))) # (!\inst3|inst24~0_combout  & (!\inst5|inst|inst2|inst5  & ((\inst2|inst15~7 ))))

	.clk(gnd),
	.dataa(\inst3|inst24~0_combout ),
	.datab(\inst5|inst|inst2|inst5 ),
	.datac(\inst2|inst46~1_combout ),
	.datad(\inst2|inst15~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9[1]~2 .lut_mask = "b3a0";
defparam \inst9[1]~2 .operation_mode = "normal";
defparam \inst9[1]~2 .output_mode = "comb_only";
defparam \inst9[1]~2 .register_cascade_mode = "off";
defparam \inst9[1]~2 .sum_lutc_input = "datac";
defparam \inst9[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \inst~0 (
// Equation(s):
// \inst~0_combout  = (((inst9[6]) # (inst9[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(inst9[6]),
	.datad(inst9[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst~0 .lut_mask = "fff0";
defparam \inst~0 .operation_mode = "normal";
defparam \inst~0 .output_mode = "comb_only";
defparam \inst~0 .register_cascade_mode = "off";
defparam \inst~0 .sum_lutc_input = "datac";
defparam \inst~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \inst~1 (
// Equation(s):
// \inst~1_combout  = (inst9[2]) # ((inst9[4]) # ((inst9[5]) # (inst9[3])))

	.clk(gnd),
	.dataa(inst9[2]),
	.datab(inst9[4]),
	.datac(inst9[5]),
	.datad(inst9[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst~1 .lut_mask = "fffe";
defparam \inst~1 .operation_mode = "normal";
defparam \inst~1 .output_mode = "comb_only";
defparam \inst~1 .register_cascade_mode = "off";
defparam \inst~1 .sum_lutc_input = "datac";
defparam \inst~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell inst(
// Equation(s):
// \inst~combout  = (inst9[1]) # ((inst9[0]) # ((\inst~0_combout ) # (\inst~1_combout )))

	.clk(gnd),
	.dataa(inst9[1]),
	.datab(inst9[0]),
	.datac(\inst~0_combout ),
	.datad(\inst~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam inst.lut_mask = "fffe";
defparam inst.operation_mode = "normal";
defparam inst.output_mode = "comb_only";
defparam inst.register_cascade_mode = "off";
defparam inst.sum_lutc_input = "datac";
defparam inst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \inst10|inst99|inst32~1 (
// Equation(s):
// \inst10|inst99|inst32~1_combout  = (!\inst1|inst4|inst~regout  & (\inst1|inst4|inst2~regout  & (\inst~combout  & !\inst1|inst4|inst1~regout )))

	.clk(gnd),
	.dataa(\inst1|inst4|inst~regout ),
	.datab(\inst1|inst4|inst2~regout ),
	.datac(\inst~combout ),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst99|inst32~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst99|inst32~1 .lut_mask = "0040";
defparam \inst10|inst99|inst32~1 .operation_mode = "normal";
defparam \inst10|inst99|inst32~1 .output_mode = "comb_only";
defparam \inst10|inst99|inst32~1 .register_cascade_mode = "off";
defparam \inst10|inst99|inst32~1 .sum_lutc_input = "datac";
defparam \inst10|inst99|inst32~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \inst10|inst3|inst3 (
// Equation(s):
// \inst10|inst10|inst22~0  = (\inst1|inst3|inst1~regout  & (\inst10|inst2|inst3~regout  & ((\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W4_inst3) # (\inst1|inst3|inst~regout ))))
// \inst10|inst3|inst3~regout  = DFFEAS(\inst10|inst10|inst22~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~1_combout , inst9[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst2|inst3~regout ),
	.datac(inst9[3]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst22~0 ),
	.regout(\inst10|inst3|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst3|inst3 .lut_mask = "dd50";
defparam \inst10|inst3|inst3 .operation_mode = "normal";
defparam \inst10|inst3|inst3 .output_mode = "reg_and_comb";
defparam \inst10|inst3|inst3 .register_cascade_mode = "off";
defparam \inst10|inst3|inst3 .sum_lutc_input = "qfbk";
defparam \inst10|inst3|inst3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \inst10|inst13|inst22~0 (
// Equation(s):
// \inst10|inst13|inst22~0_combout  = (\inst1|inst4|inst1~regout  & (\inst1|inst4|inst~regout  & ((\inst10|inst2|inst3~regout )))) # (!\inst1|inst4|inst1~regout  & ((\inst1|inst4|inst~regout ) # ((\inst10|inst3|inst3~regout ))))

	.clk(gnd),
	.dataa(\inst1|inst4|inst1~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(\inst10|inst3|inst3~regout ),
	.datad(\inst10|inst2|inst3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst22~0 .lut_mask = "dc54";
defparam \inst10|inst13|inst22~0 .operation_mode = "normal";
defparam \inst10|inst13|inst22~0 .output_mode = "comb_only";
defparam \inst10|inst13|inst22~0 .register_cascade_mode = "off";
defparam \inst10|inst13|inst22~0 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \inst10|inst|inst3 (
// Equation(s):
// \inst10|inst13|inst22~1  = (\inst8|inst|inst7~combout  & ((\inst10|inst13|inst22~0_combout  & ((W1_inst3))) # (!\inst10|inst13|inst22~0_combout  & (\inst10|inst1|inst3~regout )))) # (!\inst8|inst|inst7~combout  & (((\inst10|inst13|inst22~0_combout ))))
// \inst10|inst|inst3~regout  = DFFEAS(\inst10|inst13|inst22~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~3_combout , inst9[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst8|inst|inst7~combout ),
	.datab(\inst10|inst1|inst3~regout ),
	.datac(inst9[3]),
	.datad(\inst10|inst13|inst22~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst22~1 ),
	.regout(\inst10|inst|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst|inst3 .lut_mask = "f588";
defparam \inst10|inst|inst3 .operation_mode = "normal";
defparam \inst10|inst|inst3 .output_mode = "reg_and_comb";
defparam \inst10|inst|inst3 .register_cascade_mode = "off";
defparam \inst10|inst|inst3 .sum_lutc_input = "qfbk";
defparam \inst10|inst|inst3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \inst5|inst6|inst3 (
// Equation(s):
// \inst10|inst13|inst22~4  = ((\inst8|inst|inst11~combout  & ((\inst10|inst13|inst22~1 ))) # (!\inst8|inst|inst11~combout  & (\inst10|inst13|inst22~3 )))
// \inst5|inst6|inst3~regout  = DFFEAS(\inst10|inst13|inst22~4 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst6|inst10|inst2~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst10|inst13|inst22~3 ),
	.datac(\inst10|inst13|inst22~1 ),
	.datad(\inst8|inst|inst11~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst6|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst22~4 ),
	.regout(\inst5|inst6|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst3 .lut_mask = "f0cc";
defparam \inst5|inst6|inst3 .operation_mode = "normal";
defparam \inst5|inst6|inst3 .output_mode = "reg_and_comb";
defparam \inst5|inst6|inst3 .register_cascade_mode = "off";
defparam \inst5|inst6|inst3 .sum_lutc_input = "datac";
defparam \inst5|inst6|inst3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \inst13|inst|inst4|inst5~0 (
// Equation(s):
// \inst13|inst|inst4|inst5~0_combout  = (\rst~combout  $ (\inst10|inst13|inst22~4  $ (\inst13|inst|inst3|inst6~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\inst10|inst13|inst22~4 ),
	.datad(\inst13|inst|inst3|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst4|inst5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst4|inst5~0 .lut_mask = "c33c";
defparam \inst13|inst|inst4|inst5~0 .operation_mode = "normal";
defparam \inst13|inst|inst4|inst5~0 .output_mode = "comb_only";
defparam \inst13|inst|inst4|inst5~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst4|inst5~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst4|inst5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \inst9[3]~6 (
// Equation(s):
// \inst9[3]~6_combout  = (\inst3|inst22~0_combout  & ((\inst2|inst46~1_combout ) # ((\inst2|inst31~4_combout  & !\inst13|inst|inst4|inst5~0_combout )))) # (!\inst3|inst22~0_combout  & (\inst2|inst31~4_combout  & ((\inst13|inst|inst4|inst5~0_combout ))))

	.clk(gnd),
	.dataa(\inst2|inst31~4_combout ),
	.datab(\inst3|inst22~0_combout ),
	.datac(\inst2|inst46~1_combout ),
	.datad(\inst13|inst|inst4|inst5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9[3]~6 .lut_mask = "e2c8";
defparam \inst9[3]~6 .operation_mode = "normal";
defparam \inst9[3]~6 .output_mode = "comb_only";
defparam \inst9[3]~6 .register_cascade_mode = "off";
defparam \inst9[3]~6 .sum_lutc_input = "datac";
defparam \inst9[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \inst10|inst2|inst3 (
// Equation(s):
// inst9[3] = ((\inst9[3]~6_combout ) # ((!\inst5|inst|inst4|inst5~0_combout  & \inst2|inst15~7 )))
// \inst10|inst2|inst3~regout  = DFFEAS(inst9[3], GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst5|inst|inst4|inst5~0_combout ),
	.datac(\inst2|inst15~7 ),
	.datad(\inst9[3]~6_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(inst9[3]),
	.regout(\inst10|inst2|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst2|inst3 .lut_mask = "ff30";
defparam \inst10|inst2|inst3 .operation_mode = "normal";
defparam \inst10|inst2|inst3 .output_mode = "reg_and_comb";
defparam \inst10|inst2|inst3 .register_cascade_mode = "off";
defparam \inst10|inst2|inst3 .sum_lutc_input = "datac";
defparam \inst10|inst2|inst3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \inst10|inst1|inst3 (
// Equation(s):
// \inst10|inst10|inst22~1  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst22~0  & (\inst10|inst|inst3~regout )) # (!\inst10|inst10|inst22~0  & ((W2_inst3))))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst22~0 ))))
// \inst10|inst1|inst3~regout  = DFFEAS(\inst10|inst10|inst22~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~0_combout , inst9[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst|inst3~regout ),
	.datab(\inst6|inst|inst7~combout ),
	.datac(inst9[3]),
	.datad(\inst10|inst10|inst22~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst22~1 ),
	.regout(\inst10|inst1|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst1|inst3 .lut_mask = "bbc0";
defparam \inst10|inst1|inst3 .operation_mode = "normal";
defparam \inst10|inst1|inst3 .output_mode = "reg_and_comb";
defparam \inst10|inst1|inst3 .register_cascade_mode = "off";
defparam \inst10|inst1|inst3 .sum_lutc_input = "qfbk";
defparam \inst10|inst1|inst3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \inst10|inst6|inst3 (
// Equation(s):
// \inst10|inst10|inst22~3  = (\inst1|inst3|inst~regout  & ((\inst10|inst10|inst22~2  & (\inst10|inst4|inst3~regout )) # (!\inst10|inst10|inst22~2  & ((W7_inst3))))) # (!\inst1|inst3|inst~regout  & (((\inst10|inst10|inst22~2 ))))
// \inst10|inst6|inst3~regout  = DFFEAS(\inst10|inst10|inst22~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~6_combout , inst9[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst~regout ),
	.datab(\inst10|inst4|inst3~regout ),
	.datac(inst9[3]),
	.datad(\inst10|inst10|inst22~2 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst22~3 ),
	.regout(\inst10|inst6|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst6|inst3 .lut_mask = "dda0";
defparam \inst10|inst6|inst3 .operation_mode = "normal";
defparam \inst10|inst6|inst3 .output_mode = "reg_and_comb";
defparam \inst10|inst6|inst3 .register_cascade_mode = "off";
defparam \inst10|inst6|inst3 .sum_lutc_input = "qfbk";
defparam \inst10|inst6|inst3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \inst10|inst7|inst3 (
// Equation(s):
// \inst10|inst10|inst22~2  = (\inst1|inst3|inst~regout  & (((!\inst1|inst3|inst1~regout )))) # (!\inst1|inst3|inst~regout  & ((\inst1|inst3|inst1~regout  & (\inst10|inst5|inst3~regout )) # (!\inst1|inst3|inst1~regout  & ((W8_inst3)))))
// \inst10|inst7|inst3~regout  = DFFEAS(\inst10|inst10|inst22~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~5_combout , inst9[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst5|inst3~regout ),
	.datab(\inst1|inst3|inst~regout ),
	.datac(inst9[3]),
	.datad(\inst1|inst3|inst1~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst22~2 ),
	.regout(\inst10|inst7|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst7|inst3 .lut_mask = "22fc";
defparam \inst10|inst7|inst3 .operation_mode = "normal";
defparam \inst10|inst7|inst3 .output_mode = "reg_and_comb";
defparam \inst10|inst7|inst3 .register_cascade_mode = "off";
defparam \inst10|inst7|inst3 .sum_lutc_input = "qfbk";
defparam \inst10|inst7|inst3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \inst10|inst13|inst22~2 (
// Equation(s):
// \inst10|inst13|inst22~2_combout  = (\inst1|inst4|inst~regout  & ((\inst10|inst6|inst3~regout ) # ((!\inst1|inst4|inst1~regout )))) # (!\inst1|inst4|inst~regout  & (((\inst10|inst7|inst3~regout  & !\inst1|inst4|inst1~regout ))))

	.clk(gnd),
	.dataa(\inst10|inst6|inst3~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(\inst10|inst7|inst3~regout ),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst22~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst22~2 .lut_mask = "88fc";
defparam \inst10|inst13|inst22~2 .operation_mode = "normal";
defparam \inst10|inst13|inst22~2 .output_mode = "comb_only";
defparam \inst10|inst13|inst22~2 .register_cascade_mode = "off";
defparam \inst10|inst13|inst22~2 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst22~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \inst10|inst5|inst3 (
// Equation(s):
// \inst10|inst13|inst22~3  = (\inst10|inst13|inst22~2_combout  & ((\inst10|inst4|inst3~regout ) # ((!\inst8|inst|inst7~combout )))) # (!\inst10|inst13|inst22~2_combout  & (((W6_inst3 & \inst8|inst|inst7~combout ))))
// \inst10|inst5|inst3~regout  = DFFEAS(\inst10|inst13|inst22~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~4_combout , inst9[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst4|inst3~regout ),
	.datab(\inst10|inst13|inst22~2_combout ),
	.datac(inst9[3]),
	.datad(\inst8|inst|inst7~combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst22~3 ),
	.regout(\inst10|inst5|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst5|inst3 .lut_mask = "b8cc";
defparam \inst10|inst5|inst3 .operation_mode = "normal";
defparam \inst10|inst5|inst3 .output_mode = "reg_and_comb";
defparam \inst10|inst5|inst3 .register_cascade_mode = "off";
defparam \inst10|inst5|inst3 .sum_lutc_input = "qfbk";
defparam \inst10|inst5|inst3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxv_lcell \inst10|inst10|inst22~4 (
// Equation(s):
// \inst10|inst10|inst22~4_combout  = ((\inst6|inst|inst11~combout  & (\inst10|inst10|inst22~1 )) # (!\inst6|inst|inst11~combout  & ((\inst10|inst10|inst22~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst6|inst|inst11~combout ),
	.datac(\inst10|inst10|inst22~1 ),
	.datad(\inst10|inst10|inst22~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst22~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst10|inst22~4 .lut_mask = "f3c0";
defparam \inst10|inst10|inst22~4 .operation_mode = "normal";
defparam \inst10|inst10|inst22~4 .output_mode = "comb_only";
defparam \inst10|inst10|inst22~4 .register_cascade_mode = "off";
defparam \inst10|inst10|inst22~4 .sum_lutc_input = "datac";
defparam \inst10|inst10|inst22~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxv_lcell \inst3|inst22~0 (
// Equation(s):
// \inst3|inst22~0_combout  = (\inst7|inst55~0_combout  & (((\inst10|inst10|inst22~4_combout )))) # (!\inst7|inst55~0_combout  & (((\inst1|inst3|inst3~regout ))))

	.clk(gnd),
	.dataa(\inst7|inst55~0_combout ),
	.datab(vcc),
	.datac(\inst1|inst3|inst3~regout ),
	.datad(\inst10|inst10|inst22~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|inst22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|inst22~0 .lut_mask = "fa50";
defparam \inst3|inst22~0 .operation_mode = "normal";
defparam \inst3|inst22~0 .output_mode = "comb_only";
defparam \inst3|inst22~0 .register_cascade_mode = "off";
defparam \inst3|inst22~0 .sum_lutc_input = "datac";
defparam \inst3|inst22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \inst5|inst5|inst3 (
// Equation(s):
// \inst5|inst|inst4|inst6~0  = (\inst5|inst6|inst3~regout  & ((\inst5|inst|inst3|inst6~0 ) # (\rst~combout  $ (!W10_inst3)))) # (!\inst5|inst6|inst3~regout  & (\inst5|inst|inst3|inst6~0  & (\rst~combout  $ (!W10_inst3))))
// \inst5|inst5|inst3~regout  = DFFEAS(\inst5|inst|inst4|inst6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst5|inst10|inst2~5_combout , \inst3|inst22~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\inst5|inst6|inst3~regout ),
	.datac(\inst3|inst22~0_combout ),
	.datad(\inst5|inst|inst3|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst5|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst4|inst6~0 ),
	.regout(\inst5|inst5|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst3 .lut_mask = "ed84";
defparam \inst5|inst5|inst3 .operation_mode = "normal";
defparam \inst5|inst5|inst3 .output_mode = "reg_and_comb";
defparam \inst5|inst5|inst3 .register_cascade_mode = "off";
defparam \inst5|inst5|inst3 .sum_lutc_input = "qfbk";
defparam \inst5|inst5|inst3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \inst5|inst|inst4|inst5~0 (
// Equation(s):
// \inst5|inst|inst4|inst5~0_combout  = \inst5|inst5|inst3~regout  $ (\rst~combout  $ (\inst5|inst6|inst3~regout  $ (\inst5|inst|inst3|inst6~0 )))

	.clk(gnd),
	.dataa(\inst5|inst5|inst3~regout ),
	.datab(\rst~combout ),
	.datac(\inst5|inst6|inst3~regout ),
	.datad(\inst5|inst|inst3|inst6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst4|inst5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst|inst4|inst5~0 .lut_mask = "6996";
defparam \inst5|inst|inst4|inst5~0 .operation_mode = "normal";
defparam \inst5|inst|inst4|inst5~0 .output_mode = "comb_only";
defparam \inst5|inst|inst4|inst5~0 .register_cascade_mode = "off";
defparam \inst5|inst|inst4|inst5~0 .sum_lutc_input = "datac";
defparam \inst5|inst|inst4|inst5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \inst10|inst4|inst3 (
// Equation(s):
// \inst10|inst4|inst3~regout  = DFFEAS((((inst9[3]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(inst9[3]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|inst4|inst3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst4|inst3 .lut_mask = "ff00";
defparam \inst10|inst4|inst3 .operation_mode = "normal";
defparam \inst10|inst4|inst3 .output_mode = "reg_only";
defparam \inst10|inst4|inst3 .register_cascade_mode = "off";
defparam \inst10|inst4|inst3 .sum_lutc_input = "datac";
defparam \inst10|inst4|inst3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxv_lcell \inst5|inst6|inst4 (
// Equation(s):
// \inst5|inst|inst5|inst5~0  = \rst~combout  $ (\inst5|inst5|inst4~regout  $ (W9_inst4 $ (\inst5|inst|inst4|inst6~0 )))
// \inst5|inst6|inst4~regout  = DFFEAS(\inst5|inst|inst5|inst5~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst6|inst10|inst2~5_combout , \inst10|inst13|inst21~4_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\inst5|inst5|inst4~regout ),
	.datac(\inst10|inst13|inst21~4_combout ),
	.datad(\inst5|inst|inst4|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst6|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst5|inst5~0 ),
	.regout(\inst5|inst6|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst4 .lut_mask = "6996";
defparam \inst5|inst6|inst4 .operation_mode = "normal";
defparam \inst5|inst6|inst4 .output_mode = "reg_and_comb";
defparam \inst5|inst6|inst4 .register_cascade_mode = "off";
defparam \inst5|inst6|inst4 .sum_lutc_input = "qfbk";
defparam \inst5|inst6|inst4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxv_lcell \inst9[4]~5 (
// Equation(s):
// \inst9[4]~5_combout  = (\inst5|inst|inst5|inst5~0  & (((\inst2|inst46~1_combout  & \inst3|inst21~0_combout )))) # (!\inst5|inst|inst5|inst5~0  & ((\inst2|inst15~7 ) # ((\inst2|inst46~1_combout  & \inst3|inst21~0_combout ))))

	.clk(gnd),
	.dataa(\inst5|inst|inst5|inst5~0 ),
	.datab(\inst2|inst15~7 ),
	.datac(\inst2|inst46~1_combout ),
	.datad(\inst3|inst21~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9[4]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9[4]~5 .lut_mask = "f444";
defparam \inst9[4]~5 .operation_mode = "normal";
defparam \inst9[4]~5 .output_mode = "comb_only";
defparam \inst9[4]~5 .register_cascade_mode = "off";
defparam \inst9[4]~5 .sum_lutc_input = "datac";
defparam \inst9[4]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxv_lcell \inst13|inst|inst5|inst5~0 (
// Equation(s):
// \inst13|inst|inst5|inst5~0_combout  = (\rst~combout  $ (\inst13|inst|inst4|inst6~0_combout  $ (\inst3|inst21~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\inst13|inst|inst4|inst6~0_combout ),
	.datad(\inst3|inst21~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst5|inst5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst5|inst5~0 .lut_mask = "c33c";
defparam \inst13|inst|inst5|inst5~0 .operation_mode = "normal";
defparam \inst13|inst|inst5|inst5~0 .output_mode = "comb_only";
defparam \inst13|inst|inst5|inst5~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst5|inst5~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst5|inst5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \inst10|inst1|inst4 (
// Equation(s):
// inst9[4] = (\inst9[4]~5_combout ) # ((\inst2|inst31~4_combout  & (\inst10|inst13|inst21~4_combout  $ (\inst13|inst|inst5|inst5~0_combout ))))
// \inst10|inst1|inst4~regout  = DFFEAS(inst9[4], GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|inst31~4_combout ),
	.datab(\inst10|inst13|inst21~4_combout ),
	.datac(\inst9[4]~5_combout ),
	.datad(\inst13|inst|inst5|inst5~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(inst9[4]),
	.regout(\inst10|inst1|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst1|inst4 .lut_mask = "f2f8";
defparam \inst10|inst1|inst4 .operation_mode = "normal";
defparam \inst10|inst1|inst4 .output_mode = "reg_and_comb";
defparam \inst10|inst1|inst4 .register_cascade_mode = "off";
defparam \inst10|inst1|inst4 .sum_lutc_input = "datac";
defparam \inst10|inst1|inst4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \inst10|inst3|inst4 (
// Equation(s):
// \inst10|inst10|inst21~0  = (\inst1|inst3|inst1~regout  & (\inst10|inst2|inst4~regout  & ((\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W4_inst4) # (\inst1|inst3|inst~regout ))))
// \inst10|inst3|inst4~regout  = DFFEAS(\inst10|inst10|inst21~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~1_combout , inst9[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst2|inst4~regout ),
	.datac(inst9[4]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst21~0 ),
	.regout(\inst10|inst3|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst3|inst4 .lut_mask = "dd50";
defparam \inst10|inst3|inst4 .operation_mode = "normal";
defparam \inst10|inst3|inst4 .output_mode = "reg_and_comb";
defparam \inst10|inst3|inst4 .register_cascade_mode = "off";
defparam \inst10|inst3|inst4 .sum_lutc_input = "qfbk";
defparam \inst10|inst3|inst4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \inst10|inst2|inst4 (
// Equation(s):
// \inst10|inst13|inst21~0  = (\inst1|inst4|inst1~regout  & (((W3_inst4 & \inst1|inst4|inst~regout )))) # (!\inst1|inst4|inst1~regout  & ((\inst10|inst3|inst4~regout ) # ((\inst1|inst4|inst~regout ))))
// \inst10|inst2|inst4~regout  = DFFEAS(\inst10|inst13|inst21~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~2_combout , inst9[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst3|inst4~regout ),
	.datab(\inst1|inst4|inst1~regout ),
	.datac(inst9[4]),
	.datad(\inst1|inst4|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst21~0 ),
	.regout(\inst10|inst2|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst2|inst4 .lut_mask = "f322";
defparam \inst10|inst2|inst4 .operation_mode = "normal";
defparam \inst10|inst2|inst4 .output_mode = "reg_and_comb";
defparam \inst10|inst2|inst4 .register_cascade_mode = "off";
defparam \inst10|inst2|inst4 .sum_lutc_input = "qfbk";
defparam \inst10|inst2|inst4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \inst10|inst|inst4 (
// Equation(s):
// \inst10|inst10|inst21~1  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst21~0  & ((W1_inst4))) # (!\inst10|inst10|inst21~0  & (\inst10|inst1|inst4~regout )))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst21~0 ))))
// \inst10|inst|inst4~regout  = DFFEAS(\inst10|inst10|inst21~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~3_combout , inst9[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst6|inst|inst7~combout ),
	.datab(\inst10|inst1|inst4~regout ),
	.datac(inst9[4]),
	.datad(\inst10|inst10|inst21~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst21~1 ),
	.regout(\inst10|inst|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst|inst4 .lut_mask = "f588";
defparam \inst10|inst|inst4 .operation_mode = "normal";
defparam \inst10|inst|inst4 .output_mode = "reg_and_comb";
defparam \inst10|inst|inst4 .register_cascade_mode = "off";
defparam \inst10|inst|inst4 .sum_lutc_input = "qfbk";
defparam \inst10|inst|inst4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \inst10|inst13|inst21~1 (
// Equation(s):
// \inst10|inst13|inst21~1_combout  = (\inst8|inst|inst7~combout  & ((\inst10|inst13|inst21~0  & (\inst10|inst|inst4~regout )) # (!\inst10|inst13|inst21~0  & ((\inst10|inst1|inst4~regout ))))) # (!\inst8|inst|inst7~combout  & (((\inst10|inst13|inst21~0 ))))

	.clk(gnd),
	.dataa(\inst10|inst|inst4~regout ),
	.datab(\inst8|inst|inst7~combout ),
	.datac(\inst10|inst1|inst4~regout ),
	.datad(\inst10|inst13|inst21~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst21~1 .lut_mask = "bbc0";
defparam \inst10|inst13|inst21~1 .operation_mode = "normal";
defparam \inst10|inst13|inst21~1 .output_mode = "comb_only";
defparam \inst10|inst13|inst21~1 .register_cascade_mode = "off";
defparam \inst10|inst13|inst21~1 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \inst10|inst5|inst4 (
// Equation(s):
// \inst10|inst13|inst21~3  = (\inst8|inst|inst7~combout  & ((\inst10|inst13|inst21~2_combout  & (\inst10|inst4|inst4~regout )) # (!\inst10|inst13|inst21~2_combout  & ((W6_inst4))))) # (!\inst8|inst|inst7~combout  & (((\inst10|inst13|inst21~2_combout ))))
// \inst10|inst5|inst4~regout  = DFFEAS(\inst10|inst13|inst21~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~4_combout , inst9[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst4|inst4~regout ),
	.datab(\inst8|inst|inst7~combout ),
	.datac(inst9[4]),
	.datad(\inst10|inst13|inst21~2_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst21~3 ),
	.regout(\inst10|inst5|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst5|inst4 .lut_mask = "bbc0";
defparam \inst10|inst5|inst4 .operation_mode = "normal";
defparam \inst10|inst5|inst4 .output_mode = "reg_and_comb";
defparam \inst10|inst5|inst4 .register_cascade_mode = "off";
defparam \inst10|inst5|inst4 .sum_lutc_input = "qfbk";
defparam \inst10|inst5|inst4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \inst10|inst7|inst4 (
// Equation(s):
// \inst10|inst10|inst21~2  = (\inst1|inst3|inst~regout  & (((!\inst1|inst3|inst1~regout )))) # (!\inst1|inst3|inst~regout  & ((\inst1|inst3|inst1~regout  & (\inst10|inst5|inst4~regout )) # (!\inst1|inst3|inst1~regout  & ((W8_inst4)))))
// \inst10|inst7|inst4~regout  = DFFEAS(\inst10|inst10|inst21~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~5_combout , inst9[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst5|inst4~regout ),
	.datab(\inst1|inst3|inst~regout ),
	.datac(inst9[4]),
	.datad(\inst1|inst3|inst1~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst21~2 ),
	.regout(\inst10|inst7|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst7|inst4 .lut_mask = "22fc";
defparam \inst10|inst7|inst4 .operation_mode = "normal";
defparam \inst10|inst7|inst4 .output_mode = "reg_and_comb";
defparam \inst10|inst7|inst4 .register_cascade_mode = "off";
defparam \inst10|inst7|inst4 .sum_lutc_input = "qfbk";
defparam \inst10|inst7|inst4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \inst10|inst6|inst4 (
// Equation(s):
// \inst10|inst10|inst21~3  = (\inst1|inst3|inst~regout  & ((\inst10|inst10|inst21~2  & (\inst10|inst4|inst4~regout )) # (!\inst10|inst10|inst21~2  & ((W7_inst4))))) # (!\inst1|inst3|inst~regout  & (((\inst10|inst10|inst21~2 ))))
// \inst10|inst6|inst4~regout  = DFFEAS(\inst10|inst10|inst21~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~6_combout , inst9[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst~regout ),
	.datab(\inst10|inst4|inst4~regout ),
	.datac(inst9[4]),
	.datad(\inst10|inst10|inst21~2 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst21~3 ),
	.regout(\inst10|inst6|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst6|inst4 .lut_mask = "dda0";
defparam \inst10|inst6|inst4 .operation_mode = "normal";
defparam \inst10|inst6|inst4 .output_mode = "reg_and_comb";
defparam \inst10|inst6|inst4 .register_cascade_mode = "off";
defparam \inst10|inst6|inst4 .sum_lutc_input = "qfbk";
defparam \inst10|inst6|inst4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxv_lcell \inst10|inst13|inst21~2 (
// Equation(s):
// \inst10|inst13|inst21~2_combout  = (\inst1|inst4|inst1~regout  & (\inst1|inst4|inst~regout  & (\inst10|inst6|inst4~regout ))) # (!\inst1|inst4|inst1~regout  & ((\inst1|inst4|inst~regout ) # ((\inst10|inst7|inst4~regout ))))

	.clk(gnd),
	.dataa(\inst1|inst4|inst1~regout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(\inst10|inst6|inst4~regout ),
	.datad(\inst10|inst7|inst4~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst21~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst21~2 .lut_mask = "d5c4";
defparam \inst10|inst13|inst21~2 .operation_mode = "normal";
defparam \inst10|inst13|inst21~2 .output_mode = "comb_only";
defparam \inst10|inst13|inst21~2 .register_cascade_mode = "off";
defparam \inst10|inst13|inst21~2 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst21~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxv_lcell \inst10|inst13|inst21~4 (
// Equation(s):
// \inst10|inst13|inst21~4_combout  = ((\inst8|inst|inst11~combout  & (\inst10|inst13|inst21~1_combout )) # (!\inst8|inst|inst11~combout  & ((\inst10|inst13|inst21~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|inst|inst11~combout ),
	.datac(\inst10|inst13|inst21~1_combout ),
	.datad(\inst10|inst13|inst21~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst21~4 .lut_mask = "f3c0";
defparam \inst10|inst13|inst21~4 .operation_mode = "normal";
defparam \inst10|inst13|inst21~4 .output_mode = "comb_only";
defparam \inst10|inst13|inst21~4 .register_cascade_mode = "off";
defparam \inst10|inst13|inst21~4 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst21~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \inst10|inst4|inst4 (
// Equation(s):
// \inst10|inst4|inst4~regout  = DFFEAS((((inst9[4]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(inst9[4]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|inst4|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst4|inst4 .lut_mask = "ff00";
defparam \inst10|inst4|inst4 .operation_mode = "normal";
defparam \inst10|inst4|inst4 .output_mode = "reg_only";
defparam \inst10|inst4|inst4 .register_cascade_mode = "off";
defparam \inst10|inst4|inst4 .sum_lutc_input = "datac";
defparam \inst10|inst4|inst4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxv_lcell \inst3|inst21~0 (
// Equation(s):
// \inst3|inst21~0_combout  = (\inst7|inst55~0_combout  & ((\inst6|inst|inst11~combout  & ((\inst10|inst10|inst21~1 ))) # (!\inst6|inst|inst11~combout  & (\inst10|inst10|inst21~3 ))))

	.clk(gnd),
	.dataa(\inst7|inst55~0_combout ),
	.datab(\inst6|inst|inst11~combout ),
	.datac(\inst10|inst10|inst21~3 ),
	.datad(\inst10|inst10|inst21~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|inst21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|inst21~0 .lut_mask = "a820";
defparam \inst3|inst21~0 .operation_mode = "normal";
defparam \inst3|inst21~0 .output_mode = "comb_only";
defparam \inst3|inst21~0 .register_cascade_mode = "off";
defparam \inst3|inst21~0 .sum_lutc_input = "datac";
defparam \inst3|inst21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \inst5|inst5|inst4 (
// Equation(s):
// \inst5|inst|inst5|inst6~0  = (\inst5|inst6|inst4~regout  & ((\inst5|inst|inst4|inst6~0 ) # (\rst~combout  $ (!W10_inst4)))) # (!\inst5|inst6|inst4~regout  & (\inst5|inst|inst4|inst6~0  & (\rst~combout  $ (!W10_inst4))))
// \inst5|inst5|inst4~regout  = DFFEAS(\inst5|inst|inst5|inst6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst5|inst10|inst2~5_combout , \inst3|inst21~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\inst5|inst6|inst4~regout ),
	.datac(\inst3|inst21~0_combout ),
	.datad(\inst5|inst|inst4|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst5|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst5|inst6~0 ),
	.regout(\inst5|inst5|inst4~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst4 .lut_mask = "ed84";
defparam \inst5|inst5|inst4 .operation_mode = "normal";
defparam \inst5|inst5|inst4 .output_mode = "reg_and_comb";
defparam \inst5|inst5|inst4 .register_cascade_mode = "off";
defparam \inst5|inst5|inst4 .sum_lutc_input = "qfbk";
defparam \inst5|inst5|inst4 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \inst5|inst6|inst5 (
// Equation(s):
// \inst5|inst|inst6|inst5~0  = \inst5|inst5|inst5~regout  $ (\rst~combout  $ (W9_inst5 $ (\inst5|inst|inst5|inst6~0 )))
// \inst5|inst6|inst5~regout  = DFFEAS(\inst5|inst|inst6|inst5~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst6|inst10|inst2~5_combout , \inst10|inst13|inst20~4_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|inst5|inst5~regout ),
	.datab(\rst~combout ),
	.datac(\inst10|inst13|inst20~4_combout ),
	.datad(\inst5|inst|inst5|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst6|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst6|inst5~0 ),
	.regout(\inst5|inst6|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst5 .lut_mask = "6996";
defparam \inst5|inst6|inst5 .operation_mode = "normal";
defparam \inst5|inst6|inst5 .output_mode = "reg_and_comb";
defparam \inst5|inst6|inst5 .register_cascade_mode = "off";
defparam \inst5|inst6|inst5 .sum_lutc_input = "qfbk";
defparam \inst5|inst6|inst5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \inst9[5]~4 (
// Equation(s):
// \inst9[5]~4_combout  = (\inst2|inst15~7  & (((\inst2|inst46~1_combout  & \inst3|inst20~0_combout )) # (!\inst5|inst|inst6|inst5~0 ))) # (!\inst2|inst15~7  & (\inst2|inst46~1_combout  & ((\inst3|inst20~0_combout ))))

	.clk(gnd),
	.dataa(\inst2|inst15~7 ),
	.datab(\inst2|inst46~1_combout ),
	.datac(\inst5|inst|inst6|inst5~0 ),
	.datad(\inst3|inst20~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9[5]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9[5]~4 .lut_mask = "ce0a";
defparam \inst9[5]~4 .operation_mode = "normal";
defparam \inst9[5]~4 .output_mode = "comb_only";
defparam \inst9[5]~4 .register_cascade_mode = "off";
defparam \inst9[5]~4 .sum_lutc_input = "datac";
defparam \inst9[5]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxv_lcell \inst13|inst|inst6|inst5~0 (
// Equation(s):
// \inst13|inst|inst6|inst5~0_combout  = \rst~combout  $ (\inst3|inst20~0_combout  $ (((\inst13|inst|inst5|inst6~0_combout ))))

	.clk(gnd),
	.dataa(\rst~combout ),
	.datab(\inst3|inst20~0_combout ),
	.datac(vcc),
	.datad(\inst13|inst|inst5|inst6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|inst|inst6|inst5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|inst|inst6|inst5~0 .lut_mask = "9966";
defparam \inst13|inst|inst6|inst5~0 .operation_mode = "normal";
defparam \inst13|inst|inst6|inst5~0 .output_mode = "comb_only";
defparam \inst13|inst|inst6|inst5~0 .register_cascade_mode = "off";
defparam \inst13|inst|inst6|inst5~0 .sum_lutc_input = "datac";
defparam \inst13|inst|inst6|inst5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxv_lcell \inst10|inst1|inst5 (
// Equation(s):
// inst9[5] = (\inst9[5]~4_combout ) # ((\inst2|inst31~4_combout  & (\inst10|inst13|inst20~4_combout  $ (\inst13|inst|inst6|inst5~0_combout ))))
// \inst10|inst1|inst5~regout  = DFFEAS(inst9[5], GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|inst31~4_combout ),
	.datab(\inst10|inst13|inst20~4_combout ),
	.datac(\inst9[5]~4_combout ),
	.datad(\inst13|inst|inst6|inst5~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(inst9[5]),
	.regout(\inst10|inst1|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst1|inst5 .lut_mask = "f2f8";
defparam \inst10|inst1|inst5 .operation_mode = "normal";
defparam \inst10|inst1|inst5 .output_mode = "reg_and_comb";
defparam \inst10|inst1|inst5 .register_cascade_mode = "off";
defparam \inst10|inst1|inst5 .sum_lutc_input = "datac";
defparam \inst10|inst1|inst5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \inst10|inst3|inst5 (
// Equation(s):
// \inst10|inst10|inst20~0  = (\inst1|inst3|inst1~regout  & (\inst10|inst2|inst5~regout  & ((\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W4_inst5) # (\inst1|inst3|inst~regout ))))
// \inst10|inst3|inst5~regout  = DFFEAS(\inst10|inst10|inst20~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~1_combout , inst9[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst2|inst5~regout ),
	.datab(\inst1|inst3|inst1~regout ),
	.datac(inst9[5]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst20~0 ),
	.regout(\inst10|inst3|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst3|inst5 .lut_mask = "bb30";
defparam \inst10|inst3|inst5 .operation_mode = "normal";
defparam \inst10|inst3|inst5 .output_mode = "reg_and_comb";
defparam \inst10|inst3|inst5 .register_cascade_mode = "off";
defparam \inst10|inst3|inst5 .sum_lutc_input = "qfbk";
defparam \inst10|inst3|inst5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \inst10|inst13|inst20~0 (
// Equation(s):
// \inst10|inst13|inst20~0_combout  = (\inst1|inst4|inst~regout  & (((!\inst1|inst4|inst1~regout )))) # (!\inst1|inst4|inst~regout  & ((\inst1|inst4|inst1~regout  & (\inst10|inst1|inst5~regout )) # (!\inst1|inst4|inst1~regout  & ((\inst10|inst3|inst5~regout 
// )))))

	.clk(gnd),
	.dataa(\inst10|inst1|inst5~regout ),
	.datab(\inst10|inst3|inst5~regout ),
	.datac(\inst1|inst4|inst~regout ),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst20~0 .lut_mask = "0afc";
defparam \inst10|inst13|inst20~0 .operation_mode = "normal";
defparam \inst10|inst13|inst20~0 .output_mode = "comb_only";
defparam \inst10|inst13|inst20~0 .register_cascade_mode = "off";
defparam \inst10|inst13|inst20~0 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \inst10|inst2|inst5 (
// Equation(s):
// \inst10|inst13|inst20~1  = (\inst1|inst4|inst~regout  & ((\inst10|inst13|inst20~0_combout  & (\inst10|inst|inst5~regout )) # (!\inst10|inst13|inst20~0_combout  & ((W3_inst5))))) # (!\inst1|inst4|inst~regout  & (((\inst10|inst13|inst20~0_combout ))))
// \inst10|inst2|inst5~regout  = DFFEAS(\inst10|inst13|inst20~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~2_combout , inst9[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst4|inst~regout ),
	.datab(\inst10|inst|inst5~regout ),
	.datac(inst9[5]),
	.datad(\inst10|inst13|inst20~0_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst20~1 ),
	.regout(\inst10|inst2|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst2|inst5 .lut_mask = "dda0";
defparam \inst10|inst2|inst5 .operation_mode = "normal";
defparam \inst10|inst2|inst5 .output_mode = "reg_and_comb";
defparam \inst10|inst2|inst5 .register_cascade_mode = "off";
defparam \inst10|inst2|inst5 .sum_lutc_input = "qfbk";
defparam \inst10|inst2|inst5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxv_lcell \inst10|inst|inst5 (
// Equation(s):
// \inst10|inst10|inst20~1  = (\inst6|inst|inst7~combout  & ((\inst10|inst10|inst20~0  & ((W1_inst5))) # (!\inst10|inst10|inst20~0  & (\inst10|inst1|inst5~regout )))) # (!\inst6|inst|inst7~combout  & (((\inst10|inst10|inst20~0 ))))
// \inst10|inst|inst5~regout  = DFFEAS(\inst10|inst10|inst20~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~3_combout , inst9[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst1|inst5~regout ),
	.datab(\inst6|inst|inst7~combout ),
	.datac(inst9[5]),
	.datad(\inst10|inst10|inst20~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst20~1 ),
	.regout(\inst10|inst|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst|inst5 .lut_mask = "f388";
defparam \inst10|inst|inst5 .operation_mode = "normal";
defparam \inst10|inst|inst5 .output_mode = "reg_and_comb";
defparam \inst10|inst|inst5 .register_cascade_mode = "off";
defparam \inst10|inst|inst5 .sum_lutc_input = "qfbk";
defparam \inst10|inst|inst5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \inst10|inst5|inst5 (
// Equation(s):
// \inst10|inst13|inst20~3  = (\inst8|inst|inst7~combout  & ((\inst10|inst13|inst20~2_combout  & (\inst10|inst4|inst5~regout )) # (!\inst10|inst13|inst20~2_combout  & ((W6_inst5))))) # (!\inst8|inst|inst7~combout  & (((\inst10|inst13|inst20~2_combout ))))
// \inst10|inst5|inst5~regout  = DFFEAS(\inst10|inst13|inst20~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~4_combout , inst9[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst8|inst|inst7~combout ),
	.datab(\inst10|inst4|inst5~regout ),
	.datac(inst9[5]),
	.datad(\inst10|inst13|inst20~2_combout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst20~3 ),
	.regout(\inst10|inst5|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst5|inst5 .lut_mask = "dda0";
defparam \inst10|inst5|inst5 .operation_mode = "normal";
defparam \inst10|inst5|inst5 .output_mode = "reg_and_comb";
defparam \inst10|inst5|inst5 .register_cascade_mode = "off";
defparam \inst10|inst5|inst5 .sum_lutc_input = "qfbk";
defparam \inst10|inst5|inst5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \inst10|inst7|inst5 (
// Equation(s):
// \inst10|inst10|inst20~2  = (\inst1|inst3|inst1~regout  & (\inst10|inst5|inst5~regout  & ((!\inst1|inst3|inst~regout )))) # (!\inst1|inst3|inst1~regout  & (((W8_inst5) # (\inst1|inst3|inst~regout ))))
// \inst10|inst7|inst5~regout  = DFFEAS(\inst10|inst10|inst20~2 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~5_combout , inst9[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst1~regout ),
	.datab(\inst10|inst5|inst5~regout ),
	.datac(inst9[5]),
	.datad(\inst1|inst3|inst~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst20~2 ),
	.regout(\inst10|inst7|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst7|inst5 .lut_mask = "55d8";
defparam \inst10|inst7|inst5 .operation_mode = "normal";
defparam \inst10|inst7|inst5 .output_mode = "reg_and_comb";
defparam \inst10|inst7|inst5 .register_cascade_mode = "off";
defparam \inst10|inst7|inst5 .sum_lutc_input = "qfbk";
defparam \inst10|inst7|inst5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \inst10|inst6|inst5 (
// Equation(s):
// \inst10|inst10|inst20~3  = (\inst1|inst3|inst~regout  & ((\inst10|inst10|inst20~2  & (\inst10|inst4|inst5~regout )) # (!\inst10|inst10|inst20~2  & ((W7_inst5))))) # (!\inst1|inst3|inst~regout  & (((\inst10|inst10|inst20~2 ))))
// \inst10|inst6|inst5~regout  = DFFEAS(\inst10|inst10|inst20~3 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~6_combout , inst9[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|inst3|inst~regout ),
	.datab(\inst10|inst4|inst5~regout ),
	.datac(inst9[5]),
	.datad(\inst10|inst10|inst20~2 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~6_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst20~3 ),
	.regout(\inst10|inst6|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst6|inst5 .lut_mask = "dda0";
defparam \inst10|inst6|inst5 .operation_mode = "normal";
defparam \inst10|inst6|inst5 .output_mode = "reg_and_comb";
defparam \inst10|inst6|inst5 .register_cascade_mode = "off";
defparam \inst10|inst6|inst5 .sum_lutc_input = "qfbk";
defparam \inst10|inst6|inst5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \inst10|inst13|inst20~2 (
// Equation(s):
// \inst10|inst13|inst20~2_combout  = (\inst1|inst4|inst~regout  & (((\inst10|inst6|inst5~regout ) # (!\inst1|inst4|inst1~regout )))) # (!\inst1|inst4|inst~regout  & (\inst10|inst7|inst5~regout  & ((!\inst1|inst4|inst1~regout ))))

	.clk(gnd),
	.dataa(\inst10|inst7|inst5~regout ),
	.datab(\inst10|inst6|inst5~regout ),
	.datac(\inst1|inst4|inst~regout ),
	.datad(\inst1|inst4|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst20~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst20~2 .lut_mask = "c0fa";
defparam \inst10|inst13|inst20~2 .operation_mode = "normal";
defparam \inst10|inst13|inst20~2 .output_mode = "comb_only";
defparam \inst10|inst13|inst20~2 .register_cascade_mode = "off";
defparam \inst10|inst13|inst20~2 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst20~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \inst10|inst13|inst20~4 (
// Equation(s):
// \inst10|inst13|inst20~4_combout  = ((\inst8|inst|inst11~combout  & (\inst10|inst13|inst20~1 )) # (!\inst8|inst|inst11~combout  & ((\inst10|inst13|inst20~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|inst|inst11~combout ),
	.datac(\inst10|inst13|inst20~1 ),
	.datad(\inst10|inst13|inst20~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst20~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst20~4 .lut_mask = "f3c0";
defparam \inst10|inst13|inst20~4 .operation_mode = "normal";
defparam \inst10|inst13|inst20~4 .output_mode = "comb_only";
defparam \inst10|inst13|inst20~4 .register_cascade_mode = "off";
defparam \inst10|inst13|inst20~4 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst20~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \inst10|inst4|inst5 (
// Equation(s):
// \inst10|inst4|inst5~regout  = DFFEAS((((inst9[5]))), GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(inst9[5]),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst10|inst99|inst32~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst10|inst4|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst4|inst5 .lut_mask = "ff00";
defparam \inst10|inst4|inst5 .operation_mode = "normal";
defparam \inst10|inst4|inst5 .output_mode = "reg_only";
defparam \inst10|inst4|inst5 .register_cascade_mode = "off";
defparam \inst10|inst4|inst5 .sum_lutc_input = "datac";
defparam \inst10|inst4|inst5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxv_lcell \inst3|inst20~0 (
// Equation(s):
// \inst3|inst20~0_combout  = (\inst7|inst55~0_combout  & ((\inst6|inst|inst11~combout  & ((\inst10|inst10|inst20~1 ))) # (!\inst6|inst|inst11~combout  & (\inst10|inst10|inst20~3 ))))

	.clk(gnd),
	.dataa(\inst7|inst55~0_combout ),
	.datab(\inst6|inst|inst11~combout ),
	.datac(\inst10|inst10|inst20~3 ),
	.datad(\inst10|inst10|inst20~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|inst20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|inst20~0 .lut_mask = "a820";
defparam \inst3|inst20~0 .operation_mode = "normal";
defparam \inst3|inst20~0 .output_mode = "comb_only";
defparam \inst3|inst20~0 .register_cascade_mode = "off";
defparam \inst3|inst20~0 .sum_lutc_input = "datac";
defparam \inst3|inst20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \inst5|inst5|inst5 (
// Equation(s):
// \inst5|inst|inst6|inst6~0  = (\inst5|inst6|inst5~regout  & ((\inst5|inst|inst5|inst6~0 ) # (\rst~combout  $ (!W10_inst5)))) # (!\inst5|inst6|inst5~regout  & (\inst5|inst|inst5|inst6~0  & (\rst~combout  $ (!W10_inst5))))
// \inst5|inst5|inst5~regout  = DFFEAS(\inst5|inst|inst6|inst6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst5|inst10|inst2~5_combout , \inst3|inst20~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst5|inst6|inst5~regout ),
	.datab(\rst~combout ),
	.datac(\inst3|inst20~0_combout ),
	.datad(\inst5|inst|inst5|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst5|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst6|inst6~0 ),
	.regout(\inst5|inst5|inst5~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst5|inst5 .lut_mask = "eb82";
defparam \inst5|inst5|inst5 .operation_mode = "normal";
defparam \inst5|inst5|inst5 .output_mode = "reg_and_comb";
defparam \inst5|inst5|inst5 .register_cascade_mode = "off";
defparam \inst5|inst5|inst5 .sum_lutc_input = "qfbk";
defparam \inst5|inst5|inst5 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \inst5|inst6|inst9 (
// Equation(s):
// \inst5|inst|inst7|inst5~0  = \rst~combout  $ (\inst5|inst5|inst9~regout  $ (W9_inst9 $ (\inst5|inst|inst6|inst6~0 )))
// \inst5|inst6|inst9~regout  = DFFEAS(\inst5|inst|inst7|inst5~0 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst5|inst6|inst10|inst2~5_combout , \inst10|inst13|inst19~4_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\rst~combout ),
	.datab(\inst5|inst5|inst9~regout ),
	.datac(\inst10|inst13|inst19~4_combout ),
	.datad(\inst5|inst|inst6|inst6~0 ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|inst6|inst10|inst2~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|inst|inst7|inst5~0 ),
	.regout(\inst5|inst6|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|inst6|inst9 .lut_mask = "6996";
defparam \inst5|inst6|inst9 .operation_mode = "normal";
defparam \inst5|inst6|inst9 .output_mode = "reg_and_comb";
defparam \inst5|inst6|inst9 .register_cascade_mode = "off";
defparam \inst5|inst6|inst9 .sum_lutc_input = "qfbk";
defparam \inst5|inst6|inst9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \inst9[6]~3 (
// Equation(s):
// \inst9[6]~3_combout  = (\inst2|inst46~1_combout  & ((\inst3|inst19~0_combout ) # ((!\inst5|inst|inst7|inst5~0  & \inst2|inst15~7 )))) # (!\inst2|inst46~1_combout  & (!\inst5|inst|inst7|inst5~0  & ((\inst2|inst15~7 ))))

	.clk(gnd),
	.dataa(\inst2|inst46~1_combout ),
	.datab(\inst5|inst|inst7|inst5~0 ),
	.datac(\inst3|inst19~0_combout ),
	.datad(\inst2|inst15~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst9[6]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst9[6]~3 .lut_mask = "b3a0";
defparam \inst9[6]~3 .operation_mode = "normal";
defparam \inst9[6]~3 .output_mode = "comb_only";
defparam \inst9[6]~3 .register_cascade_mode = "off";
defparam \inst9[6]~3 .sum_lutc_input = "datac";
defparam \inst9[6]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \inst10|inst2|inst9 (
// Equation(s):
// \inst10|inst13|inst19~1  = (\inst10|inst13|inst19~0_combout  & (((\inst10|inst|inst9~regout )) # (!\inst1|inst4|inst~regout ))) # (!\inst10|inst13|inst19~0_combout  & (\inst1|inst4|inst~regout  & (W3_inst9)))
// \inst10|inst2|inst9~regout  = DFFEAS(\inst10|inst13|inst19~1 , GLOBAL(\clk~combout ), GLOBAL(\rst~combout ), , \inst10|inst99|inst32~2_combout , inst9[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst10|inst13|inst19~0_combout ),
	.datab(\inst1|inst4|inst~regout ),
	.datac(inst9[6]),
	.datad(\inst10|inst|inst9~regout ),
	.aclr(!\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst10|inst99|inst32~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst19~1 ),
	.regout(\inst10|inst2|inst9~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst2|inst9 .lut_mask = "ea62";
defparam \inst10|inst2|inst9 .operation_mode = "normal";
defparam \inst10|inst2|inst9 .output_mode = "reg_and_comb";
defparam \inst10|inst2|inst9 .register_cascade_mode = "off";
defparam \inst10|inst2|inst9 .sum_lutc_input = "qfbk";
defparam \inst10|inst2|inst9 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \inst10|inst13|inst19~0 (
// Equation(s):
// \inst10|inst13|inst19~0_combout  = (\inst1|inst4|inst1~regout  & (((!\inst1|inst4|inst~regout  & \inst10|inst1|inst9~regout )))) # (!\inst1|inst4|inst1~regout  & ((\inst10|inst3|inst9~regout ) # ((\inst1|inst4|inst~regout ))))

	.clk(gnd),
	.dataa(\inst1|inst4|inst1~regout ),
	.datab(\inst10|inst3|inst9~regout ),
	.datac(\inst1|inst4|inst~regout ),
	.datad(\inst10|inst1|inst9~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst19~0 .lut_mask = "5e54";
defparam \inst10|inst13|inst19~0 .operation_mode = "normal";
defparam \inst10|inst13|inst19~0 .output_mode = "comb_only";
defparam \inst10|inst13|inst19~0 .register_cascade_mode = "off";
defparam \inst10|inst13|inst19~0 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \inst10|inst13|inst19~4 (
// Equation(s):
// \inst10|inst13|inst19~4_combout  = ((\inst8|inst|inst11~combout  & (\inst10|inst13|inst19~1 )) # (!\inst8|inst|inst11~combout  & ((\inst10|inst13|inst19~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|inst|inst11~combout ),
	.datac(\inst10|inst13|inst19~1 ),
	.datad(\inst10|inst13|inst19~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst13|inst19~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst13|inst19~4 .lut_mask = "f3c0";
defparam \inst10|inst13|inst19~4 .operation_mode = "normal";
defparam \inst10|inst13|inst19~4 .output_mode = "comb_only";
defparam \inst10|inst13|inst19~4 .register_cascade_mode = "off";
defparam \inst10|inst13|inst19~4 .sum_lutc_input = "datac";
defparam \inst10|inst13|inst19~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \inst4|inst21|inst2~2 (
// Equation(s):
// \inst4|inst21|inst2~2_combout  = (\inst4|inst3|inst2~regout  & (((\inst4|inst3|inst1~regout ) # (\inst5|inst5|inst5~regout )))) # (!\inst4|inst3|inst2~regout  & (\inst5|inst5|inst4~regout  & (!\inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(\inst5|inst5|inst4~regout ),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst1~regout ),
	.datad(\inst5|inst5|inst5~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst21|inst2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst21|inst2~2 .lut_mask = "cec2";
defparam \inst4|inst21|inst2~2 .operation_mode = "normal";
defparam \inst4|inst21|inst2~2 .output_mode = "comb_only";
defparam \inst4|inst21|inst2~2 .register_cascade_mode = "off";
defparam \inst4|inst21|inst2~2 .sum_lutc_input = "datac";
defparam \inst4|inst21|inst2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \inst4|inst21|inst2~3 (
// Equation(s):
// \inst4|inst21|inst2~3_combout  = (\inst4|inst3|inst1~regout  & ((\inst4|inst21|inst2~2_combout  & ((\inst5|inst5|inst11~regout ))) # (!\inst4|inst21|inst2~2_combout  & (\inst5|inst5|inst9~regout )))) # (!\inst4|inst3|inst1~regout  & 
// (((\inst4|inst21|inst2~2_combout ))))

	.clk(gnd),
	.dataa(\inst4|inst3|inst1~regout ),
	.datab(\inst5|inst5|inst9~regout ),
	.datac(\inst4|inst21|inst2~2_combout ),
	.datad(\inst5|inst5|inst11~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst21|inst2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst21|inst2~3 .lut_mask = "f858";
defparam \inst4|inst21|inst2~3 .operation_mode = "normal";
defparam \inst4|inst21|inst2~3 .output_mode = "comb_only";
defparam \inst4|inst21|inst2~3 .register_cascade_mode = "off";
defparam \inst4|inst21|inst2~3 .sum_lutc_input = "datac";
defparam \inst4|inst21|inst2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \inst4|inst21|inst2~0 (
// Equation(s):
// \inst4|inst21|inst2~0_combout  = (\inst4|inst3|inst2~regout  & (((\inst4|inst3|inst1~regout ) # (\inst5|inst5|inst1~regout )))) # (!\inst4|inst3|inst2~regout  & (\inst5|inst5|inst~regout  & (!\inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(\inst5|inst5|inst~regout ),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst1~regout ),
	.datad(\inst5|inst5|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst21|inst2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst21|inst2~0 .lut_mask = "cec2";
defparam \inst4|inst21|inst2~0 .operation_mode = "normal";
defparam \inst4|inst21|inst2~0 .output_mode = "comb_only";
defparam \inst4|inst21|inst2~0 .register_cascade_mode = "off";
defparam \inst4|inst21|inst2~0 .sum_lutc_input = "datac";
defparam \inst4|inst21|inst2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \inst4|inst21|inst2~1 (
// Equation(s):
// \inst4|inst21|inst2~1_combout  = (\inst4|inst21|inst2~0_combout  & ((\inst5|inst5|inst3~regout ) # ((!\inst4|inst3|inst1~regout )))) # (!\inst4|inst21|inst2~0_combout  & (((\inst4|inst3|inst1~regout  & \inst5|inst5|inst2~regout ))))

	.clk(gnd),
	.dataa(\inst5|inst5|inst3~regout ),
	.datab(\inst4|inst21|inst2~0_combout ),
	.datac(\inst4|inst3|inst1~regout ),
	.datad(\inst5|inst5|inst2~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst21|inst2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst21|inst2~1 .lut_mask = "bc8c";
defparam \inst4|inst21|inst2~1 .operation_mode = "normal";
defparam \inst4|inst21|inst2~1 .output_mode = "comb_only";
defparam \inst4|inst21|inst2~1 .register_cascade_mode = "off";
defparam \inst4|inst21|inst2~1 .sum_lutc_input = "datac";
defparam \inst4|inst21|inst2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \inst4|inst44|inst1~0 (
// Equation(s):
// \inst4|inst44|inst1~0_combout  = (\rst~combout  & ((\inst4|inst3|inst~regout  & (!\inst4|inst21|inst2~3_combout )) # (!\inst4|inst3|inst~regout  & ((!\inst4|inst21|inst2~1_combout )))))

	.clk(gnd),
	.dataa(\inst4|inst21|inst2~3_combout ),
	.datab(\inst4|inst3|inst~regout ),
	.datac(\rst~combout ),
	.datad(\inst4|inst21|inst2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst44|inst1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst44|inst1~0 .lut_mask = "4070";
defparam \inst4|inst44|inst1~0 .operation_mode = "normal";
defparam \inst4|inst44|inst1~0 .output_mode = "comb_only";
defparam \inst4|inst44|inst1~0 .register_cascade_mode = "off";
defparam \inst4|inst44|inst1~0 .sum_lutc_input = "datac";
defparam \inst4|inst44|inst1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxv_lcell \inst4|inst~7 (
// Equation(s):
// \inst4|inst~7_combout  = ((!\inst4|inst3|inst2~regout  & (!\inst4|inst3|inst~regout  & !\inst4|inst3|inst1~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst4|inst3|inst2~regout ),
	.datac(\inst4|inst3|inst~regout ),
	.datad(\inst4|inst3|inst1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|inst~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|inst~7 .lut_mask = "0003";
defparam \inst4|inst~7 .operation_mode = "normal";
defparam \inst4|inst~7 .output_mode = "comb_only";
defparam \inst4|inst~7 .register_cascade_mode = "off";
defparam \inst4|inst~7 .sum_lutc_input = "datac";
defparam \inst4|inst~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \inst10|inst10|inst10~4 (
// Equation(s):
// \inst10|inst10|inst10~4_combout  = ((\inst6|inst|inst11~combout  & (\inst10|inst10|inst10~1 )) # (!\inst6|inst|inst11~combout  & ((\inst10|inst10|inst10~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst10|inst10|inst10~1 ),
	.datac(\inst10|inst10|inst10~3 ),
	.datad(\inst6|inst|inst11~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst10~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst10|inst10~4 .lut_mask = "ccf0";
defparam \inst10|inst10|inst10~4 .operation_mode = "normal";
defparam \inst10|inst10|inst10~4 .output_mode = "comb_only";
defparam \inst10|inst10|inst10~4 .register_cascade_mode = "off";
defparam \inst10|inst10|inst10~4 .sum_lutc_input = "datac";
defparam \inst10|inst10|inst10~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \inst10|inst10|inst19~4 (
// Equation(s):
// \inst10|inst10|inst19~4_combout  = (\inst6|inst|inst11~combout  & (((\inst10|inst10|inst19~1 )))) # (!\inst6|inst|inst11~combout  & (\inst10|inst10|inst19~3 ))

	.clk(gnd),
	.dataa(\inst6|inst|inst11~combout ),
	.datab(\inst10|inst10|inst19~3 ),
	.datac(vcc),
	.datad(\inst10|inst10|inst19~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst19~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst10|inst19~4 .lut_mask = "ee44";
defparam \inst10|inst10|inst19~4 .operation_mode = "normal";
defparam \inst10|inst10|inst19~4 .output_mode = "comb_only";
defparam \inst10|inst10|inst19~4 .register_cascade_mode = "off";
defparam \inst10|inst10|inst19~4 .sum_lutc_input = "datac";
defparam \inst10|inst10|inst19~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \inst10|inst10|inst20~4 (
// Equation(s):
// \inst10|inst10|inst20~4_combout  = ((\inst6|inst|inst11~combout  & ((\inst10|inst10|inst20~1 ))) # (!\inst6|inst|inst11~combout  & (\inst10|inst10|inst20~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst10|inst10|inst20~3 ),
	.datac(\inst6|inst|inst11~combout ),
	.datad(\inst10|inst10|inst20~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst20~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst10|inst20~4 .lut_mask = "fc0c";
defparam \inst10|inst10|inst20~4 .operation_mode = "normal";
defparam \inst10|inst10|inst20~4 .output_mode = "comb_only";
defparam \inst10|inst10|inst20~4 .register_cascade_mode = "off";
defparam \inst10|inst10|inst20~4 .sum_lutc_input = "datac";
defparam \inst10|inst10|inst20~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \inst10|inst10|inst21~4 (
// Equation(s):
// \inst10|inst10|inst21~4_combout  = ((\inst6|inst|inst11~combout  & (\inst10|inst10|inst21~1 )) # (!\inst6|inst|inst11~combout  & ((\inst10|inst10|inst21~3 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst10|inst10|inst21~1 ),
	.datac(\inst10|inst10|inst21~3 ),
	.datad(\inst6|inst|inst11~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst10|inst10|inst21~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst10|inst10|inst21~4 .lut_mask = "ccf0";
defparam \inst10|inst10|inst21~4 .operation_mode = "normal";
defparam \inst10|inst10|inst21~4 .output_mode = "comb_only";
defparam \inst10|inst10|inst21~4 .register_cascade_mode = "off";
defparam \inst10|inst10|inst21~4 .sum_lutc_input = "datac";
defparam \inst10|inst10|inst21~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \com7~I (
	.datain(!\inst4|inst~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(com7));
// synopsys translate_off
defparam \com7~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM5[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(RAM5[7]));
// synopsys translate_off
defparam \RAM5[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM5[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(RAM5[6]));
// synopsys translate_off
defparam \RAM5[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM5[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(RAM5[5]));
// synopsys translate_off
defparam \RAM5[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM5[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(RAM5[4]));
// synopsys translate_off
defparam \RAM5[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \RAM5[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(RAM5[3]));
// synopsys translate_off
defparam \RAM5[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \com6~I (
	.datain(!\inst4|inst~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(com6));
// synopsys translate_off
defparam \com6~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \com5~I (
	.datain(!\inst4|inst~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(com5));
// synopsys translate_off
defparam \com5~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \com4~I (
	.datain(!\inst4|inst~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(com4));
// synopsys translate_off
defparam \com4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \com3~I (
	.datain(!\inst4|inst~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(com3));
// synopsys translate_off
defparam \com3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \com2~I (
	.datain(!\inst4|inst~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(com2));
// synopsys translate_off
defparam \com2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \com1~I (
	.datain(!\inst4|inst~6_combout ),
	.oe(vcc),
	.combout(),
	.padio(com1));
// synopsys translate_off
defparam \com1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \a~I (
	.datain(\inst4|inst44|inst1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(a));
// synopsys translate_off
defparam \a~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \b~I (
	.datain(\rst~combout ),
	.oe(vcc),
	.combout(),
	.padio(b));
// synopsys translate_off
defparam \b~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \c~I (
	.datain(\rst~combout ),
	.oe(vcc),
	.combout(),
	.padio(c));
// synopsys translate_off
defparam \c~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \d~I (
	.datain(\inst4|inst44|inst1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(d));
// synopsys translate_off
defparam \d~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \e~I (
	.datain(\inst4|inst44|inst1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(e));
// synopsys translate_off
defparam \e~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \f~I (
	.datain(\inst4|inst44|inst1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(f));
// synopsys translate_off
defparam \f~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \g~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(g));
// synopsys translate_off
defparam \g~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \com8~I (
	.datain(!\inst4|inst~7_combout ),
	.oe(vcc),
	.combout(),
	.padio(com8));
// synopsys translate_off
defparam \com8~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \after_reg[7]~I (
	.datain(\inst5|inst5|inst11~regout ),
	.oe(vcc),
	.combout(),
	.padio(after_reg[7]));
// synopsys translate_off
defparam \after_reg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \after_reg[6]~I (
	.datain(\inst5|inst5|inst9~regout ),
	.oe(vcc),
	.combout(),
	.padio(after_reg[6]));
// synopsys translate_off
defparam \after_reg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \after_reg[5]~I (
	.datain(\inst5|inst5|inst5~regout ),
	.oe(vcc),
	.combout(),
	.padio(after_reg[5]));
// synopsys translate_off
defparam \after_reg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \after_reg[4]~I (
	.datain(\inst5|inst5|inst4~regout ),
	.oe(vcc),
	.combout(),
	.padio(after_reg[4]));
// synopsys translate_off
defparam \after_reg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \after_reg[3]~I (
	.datain(\inst5|inst5|inst3~regout ),
	.oe(vcc),
	.combout(),
	.padio(after_reg[3]));
// synopsys translate_off
defparam \after_reg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \after_reg[2]~I (
	.datain(\inst5|inst5|inst2~regout ),
	.oe(vcc),
	.combout(),
	.padio(after_reg[2]));
// synopsys translate_off
defparam \after_reg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \after_reg[1]~I (
	.datain(\inst5|inst5|inst1~regout ),
	.oe(vcc),
	.combout(),
	.padio(after_reg[1]));
// synopsys translate_off
defparam \after_reg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \after_reg[0]~I (
	.datain(\inst5|inst5|inst~regout ),
	.oe(vcc),
	.combout(),
	.padio(after_reg[0]));
// synopsys translate_off
defparam \after_reg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \before_reg[7]~I (
	.datain(\inst3|inst10~0 ),
	.oe(vcc),
	.combout(),
	.padio(before_reg[7]));
// synopsys translate_off
defparam \before_reg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \before_reg[6]~I (
	.datain(\inst3|inst19~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(before_reg[6]));
// synopsys translate_off
defparam \before_reg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \before_reg[5]~I (
	.datain(\inst3|inst20~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(before_reg[5]));
// synopsys translate_off
defparam \before_reg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \before_reg[4]~I (
	.datain(\inst3|inst21~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(before_reg[4]));
// synopsys translate_off
defparam \before_reg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \before_reg[3]~I (
	.datain(\inst3|inst22~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(before_reg[3]));
// synopsys translate_off
defparam \before_reg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \before_reg[2]~I (
	.datain(\inst3|inst23~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(before_reg[2]));
// synopsys translate_off
defparam \before_reg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \before_reg[1]~I (
	.datain(\inst3|inst24~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(before_reg[1]));
// synopsys translate_off
defparam \before_reg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \before_reg[0]~I (
	.datain(\inst3|inst25~0 ),
	.oe(vcc),
	.combout(),
	.padio(before_reg[0]));
// synopsys translate_off
defparam \before_reg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \SHW_Din[7]~I (
	.datain(\inst3|inst10~0 ),
	.oe(vcc),
	.combout(),
	.padio(SHW_Din[7]));
// synopsys translate_off
defparam \SHW_Din[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \SHW_Din[6]~I (
	.datain(\inst3|inst19~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(SHW_Din[6]));
// synopsys translate_off
defparam \SHW_Din[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \SHW_Din[5]~I (
	.datain(\inst3|inst20~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(SHW_Din[5]));
// synopsys translate_off
defparam \SHW_Din[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \SHW_Din[4]~I (
	.datain(\inst3|inst21~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(SHW_Din[4]));
// synopsys translate_off
defparam \SHW_Din[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \SHW_Din[3]~I (
	.datain(\inst3|inst22~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(SHW_Din[3]));
// synopsys translate_off
defparam \SHW_Din[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \SHW_Din[2]~I (
	.datain(\inst3|inst23~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(SHW_Din[2]));
// synopsys translate_off
defparam \SHW_Din[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \SHW_Din[1]~I (
	.datain(\inst3|inst24~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(SHW_Din[1]));
// synopsys translate_off
defparam \SHW_Din[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \SHW_Din[0]~I (
	.datain(\inst3|inst25~0 ),
	.oe(vcc),
	.combout(),
	.padio(SHW_Din[0]));
// synopsys translate_off
defparam \SHW_Din[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \sram_out[7]~I (
	.datain(\inst10|inst10|inst10~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_out[7]));
// synopsys translate_off
defparam \sram_out[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \sram_out[6]~I (
	.datain(\inst10|inst10|inst19~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_out[6]));
// synopsys translate_off
defparam \sram_out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \sram_out[5]~I (
	.datain(\inst10|inst10|inst20~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_out[5]));
// synopsys translate_off
defparam \sram_out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \sram_out[4]~I (
	.datain(\inst10|inst10|inst21~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_out[4]));
// synopsys translate_off
defparam \sram_out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \sram_out[3]~I (
	.datain(\inst10|inst10|inst22~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_out[3]));
// synopsys translate_off
defparam \sram_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \sram_out[2]~I (
	.datain(\inst10|inst10|inst23~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_out[2]));
// synopsys translate_off
defparam \sram_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \sram_out[1]~I (
	.datain(\inst10|inst10|inst24~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_out[1]));
// synopsys translate_off
defparam \sram_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \sram_out[0]~I (
	.datain(\inst10|inst10|inst25~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(sram_out[0]));
// synopsys translate_off
defparam \sram_out[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
