[2025-09-18 08:51:35] START suite=qualcomm_srv trace=srv629_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv629_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2572474 heartbeat IPC: 3.887 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4986944 cumulative IPC: 4.01 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4986944 cumulative IPC: 4.01 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4986945 heartbeat IPC: 4.142 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13365706 heartbeat IPC: 1.193 cumulative IPC: 1.193 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21723561 heartbeat IPC: 1.196 cumulative IPC: 1.195 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30132515 heartbeat IPC: 1.189 cumulative IPC: 1.193 (Simulation time: 00 hr 04 min 29 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 38477062 heartbeat IPC: 1.198 cumulative IPC: 1.194 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 46864125 heartbeat IPC: 1.192 cumulative IPC: 1.194 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55229928 heartbeat IPC: 1.195 cumulative IPC: 1.194 (Simulation time: 00 hr 07 min 42 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv629_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 63685189 heartbeat IPC: 1.183 cumulative IPC: 1.193 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 72168892 heartbeat IPC: 1.179 cumulative IPC: 1.191 (Simulation time: 00 hr 10 min 01 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 80653703 heartbeat IPC: 1.179 cumulative IPC: 1.189 (Simulation time: 00 hr 11 min 07 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 84146431 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 12 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 84146431 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv629_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.188 instructions: 100000002 cycles: 84146431
CPU 0 Branch Prediction Accuracy: 92.51% MPKI: 13.29 Average ROB Occupancy at Mispredict: 29.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08506
BRANCH_INDIRECT: 0.3681
BRANCH_CONDITIONAL: 11.47
BRANCH_DIRECT_CALL: 0.4191
BRANCH_INDIRECT_CALL: 0.5423
BRANCH_RETURN: 0.4041


====Backend Stall Breakdown====
ROB_STALL: 129
LQ_STALL: 0
SQ_STALL: 33175


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 7.5882354

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 129

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 17

cpu0->cpu0_STLB TOTAL        ACCESS:    2102567 HIT:    2101906 MISS:        661 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2102567 HIT:    2101906 MISS:        661 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 168.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9567044 HIT:    8722251 MISS:     844793 MSHR_MERGE:      38329
cpu0->cpu0_L2C LOAD         ACCESS:    7681365 HIT:    6977120 MISS:     704245 MSHR_MERGE:        445
cpu0->cpu0_L2C RFO          ACCESS:     583893 HIT:     524499 MISS:      59394 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     160652 HIT:     104517 MISS:      56135 MSHR_MERGE:      37884
cpu0->cpu0_L2C WRITE        ACCESS:    1139943 HIT:    1115687 MISS:      24256 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1191 HIT:        428 MISS:        763 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     112562 ISSUED:     104788 USEFUL:       1221 USELESS:       6541
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15840471 HIT:    7818760 MISS:    8021711 MSHR_MERGE:    1958643
cpu0->cpu0_L1I LOAD         ACCESS:   15840471 HIT:    7818760 MISS:    8021711 MSHR_MERGE:    1958643
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.86 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30884716 HIT:   26931472 MISS:    3953244 MSHR_MERGE:    1693878
cpu0->cpu0_L1D LOAD         ACCESS:   16696059 HIT:   14600367 MISS:    2095692 MSHR_MERGE:     477397
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     345075 HIT:     250940 MISS:      94135 MSHR_MERGE:      38149
cpu0->cpu0_L1D WRITE        ACCESS:   13842245 HIT:   12080047 MISS:    1762198 MSHR_MERGE:    1178304
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1337 HIT:        118 MISS:       1219 MSHR_MERGE:         28
cpu0->cpu0_L1D PREFETCH REQUESTED:     540537 ISSUED:     345075 USEFUL:       8419 USELESS:      37899
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12981511 HIT:   10710016 MISS:    2271495 MSHR_MERGE:    1147026
cpu0->cpu0_ITLB LOAD         ACCESS:   12981511 HIT:   10710016 MISS:    2271495 MSHR_MERGE:    1147026
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.025 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29035233 HIT:   27736227 MISS:    1299006 MSHR_MERGE:     320908
cpu0->cpu0_DTLB LOAD         ACCESS:   29035233 HIT:   27736227 MISS:    1299006 MSHR_MERGE:     320908
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.104 cycles
cpu0->LLC TOTAL        ACCESS:     892314 HIT:     881308 MISS:      11006 MSHR_MERGE:        236
cpu0->LLC LOAD         ACCESS:     703800 HIT:     695715 MISS:       8085 MSHR_MERGE:         34
cpu0->LLC RFO          ACCESS:      59394 HIT:      59368 MISS:         26 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      18251 HIT:      15633 MISS:       2618 MSHR_MERGE:        202
cpu0->LLC WRITE        ACCESS:     110106 HIT:     110103 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        763 HIT:        489 MISS:        274 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:      10749
  AVG DBUS CONGESTED CYCLE: 2.986
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          8
  FULL:          0
Channel 0 REFRESHES ISSUED:       7012

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535511       522232        69764          550
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           47           55           18
  STLB miss resolved @ L2C                0           61          197          252           21
  STLB miss resolved @ LLC                0           15          160          353           50
  STLB miss resolved @ MEM                0            0           58          125          142

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193983        46187      1541718       121854           39
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            1           10
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            4            8           12            5
  STLB miss resolved @ MEM                0            0            2            9           44
[2025-09-18 09:03:47] END   suite=qualcomm_srv trace=srv629_ap (rc=0)
