+ cp -r add-oneapi/build/add.fpga_ip_export.prj_1/ add-quartus/
+ cp -r add-oneapi/build/add.fpga_ip_export.prj_5/ add-quartus/
+ cd add-quartus
+ cd add.fpga_ip_export.prj_1
+ python add_fpga_ip_export_1_di_hw_tcl_adjustment_script.py
Success! Adjusted add_fpga_ip_export_1_di_hw.tcl file!
The adjustment log is in: adjustments_di_hw_tcl.log
The original file is in: add_fpga_ip_export_1_di_hw.tcl_original
+ cd ..
+ cd add.fpga_ip_export.prj_5
+ python add_fpga_ip_export_5_di_hw_tcl_adjustment_script.py
Success! Adjusted add_fpga_ip_export_5_di_hw.tcl file!
The adjustment log is in: adjustments_di_hw_tcl.log
The original file is in: add_fpga_ip_export_5_di_hw.tcl_original
+ cd ..
+ qsys-script --script=add_kernels.tcl --quartus-project=AddCSRDemo.qpf
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2022.11.04.04:22:00 Info: Doing: qsys-script --script=add_kernels.tcl --quartus-project=AddCSRDemo.qpf
2022.11.04.04:22:07 Info: create_system add_kernels
2022.11.04.04:22:07 Info: set_project_property DEVICE 10AS066N3F40E2SG
2022.11.04.04:22:07 Info: set_project_property DEVICE_FAMILY Arria 10
2022.11.04.04:22:07 Info: set_project_property HIDE_FROM_IP_CATALOG false
2022.11.04.04:22:07 Info: set_use_testbench_naming_pattern false 
2022.11.04.04:22:07 Info: add_component add_fpga_ip_export_1_di_0 ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0.ip add_fpga_ip_export_1_di add_fpga_ip_export_1_di_0 1.0
2022.11.04.04:22:08 Info: add_fpga_ip_export_1_di_0: Generic Component instance footprint reloaded.
2022.11.04.04:22:08 Info: load_component add_fpga_ip_export_1_di_0
2022.11.04.04:22:08 Info: set_component_project_property HIDE_FROM_IP_CATALOG false
2022.11.04.04:22:08 Info: save_component 
2022.11.04.04:22:08 Info: load_instantiation add_fpga_ip_export_1_di_0
2022.11.04.04:22:08 Info: remove_instantiation_interfaces_and_ports 
2022.11.04.04:22:08 Info: add_instantiation_interface clock clock INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock clockRate 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock externallyDriven false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock ptfSchematicName 
2022.11.04.04:22:08 Info: add_instantiation_interface_port clock clock clk 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface clock2x clock INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock2x clockRate 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock2x externallyDriven false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock2x ptfSchematicName 
2022.11.04.04:22:08 Info: add_instantiation_interface_port clock2x clock2x clk 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface resetn reset INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value resetn associatedClock clock
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value resetn synchronousEdges BOTH
2022.11.04.04:22:08 Info: add_instantiation_interface_port resetn resetn reset_n 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface device_exception_bus conduit INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value device_exception_bus associatedClock clock
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value device_exception_bus associatedReset resetn
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value device_exception_bus prSafe false
2022.11.04.04:22:08 Info: add_instantiation_interface_port device_exception_bus device_exception_bus data 64 standard logic vector Output
2022.11.04.04:22:08 Info: add_instantiation_interface kernel_irqs interrupt INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs associatedAddressablePoint 
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs associatedClock clock
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs associatedReset resetn
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs bridgedReceiverOffset 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs bridgesToReceiver 
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs irqScheme NONE
2022.11.04.04:22:08 Info: add_instantiation_interface_port kernel_irqs kernel_irqs irq 1 standard logic Output
2022.11.04.04:22:08 Info: add_instantiation_interface csr_ring_root_avs avalon INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs addressAlignment DYNAMIC
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs addressGroup 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs addressSpan 256
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs addressUnits WORDS
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs alwaysBurstMaxBurst false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs associatedClock clock
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs associatedReset resetn
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs bitsPerSymbol 8
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs bridgedAddressOffset 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs bridgesToMaster 
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs burstOnBurstBoundariesOnly false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs burstcountUnits WORDS
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs constantBurstBehavior false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs explicitAddressSpan 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs holdTime 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs interleaveBursts false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs isBigEndian false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs isFlash false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs isMemoryDevice false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs isNonVolatileStorage false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs linewrapBursts false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs maximumPendingReadTransactions 1
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs maximumPendingWriteTransactions 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs minimumReadLatency 1
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs minimumResponseLatency 1
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs minimumUninterruptedRunLength 1
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs prSafe false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs printableDevice false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs readLatency 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs readWaitStates 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs readWaitTime 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs registerIncomingSignals false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs registerOutgoingSignals false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs setupTime 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs timingUnits Cycles
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs transparentBridge false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs waitrequestAllowance 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs wellBehavedWaitrequest false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs writeLatency 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs writeWaitStates 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs writeWaitTime 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs embeddedsw.configuration.isFlash 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs embeddedsw.configuration.isMemoryDevice 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs embeddedsw.configuration.isNonVolatileStorage 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs embeddedsw.configuration.isPrintableDevice 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs hls.cosim.name 
2022.11.04.04:22:08 Info: set_instantiation_interface_sysinfo_parameter_value csr_ring_root_avs ADDRESS_MAP 
2022.11.04.04:22:08 Info: set_instantiation_interface_sysinfo_parameter_value csr_ring_root_avs ADDRESS_WIDTH 8
2022.11.04.04:22:08 Info: set_instantiation_interface_sysinfo_parameter_value csr_ring_root_avs MAX_SLAVE_DATA_WIDTH 64
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_read read 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_readdata readdata 64 standard logic vector Output
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_readdatavalid readdatavalid 1 standard logic Output
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_write write 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_writedata writedata 64 standard logic vector Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_address address 5 standard logic vector Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_byteenable byteenable 8 standard logic vector Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_waitrequest waitrequest 1 standard logic Output
2022.11.04.04:22:08 Info: save_instantiation 
2022.11.04.04:22:08 Info: add_component add_fpga_ip_export_5_di_0 ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0.ip add_fpga_ip_export_5_di add_fpga_ip_export_5_di_0 1.0
2022.11.04.04:22:08 Info: add_fpga_ip_export_5_di_0: Generic Component instance footprint reloaded.
2022.11.04.04:22:08 Info: load_component add_fpga_ip_export_5_di_0
2022.11.04.04:22:08 Info: set_component_project_property HIDE_FROM_IP_CATALOG false
2022.11.04.04:22:08 Info: save_component 
2022.11.04.04:22:08 Info: load_instantiation add_fpga_ip_export_5_di_0
2022.11.04.04:22:08 Info: remove_instantiation_interfaces_and_ports 
2022.11.04.04:22:08 Info: add_instantiation_interface clock clock INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock clockRate 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock externallyDriven false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock ptfSchematicName 
2022.11.04.04:22:08 Info: add_instantiation_interface_port clock clock clk 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface clock2x clock INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock2x clockRate 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock2x externallyDriven false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value clock2x ptfSchematicName 
2022.11.04.04:22:08 Info: add_instantiation_interface_port clock2x clock2x clk 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface resetn reset INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value resetn associatedClock clock
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value resetn synchronousEdges BOTH
2022.11.04.04:22:08 Info: add_instantiation_interface_port resetn resetn reset_n 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface device_exception_bus conduit INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value device_exception_bus associatedClock clock
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value device_exception_bus associatedReset resetn
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value device_exception_bus prSafe false
2022.11.04.04:22:08 Info: add_instantiation_interface_port device_exception_bus device_exception_bus data 64 standard logic vector Output
2022.11.04.04:22:08 Info: add_instantiation_interface kernel_irqs interrupt INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs associatedAddressablePoint 
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs associatedClock clock
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs associatedReset resetn
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs bridgedReceiverOffset 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs bridgesToReceiver 
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value kernel_irqs irqScheme NONE
2022.11.04.04:22:08 Info: add_instantiation_interface_port kernel_irqs kernel_irqs irq 1 standard logic Output
2022.11.04.04:22:08 Info: add_instantiation_interface csr_ring_root_avs avalon INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs addressAlignment DYNAMIC
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs addressGroup 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs addressSpan 256
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs addressUnits WORDS
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs alwaysBurstMaxBurst false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs associatedClock clock
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs associatedReset resetn
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs bitsPerSymbol 8
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs bridgedAddressOffset 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs bridgesToMaster 
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs burstOnBurstBoundariesOnly false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs burstcountUnits WORDS
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs constantBurstBehavior false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs explicitAddressSpan 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs holdTime 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs interleaveBursts false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs isBigEndian false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs isFlash false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs isMemoryDevice false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs isNonVolatileStorage false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs linewrapBursts false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs maximumPendingReadTransactions 1
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs maximumPendingWriteTransactions 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs minimumReadLatency 1
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs minimumResponseLatency 1
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs minimumUninterruptedRunLength 1
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs prSafe false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs printableDevice false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs readLatency 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs readWaitStates 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs readWaitTime 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs registerIncomingSignals false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs registerOutgoingSignals false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs setupTime 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs timingUnits Cycles
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs transparentBridge false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs waitrequestAllowance 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs wellBehavedWaitrequest false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs writeLatency 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs writeWaitStates 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value csr_ring_root_avs writeWaitTime 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs embeddedsw.configuration.isFlash 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs embeddedsw.configuration.isMemoryDevice 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs embeddedsw.configuration.isNonVolatileStorage 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs embeddedsw.configuration.isPrintableDevice 0
2022.11.04.04:22:08 Info: set_instantiation_interface_assignment_value csr_ring_root_avs hls.cosim.name 
2022.11.04.04:22:08 Info: set_instantiation_interface_sysinfo_parameter_value csr_ring_root_avs ADDRESS_MAP 
2022.11.04.04:22:08 Info: set_instantiation_interface_sysinfo_parameter_value csr_ring_root_avs ADDRESS_WIDTH 8
2022.11.04.04:22:08 Info: set_instantiation_interface_sysinfo_parameter_value csr_ring_root_avs MAX_SLAVE_DATA_WIDTH 64
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_read read 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_readdata readdata 64 standard logic vector Output
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_readdatavalid readdatavalid 1 standard logic Output
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_write write 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_writedata writedata 64 standard logic vector Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_address address 5 standard logic vector Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_byteenable byteenable 8 standard logic vector Input
2022.11.04.04:22:08 Info: add_instantiation_interface_port csr_ring_root_avs csr_ring_root_avs_waitrequest waitrequest 1 standard logic Output
2022.11.04.04:22:08 Info: save_instantiation 
2022.11.04.04:22:08 Info: add_component clock_in ip/add_kernels/add_kernels_clock_in.ip altera_clock_bridge clock_in 19.2.0
2022.11.04.04:22:08 Info: clock_in: Generic Component instance footprint reloaded.
2022.11.04.04:22:08 Info: load_component clock_in
2022.11.04.04:22:08 Info: set_component_parameter_value EXPLICIT_CLOCK_RATE 50000000.0
2022.11.04.04:22:08 Info: set_component_parameter_value NUM_CLOCK_OUTPUTS 1
2022.11.04.04:22:08 Info: set_component_project_property HIDE_FROM_IP_CATALOG false
2022.11.04.04:22:08 Info: save_component 
2022.11.04.04:22:08 Info: load_instantiation clock_in
2022.11.04.04:22:08 Info: remove_instantiation_interfaces_and_ports 
2022.11.04.04:22:08 Info: add_instantiation_interface in_clk clock INPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value in_clk clockRate 0
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value in_clk externallyDriven false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value in_clk ptfSchematicName 
2022.11.04.04:22:08 Info: add_instantiation_interface_port in_clk in_clk clk 1 standard logic Input
2022.11.04.04:22:08 Info: add_instantiation_interface out_clk clock OUTPUT
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value out_clk associatedDirectClock in_clk
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value out_clk clockRate 50000000
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value out_clk clockRateKnown true
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value out_clk externallyDriven false
2022.11.04.04:22:08 Info: set_instantiation_interface_parameter_value out_clk ptfSchematicName 
2022.11.04.04:22:08 Info: set_instantiation_interface_sysinfo_parameter_value out_clk CLOCK_RATE 50000000
2022.11.04.04:22:08 Info: add_instantiation_interface_port out_clk out_clk clk 1 standard logic Output
2022.11.04.04:22:08 Info: save_instantiation 
2022.11.04.04:22:08 Info: add_component master_0 ip/add_kernels/add_kernels_master_0.ip altera_jtag_avalon_master master_0 19.1
2022.11.04.04:22:09 Info: master_0: Generic Component instance footprint reloaded.
2022.11.04.04:22:09 Info: load_component master_0
2022.11.04.04:22:09 Info: set_component_parameter_value FAST_VER 0
2022.11.04.04:22:09 Info: set_component_parameter_value FIFO_DEPTHS 2
2022.11.04.04:22:09 Info: set_component_parameter_value PLI_PORT 50000
2022.11.04.04:22:09 Info: set_component_parameter_value USE_PLI 0
2022.11.04.04:22:09 Info: set_component_project_property HIDE_FROM_IP_CATALOG false
2022.11.04.04:22:09 Info: save_component 
2022.11.04.04:22:09 Info: load_instantiation master_0
2022.11.04.04:22:09 Info: remove_instantiation_interfaces_and_ports 
2022.11.04.04:22:09 Info: set_instantiation_assignment_value debug.hostConnection type jtag id 110:132
2022.11.04.04:22:09 Info: add_instantiation_interface clk clock INPUT
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value clk clockRate 0
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value clk externallyDriven false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value clk ptfSchematicName 
2022.11.04.04:22:09 Info: add_instantiation_interface_port clk clk_clk clk 1 standard logic Input
2022.11.04.04:22:09 Info: add_instantiation_interface clk_reset reset INPUT
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value clk_reset associatedClock 
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value clk_reset synchronousEdges NONE
2022.11.04.04:22:09 Info: add_instantiation_interface_port clk_reset clk_reset_reset reset 1 standard logic Input
2022.11.04.04:22:09 Info: add_instantiation_interface master_reset reset OUTPUT
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master_reset associatedClock 
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master_reset associatedDirectReset 
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master_reset associatedResetSinks none
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master_reset synchronousEdges NONE
2022.11.04.04:22:09 Info: add_instantiation_interface_port master_reset master_reset_reset reset 1 standard logic Output
2022.11.04.04:22:09 Info: add_instantiation_interface master avalon OUTPUT
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master adaptsTo 
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master addressGroup 0
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master addressUnits SYMBOLS
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master alwaysBurstMaxBurst false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master associatedClock clk
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master associatedReset clk_reset
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master bitsPerSymbol 8
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master burstOnBurstBoundariesOnly false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master burstcountUnits WORDS
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master constantBurstBehavior false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master dBSBigEndian false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master doStreamReads false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master doStreamWrites false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master holdTime 0
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master interleaveBursts false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master isAsynchronous false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master isBigEndian false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master isReadable false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master isWriteable false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master linewrapBursts false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master maxAddressWidth 32
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master maximumPendingReadTransactions 0
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master maximumPendingWriteTransactions 0
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master minimumReadLatency 1
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master minimumResponseLatency 1
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master prSafe false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master readLatency 0
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master readWaitTime 1
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master registerIncomingSignals false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master registerOutgoingSignals false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master setupTime 0
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master timingUnits Cycles
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master waitrequestAllowance 0
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value master writeWaitTime 0
2022.11.04.04:22:09 Info: set_instantiation_interface_assignment_value master debug.controlledBy in_stream
2022.11.04.04:22:09 Info: set_instantiation_interface_assignment_value master debug.providesServices master
2022.11.04.04:22:09 Info: set_instantiation_interface_assignment_value master debug.typeName altera_jtag_avalon_master.master
2022.11.04.04:22:09 Info: set_instantiation_interface_assignment_value master debug.visible true
2022.11.04.04:22:09 Info: add_instantiation_interface_port master master_address address 32 standard logic vector Output
2022.11.04.04:22:09 Info: add_instantiation_interface_port master master_readdata readdata 32 standard logic vector Input
2022.11.04.04:22:09 Info: add_instantiation_interface_port master master_read read 1 standard logic Output
2022.11.04.04:22:09 Info: add_instantiation_interface_port master master_write write 1 standard logic Output
2022.11.04.04:22:09 Info: add_instantiation_interface_port master master_writedata writedata 32 standard logic vector Output
2022.11.04.04:22:09 Info: add_instantiation_interface_port master master_waitrequest waitrequest 1 standard logic Input
2022.11.04.04:22:09 Info: add_instantiation_interface_port master master_readdatavalid readdatavalid 1 standard logic Input
2022.11.04.04:22:09 Info: add_instantiation_interface_port master master_byteenable byteenable 4 standard logic vector Output
2022.11.04.04:22:09 Info: save_instantiation 
2022.11.04.04:22:09 Info: add_component reset_in ip/add_kernels/add_kernels_reset_in.ip altera_reset_bridge reset_in 19.2.0
2022.11.04.04:22:09 Info: reset_in: Generic Component instance footprint reloaded.
2022.11.04.04:22:09 Info: load_component reset_in
2022.11.04.04:22:09 Info: set_component_parameter_value ACTIVE_LOW_RESET 0
2022.11.04.04:22:09 Info: set_component_parameter_value NUM_RESET_OUTPUTS 1
2022.11.04.04:22:09 Info: set_component_parameter_value SYNCHRONOUS_EDGES deassert
2022.11.04.04:22:09 Info: set_component_parameter_value SYNC_RESET 0
2022.11.04.04:22:09 Info: set_component_parameter_value USE_RESET_REQUEST 0
2022.11.04.04:22:09 Info: set_component_project_property HIDE_FROM_IP_CATALOG false
2022.11.04.04:22:09 Info: save_component 
2022.11.04.04:22:09 Info: load_instantiation reset_in
2022.11.04.04:22:09 Info: remove_instantiation_interfaces_and_ports 
2022.11.04.04:22:09 Info: add_instantiation_interface clk clock INPUT
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value clk clockRate 0
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value clk externallyDriven false
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value clk ptfSchematicName 
2022.11.04.04:22:09 Info: add_instantiation_interface_port clk clk clk 1 standard logic Input
2022.11.04.04:22:09 Info: add_instantiation_interface in_reset reset INPUT
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value in_reset associatedClock clk
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value in_reset synchronousEdges DEASSERT
2022.11.04.04:22:09 Info: add_instantiation_interface_port in_reset in_reset reset 1 standard logic Input
2022.11.04.04:22:09 Info: add_instantiation_interface out_reset reset OUTPUT
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value out_reset associatedClock clk
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value out_reset associatedDirectReset in_reset
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value out_reset associatedResetSinks in_reset
2022.11.04.04:22:09 Info: set_instantiation_interface_parameter_value out_reset synchronousEdges DEASSERT
2022.11.04.04:22:09 Info: add_instantiation_interface_port out_reset out_reset reset 1 standard logic Output
2022.11.04.04:22:09 Info: save_instantiation 
2022.11.04.04:22:09 Info: add_connection clock_in.out_clk/add_fpga_ip_export_1_di_0.clock
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_1_di_0.clock clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_1_di_0.clock clockRateSysInfo 50000000.0
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_1_di_0.clock clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_1_di_0.clock resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection clock_in.out_clk/add_fpga_ip_export_1_di_0.clock2x
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_1_di_0.clock2x clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_1_di_0.clock2x clockRateSysInfo 50000000.0
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_1_di_0.clock2x clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_1_di_0.clock2x resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection clock_in.out_clk/add_fpga_ip_export_5_di_0.clock
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_5_di_0.clock clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_5_di_0.clock clockRateSysInfo 50000000.0
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_5_di_0.clock clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_5_di_0.clock resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection clock_in.out_clk/add_fpga_ip_export_5_di_0.clock2x
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_5_di_0.clock2x clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_5_di_0.clock2x clockRateSysInfo 50000000.0
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_5_di_0.clock2x clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/add_fpga_ip_export_5_di_0.clock2x resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection clock_in.out_clk/master_0.clk
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/master_0.clk clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/master_0.clk clockRateSysInfo 50000000.0
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/master_0.clk clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/master_0.clk resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection clock_in.out_clk/reset_in.clk
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/reset_in.clk clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/reset_in.clk clockRateSysInfo 50000000.0
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/reset_in.clk clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value clock_in.out_clk/reset_in.clk resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs addressMapSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs addressWidthSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs arbitrationPriority 1
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs baseAddress 0x0000
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs defaultConnection 0
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs domainAlias 
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.clockCrossingAdapter HANDSHAKE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.enableAllPipelines FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.enableEccProtection FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.enableInstrumentation FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.insertDefaultSlave FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.interconnectResetSource DEFAULT
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.interconnectType STANDARD
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.maxAdditionalLatency 1
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.optimizeRdFifoSize FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.piplineType PIPELINE_STAGE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.responseFifoType REGISTER_BASED
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.syncResets FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_1_di_0.csr_ring_root_avs slaveDataWidthSysInfo -1
2022.11.04.04:22:09 Info: add_connection master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs addressMapSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs addressWidthSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs arbitrationPriority 1
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs baseAddress 0x0100
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs defaultConnection 0
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs domainAlias 
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.clockCrossingAdapter HANDSHAKE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.enableAllPipelines FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.enableEccProtection FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.enableInstrumentation FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.insertDefaultSlave FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.interconnectResetSource DEFAULT
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.interconnectType STANDARD
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.maxAdditionalLatency 1
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.optimizeRdFifoSize FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.piplineType PIPELINE_STAGE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.responseFifoType REGISTER_BASED
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.syncResets FALSE
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master/add_fpga_ip_export_5_di_0.csr_ring_root_avs slaveDataWidthSysInfo -1
2022.11.04.04:22:09 Info: add_connection master_0.master_reset/add_fpga_ip_export_1_di_0.resetn
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master_reset/add_fpga_ip_export_1_di_0.resetn clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master_reset/add_fpga_ip_export_1_di_0.resetn clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master_reset/add_fpga_ip_export_1_di_0.resetn resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection master_0.master_reset/add_fpga_ip_export_5_di_0.resetn
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master_reset/add_fpga_ip_export_5_di_0.resetn clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master_reset/add_fpga_ip_export_5_di_0.resetn clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value master_0.master_reset/add_fpga_ip_export_5_di_0.resetn resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection reset_in.out_reset/add_fpga_ip_export_1_di_0.resetn
2022.11.04.04:22:09 Info: set_connection_parameter_value reset_in.out_reset/add_fpga_ip_export_1_di_0.resetn clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value reset_in.out_reset/add_fpga_ip_export_1_di_0.resetn clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value reset_in.out_reset/add_fpga_ip_export_1_di_0.resetn resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection reset_in.out_reset/add_fpga_ip_export_5_di_0.resetn
2022.11.04.04:22:09 Info: set_connection_parameter_value reset_in.out_reset/add_fpga_ip_export_5_di_0.resetn clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value reset_in.out_reset/add_fpga_ip_export_5_di_0.resetn clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value reset_in.out_reset/add_fpga_ip_export_5_di_0.resetn resetDomainSysInfo -1
2022.11.04.04:22:09 Info: add_connection reset_in.out_reset/master_0.clk_reset
2022.11.04.04:22:09 Info: set_connection_parameter_value reset_in.out_reset/master_0.clk_reset clockDomainSysInfo -1
2022.11.04.04:22:09 Info: set_connection_parameter_value reset_in.out_reset/master_0.clk_reset clockResetSysInfo 
2022.11.04.04:22:09 Info: set_connection_parameter_value reset_in.out_reset/master_0.clk_reset resetDomainSysInfo -1
2022.11.04.04:22:09 Info: set_interface_property exception_add_hostpipes EXPORT_OF add_fpga_ip_export_1_di_0.device_exception_bus
2022.11.04.04:22:09 Info: set_interface_property irq_add_hostpipes EXPORT_OF add_fpga_ip_export_1_di_0.kernel_irqs
2022.11.04.04:22:09 Info: set_interface_property exception_add_members EXPORT_OF add_fpga_ip_export_5_di_0.device_exception_bus
2022.11.04.04:22:09 Info: set_interface_property irq_add_members EXPORT_OF add_fpga_ip_export_5_di_0.kernel_irqs
2022.11.04.04:22:09 Info: set_interface_property clk EXPORT_OF clock_in.in_clk
2022.11.04.04:22:09 Info: set_interface_property reset EXPORT_OF reset_in.in_reset
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.burstAdapterImplementation GENERIC_CONVERTER
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.clockCrossingAdapter HANDSHAKE
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.enableAllPipelines FALSE
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.enableEccProtection FALSE
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.enableInstrumentation FALSE
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.insertDefaultSlave FALSE
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.interconnectResetSource DEFAULT
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.interconnectType STANDARD
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.maxAdditionalLatency 1
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.optimizeRdFifoSize FALSE
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.piplineType PIPELINE_STAGE
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.responseFifoType REGISTER_BASED
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.syncResets FALSE
2022.11.04.04:22:09 Info: set_domain_assignment master_0.master qsys_mm.widthAdapterImplementation GENERIC_CONVERTER
2022.11.04.04:22:09 Info: set_module_property BONUS_DATA 

 
  
 
 
  
 
 
  
 
 
  
 
 
  
 
 
  
 


2022.11.04.04:22:09 Info: set_module_property FILE add_kernels.qsys
2022.11.04.04:22:09 Info: set_module_property GENERATION_ID 0x00000000
2022.11.04.04:22:09 Info: set_module_property NAME add_kernels
2022.11.04.04:22:09 Info: sync_sysinfo_parameters 
2022.11.04.04:22:09 Info: Synchronizing System Information for add_fpga_ip_export_1_di_0
2022.11.04.04:22:09 Info: Synchronizing System Information for add_fpga_ip_export_5_di_0
2022.11.04.04:22:09 Info: Synchronizing System Information for clock_in
2022.11.04.04:22:09 Info: Synchronizing System Information for master_0
2022.11.04.04:22:09 Info: Synchronizing System Information for reset_in
2022.11.04.04:22:09 Info: save_system add_kernels
2022.11.04.04:22:09 Info: Info: All modules have been converted to Generic Components.
+ qsys-generate add_kernels.qsys --synthesis --quartus-project=AddCSRDemo.qpf --rev=add
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2022.11.04.04:22:24 Info: Parallel IP Generation is enabled. 
2022.11.04.04:22:24 Info: Platform Designer will attempt to use 6 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2022.11.04.04:22:24 Info: 
2022.11.04.04:22:24 Info: Starting: Platform Designer system generation
2022.11.04.04:22:39 Info: 
2022.11.04.04:22:39 Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_clock_in/add_kernels_clock_in_generation.rpt
2022.11.04.04:22:39 Info: Generated by version: 22.3 build 104
2022.11.04.04:22:39 Info: Starting: Create HDL design files for synthesis
2022.11.04.04:22:39 Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_clock_in.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_clock_in --family="Arria 10" --part=10AS066N3F40E2SG
2022.11.04.04:22:39 Info: add_kernels_clock_in: "Transforming system: add_kernels_clock_in"
2022.11.04.04:22:39 Info: add_kernels_clock_in: "Naming system components in system: add_kernels_clock_in"
2022.11.04.04:22:39 Info: add_kernels_clock_in: "Processing generation queue"
2022.11.04.04:22:39 Info: add_kernels_clock_in: "Generating: add_kernels_clock_in"
2022.11.04.04:22:39 Info: add_kernels_clock_in: Done "add_kernels_clock_in" with 1 modules, 1 files
2022.11.04.04:22:39 Info: Finished: Create HDL design files for synthesis
2022.11.04.04:22:39 Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_clock_in.ip (add_kernels_clock_in) took 858 ms
2022.11.04.04:22:39 Info: 
2022.11.04.04:22:39 Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_kernels_add_fpga_ip_export_5_di_0_generation.rpt
2022.11.04.04:22:39 Info: Generated by version: 22.3 build 104
2022.11.04.04:22:39 Info: Starting: Create HDL design files for synthesis
2022.11.04.04:22:39 Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0 --family="Arria 10" --part=10AS066N3F40E2SG
2022.11.04.04:22:39 Info: add_kernels_add_fpga_ip_export_5_di_0: "Transforming system: add_kernels_add_fpga_ip_export_5_di_0"
2022.11.04.04:22:39 Info: add_kernels_add_fpga_ip_export_5_di_0: "Naming system components in system: add_kernels_add_fpga_ip_export_5_di_0"
2022.11.04.04:22:39 Info: add_kernels_add_fpga_ip_export_5_di_0: "Processing generation queue"
2022.11.04.04:22:39 Info: add_kernels_add_fpga_ip_export_5_di_0: "Generating: add_kernels_add_fpga_ip_export_5_di_0"
2022.11.04.04:22:39 Info: add_kernels_add_fpga_ip_export_5_di_0: "Generating: add_fpga_ip_export_5_di"
2022.11.04.04:22:39 Info: add_kernels_add_fpga_ip_export_5_di_0: Done "add_kernels_add_fpga_ip_export_5_di_0" with 2 modules, 72 files
2022.11.04.04:22:39 Info: Finished: Create HDL design files for synthesis
2022.11.04.04:22:39 Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0.ip (add_kernels_add_fpga_ip_export_5_di_0) took 1481 ms
2022.11.04.04:22:40 Info: 
2022.11.04.04:22:40 Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_reset_in/add_kernels_reset_in_generation.rpt
2022.11.04.04:22:40 Info: Generated by version: 22.3 build 104
2022.11.04.04:22:40 Info: Starting: Create HDL design files for synthesis
2022.11.04.04:22:40 Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_reset_in.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_reset_in --family="Arria 10" --part=10AS066N3F40E2SG
2022.11.04.04:22:40 Info: add_kernels_reset_in: "Transforming system: add_kernels_reset_in"
2022.11.04.04:22:40 Info: add_kernels_reset_in: "Naming system components in system: add_kernels_reset_in"
2022.11.04.04:22:40 Info: add_kernels_reset_in: "Processing generation queue"
2022.11.04.04:22:40 Info: add_kernels_reset_in: "Generating: add_kernels_reset_in"
2022.11.04.04:22:40 Info: add_kernels_reset_in: Done "add_kernels_reset_in" with 1 modules, 1 files
2022.11.04.04:22:40 Info: Finished: Create HDL design files for synthesis
2022.11.04.04:22:40 Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_reset_in.ip (add_kernels_reset_in) took 1109 ms
2022.11.04.04:22:40 Info: 
2022.11.04.04:22:40 Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_kernels_add_fpga_ip_export_1_di_0_generation.rpt
2022.11.04.04:22:40 Info: Generated by version: 22.3 build 104
2022.11.04.04:22:40 Info: Starting: Create HDL design files for synthesis
2022.11.04.04:22:40 Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0 --family="Arria 10" --part=10AS066N3F40E2SG
2022.11.04.04:22:40 Info: add_kernels_add_fpga_ip_export_1_di_0: "Transforming system: add_kernels_add_fpga_ip_export_1_di_0"
2022.11.04.04:22:40 Info: add_kernels_add_fpga_ip_export_1_di_0: "Naming system components in system: add_kernels_add_fpga_ip_export_1_di_0"
2022.11.04.04:22:40 Info: add_kernels_add_fpga_ip_export_1_di_0: "Processing generation queue"
2022.11.04.04:22:40 Info: add_kernels_add_fpga_ip_export_1_di_0: "Generating: add_kernels_add_fpga_ip_export_1_di_0"
2022.11.04.04:22:40 Info: add_kernels_add_fpga_ip_export_1_di_0: "Generating: add_fpga_ip_export_1_di"
2022.11.04.04:22:40 Info: add_kernels_add_fpga_ip_export_1_di_0: Done "add_kernels_add_fpga_ip_export_1_di_0" with 2 modules, 75 files
2022.11.04.04:22:40 Info: Finished: Create HDL design files for synthesis
2022.11.04.04:22:40 Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0.ip (add_kernels_add_fpga_ip_export_1_di_0) took 1350 ms
2022.11.04.04:22:40 Info: 
2022.11.04.04:22:40 Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0/add_kernels_master_0_generation.rpt
2022.11.04.04:22:40 Info: Generated by version: 22.3 build 104
2022.11.04.04:22:40 Info: Starting: Create HDL design files for synthesis
2022.11.04.04:22:40 Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0 --family="Arria 10" --part=10AS066N3F40E2SG
2022.11.04.04:22:40 Info: add_kernels_master_0: "Transforming system: add_kernels_master_0"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Naming system components in system: add_kernels_master_0"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Processing generation queue"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: add_kernels_master_0"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: add_kernels_master_0_altera_jtag_avalon_master_191_3zppvky"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: altera_avalon_st_jtag_interface"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: add_kernels_master_0_timing_adapter_1930_zznpvoa"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: add_kernels_master_0_altera_avalon_sc_fifo_1931_fzgstwy"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: altera_avalon_st_bytes_to_packets"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: altera_avalon_st_packets_to_bytes"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: altera_avalon_packets_to_master"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: add_kernels_master_0_channel_adapter_1921_5wnzrci"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: add_kernels_master_0_channel_adapter_1921_fkajlia"
2022.11.04.04:22:40 Info: add_kernels_master_0: "Generating: altera_reset_controller"
2022.11.04.04:22:40 Info: add_kernels_master_0: Done "add_kernels_master_0" with 11 modules, 23 files
2022.11.04.04:22:40 Info: Finished: Create HDL design files for synthesis
2022.11.04.04:22:40 Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0.ip (add_kernels_master_0) took 1266 ms
2022.11.04.04:22:42 Info: 
2022.11.04.04:22:42 Warning: add_kernels: reset_in declares system info clock_rate set to 50000000 on interface clk that does not match -1 declared in file add_kernels_reset_in.ip
2022.11.04.04:22:42 Info: add_kernels: Generic Component validation completed with warnings.
2022.11.04.04:22:42 Info: Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels/add_kernels_generation.rpt
2022.11.04.04:22:42 Info: Generated by version: 22.3 build 104
2022.11.04.04:22:42 Info: Starting: Create HDL design files for synthesis
2022.11.04.04:22:42 Info: qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels.qsys --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels --family="Arria 10" --part=10AS066N3F40E2SG
2022.11.04.04:22:42 Info: Loading add-quartus/add_kernels.qsys
2022.11.04.04:22:42 Info: Reading input file
2022.11.04.04:22:42 Info: Parameterizing module add_fpga_ip_export_1_di_0
2022.11.04.04:22:42 Info: Parameterizing module add_fpga_ip_export_5_di_0
2022.11.04.04:22:42 Info: Parameterizing module clock_in
2022.11.04.04:22:42 Info: Parameterizing module master_0
2022.11.04.04:22:42 Info: Parameterizing module reset_in
2022.11.04.04:22:42 Info: Building connections
2022.11.04.04:22:42 Info: Parameterizing connections
2022.11.04.04:22:42 Info: Validating
2022.11.04.04:22:42 Info: Done reading input file
2022.11.04.04:22:42 Warning: add_kernels.reset_in: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
2022.11.04.04:22:42 Info: add_kernels: "Transforming system: add_kernels"
2022.11.04.04:22:42 Info: add_kernels: "Naming system components in system: add_kernels"
2022.11.04.04:22:42 Info: add_kernels: "Processing generation queue"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_add_fpga_ip_export_1_di_0"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_add_fpga_ip_export_5_di_0"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_clock_in"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_master_0"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_reset_in"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_mm_interconnect_1920_jcwuv2y"
2022.11.04.04:22:42 Info: add_kernels: "Generating: altera_reset_controller"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_master_translator_191_g7h47bq"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_slave_translator_191_x56fcki"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_master_agent_191_mpbm6tq"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_slave_agent_191_ncfkfri"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_avalon_sc_fifo_1931_fzgstwy"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_router_1921_hu5oy5q"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_router_1921_y23olia"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_traffic_limiter_191_kcba44q"
2022.11.04.04:22:42 Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_demultiplexer_1921_72smspi"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_multiplexer_1921_mg6pcty"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_demultiplexer_1921_2eoytwi"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_multiplexer_1921_mycvn4a"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_width_adapter_1920_qo37njq"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_width_adapter_1920_xqv2fwa"
2022.11.04.04:22:42 Info: add_kernels: "Generating: add_kernels_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q"
2022.11.04.04:22:42 Info: add_kernels: Done "add_kernels" with 23 modules, 29 files
2022.11.04.04:22:42 Info: Finished: Create HDL design files for synthesis
2022.11.04.04:22:42 Info: Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels.qsys (add_kernels) took 3176 ms
2022.11.04.04:22:42 Info: Finished: Platform Designer system generation
+ quartus_sh --flow compile AddCSRDemo.qpf -c add
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Nov  4 04:22:45 2022
    Info: System process ID: 17989
Info: Command: quartus_sh --flow compile AddCSRDemo.qpf -c add
Info: Quartus(args): compile AddCSRDemo.qpf -c add
Info: Project Name = /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/AddCSRDemo
Info: Revision Name = add
Info: Run task: IP Generation
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Fri Nov  4 04:22:47 2022
    Info: System process ID: 18030
Info: Command: quartus_ipgenerate AddCSRDemo -c add --run_default_mode_op
Info: Found 6 IP file(s) in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels.qsys was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_clock_in.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_reset_in.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0.ip was found in the project.
    Info: IP file /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0.ip was found in the project.
Info: Finished generating IP file(s) in the project.
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/./add_kernels).
    Info: Skipped generation of synthesis files for the Platform Designer IP file add_kernels.qsys based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_clock_in).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/add_kernels/add_kernels_clock_in.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/add_kernels/add_kernels_master_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_reset_in).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/add_kernels/add_kernels_reset_in.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
    Info: Previously generated synthesis files were detected in the Platform Designer IP file generation directory (/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0).
    Info: Skipped generation of synthesis files for the Platform Designer IP file ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0.ip based on the current regeneration policy setting (Tools/Options/IP Settings).
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 982 megabytes
    Info: Processing ended: Fri Nov  4 04:22:48 2022
    Info: Elapsed time: 00:00:01
    Info: System process ID: 18030
Info: Run task: Analysis & Synthesis
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Fri Nov  4 04:22:50 2022
    Info: System process ID: 18036
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off AddCSRDemo -c add
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "AddCSRDemo"
Info: Revision = "add"
Info: Analyzing source files
Info (18237): File "/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0/altera_reset_controller_1921/synth/altera_reset_controller.v" is a duplicate of already analyzed file "/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels/altera_reset_controller_1921/synth/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" is a duplicate of already analyzed file "/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels/altera_reset_controller_1921/synth/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(246): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_altera_syncram_wrapped.sv Line: 246
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(249): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_altera_syncram_wrapped.sv Line: 249
Info (16884): Verilog HDL info at hld_fifo.sv(146): analyzing included file ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_fifo.sv Line: 146
Info (19624): Verilog HDL info at hld_fifo.sv(146): back to file 'ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_fifo.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_fifo.sv Line: 146
Info (16884): Verilog HDL info at acl_mid_speed_fifo.sv(85): analyzing included file ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mid_speed_fifo.sv Line: 85
Info (19624): Verilog HDL info at acl_mid_speed_fifo.sv(85): back to file 'ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mid_speed_fifo.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mid_speed_fifo.sv Line: 85
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(196): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 196
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(199): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 199
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(202): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 202
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(205): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 205
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(208): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 208
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(211): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 211
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(214): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 214
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(217): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 217
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(220): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_one_ram_fifo.sv Line: 220
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(126): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 126
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(129): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 129
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(132): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 132
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(135): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 135
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(138): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 138
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(141): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 141
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(144): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 144
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(147): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 147
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(150): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 150
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(218): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 218
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(221): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 221
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(224): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 224
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(227): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 227
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(230): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 230
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(233): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 233
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(236): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 236
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(239): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 239
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(242): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_high_speed_fifo.sv Line: 242
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(157): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 157
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(160): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 160
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(163): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 163
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(166): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 166
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(169): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 169
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(172): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 172
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(175): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 175
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(178): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 178
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(181): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_low_latency_fifo.sv Line: 181
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(161): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 161
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(164): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 164
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(167): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 167
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(170): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 170
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(173): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 173
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(176): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 176
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(179): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 179
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(182): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 182
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(185): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_zero_latency_fifo.sv Line: 185
Info (16884): Verilog HDL info at acl_mlab_fifo.sv(32): analyzing included file ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mlab_fifo.sv Line: 32
Info (19624): Verilog HDL info at acl_mlab_fifo.sv(32): back to file 'ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mlab_fifo.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_mlab_fifo.sv Line: 32
Info (16884): Verilog HDL info at hld_iord.sv(34): analyzing included file ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iord.sv Line: 34
Info (19624): Verilog HDL info at hld_iord.sv(34): back to file 'ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iord.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iord.sv Line: 34
Info (16884): Verilog HDL info at hld_iowr.sv(34): analyzing included file ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv Line: 34
Info (19624): Verilog HDL info at hld_iowr.sv(34): back to file 'ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv Line: 34
Warning (17326): Verilog HDL warning at acl_push.v(100): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_push.v Line: 100
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(246): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_altera_syncram_wrapped.sv Line: 246
Warning (17326): Verilog HDL warning at acl_altera_syncram_wrapped.sv(249): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_altera_syncram_wrapped.sv Line: 249
Info (16884): Verilog HDL info at hld_fifo.sv(146): analyzing included file ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/hld_fifo.sv Line: 146
Info (19624): Verilog HDL info at hld_fifo.sv(146): back to file 'ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/hld_fifo.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/hld_fifo.sv Line: 146
Info (16884): Verilog HDL info at acl_mid_speed_fifo.sv(85): analyzing included file ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_mid_speed_fifo.sv Line: 85
Info (19624): Verilog HDL info at acl_mid_speed_fifo.sv(85): back to file 'ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_mid_speed_fifo.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_mid_speed_fifo.sv Line: 85
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(196): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_one_ram_fifo.sv Line: 196
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(199): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_one_ram_fifo.sv Line: 199
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(202): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_one_ram_fifo.sv Line: 202
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(205): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_one_ram_fifo.sv Line: 205
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(208): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_one_ram_fifo.sv Line: 208
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(211): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_one_ram_fifo.sv Line: 211
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(214): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_one_ram_fifo.sv Line: 214
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(217): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_one_ram_fifo.sv Line: 217
Warning (17326): Verilog HDL warning at acl_latency_one_ram_fifo.sv(220): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_one_ram_fifo.sv Line: 220
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(126): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 126
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(129): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 129
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(132): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 132
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(135): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 135
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(138): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 138
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(141): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 141
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(144): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 144
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(147): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 147
Warning (17326): Verilog HDL warning at acl_latency_zero_ram_fifo.sv(150): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_latency_zero_ram_fifo.sv Line: 150
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(218): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_high_speed_fifo.sv Line: 218
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(221): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_high_speed_fifo.sv Line: 221
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(224): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_high_speed_fifo.sv Line: 224
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(227): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_high_speed_fifo.sv Line: 227
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(230): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_high_speed_fifo.sv Line: 230
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(233): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_high_speed_fifo.sv Line: 233
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(236): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_high_speed_fifo.sv Line: 236
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(239): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_high_speed_fifo.sv Line: 239
Warning (17326): Verilog HDL warning at acl_high_speed_fifo.sv(242): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_high_speed_fifo.sv Line: 242
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(157): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_low_latency_fifo.sv Line: 157
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(160): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_low_latency_fifo.sv Line: 160
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(163): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_low_latency_fifo.sv Line: 163
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(166): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_low_latency_fifo.sv Line: 166
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(169): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_low_latency_fifo.sv Line: 169
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(172): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_low_latency_fifo.sv Line: 172
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(175): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_low_latency_fifo.sv Line: 175
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(178): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_low_latency_fifo.sv Line: 178
Warning (17326): Verilog HDL warning at acl_low_latency_fifo.sv(181): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_low_latency_fifo.sv Line: 181
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(161): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_zero_latency_fifo.sv Line: 161
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(164): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_zero_latency_fifo.sv Line: 164
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(167): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_zero_latency_fifo.sv Line: 167
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(170): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_zero_latency_fifo.sv Line: 170
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(173): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_zero_latency_fifo.sv Line: 173
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(176): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_zero_latency_fifo.sv Line: 176
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(179): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_zero_latency_fifo.sv Line: 179
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(182): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_zero_latency_fifo.sv Line: 182
Warning (17326): Verilog HDL warning at acl_zero_latency_fifo.sv(185): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_zero_latency_fifo.sv Line: 185
Info (16884): Verilog HDL info at acl_mlab_fifo.sv(32): analyzing included file ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_mlab_fifo.sv Line: 32
Info (19624): Verilog HDL info at acl_mlab_fifo.sv(32): back to file 'ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_mlab_fifo.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_mlab_fifo.sv Line: 32
Info (16884): Verilog HDL info at hld_iowr.sv(34): analyzing included file ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_parameter_assert.svh File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/hld_iowr.sv Line: 34
Info (19624): Verilog HDL info at hld_iowr.sv(34): back to file 'ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/hld_iowr.sv' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/hld_iowr.sv Line: 34
Warning (17326): Verilog HDL warning at acl_push.v(100): elaboration system task fatal violates IEEE 1800 (2005) syntax File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_push.v Line: 100
Info: Elaborating from top-level entity "add"
Info (18235): Library search order is as follows: "altera_merlin_master_translator_191; altera_merlin_slave_translator_191; altera_merlin_master_agent_191; altera_merlin_slave_agent_191; altera_avalon_sc_fifo_1931; altera_merlin_router_1921; altera_merlin_traffic_limiter_191; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1921; altera_merlin_width_adapter_1920; altera_mm_interconnect_1920; altera_reset_controller_1921; add_kernels; add_kernels_clock_in; altera_jtag_dc_streaming_191; timing_adapter_1930; altera_avalon_st_bytes_to_packets_1920; altera_avalon_st_packets_to_bytes_1920; altera_avalon_packets_to_master_1920; channel_adapter_1921; altera_jtag_avalon_master_191; add_kernels_master_0; add_kernels_reset_in; add_fpga_ip_export_1_di_10; add_kernels_add_fpga_ip_export_1_di_0; add_fpga_ip_export_5_di_10; add_kernels_add_fpga_ip_export_5_di_0". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(201): truncated value with size 115 to match size of target (96) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 201
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(201): truncated value with size 115 to match size of target (96) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 201
Warning (16735): Verilog HDL warning at add_fpga_ip_export_1_di.sv(249): actual bit length 32 differs from formal bit length 64 for port "hostpipe_iord_15_data" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/add_fpga_ip_export_1_di.sv Line: 249
Warning (16735): Verilog HDL warning at add_fpga_ip_export_1_di.sv(252): actual bit length 32 differs from formal bit length 64 for port "hostpipe_iord_17_data" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/add_fpga_ip_export_1_di.sv Line: 252
Warning (13469): Verilog HDL assignment warning at acl_multistage_adder.v(168): truncated value with size 19 to match size of target (14) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_adder.v Line: 168
Warning (16735): Verilog HDL warning at hld_iord.sv(441): actual bit length 35 differs from formal bit length 34 for port "o_data" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iord.sv Line: 441
Warning (16735): Verilog HDL warning at hld_iord.sv(446): actual bit length 35 differs from formal bit length 34 for port "i_fifodata" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iord.sv Line: 446
Warning (16735): Verilog HDL warning at hld_iowr.sv(419): actual bit length 35 differs from formal bit length 34 for port "i_data" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv Line: 419
Warning (16735): Verilog HDL warning at hld_iowr.sv(429): actual bit length 35 differs from formal bit length 34 for port "o_fifodata" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/hld_iowr.sv Line: 429
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(131): truncated value with size 2 to match size of target (1) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_token_fifo_counter.v Line: 131
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(147): truncated value with size 2 to match size of target (1) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_token_fifo_counter.v Line: 147
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(156): truncated value with size 3 to match size of target (2) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_token_fifo_counter.v Line: 156
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(201): truncated value with size 115 to match size of target (96) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_multistage_accumulator.v Line: 201
Warning (13469): Verilog HDL assignment warning at acl_multistage_accumulator.v(201): truncated value with size 115 to match size of target (96) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_multistage_accumulator.v Line: 201
Warning (13469): Verilog HDL assignment warning at acl_multistage_adder.v(168): truncated value with size 19 to match size of target (14) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_multistage_adder.v Line: 168
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(131): truncated value with size 2 to match size of target (1) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_token_fifo_counter.v Line: 131
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(147): truncated value with size 2 to match size of target (1) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_token_fifo_counter.v Line: 147
Warning (13469): Verilog HDL assignment warning at acl_token_fifo_counter.v(156): truncated value with size 3 to match size of target (2) File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_token_fifo_counter.v Line: 156
Warning (16735): Verilog HDL warning at hld_iowr.sv(419): actual bit length 35 differs from formal bit length 34 for port "i_data" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/hld_iowr.sv Line: 419
Warning (16735): Verilog HDL warning at hld_iowr.sv(429): actual bit length 35 differs from formal bit length 34 for port "o_fifodata" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/hld_iowr.sv Line: 429
Info (19337): VHDL info at sld_jtag_endpoint_adapter.vhd(96): executing entity "sld_jtag_endpoint_adapter(sld_ir_width=3,sld_auto_instance_index="YES",sld_node_info_internal=203451904)(1,1)(1,3)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 96
Info (19337): VHDL info at altera_sld_agent_endpoint.vhd(120): executing entity "altera_sld_agent_endpoint(mfr_code=110,type_code=132,version=1,ir_width=3)(1,1)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=5,receive_width=26,settings="{fabric sld dir agent mfr_code 110 type_code 132 version 1 instance -1 ir_width 3 bridge_agent 0 prefer_host { } psig 9b67919e}")(1,127)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Info (22567): Verilog HDL info at add_kernels_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v(125): extracting RAM for identifier 'mem' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0/altera_avalon_sc_fifo_1931/synth/add_kernels_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 125
Info (22567): Verilog HDL info at add_kernels_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_master_0/altera_avalon_sc_fifo_1931/synth/add_kernels_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at add_kernels_altera_avalon_sc_fifo_1931_fzgstwy.v(126): extracting RAM for identifier 'infer_mem' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels/altera_avalon_sc_fifo_1931/synth/add_kernels_altera_avalon_sc_fifo_1931_fzgstwy.v Line: 126
Info (22567): Verilog HDL info at add_kernels_altera_merlin_width_adapter_1920_qo37njq.sv(317): extracting RAM for identifier 'data_array' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels/altera_merlin_width_adapter_1920/synth/add_kernels_altera_merlin_width_adapter_1920_qo37njq.sv Line: 317
Info (22567): Verilog HDL info at add_kernels_altera_merlin_width_adapter_1920_qo37njq.sv(318): extracting RAM for identifier 'byteen_array' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels/altera_merlin_width_adapter_1920/synth/add_kernels_altera_merlin_width_adapter_1920_qo37njq.sv Line: 318
Info (22567): Verilog HDL info at add_kernels_altera_merlin_width_adapter_1920_xqv2fwa.sv(317): extracting RAM for identifier 'data_array' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels/altera_merlin_width_adapter_1920/synth/add_kernels_altera_merlin_width_adapter_1920_xqv2fwa.sv Line: 317
Info (22567): Verilog HDL info at add_kernels_altera_merlin_width_adapter_1920_xqv2fwa.sv(318): extracting RAM for identifier 'byteen_array' File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels/altera_merlin_width_adapter_1920/synth/add_kernels_altera_merlin_width_adapter_1920_xqv2fwa.sv Line: 318
Warning (16753): Verilog HDL warning at add_kernels_altera_merlin_width_adapter_1920_xqv2fwa.sv(477): right shift count is greater than or equal to the width of the value File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add_kernels/altera_merlin_width_adapter_1920/synth/add_kernels_altera_merlin_width_adapter_1920_xqv2fwa.sv Line: 477
Warning (21610): Output port "device_exception_bus[0..63]" in instance "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0" of entity "add_fpga_ip_export_1_di" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/add_fpga_ip_export_1_di.sv Line: 27
Warning (21610): Output port "stall_out_lookahead" in instance "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0" of entity "acl_id_iterator" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_id_iterator.v Line: 70
Warning (21610): Output port "avm_burstcount" in instance "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|cra_ring_wrapper_inst|csr_ring_node_avm_wire_0_cra_ring_inst_0" of entity "cra_ring_node" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/cra_ring_node.sv Line: 47
Warning (21610): Output port "avm_enable" in instance "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|cra_ring_wrapper_inst|csr_ring_node_avm_wire_0_cra_ring_inst_0" of entity "cra_ring_node" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/cra_ring_node.sv Line: 45
Warning (21610): Output port "device_exception_bus[0..63]" in instance "u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0" of entity "add_fpga_ip_export_5_di" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/add_fpga_ip_export_5_di.sv Line: 27
Warning (21610): Output port "stall_out_lookahead" in instance "u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0" of entity "acl_id_iterator" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_id_iterator.v Line: 70
Warning (21610): Output port "avm_burstcount" in instance "u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|cra_ring_wrapper_inst|csr_ring_node_avm_wire_0_cra_ring_inst_0" of entity "cra_ring_node" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/cra_ring_node.sv Line: 47
Warning (21610): Output port "avm_enable" in instance "u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|cra_ring_wrapper_inst|csr_ring_node_avm_wire_0_cra_ring_inst_0" of entity "cra_ring_node" does not have a driver. Connecting to the default value "gnd". File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/cra_ring_node.sv Line: 45
Info: Found 240 design entities
Info: There are 342 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab_0.
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Deploying alt_sld_fab_0 to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Saving generation log to /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt
Info (11172): Generated by version: 22.3 build 104
Info (11172): Starting: Create HDL design files for synthesis
Info (11172): Qsys-generate /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Processing generation queue"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_bgvoddi"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_yq5fuqa"
Info (11172): Alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_qpopszi"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_p2ur6pi"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_n4xfcwi"
Info (11172): Conf_reset_src: "Generating: conf_reset_src"
Info (11172): Grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info (11172): Alt_sld_fab_0: Done "alt_sld_fab_0" with 12 modules, 12 files
Info (11172): Finished: Create HDL design files for synthesis
Info (11172): Generation of /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip (alt_sld_fab_0) took 579 ms
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab_0.
Info (19337): VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_qpopszi.vhd(13): executing entity "alt_sld_fab_0_altera_sld_jtag_hub_1920_qpopszi(device_family="Arria 10",count=1,n_sel_bits=1,n_node_ir_bits=4,node_info="00001100001000000110111000000000",compilation_mode=0,broadcast_feature=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=2)(1,8)(1,0)(1,32)" with architecture "rtl" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_qpopszi.vhd Line: 13
Info (19337): VHDL info at sld_jtag_hub.vhd(89): executing entity "sld_jtag_hub(device_family="Arria 10",n_nodes=1,n_sel_bits=1,n_node_ir_bits=4,node_info="00001100001000000110111000000000",broadcast_feature=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=2)(1,8)(31,0)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 89
Info (19337): VHDL info at sld_hub.vhd(1554): executing entity "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)" with architecture "rtl" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_hub.vhd Line: 1554
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr(n_bits=64)" with architecture "INFO_REG" File: /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Info: found pre-synthesis snapshots for 2 partition(s)
Info: Synthesizing partition "root_partition"
Info (286031): Timing-Driven Synthesis is running on partition "root_partition"
Info (19000): Inferred 8 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_0" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_0" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_sum|pipelined_data_rtl_0" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data_rtl_1" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_completed|pipelined_data_rtl_1" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_sum|pipelined_data_rtl_1" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_1" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_multistage_accumulator.v Line: 113
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 19
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (18062): Inserted logic cells for Maximum Fan-Out assignment
    Info (18058): Inserted 7 logic cells for Maximum Fan-Out assignment on "u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine11addcsrpipes_24_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine11addcsrpipes_96_1gr|fifo|valid_counter[0]" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_1_di_0/add_fpga_ip_export_1_di_10/synth/acl_token_fifo_counter.v Line: 97
    Info (18058): Inserted 6 logic cells for Maximum Fan-Out assignment on "u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/ip/add_kernels/add_kernels_add_fpga_ip_export_5_di_0/add_fpga_ip_export_5_di_10/synth/acl_token_fifo_counter.v Line: 97
Info (17049): 6512 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 6080 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 5912 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21071): Implemented 1 partitions
Info: Successfully synthesized partition
Info: Synthesizing partition "auto_fab_0"
Info (286031): Timing-Driven Synthesis is running on partition "auto_fab_0"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|universal.lc" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/qdb/_compiler/add/_flat/22.3.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_reset_release_for_debug_203/synth/intel_configuration_reset_release_for_debug.v Line: 45
Info (21057): Implemented 152 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 116 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 2 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 1696 megabytes
    Info: Processing ended: Fri Nov  4 04:23:32 2022
    Info: Elapsed time: 00:00:42
    Info: System process ID: 18036
Info (19538): Reading SDC files took 00:00:01 cumulatively in this process.
Info: Run task: Fitter
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Fri Nov  4 04:23:34 2022
    Info: System process ID: 18480
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off AddCSRDemo -c add
Info: qfit2_default_script.tcl version: #1
Info: Project  = AddCSRDemo
Info: Revision = add
Info (16677): Loading synthesized database.
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16734): Loading "synthesized" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02.
Info (119006): Selected device 10AS066N3F40E2SG for design "add"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:22
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (11685): 1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "i_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "i_clk(n)" File: /nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/add.v Line: 5
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 48 unused RX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Critical Warning (18655): There are 48 unused TX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (13173): i_clk~inputCLKENA0 (4858 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I21
    Info (13173): u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 (3089 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I22
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'add_kernels/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'jtag.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'add.sdc'
Info (332104): Reading SDC File: 'ip/add_kernels/add_kernels_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/add_kernels/add_kernels_master_0/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/p/psg/swip/releases5/acds/22.3/104/linux64/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   41.666 altera_reserved_tck
    Info (332111):   10.000        i_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:00:39
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:35
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during Placement is 1.16 seconds.
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 1.02 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:24
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (11888): Total time spent on timing analysis during Post-Routing is 0.00 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:16
Info (20274): Successfully committed final database.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5899 megabytes
    Info: Processing ended: Fri Nov  4 04:25:38 2022
    Info: Elapsed time: 00:02:04
    Info: System process ID: 18480
Info: Run task: Timing Analysis (Signoff)
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Fri Nov  4 04:25:40 2022
    Info: System process ID: 19702
Info: Command: quartus_sta AddCSRDemo -c add --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:03.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'add_kernels/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'jtag.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'add.sdc'
Info (332104): Reading SDC File: 'ip/add_kernels/add_kernels_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/add_kernels/add_kernels_master_0/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/p/psg/swip/releases5/acds/22.3/104/linux64/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 5.422
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     5.422               0.000         0      i_clk Slow 900mV 100C Model 
    Info (332119):     6.311               0.000         0 altera_reserved_tck   Slow 900mV 0C Model 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.020               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
    Info (332119):     0.021               0.000         0      i_clk   Fast 900mV 0C Model 
Info (332146): Worst-case recovery slack is 4.789
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     4.789               0.000         0      i_clk   Slow 900mV 0C Model 
    Info (332119):    38.406               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.161
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.161               0.000         0      i_clk   Fast 900mV 0C Model 
    Info (332119):     0.484               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 4.495
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     4.495               0.000         0      i_clk   Slow 900mV 0C Model 
    Info (332119):    20.636               0.000         0 altera_reserved_tck   Slow 900mV 0C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 18 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 4, or 22.2%
    Info (332114): 
Worst Case Available Settling Time: 16.067 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 18 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 4, or 22.2%
    Info (332114): 
Worst Case Available Settling Time: 16.426 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 18 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 4, or 22.2%
    Info (332114): 
Worst Case Available Settling Time: 17.213 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 18 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 4, or 22.2%
    Info (332114): 
Worst Case Available Settling Time: 17.690 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 2244 megabytes
    Info: Processing ended: Fri Nov  4 04:25:47 2022
    Info: Elapsed time: 00:00:07
    Info: System process ID: 19702
Info: Run task: Assembler (Generate programming files)
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Fri Nov  4 04:25:49 2022
    Info: System process ID: 19724
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off AddCSRDemo -c add
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:02.
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5036 megabytes
    Info: Processing ended: Fri Nov  4 04:26:24 2022
    Info: Elapsed time: 00:00:35
    Info: System process ID: 19724
Info (21793): Quartus Prime Full Compilation was successful. 0 errors, 128 warnings
Info (23030): Evaluation of Tcl script /p/psg/swip/releases5/acds/22.3/104/linux64/quartus/common/tcl/internal/qsh_flowengine.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 1165 megabytes
    Info: Processing ended: Fri Nov  4 04:26:29 2022
    Info: Elapsed time: 00:03:44
    Info: System process ID: 17989
