{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580580698353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580580698353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 02:11:38 2020 " "Processing started: Sun Feb 02 02:11:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580580698353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580580698353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADDA -c ADDA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADDA -c ADDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580580698353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1580580698753 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ADDA.v(38) " "Verilog HDL Expression warning at ADDA.v(38): truncated literal to match 4 bits" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(50) " "Verilog HDL Attribute warning at ADDA.v(50): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 50 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(51) " "Verilog HDL Attribute warning at ADDA.v(51): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 51 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(52) " "Verilog HDL Attribute warning at ADDA.v(52): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 52 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(53) " "Verilog HDL Attribute warning at ADDA.v(53): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 53 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(64) " "Verilog HDL warning at ADDA.v(64): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(246) " "Verilog HDL warning at ADDA.v(246): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(256) " "Verilog HDL warning at ADDA.v(256): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(276) " "Verilog HDL warning at ADDA.v(276): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 276 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/adda.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/adda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580580698813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580580698813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580580698823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580580698823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADDA " "Elaborating entity \"ADDA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580580698873 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drdy_cnt ADDA.v(54) " "Verilog HDL or VHDL warning at ADDA.v(54): object \"drdy_cnt\" assigned a value but never read" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contro_set_flg ADDA.v(56) " "Verilog HDL or VHDL warning at ADDA.v(56): object \"contro_set_flg\" assigned a value but never read" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_sta ADDA.v(128) " "Verilog HDL Always Construct warning at ADDA.v(128): inferring latch(es) for variable \"next_sta\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_rest_n ADDA.v(226) " "Verilog HDL Always Construct warning at ADDA.v(226): inferring latch(es) for variable \"o_rest_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs_n ADDA.v(226) " "Verilog HDL Always Construct warning at ADDA.v(226): inferring latch(es) for variable \"cs_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_n_w ADDA.v(226) " "Verilog HDL Always Construct warning at ADDA.v(226): inferring latch(es) for variable \"r_n_w\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adcdata ADDA.v(226) " "Verilog HDL Always Construct warning at ADDA.v(226): inferring latch(es) for variable \"adcdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrreq ADDA.v(226) " "Verilog HDL Always Construct warning at ADDA.v(226): inferring latch(es) for variable \"wrreq\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrreq ADDA.v(226) " "Inferred latch for \"wrreq\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[0\] ADDA.v(226) " "Inferred latch for \"adcdata\[0\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[1\] ADDA.v(226) " "Inferred latch for \"adcdata\[1\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[2\] ADDA.v(226) " "Inferred latch for \"adcdata\[2\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[3\] ADDA.v(226) " "Inferred latch for \"adcdata\[3\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[4\] ADDA.v(226) " "Inferred latch for \"adcdata\[4\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[5\] ADDA.v(226) " "Inferred latch for \"adcdata\[5\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[6\] ADDA.v(226) " "Inferred latch for \"adcdata\[6\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[7\] ADDA.v(226) " "Inferred latch for \"adcdata\[7\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[8\] ADDA.v(226) " "Inferred latch for \"adcdata\[8\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[9\] ADDA.v(226) " "Inferred latch for \"adcdata\[9\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[10\] ADDA.v(226) " "Inferred latch for \"adcdata\[10\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[11\] ADDA.v(226) " "Inferred latch for \"adcdata\[11\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[12\] ADDA.v(226) " "Inferred latch for \"adcdata\[12\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[13\] ADDA.v(226) " "Inferred latch for \"adcdata\[13\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[14\] ADDA.v(226) " "Inferred latch for \"adcdata\[14\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698873 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[15\] ADDA.v(226) " "Inferred latch for \"adcdata\[15\]\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_n_w ADDA.v(226) " "Inferred latch for \"r_n_w\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs_n ADDA.v(226) " "Inferred latch for \"cs_n\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rest_n ADDA.v(226) " "Inferred latch for \"o_rest_n\" at ADDA.v(226)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WAIT_DRDY ADDA.v(128) " "Inferred latch for \"next_sta.WAIT_DRDY\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL2_VAL_END ADDA.v(128) " "Inferred latch for \"next_sta.WRITECONTROL2_VAL_END\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL2_VAL ADDA.v(128) " "Inferred latch for \"next_sta.WRITECONTROL2_VAL\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL2_ADR_END ADDA.v(128) " "Inferred latch for \"next_sta.WRITECONTROL2_ADR_END\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL2_ADR ADDA.v(128) " "Inferred latch for \"next_sta.WRITECONTROL2_ADR\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL1_VAL_END ADDA.v(128) " "Inferred latch for \"next_sta.WRITECONTROL1_VAL_END\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL1_VAL ADDA.v(128) " "Inferred latch for \"next_sta.WRITECONTROL1_VAL\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL1_ADR_END ADDA.v(128) " "Inferred latch for \"next_sta.WRITECONTROL1_ADR_END\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRITECONTROL1_ADR ADDA.v(128) " "Inferred latch for \"next_sta.WRITECONTROL1_ADR\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRESET2 ADDA.v(128) " "Inferred latch for \"next_sta.WRESET2\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.WRESET1 ADDA.v(128) " "Inferred latch for \"next_sta.WRESET1\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_sta.STATE0 ADDA.v(128) " "Inferred latch for \"next_sta.STATE0\" at ADDA.v(128)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580580698883 "|ADDA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:u_pll " "Elaborating entity \"ip\" for hierarchy \"ip:u_pll\"" {  } { { "../rtl/ADDA.v" "u_pll" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:u_pll\|altpll:altpll_component\"" {  } { { "../rtl/ip.v" "altpll_component" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:u_pll\|altpll:altpll_component\"" {  } { { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:u_pll\|altpll:altpll_component " "Instantiated megafunction \"ip:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580698973 ""}  } { { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580580698973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580580699073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580580699073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580699073 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "adcdata\[1\]_409 adcdata\[0\]_394 " "Duplicate LATCH primitive \"adcdata\[1\]_409\" merged with LATCH primitive \"adcdata\[0\]_394\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580699622 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "adcdata\[2\]_424 adcdata\[0\]_394 " "Duplicate LATCH primitive \"adcdata\[2\]_424\" merged with LATCH primitive \"adcdata\[0\]_394\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580699622 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "adcdata\[5\]_469 adcdata\[0\]_394 " "Duplicate LATCH primitive \"adcdata\[5\]_469\" merged with LATCH primitive \"adcdata\[0\]_394\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580580699622 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1580580699622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_n_w\$latch " "Latch r_n_w\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_sta.WAIT_DRDY " "Ports D and ENA on the latch are fed by the same signal current_sta.WAIT_DRDY" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580580699622 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580580699622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_rest_n\$latch " "Latch o_rest_n\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_sta.WRESET1 " "Ports D and ENA on the latch are fed by the same signal current_sta.WRESET1" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580580699622 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 226 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580580699622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sta.WAIT_DRDY_648 " "Latch next_sta.WAIT_DRDY_648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA command " "Ports D and ENA on the latch are fed by the same signal command" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580580699622 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580580699622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_sta.WRITECONTROL2_VAL_END_655 " "Latch next_sta.WRITECONTROL2_VAL_END_655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA command " "Ports D and ENA on the latch are fed by the same signal command" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1580580699622 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 128 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1580580699622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580580699772 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580580699913 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAProgramm/ADDA/par/output_files/ADDA.map.smsg " "Generated suppressed messages file E:/FPGAProgramm/ADDA/par/output_files/ADDA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1580580699983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580580700150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580580700150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580580700260 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580580700260 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1580580700260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580580700260 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1580580700260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580580700260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580580700330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 02:11:40 2020 " "Processing ended: Sun Feb 02 02:11:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580580700330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580580700330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580580700330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580580700330 ""}
