// Seed: 3254151188
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    output supply0 id_6
);
  assign id_6 = 1;
  assign module_2.id_0 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1,
    input  wand id_2
);
  wire id_4 = id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_8 = 32'd62
) (
    input supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    output wand id_6,
    input wor id_7,
    input uwire _id_8,
    input wor id_9,
    output tri1 id_10,
    input wand id_11,
    output supply0 id_12,
    input wor id_13,
    output wire id_14,
    output wand id_15
);
  logic [id_8 : -1  &  1 'b0] id_17 = 1 == id_4;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_0,
      id_4,
      id_6,
      id_6,
      id_14
  );
endmodule
