TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Wed Jun 06 12:23:18 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'control_disparo:inst|EA[0]'
 12. Slow Model Setup: 'ifclk'
 13. Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'
 15. Slow Model Hold: 'control_disparo:inst|EA[0]'
 16. Slow Model Hold: 'ifclk'
 17. Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'
 19. Slow Model Recovery: 'ifclk'
 20. Slow Model Removal: 'ifclk'
 21. Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'
 22. Slow Model Minimum Pulse Width: 'ifclk'
 23. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 24. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'control_disparo:inst|EA[0]'
 37. Fast Model Setup: 'ifclk'
 38. Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'
 39. Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'
 40. Fast Model Hold: 'control_disparo:inst|EA[0]'
 41. Fast Model Hold: 'ifclk'
 42. Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'
 43. Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'
 44. Fast Model Recovery: 'ifclk'
 45. Fast Model Removal: 'ifclk'
 46. Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'
 47. Fast Model Minimum Pulse Width: 'ifclk'
 48. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 49. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Propagation Delay
 55. Minimum Propagation Delay
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Progagation Delay
 62. Minimum Progagation Delay
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; control_disparo:inst|EA[0]        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_disparo:inst|EA[0] }        ;
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst1|altpll_component|pll|clk[0] ; Generated ; 66.665 ; 15.0 MHz   ; 0.000 ; 33.332 ; 50.00      ; 16        ; 5           ;       ;        ;           ;            ; false    ; ifclk  ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[0] } ;
; inst1|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[1] } ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 107.78 MHz ; 107.78 MHz      ; ifclk                             ;                                                       ;
; 160.28 MHz ; 138.43 MHz      ; control_disparo:inst|EA[0]        ; limit due to low minimum pulse width violation (tcl)  ;
; 213.95 MHz ; 213.95 MHz      ; inst1|altpll_component|pll|clk[0] ;                                                       ;
; 811.03 MHz ; 449.84 MHz      ; inst1|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -5.239 ; -2313.389     ;
; ifclk                             ; -5.111 ; -9.777        ;
; inst1|altpll_component|pll|clk[0] ; -2.106 ; -23.316       ;
; inst1|altpll_component|pll|clk[1] ; 18.766 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -0.603 ; -15.968       ;
; ifclk                             ; 0.445  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.445  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.612  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 8.735 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.600 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -3.112 ; -3303.782     ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 32.221 ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.959     ; 5.240      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.239 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.258      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.955     ; 5.213      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.231      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.965     ; 5.203      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.221      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.959     ; 5.207      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.225      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.959     ; 5.096      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.114      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.955     ; 5.069      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.937     ; 5.087      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.965     ; 5.059      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.064 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.947     ; 5.077      ;
; -5.063 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.941     ; 5.082      ;
; -5.063 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.959     ; 5.064      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -5.111 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 3.199      ;
; -4.964 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 3.052      ;
; -4.886 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 2.974      ;
; -4.772 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.950     ; 2.861      ;
; -4.763 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 2.851      ;
; -4.737 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.953     ; 2.823      ;
; -4.700 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.948     ; 2.791      ;
; -4.666 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 2.754      ;
; -4.614 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 2.702      ;
; -4.604 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 2.692      ;
; -4.317 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 2.405      ;
; -4.246 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 2.334      ;
; -4.078 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 2.166      ;
; -4.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.951     ; 2.159      ;
; 11.555 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; -0.002     ; 9.314      ;
; 11.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; -0.002     ; 9.270      ;
; 11.798 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; -0.002     ; 9.071      ;
; 12.154 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; 0.008      ; 8.725      ;
; 12.651 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.003      ; 8.223      ;
; 12.695 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.003      ; 8.179      ;
; 12.789 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 8.082      ;
; 12.833 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 8.038      ;
; 12.885 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 7.976      ;
; 12.894 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.003      ; 7.980      ;
; 12.929 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 7.932      ;
; 13.028 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; 0.000      ; 7.843      ;
; 13.032 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.839      ;
; 13.076 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.073      ; 7.790      ;
; 13.085 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.077      ; 7.785      ;
; 13.120 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.073      ; 7.746      ;
; 13.128 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 7.733      ;
; 13.129 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.077      ; 7.741      ;
; 13.218 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; -0.002     ; 7.651      ;
; 13.227 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.074      ; 7.640      ;
; 13.245 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.626      ;
; 13.250 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.013      ; 7.634      ;
; 13.261 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.081      ; 7.613      ;
; 13.271 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.074      ; 7.596      ;
; 13.281 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.083      ; 7.595      ;
; 13.289 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.582      ;
; 13.305 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.081      ; 7.569      ;
; 13.319 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.073      ; 7.547      ;
; 13.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.083      ; 7.551      ;
; 13.328 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.077      ; 7.542      ;
; 13.333 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.077      ; 7.537      ;
; 13.348 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 7.524      ;
; 13.360 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 7.508      ;
; 13.373 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.498      ;
; 13.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.088      ; 7.493      ;
; 13.392 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 7.480      ;
; 13.404 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 7.464      ;
; 13.437 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 7.436      ;
; 13.449 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.420      ;
; 13.470 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.074      ; 7.397      ;
; 13.481 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 7.392      ;
; 13.484 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.387      ;
; 13.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.383      ;
; 13.493 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.376      ;
; 13.504 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.081      ; 7.370      ;
; 13.524 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.083      ; 7.352      ;
; 13.565 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.054      ; 7.282      ;
; 13.582 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.053      ; 7.264      ;
; 13.591 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 7.281      ;
; 13.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 7.265      ;
; 13.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.238      ;
; 13.650 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.228      ;
; 13.653 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.083      ; 7.223      ;
; 13.662 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.081      ; 7.212      ;
; 13.667 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.204      ;
; 13.672 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.199      ;
; 13.675 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.083      ; 7.201      ;
; 13.680 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 7.193      ;
; 13.684 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.087      ; 7.196      ;
; 13.684 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.194      ;
; 13.685 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 7.187      ;
; 13.692 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.072      ; 7.173      ;
; 13.692 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.177      ;
; 13.694 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.184      ;
; 13.695 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 7.166      ;
; 13.697 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.083      ; 7.179      ;
; 13.706 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.081      ; 7.168      ;
; 13.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.160      ;
; 13.712 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 7.160      ;
; 13.720 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.054      ; 7.127      ;
; 13.721 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.062      ; 7.134      ;
; 13.730 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ; ifclk                      ; ifclk       ; 20.833       ; 0.039      ; 7.102      ;
; 13.733 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.062      ; 7.122      ;
; 13.734 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.073      ; 7.132      ;
; 13.734 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ; ifclk                      ; ifclk       ; 20.833       ; 0.048      ; 7.107      ;
; 13.736 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.072      ; 7.129      ;
; 13.739 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7                      ; ifclk                      ; ifclk       ; 20.833       ; 0.047      ; 7.101      ;
; 13.739 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 7.114      ;
; 13.739 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 7.122      ;
; 13.745 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.069      ; 7.117      ;
; 13.746 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.082      ; 7.129      ;
; 13.750 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 7.111      ;
; 13.760 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.069      ; 7.102      ;
; 13.764 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.054      ; 7.083      ;
; 13.765 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.062      ; 7.090      ;
; 13.771 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23                     ; ifclk                      ; ifclk       ; 20.833       ; 0.053      ; 7.075      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -2.106 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.080      ; 2.506      ;
; -1.949 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.079      ; 2.348      ;
; -1.949 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.079      ; 2.348      ;
; -1.949 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.079      ; 2.348      ;
; -1.949 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.079      ; 2.348      ;
; -1.808 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.079      ; 2.207      ;
; -1.808 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.079      ; 2.207      ;
; -1.611 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.079      ; 2.010      ;
; -1.611 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.079      ; 2.010      ;
; -1.257 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.078      ; 1.655      ;
; -1.257 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.078      ; 1.655      ;
; 3.495  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 3.215      ;
; 3.495  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 3.215      ;
; 3.495  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 3.215      ;
; 3.495  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 3.215      ;
; 3.495  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 3.215      ;
; 3.495  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 3.215      ;
; 3.495  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 3.215      ;
; 3.652  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.003      ; 3.057      ;
; 3.652  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.003      ; 3.057      ;
; 4.023  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.003      ; 2.686      ;
; 4.133  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.002      ; 2.575      ;
; 4.803  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.003      ; 1.906      ;
; 61.991 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 4.711      ;
; 62.031 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 4.671      ;
; 62.361 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 4.341      ;
; 62.567 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.136      ;
; 62.567 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.136      ;
; 62.567 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.136      ;
; 62.567 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.136      ;
; 62.567 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.136      ;
; 62.567 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.136      ;
; 62.567 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.136      ;
; 62.724 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.978      ;
; 62.724 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.978      ;
; 62.791 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.912      ;
; 62.794 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.002     ; 3.907      ;
; 62.892 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.811      ;
; 62.892 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.811      ;
; 62.892 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.811      ;
; 62.892 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.811      ;
; 62.892 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.811      ;
; 62.892 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.811      ;
; 62.892 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.811      ;
; 62.903 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.800      ;
; 62.903 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.800      ;
; 62.903 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.800      ;
; 62.903 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.800      ;
; 62.903 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.800      ;
; 62.903 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.800      ;
; 62.903 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.800      ;
; 62.932 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.771      ;
; 62.932 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.771      ;
; 62.932 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.771      ;
; 62.932 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.771      ;
; 62.932 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.771      ;
; 62.932 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.771      ;
; 62.932 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.771      ;
; 63.048 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.654      ;
; 63.049 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.653      ;
; 63.049 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.653      ;
; 63.060 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.642      ;
; 63.060 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.642      ;
; 63.089 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.613      ;
; 63.089 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.613      ;
; 63.100 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.602      ;
; 63.119 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.002     ; 3.582      ;
; 63.130 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.002     ; 3.571      ;
; 63.159 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.002     ; 3.542      ;
; 63.215 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.488      ;
; 63.215 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.488      ;
; 63.215 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.488      ;
; 63.215 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.488      ;
; 63.215 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.488      ;
; 63.215 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.488      ;
; 63.215 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.488      ;
; 63.262 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.441      ;
; 63.262 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.441      ;
; 63.262 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.441      ;
; 63.262 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.441      ;
; 63.262 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.441      ;
; 63.262 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.441      ;
; 63.262 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.441      ;
; 63.329 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 3.374      ;
; 63.372 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.330      ;
; 63.372 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.330      ;
; 63.384 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 3.318      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 18.766 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.271      ;
; 19.136 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.901      ;
; 19.137 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.900      ;
; 19.137 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.900      ;
; 19.139 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.898      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.731      ;
; -0.577 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 1.660      ;
; -0.464 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 1.773      ;
; -0.459 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 1.778      ;
; -0.437 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.897      ;
; -0.420 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM69 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.914      ;
; -0.418 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.916      ;
; -0.407 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.927      ;
; -0.406 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.928      ;
; -0.402 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.932      ;
; -0.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 0.960      ;
; -0.301 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 1.936      ;
; -0.281 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.053      ;
; -0.279 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 1.958      ;
; -0.261 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.073      ;
; -0.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM71                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.075      ;
; -0.256 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 1.981      ;
; -0.254 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM73                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.080      ;
; -0.252 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.082      ;
; -0.249 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.085      ;
; -0.198 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 2.039      ;
; -0.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.221      ;
; -0.101 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.233      ;
; -0.080 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.254      ;
; -0.072 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM77 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.262      ;
; -0.070 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.264      ;
; -0.063 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.271      ;
; -0.061 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.273      ;
; -0.061 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.273      ;
; -0.060 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 2.177      ;
; -0.055 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.279      ;
; -0.051 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.050      ; 1.285      ;
; -0.044 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 2.193      ;
; -0.036 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.298      ;
; -0.035 ; control_disparo:inst|dataOut[10]                                                                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 1.044      ; 0.759      ;
; -0.033 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM73 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.301      ;
; -0.006 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.328      ;
; 0.003  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.337      ;
; 0.013  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.347      ;
; 0.023  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 2.260      ;
; 0.056  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.949      ; 2.291      ;
; 0.082  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM69 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.416      ;
; 0.083  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.417      ;
; 0.097  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM71                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.049      ; 1.432      ;
; 0.117  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.451      ;
; 0.124  ; control_disparo:inst|dataOut[7]                                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 1.191      ; 1.065      ;
; 0.124  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.458      ;
; 0.127  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.045      ; 1.458      ;
; 0.127  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM71                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.461      ;
; 0.135  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 2.372      ;
; 0.138  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.472      ;
; 0.140  ; control_disparo:inst|dataOut[1]                                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 1.185      ; 1.075      ;
; 0.143  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.477      ;
; 0.152  ; control_disparo:inst|dataOut[9]                                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 1.202      ; 1.104      ;
; 0.155  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.957      ; 2.398      ;
; 0.169  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.503      ;
; 0.179  ; control_disparo:inst|dataOut[9]                                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 1.215      ; 1.144      ;
; 0.184  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.951      ; 2.421      ;
; 0.184  ; control_disparo:inst|dataOut[7]                                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 1.197      ; 1.131      ;
; 0.187  ; control_disparo:inst|dataOut[6]                                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 1.193      ; 1.130      ;
; 0.195  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.051      ; 1.532      ;
; 0.202  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.536      ;
; 0.212  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.546      ;
; 0.221  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.059      ; 1.566      ;
; 0.223  ; control_disparo:inst|dataOut[6]                                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 1.178      ; 1.151      ;
; 0.228  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.562      ;
; 0.229  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.563      ;
; 0.245  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.579      ;
; 0.261  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.595      ;
; 0.301  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.043      ; 1.630      ;
; 0.302  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.050      ; 1.638      ;
; 0.310  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.045      ; 1.641      ;
; 0.311  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.045      ; 1.642      ;
; 0.321  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg3 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.163      ; 1.734      ;
; 0.326  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM69 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.660      ;
; 0.331  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg2 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.163      ; 1.744      ;
; 0.340  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg0 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.163      ; 1.753      ;
; 0.345  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.165      ; 1.760      ;
; 0.385  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM69 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.719      ;
; 0.388  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg7 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.163      ; 1.801      ;
; 0.397  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 1.048      ; 1.731      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.912      ;
; 0.630 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.916      ;
; 0.637 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.923      ;
; 0.773 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.059      ;
; 0.810 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 1.097      ;
; 0.909 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.194      ;
; 0.937 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.223      ;
; 0.937 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.223      ;
; 0.961 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.247      ;
; 0.970 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.256      ;
; 0.981 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.267      ;
; 0.988 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.274      ;
; 0.989 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.275      ;
; 1.004 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.290      ;
; 1.017 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.303      ;
; 1.049 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.334      ;
; 1.074 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.359      ;
; 1.079 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.364      ;
; 1.146 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 1.433      ;
; 1.152 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.437      ;
; 1.183 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.468      ;
; 1.219 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.504      ;
; 1.246 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.531      ;
; 1.248 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.534      ;
; 1.254 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.539      ;
; 1.262 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.547      ;
; 1.273 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.558      ;
; 1.284 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.570      ;
; 1.284 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.570      ;
; 1.293 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 1.580      ;
; 1.294 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.002      ; 1.582      ;
; 1.295 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 1.582      ;
; 1.297 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 1.584      ;
; 1.342 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 1.629      ;
; 1.418 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.704      ;
; 1.494 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 1.781      ;
; 1.494 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.780      ;
; 1.530 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.815      ;
; 1.544 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0]              ; ifclk                      ; ifclk       ; 0.000        ; -0.003     ; 1.827      ;
; 1.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.003     ; 1.916      ;
; 1.678 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 1.965      ;
; 1.689 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.007      ; 1.982      ;
; 1.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.996      ;
; 1.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 1.996      ;
; 1.765 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.051      ;
; 1.778 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.063      ;
; 1.825 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.111      ;
; 1.826 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.112      ;
; 1.845 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.131      ;
; 1.854 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 2.141      ;
; 1.855 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 2.142      ;
; 1.881 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.004     ; 2.163      ;
; 1.904 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 2.191      ;
; 1.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.271      ;
; 2.020 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.305      ;
; 2.022 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.307      ;
; 2.024 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.309      ;
; 2.047 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.005      ; 2.338      ;
; 2.051 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                                ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.336      ;
; 2.051 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.003     ; 2.334      ;
; 2.086 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                                ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; -0.002     ; 2.370      ;
; 2.093 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.378      ;
; 2.093 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.378      ;
; 2.104 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[0] ; ifclk       ; 0.000        ; -0.903     ; 1.487      ;
; 2.140 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.426      ;
; 2.159 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1 ; ifclk                      ; ifclk       ; 0.000        ; 0.078      ; 2.487      ;
; 2.169 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 2.456      ;
; 2.189 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 2.476      ;
; 2.189 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.475      ;
; 2.192 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.477      ;
; 2.198 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.484      ;
; 2.251 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.537      ;
; 2.262 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.548      ;
; 2.277 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.003     ; 2.560      ;
; 2.283 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[0] ; ifclk       ; 0.000        ; -0.903     ; 1.666      ;
; 2.302 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 2.589      ;
; 2.318 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.603      ;
; 2.318 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 2.605      ;
; 2.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.605      ;
; 2.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.605      ;
; 2.321 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.002      ; 2.609      ;
; 2.322 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 2.607      ;
; 2.324 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.003     ; 2.607      ;
; 2.347 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.633      ;
; 2.349 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.635      ;
; 2.368 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg1 ; ifclk                      ; ifclk       ; 0.000        ; 0.053      ; 2.671      ;
; 2.370 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 2.656      ;
; 2.404 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 2.691      ;
; 2.408 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0 ; ifclk                      ; ifclk       ; 0.000        ; 0.079      ; 2.737      ;
; 2.410 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                                ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                      ; ifclk       ; 0.000        ; -0.002     ; 2.694      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.964 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.250      ;
; 1.014 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.655      ;
; 1.014 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 1.655      ;
; 1.071 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.357      ;
; 1.122 ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.409      ;
; 1.351 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.637      ;
; 1.368 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.010      ;
; 1.368 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.010      ;
; 1.449 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.450 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.736      ;
; 1.453 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.739      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.171      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.171      ;
; 1.548 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.190      ;
; 1.548 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.190      ;
; 1.548 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.190      ;
; 1.548 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 2.190      ;
; 1.553 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.839      ;
; 1.612 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.003      ; 1.906      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.705 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 2.348      ;
; 1.711 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.997      ;
; 1.775 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.061      ;
; 1.781 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.066      ;
; 1.795 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.081      ;
; 1.866 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.152      ;
; 1.880 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.166      ;
; 1.911 ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.197      ;
; 1.965 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.251      ;
; 1.966 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.252      ;
; 1.970 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.003      ; 2.264      ;
; 1.978 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.265      ;
; 1.978 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.265      ;
; 1.989 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.275      ;
; 2.030 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.316      ;
; 2.044 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.330      ;
; 2.053 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.339      ;
; 2.062 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.348      ;
; 2.073 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.359      ;
; 2.104 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.390      ;
; 2.111 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.396      ;
; 2.126 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.412      ;
; 2.135 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.423      ;
; 2.135 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.423      ;
; 2.135 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.423      ;
; 2.135 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.423      ;
; 2.135 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.423      ;
; 2.135 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.423      ;
; 2.135 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.423      ;
; 2.151 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.436      ;
; 2.190 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.476      ;
; 2.205 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.491      ;
; 2.208 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.493      ;
; 2.226 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.512      ;
; 2.246 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.532      ;
; 2.264 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.550      ;
; 2.269 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.555      ;
; 2.274 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.559      ;
; 2.282 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.002      ; 2.575      ;
; 2.308 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.594      ;
; 2.340 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.626      ;
; 2.343 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.629      ;
; 2.356 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.641      ;
; 2.383 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.670      ;
; 2.387 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.673      ;
; 2.434 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.720      ;
; 2.434 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.720      ;
; 2.435 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.720      ;
; 2.451 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.737      ;
; 2.462 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.749      ;
; 2.498 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.783      ;
; 2.499 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.784      ;
; 2.506 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.791      ;
; 2.520 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.805      ;
; 2.525 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.811      ;
; 2.562 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.847      ;
; 2.568 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.854      ;
; 2.573 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.858      ;
; 2.591 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.878      ;
; 2.591 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.878      ;
; 2.591 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.878      ;
; 2.591 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.878      ;
; 2.591 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.878      ;
; 2.591 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.878      ;
; 2.591 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.878      ;
; 2.632 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.918      ;
; 2.644 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.931      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.612 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.901      ;
; 0.985 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.271      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.735 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.719      ;
; 8.735 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.719      ;
; 8.735 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.719      ;
; 8.735 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.719      ;
; 8.735 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.719      ;
; 8.735 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.719      ;
; 8.736 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.720      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
; 8.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.470      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.600 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.470      ;
; 11.849 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.720      ;
; 11.850 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.719      ;
; 11.850 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.719      ;
; 11.850 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.719      ;
; 11.850 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.719      ;
; 11.850 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.719      ;
; 11.850 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.719      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -3.112 ; -0.548       ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -3.112 ; -0.548       ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]                    ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]                    ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; 5.115 ; 5.115 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; 4.021 ; 4.021 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; 5.115 ; 5.115 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; 4.650 ; 4.650 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; 3.716 ; 3.716 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; 5.076 ; 5.076 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; 5.005 ; 5.005 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; 4.268 ; 4.268 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; 4.687 ; 4.687 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; 4.379 ; 4.379 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; 4.416 ; 4.416 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; 4.467 ; 4.467 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; 4.616 ; 4.616 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; 9.344 ; 9.344 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; 8.922 ; 8.922 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; 6.727 ; 6.727 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; -1.672 ; -1.672 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; -1.977 ; -1.977 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; -3.071 ; -3.071 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; -2.811 ; -2.811 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; -1.672 ; -1.672 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; -3.032 ; -3.032 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; -2.961 ; -2.961 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; -2.419 ; -2.419 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; -2.839 ; -2.839 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; -2.326 ; -2.326 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; -2.372 ; -2.372 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; -2.623 ; -2.623 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; -2.572 ; -2.572 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; -5.448 ; -5.448 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; -7.486 ; -7.486 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; -6.479 ; -6.479 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 5.458  ; 5.458  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;        ; 5.501  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 5.458  ; 5.458  ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 5.501  ;        ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 13.810 ; 13.810 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 13.178 ; 13.178 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 11.830 ; 11.830 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 12.039 ; 12.039 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 11.909 ; 11.909 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 11.424 ; 11.424 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 11.432 ; 11.432 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 11.119 ; 11.119 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 11.219 ; 11.219 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 11.648 ; 11.648 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 11.720 ; 11.720 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 12.146 ; 12.146 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 12.339 ; 12.339 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 12.252 ; 12.252 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 13.810 ; 13.810 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 13.791 ; 13.791 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 12.387 ; 12.387 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 8.067  ; 8.067  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 8.362  ; 8.362  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 6.731  ; 6.731  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 5.458  ; 5.458  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;        ; 5.501  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 5.458  ; 5.458  ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 5.501  ;        ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 9.892  ; 9.892  ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 12.195 ; 12.195 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 10.839 ; 10.839 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 11.293 ; 11.293 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 11.485 ; 11.485 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 9.987  ; 9.987  ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 9.892  ; 9.892  ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 10.184 ; 10.184 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 10.950 ; 10.950 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 10.635 ; 10.635 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 10.387 ; 10.387 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 10.796 ; 10.796 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 11.436 ; 11.436 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 11.905 ; 11.905 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 10.774 ; 10.774 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 11.971 ; 11.971 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 10.806 ; 10.806 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 6.355  ; 6.355  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 5.791  ; 5.791  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 6.731  ; 6.731  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; IO_E3      ; IO_C1       ; 13.118 ;    ;    ; 13.118 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; IO_E3      ; IO_C1       ; 13.118 ;    ;    ; 13.118 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -1.859 ; -630.443      ;
; ifclk                             ; -1.856 ; -3.536        ;
; inst1|altpll_component|pll|clk[0] ; -1.162 ; -13.023       ;
; inst1|altpll_component|pll|clk[1] ; 19.475 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -0.187 ; -4.929        ;
; ifclk                             ; 0.215  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.236  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.618 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.002 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -2.282 ; -2293.548     ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 32.332 ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.859 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.420     ; 2.438      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.339     ; 2.168      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.170      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.335     ; 2.152      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.333     ; 2.154      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.345     ; 2.141      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.343     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.340     ; 2.141      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.338     ; 2.143      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.339     ; 2.123      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
; -1.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.337     ; 2.125      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.856 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 1.245      ;
; -1.767 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 1.156      ;
; -1.762 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 1.151      ;
; -1.731 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 1.120      ;
; -1.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.643     ; 1.101      ;
; -1.707 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.646     ; 1.094      ;
; -1.696 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.641     ; 1.088      ;
; -1.680 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 1.069      ;
; -1.680 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 1.069      ;
; -1.642 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 1.031      ;
; -1.555 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 0.944      ;
; -1.516 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 0.905      ;
; -1.462 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 0.851      ;
; -1.436 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.644     ; 0.825      ;
; 17.267 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; -0.003     ; 3.595      ;
; 17.287 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; -0.003     ; 3.575      ;
; 17.347 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; -0.002     ; 3.516      ;
; 17.498 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; 0.008      ; 3.375      ;
; 17.627 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.002      ; 3.240      ;
; 17.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.251      ;
; 17.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.002      ; 3.220      ;
; 17.667 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.231      ;
; 17.707 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.003      ; 3.161      ;
; 17.708 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.056      ; 3.180      ;
; 17.727 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.172      ;
; 17.728 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.056      ; 3.160      ;
; 17.744 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.062      ; 3.150      ;
; 17.748 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 3.149      ;
; 17.764 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.062      ; 3.130      ;
; 17.768 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 3.129      ;
; 17.788 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.057      ; 3.101      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; 0.000      ; 3.062      ;
; 17.816 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.082      ;
; 17.824 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.063      ; 3.071      ;
; 17.828 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.070      ;
; 17.840 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.061      ; 3.053      ;
; 17.848 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.051      ;
; 17.854 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 3.043      ;
; 17.858 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.013      ; 3.020      ;
; 17.860 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.061      ; 3.033      ;
; 17.868 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 3.032      ;
; 17.874 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 3.023      ;
; 17.878 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.077      ; 3.031      ;
; 17.887 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.015      ;
; 17.888 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 3.012      ;
; 17.894 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 3.006      ;
; 17.905 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 2.992      ;
; 17.907 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.995      ;
; 17.914 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 2.986      ;
; 17.919 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.980      ;
; 17.920 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.062      ; 2.974      ;
; 17.925 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 2.972      ;
; 17.928 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; -0.003     ; 2.934      ;
; 17.930 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.966      ;
; 17.934 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 2.964      ;
; 17.938 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ; ifclk                      ; ifclk       ; 20.833       ; 0.035      ; 2.929      ;
; 17.938 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 2.960      ;
; 17.939 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.960      ;
; 17.939 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.960      ;
; 17.940 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ; ifclk                      ; ifclk       ; 20.833       ; 0.042      ; 2.934      ;
; 17.945 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.046      ; 2.933      ;
; 17.948 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 2.952      ;
; 17.948 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7                      ; ifclk                      ; ifclk       ; 20.833       ; 0.041      ; 2.925      ;
; 17.948 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.069      ; 2.953      ;
; 17.950 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.946      ;
; 17.963 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.046      ; 2.915      ;
; 17.967 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 2.936      ;
; 17.970 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.929      ;
; 17.973 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23                     ; ifclk                      ; ifclk       ; 20.833       ; 0.046      ; 2.905      ;
; 17.974 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.069      ; 2.927      ;
; 17.975 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.073      ; 2.930      ;
; 17.979 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 2.929      ;
; 17.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 2.913      ;
; 17.999 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 2.901      ;
; 18.007 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.058      ; 2.883      ;
; 18.010 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 2.887      ;
; 18.025 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                              ; ifclk                      ; ifclk       ; 20.833       ; 0.005      ; 2.845      ;
; 18.025 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.005      ; 2.845      ;
; 18.025 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                                                              ; ifclk                      ; ifclk       ; 20.833       ; 0.005      ; 2.845      ;
; 18.025 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                              ; ifclk                      ; ifclk       ; 20.833       ; 0.005      ; 2.845      ;
; 18.025 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk                      ; ifclk       ; 20.833       ; 0.005      ; 2.845      ;
; 18.027 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.058      ; 2.863      ;
; 18.028 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.072      ; 2.876      ;
; 18.033 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.047      ; 2.846      ;
; 18.038 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.072      ; 2.866      ;
; 18.040 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.862      ;
; 18.043 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 2.855      ;
; 18.048 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 2.852      ;
; 18.048 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.052      ; 2.836      ;
; 18.048 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.072      ; 2.856      ;
; 18.055 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 2.842      ;
; 18.056 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.061      ; 2.837      ;
; 18.058 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.057      ; 2.831      ;
; 18.058 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.057      ; 2.831      ;
; 18.058 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.072      ; 2.846      ;
; 18.060 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.842      ;
; 18.065 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.057      ; 2.824      ;
; 18.067 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.052      ; 2.817      ;
; 18.068 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 2.832      ;
; 18.070 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 2.830      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.291     ; 1.049      ;
; -1.100 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.292     ; 0.986      ;
; -1.100 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.292     ; 0.986      ;
; -1.100 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.292     ; 0.986      ;
; -1.100 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.292     ; 0.986      ;
; -0.979 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.292     ; 0.865      ;
; -0.979 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.292     ; 0.865      ;
; -0.910 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.292     ; 0.796      ;
; -0.910 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.292     ; 0.796      ;
; -0.800 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.293     ; 0.685      ;
; -0.800 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.293     ; 0.685      ;
; 5.408  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.005      ; 1.297      ;
; 5.408  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.005      ; 1.297      ;
; 5.408  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.005      ; 1.297      ;
; 5.408  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.005      ; 1.297      ;
; 5.408  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.005      ; 1.297      ;
; 5.408  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.005      ; 1.297      ;
; 5.408  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.005      ; 1.297      ;
; 5.470  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 1.234      ;
; 5.470  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 1.234      ;
; 5.660  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.003      ; 1.043      ;
; 5.670  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 1.034      ;
; 5.949  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.004      ; 0.755      ;
; 64.938 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.758      ;
; 64.946 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.750      ;
; 65.057 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.639      ;
; 65.071 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.626      ;
; 65.071 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.626      ;
; 65.071 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.626      ;
; 65.071 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.626      ;
; 65.071 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.626      ;
; 65.071 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.626      ;
; 65.071 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.626      ;
; 65.133 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.563      ;
; 65.133 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.563      ;
; 65.173 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.524      ;
; 65.173 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.524      ;
; 65.173 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.524      ;
; 65.173 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.524      ;
; 65.173 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.524      ;
; 65.173 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.524      ;
; 65.173 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.524      ;
; 65.176 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.521      ;
; 65.191 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.506      ;
; 65.191 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.506      ;
; 65.191 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.506      ;
; 65.191 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.506      ;
; 65.191 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.506      ;
; 65.191 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.506      ;
; 65.191 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.506      ;
; 65.199 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.498      ;
; 65.199 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.498      ;
; 65.199 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.498      ;
; 65.199 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.498      ;
; 65.199 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.498      ;
; 65.199 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.498      ;
; 65.199 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.498      ;
; 65.224 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.002     ; 1.471      ;
; 65.235 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.461      ;
; 65.235 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.461      ;
; 65.253 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.443      ;
; 65.253 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.443      ;
; 65.261 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.435      ;
; 65.261 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.435      ;
; 65.295 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.402      ;
; 65.295 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.402      ;
; 65.295 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.402      ;
; 65.295 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.402      ;
; 65.295 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.402      ;
; 65.295 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.402      ;
; 65.295 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.402      ;
; 65.310 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.387      ;
; 65.310 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.387      ;
; 65.310 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.387      ;
; 65.310 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.387      ;
; 65.310 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.387      ;
; 65.310 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.387      ;
; 65.310 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.387      ;
; 65.315 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.381      ;
; 65.326 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.002     ; 1.369      ;
; 65.334 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.362      ;
; 65.344 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.002     ; 1.351      ;
; 65.352 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.002     ; 1.343      ;
; 65.357 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.339      ;
; 65.357 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.339      ;
; 65.367 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.330      ;
; 65.372 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.324      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 19.475 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.556      ;
; 19.640 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.391      ;
; 19.641 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.390      ;
; 19.641 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.390      ;
; 19.643 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.388      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.367      ;
; -0.167 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.387      ;
; -0.157 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.397      ;
; -0.156 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM69 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.398      ;
; -0.152 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.402      ;
; -0.149 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.405      ;
; -0.149 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.405      ;
; -0.136 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.418      ;
; -0.114 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.440      ;
; -0.106 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.690      ;
; -0.104 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.450      ;
; -0.099 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.455      ;
; -0.096 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.458      ;
; -0.077 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.719      ;
; -0.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM71                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.481      ;
; -0.063 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.733      ;
; -0.060 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM73                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.494      ;
; -0.041 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.513      ;
; -0.040 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.514      ;
; -0.038 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM77 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.516      ;
; -0.037 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.759      ;
; -0.037 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.517      ;
; -0.035 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.519      ;
; -0.034 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.520      ;
; -0.033 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.521      ;
; -0.033 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.521      ;
; -0.032 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.403      ; 0.523      ;
; -0.030 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.766      ;
; -0.030 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.524      ;
; -0.029 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM73 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.525      ;
; -0.015 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.539      ;
; -0.011 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.543      ;
; -0.008 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.546      ;
; -0.006 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.548      ;
; 0.001  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.797      ;
; 0.020  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.574      ;
; 0.025  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM69 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.579      ;
; 0.033  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.829      ;
; 0.041  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.595      ;
; 0.042  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.401      ; 0.595      ;
; 0.046  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.600      ;
; 0.046  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.597      ;
; 0.046  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.401      ; 0.599      ;
; 0.051  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.847      ;
; 0.051  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.405      ; 0.608      ;
; 0.051  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM71                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.404      ; 0.607      ;
; 0.062  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.616      ;
; 0.068  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.864      ;
; 0.072  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM71                                         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.626      ;
; 0.091  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.642      ; 0.885      ;
; 0.097  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.651      ;
; 0.098  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.413      ; 0.663      ;
; 0.102  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.403      ; 0.657      ;
; 0.105  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.901      ;
; 0.107  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.401      ; 0.660      ;
; 0.108  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.401      ; 0.661      ;
; 0.109  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.905      ;
; 0.109  ; control_disparo:inst|dataOut[10]                                                                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 0.525      ; 0.272      ;
; 0.110  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg3 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.473      ; 0.721      ;
; 0.112  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM57         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.666      ;
; 0.113  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg2 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.473      ; 0.724      ;
; 0.113  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.667      ;
; 0.116  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg0 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.472      ; 0.726      ;
; 0.116  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM75 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.670      ;
; 0.118  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.475      ; 0.731      ;
; 0.120  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.401      ; 0.673      ;
; 0.124  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.678      ;
; 0.128  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.644      ; 0.924      ;
; 0.128  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.650      ; 0.930      ;
; 0.129  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.401      ; 0.682      ;
; 0.130  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.405      ; 0.687      ;
; 0.143  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM77 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.697      ;
; 0.144  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM69 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.698      ;
; 0.145  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg7 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.472      ; 0.755      ;
; 0.147  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5_OTERM69 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.701      ;
; 0.152  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM73 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.706      ;
; 0.152  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3      ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.403      ; 0.707      ;
; 0.154  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg1 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.472      ; 0.764      ;
; 0.155  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.396      ; 0.703      ;
; 0.160  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.410      ; 0.722      ;
; 0.172  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.402      ; 0.726      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.397      ;
; 0.291 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.443      ;
; 0.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.472      ;
; 0.350 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.502      ;
; 0.358 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.520      ;
; 0.375 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.527      ;
; 0.389 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.541      ;
; 0.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.548      ;
; 0.407 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.559      ;
; 0.413 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.565      ;
; 0.430 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 0.583      ;
; 0.434 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.586      ;
; 0.456 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.608      ;
; 0.459 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.611      ;
; 0.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.617      ;
; 0.469 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.621      ;
; 0.469 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.621      ;
; 0.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.630      ;
; 0.496 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.506 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.659      ;
; 0.513 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.665      ;
; 0.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 0.670      ;
; 0.519 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 0.672      ;
; 0.521 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 0.674      ;
; 0.524 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 0.677      ;
; 0.551 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.704      ;
; 0.559 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.711      ;
; 0.560 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.712      ;
; 0.612 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.764      ;
; 0.614 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0]              ; ifclk                      ; ifclk       ; 0.000        ; -0.004     ; 0.762      ;
; 0.630 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.782      ;
; 0.630 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.782      ;
; 0.634 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.007      ; 0.793      ;
; 0.650 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.004     ; 0.798      ;
; 0.659 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.811      ;
; 0.666 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.818      ;
; 0.666 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.818      ;
; 0.678 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.830      ;
; 0.685 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[0] ; ifclk       ; 0.000        ; -0.242     ; 0.595      ;
; 0.691 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.843      ;
; 0.691 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.843      ;
; 0.709 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.861      ;
; 0.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.004     ; 0.863      ;
; 0.746 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                                ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 0.897      ;
; 0.747 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.899      ;
; 0.756 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.908      ;
; 0.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.909      ;
; 0.769 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                                ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                      ; ifclk       ; 0.000        ; -0.001     ; 0.920      ;
; 0.773 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 0.926      ;
; 0.775 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.927      ;
; 0.776 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.928      ;
; 0.781 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.933      ;
; 0.784 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.936      ;
; 0.784 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.936      ;
; 0.784 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[0] ; ifclk       ; 0.000        ; -0.242     ; 0.694      ;
; 0.793 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; 0.004      ; 0.949      ;
; 0.793 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.003     ; 0.942      ;
; 0.801 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.953      ;
; 0.808 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[0] ; ifclk       ; 0.000        ; -0.242     ; 0.718      ;
; 0.809 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.961      ;
; 0.815 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.967      ;
; 0.824 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.976      ;
; 0.829 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 0.982      ;
; 0.832 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1 ; ifclk                      ; ifclk       ; 0.000        ; 0.066      ; 1.036      ;
; 0.845 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.001      ; 0.998      ;
; 0.846 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 0.998      ;
; 0.848 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.004     ; 0.996      ;
; 0.848 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.000      ;
; 0.849 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.001      ;
; 0.850 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.002      ;
; 0.862 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[0] ; ifclk       ; 0.000        ; -0.242     ; 0.772      ;
; 0.865 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[0] ; ifclk       ; 0.000        ; -0.242     ; 0.775      ;
; 0.869 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                      ; ifclk       ; 0.000        ; -0.004     ; 1.017      ;
; 0.871 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.023      ;
; 0.873 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.025      ;
; 0.873 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.025      ;
; 0.874 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.026      ;
; 0.874 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                      ; ifclk       ; 0.000        ; 0.000      ; 1.026      ;
; 0.899 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                      ; ifclk       ; 0.000        ; 0.002      ; 1.053      ;
; 0.899 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; control_disparo:inst|EA[0] ; ifclk       ; 0.000        ; -0.242     ; 0.809      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.355 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.405 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.557      ;
; 0.420 ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.573      ;
; 0.529 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.594 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.004      ; 0.755      ;
; 0.600 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.621 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.649 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.800      ;
; 0.658 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.666 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.682 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.685 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.685      ;
; 0.685 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.685      ;
; 0.696 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.848      ;
; 0.704 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.856      ;
; 0.704 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.856      ;
; 0.723 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.004      ; 0.884      ;
; 0.726 ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 0.730 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.738 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.890      ;
; 0.743 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.746 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.760 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.911      ;
; 0.768 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.919      ;
; 0.769 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.773 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.775 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.777 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.795 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.796      ;
; 0.795 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.796      ;
; 0.801 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.953      ;
; 0.804 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.955      ;
; 0.809 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.961      ;
; 0.817 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.969      ;
; 0.820 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.973      ;
; 0.820 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.973      ;
; 0.833 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.985      ;
; 0.835 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.987      ;
; 0.843 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.994      ;
; 0.845 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.997      ;
; 0.848 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.849      ;
; 0.848 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.849      ;
; 0.850 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.003      ;
; 0.851 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.003      ;
; 0.879 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.031      ;
; 0.882 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.036      ;
; 0.882 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.036      ;
; 0.882 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.036      ;
; 0.882 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.036      ;
; 0.882 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.036      ;
; 0.882 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.036      ;
; 0.882 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.036      ;
; 0.883 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.003      ; 1.043      ;
; 0.884 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.037      ;
; 0.886 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.037      ;
; 0.886 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.038      ;
; 0.914 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.065      ;
; 0.916 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.926 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.077      ;
; 0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.935      ;
; 0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.935      ;
; 0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.935      ;
; 0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.935      ;
; 0.940 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.091      ;
; 0.942 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.956 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.107      ;
; 0.958 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.960 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.111      ;
; 0.963 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.114      ;
; 0.963 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.963 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.115      ;
; 0.987 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.138      ;
; 0.989 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.140      ;
; 0.991 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.144      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 0.996 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.291     ; 0.998      ;
; 1.020 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.171      ;
; 1.025 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.178      ;
; 1.025 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.178      ;
; 1.025 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.178      ;
; 1.025 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.178      ;
; 1.025 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.178      ;
; 1.025 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.178      ;
; 1.025 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.178      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.236 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.404 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.556      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.618 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.832      ;
; 9.620 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.829      ;
; 9.620 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.829      ;
; 9.620 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.829      ;
; 9.620 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.829      ;
; 9.620 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.829      ;
; 9.620 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.829      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
; 9.711 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.002 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.738      ;
; 11.093 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.829      ;
; 11.093 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.829      ;
; 11.093 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.829      ;
; 11.093 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.829      ;
; 11.093 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.829      ;
; 11.093 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.829      ;
; 11.095 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.832      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.282 ; 0.098        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.282 ; 0.098        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]                    ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]                    ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; 2.475 ; 2.475 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; 1.966 ; 1.966 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; 2.475 ; 2.475 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; 2.260 ; 2.260 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; 1.834 ; 1.834 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; 2.466 ; 2.466 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; 2.402 ; 2.402 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; 2.115 ; 2.115 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; 2.261 ; 2.261 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; 2.107 ; 2.107 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; 2.128 ; 2.128 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; 2.166 ; 2.166 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; 2.244 ; 2.244 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; 3.978 ; 3.978 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; 4.724 ; 4.724 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; 3.915 ; 3.915 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; -1.094 ; -1.094 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; -1.226 ; -1.226 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; -1.735 ; -1.735 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; -1.590 ; -1.590 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; -1.094 ; -1.094 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; -1.726 ; -1.726 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; -1.662 ; -1.662 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; -1.442 ; -1.442 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; -1.588 ; -1.588 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; -1.364 ; -1.364 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; -1.388 ; -1.388 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; -1.493 ; -1.493 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; -1.504 ; -1.504 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; -2.418 ; -2.418 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; -4.166 ; -4.166 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; -3.795 ; -3.795 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 2.492 ; 2.492 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 2.491 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 2.492 ; 2.492 ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 2.491 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 6.671 ; 6.671 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 6.291 ; 6.291 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 5.769 ; 5.769 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 5.795 ; 5.795 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 5.788 ; 5.788 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 5.557 ; 5.557 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 5.554 ; 5.554 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 5.428 ; 5.428 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 5.500 ; 5.500 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 5.671 ; 5.671 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 5.695 ; 5.695 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 5.838 ; 5.838 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 5.936 ; 5.936 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 5.855 ; 5.855 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 6.671 ; 6.671 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 6.624 ; 6.624 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 5.943 ; 5.943 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 3.128 ; 3.128 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 3.233 ; 3.233 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 2.695 ; 2.695 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 2.492 ; 2.492 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 2.491 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 2.492 ; 2.492 ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 2.491 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 4.922 ; 4.922 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 5.866 ; 5.866 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 5.347 ; 5.347 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 5.527 ; 5.527 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 5.571 ; 5.571 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 4.975 ; 4.975 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 4.922 ; 4.922 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 5.074 ; 5.074 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 5.371 ; 5.371 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 5.278 ; 5.278 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 5.181 ; 5.181 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 5.300 ; 5.300 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 5.566 ; 5.566 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 5.674 ; 5.674 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 5.345 ; 5.345 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 5.946 ; 5.946 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 5.297 ; 5.297 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 2.533 ; 2.533 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 2.341 ; 2.341 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 2.695 ; 2.695 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO_E3      ; IO_C1       ; 6.411 ;    ;    ; 6.411 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO_E3      ; IO_C1       ; 6.411 ;    ;    ; 6.411 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                   ; -5.239    ; -0.603  ; 8.735    ; 11.002  ; -3.112              ;
;  control_disparo:inst|EA[0]        ; -5.239    ; -0.603  ; N/A      ; N/A     ; -3.112              ;
;  ifclk                             ; -5.111    ; 0.215   ; 8.735    ; 11.002  ; 7.852               ;
;  inst1|altpll_component|pll|clk[0] ; -2.106    ; 0.215   ; N/A      ; N/A     ; 32.221              ;
;  inst1|altpll_component|pll|clk[1] ; 18.766    ; 0.236   ; N/A      ; N/A     ; 8.888               ;
; Design-wide TNS                    ; -2346.482 ; -15.968 ; 0.0      ; 0.0     ; -3303.782           ;
;  control_disparo:inst|EA[0]        ; -2313.389 ; -15.968 ; N/A      ; N/A     ; -3303.782           ;
;  ifclk                             ; -9.777    ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  inst1|altpll_component|pll|clk[0] ; -23.316   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|pll|clk[1] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; 5.115 ; 5.115 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; 4.021 ; 4.021 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; 5.115 ; 5.115 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; 4.650 ; 4.650 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; 3.716 ; 3.716 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; 5.076 ; 5.076 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; 5.005 ; 5.005 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; 4.268 ; 4.268 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; 4.687 ; 4.687 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; 4.379 ; 4.379 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; 4.416 ; 4.416 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; 4.467 ; 4.467 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; 4.616 ; 4.616 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; 9.344 ; 9.344 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; 8.922 ; 8.922 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; 6.727 ; 6.727 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; -1.094 ; -1.094 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; -1.226 ; -1.226 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; -1.735 ; -1.735 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; -1.590 ; -1.590 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; -1.094 ; -1.094 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; -1.726 ; -1.726 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; -1.662 ; -1.662 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; -1.442 ; -1.442 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; -1.588 ; -1.588 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; -1.364 ; -1.364 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; -1.388 ; -1.388 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; -1.493 ; -1.493 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; -1.504 ; -1.504 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; -2.418 ; -2.418 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; -4.166 ; -4.166 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; -3.795 ; -3.795 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 5.458  ; 5.458  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;        ; 5.501  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 5.458  ; 5.458  ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 5.501  ;        ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 13.810 ; 13.810 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 13.178 ; 13.178 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 11.830 ; 11.830 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 12.039 ; 12.039 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 11.909 ; 11.909 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 11.424 ; 11.424 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 11.432 ; 11.432 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 11.119 ; 11.119 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 11.219 ; 11.219 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 11.648 ; 11.648 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 11.720 ; 11.720 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 12.146 ; 12.146 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 12.339 ; 12.339 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 12.252 ; 12.252 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 13.810 ; 13.810 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 13.791 ; 13.791 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 12.387 ; 12.387 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 8.067  ; 8.067  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 8.362  ; 8.362  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 6.731  ; 6.731  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 2.492 ; 2.492 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 2.491 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 2.492 ; 2.492 ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 2.491 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 4.922 ; 4.922 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 5.866 ; 5.866 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 5.347 ; 5.347 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 5.527 ; 5.527 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 5.571 ; 5.571 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 4.975 ; 4.975 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 4.922 ; 4.922 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 5.074 ; 5.074 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 5.371 ; 5.371 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 5.278 ; 5.278 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 5.181 ; 5.181 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 5.300 ; 5.300 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 5.566 ; 5.566 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 5.674 ; 5.674 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 5.345 ; 5.345 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 5.946 ; 5.946 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 5.297 ; 5.297 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 2.533 ; 2.533 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 2.341 ; 2.341 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 2.695 ; 2.695 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; IO_E3      ; IO_C1       ; 13.118 ;    ;    ; 13.118 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO_E3      ; IO_C1       ; 6.411 ;    ;    ; 6.411 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[0]        ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 24       ; 5892     ;
; ifclk                             ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 29       ; 0        ;
; control_disparo:inst|EA[0]        ; ifclk                             ; 0        ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 22       ; 22       ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 175      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 13       ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[0]        ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 24       ; 5892     ;
; ifclk                             ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 29       ; 0        ;
; control_disparo:inst|EA[0]        ; ifclk                             ; 0        ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 22       ; 22       ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 175      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 13       ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 475   ; 475  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 72    ; 72   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Wed Jun 06 12:23:11 2012
Info: Command: quartus_sta CSN_fpga_detect_pico -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst|dataOut[11]|combout" is a latch
    Warning (335094): Node "inst|dataOut[10]|combout" is a latch
    Warning (335094): Node "inst|dataOut[9]|combout" is a latch
    Warning (335094): Node "inst|dataOut[8]|combout" is a latch
    Warning (335094): Node "inst|dataOut[7]|combout" is a latch
    Warning (335094): Node "inst|dataOut[6]|combout" is a latch
    Warning (335094): Node "inst|dataOut[5]|combout" is a latch
    Warning (335094): Node "inst|dataOut[4]|combout" is a latch
    Warning (335094): Node "inst|dataOut[3]|combout" is a latch
    Warning (335094): Node "inst|dataOut[2]|combout" is a latch
    Warning (335094): Node "inst|dataOut[1]|combout" is a latch
    Warning (335094): Node "inst|dataOut[0]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 16 -multiply_by 5 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[0]} {inst1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[1]} {inst1|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name control_disparo:inst|EA[0] control_disparo:inst|EA[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.239
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.239     -2313.389 control_disparo:inst|EA[0] 
    Info (332119):    -5.111        -9.777 ifclk 
    Info (332119):    -2.106       -23.316 inst1|altpll_component|pll|clk[0] 
    Info (332119):    18.766         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -0.603
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.603       -15.968 control_disparo:inst|EA[0] 
    Info (332119):     0.445         0.000 ifclk 
    Info (332119):     0.445         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.612         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 8.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.735         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.600
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.600         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -3.112
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.112     -3303.782 control_disparo:inst|EA[0] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):    32.221         0.000 inst1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 19 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_D2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_C1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pa4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.859
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.859      -630.443 control_disparo:inst|EA[0] 
    Info (332119):    -1.856        -3.536 ifclk 
    Info (332119):    -1.162       -13.023 inst1|altpll_component|pll|clk[0] 
    Info (332119):    19.475         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.187        -4.929 control_disparo:inst|EA[0] 
    Info (332119):     0.215         0.000 ifclk 
    Info (332119):     0.215         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.236         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 9.618
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.618         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.002
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.002         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.282
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.282     -2293.548 control_disparo:inst|EA[0] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):    32.332         0.000 inst1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Wed Jun 06 12:23:18 2012
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


