Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec  9 13:35:06 2018
| Host         : DESKTOP-24KCCOQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topLevelVGA_timing_summary_routed.rpt -rpx topLevelVGA_timing_summary_routed.rpx -warn_on_violation
| Design       : topLevelVGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.422        0.000                      0                  217        0.143        0.000                      0                  217        3.000        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk25_clk_wiz_0          33.422        0.000                      0                  217        0.143        0.000                      0                  217       19.500        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.422ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/greenOut_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 1.395ns (22.079%)  route 4.923ns (77.921%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.622    -0.890    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           1.327     0.856    vga_controller/vcount_reg__0[4]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.329     1.185 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.448     1.632    vga_controller/nextY[9]_i_3_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I3_O)        0.321     1.953 r  vga_controller/greenOut[3]_i_2/O
                         net (fo=1, routed)           0.974     2.928    vga_controller/greenOut[3]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.326     3.254 r  vga_controller/greenOut[3]_i_1/O
                         net (fo=4, routed)           2.175     5.428    vga_controller/greenOut[3]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.520    38.525    vga_controller/CLK
    SLICE_X0Y47          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica_3/C
                         clock pessimism              0.484    39.008    
                         clock uncertainty           -0.098    38.911    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.061    38.850    vga_controller/greenOut_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                 33.422    

Slack (MET) :             33.506ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/greenOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.395ns (22.398%)  route 4.833ns (77.602%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.622    -0.890    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           1.327     0.856    vga_controller/vcount_reg__0[4]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.329     1.185 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.448     1.632    vga_controller/nextY[9]_i_3_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I3_O)        0.321     1.953 r  vga_controller/greenOut[3]_i_2/O
                         net (fo=1, routed)           0.974     2.928    vga_controller/greenOut[3]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.326     3.254 r  vga_controller/greenOut[3]_i_1/O
                         net (fo=4, routed)           2.085     5.338    vga_controller/greenOut[3]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  vga_controller/greenOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.520    38.525    vga_controller/CLK
    SLICE_X0Y49          FDRE                                         r  vga_controller/greenOut_reg[3]/C
                         clock pessimism              0.484    39.008    
                         clock uncertainty           -0.098    38.911    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.067    38.844    vga_controller/greenOut_reg[3]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                 33.506    

Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/greenOut_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.395ns (22.761%)  route 4.734ns (77.239%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.622    -0.890    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           1.327     0.856    vga_controller/vcount_reg__0[4]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.329     1.185 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.448     1.632    vga_controller/nextY[9]_i_3_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I3_O)        0.321     1.953 r  vga_controller/greenOut[3]_i_2/O
                         net (fo=1, routed)           0.974     2.928    vga_controller/greenOut[3]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.326     3.254 r  vga_controller/greenOut[3]_i_1/O
                         net (fo=4, routed)           1.985     5.239    vga_controller/greenOut[3]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.520    38.525    vga_controller/CLK
    SLICE_X0Y47          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica_2/C
                         clock pessimism              0.484    39.008    
                         clock uncertainty           -0.098    38.911    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.081    38.830    vga_controller/greenOut_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.830    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 33.591    

Slack (MET) :             33.788ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/greenOut_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 1.395ns (23.463%)  route 4.550ns (76.537%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.622    -0.890    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.471 r  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           1.327     0.856    vga_controller/vcount_reg__0[4]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.329     1.185 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.448     1.632    vga_controller/nextY[9]_i_3_n_0
    SLICE_X7Y89          LUT4 (Prop_lut4_I3_O)        0.321     1.953 r  vga_controller/greenOut[3]_i_2/O
                         net (fo=1, routed)           0.974     2.928    vga_controller/greenOut[3]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.326     3.254 r  vga_controller/greenOut[3]_i_1/O
                         net (fo=4, routed)           1.802     5.055    vga_controller/greenOut[3]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.520    38.525    vga_controller/CLK
    SLICE_X0Y47          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica/C
                         clock pessimism              0.484    39.008    
                         clock uncertainty           -0.098    38.911    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.067    38.844    vga_controller/greenOut_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 33.788    

Slack (MET) :             34.668ns  (required time - arrival time)
  Source:                 square_sprite/yCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 2.032ns (38.920%)  route 3.189ns (61.080%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.626    -0.886    square_sprite/clk25
    SLICE_X3Y94          FDRE                                         r  square_sprite/yCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  square_sprite/yCounter_reg[3]/Q
                         net (fo=13, routed)          1.335     0.905    square_sprite/yCounter_reg__0[3]
    SLICE_X5Y93          LUT5 (Prop_lut5_I0_O)        0.152     1.057 r  square_sprite/green1_carry_i_9/O
                         net (fo=3, routed)           0.593     1.649    square_sprite/green1_carry_i_9_n_0
    SLICE_X5Y94          LUT3 (Prop_lut3_I1_O)        0.352     2.001 r  square_sprite/green1_carry__0_i_3/O
                         net (fo=2, routed)           0.816     2.817    square_sprite/green1_carry__0_i_3_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I3_O)        0.352     3.169 r  square_sprite/green1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.169    square_sprite/green1_carry__0_i_1_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     3.522 r  square_sprite/green1_carry__0/CO[0]
                         net (fo=1, routed)           0.446     3.968    square_sprite/green1
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.367     4.335 r  square_sprite/green[0]_i_1/O
                         net (fo=1, routed)           0.000     4.335    square_sprite/green0
    SLICE_X5Y91          FDRE                                         r  square_sprite/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    38.510    square_sprite/clk25
    SLICE_X5Y91          FDRE                                         r  square_sprite/green_reg[0]/C
                         clock pessimism              0.562    39.072    
                         clock uncertainty           -0.098    38.975    
    SLICE_X5Y91          FDRE (Setup_fdre_C_D)        0.029    39.004    square_sprite/green_reg[0]
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 34.668    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.075ns (26.470%)  route 2.986ns (73.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.622    -0.890    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           1.327     0.856    vga_controller/vcount_reg__0[4]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.329     1.185 r  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.696     1.881    vga_controller/nextY[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.327     2.208 r  vga_controller/nextY[9]_i_1/O
                         net (fo=10, routed)          0.963     3.171    vga_controller/nextY[9]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  vga_controller/nextY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.507    38.511    vga_controller/CLK
    SLICE_X7Y93          FDRE                                         r  vga_controller/nextY_reg[0]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X7Y93          FDRE (Setup_fdre_C_R)       -0.429    38.560    vga_controller/nextY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.075ns (26.470%)  route 2.986ns (73.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.622    -0.890    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           1.327     0.856    vga_controller/vcount_reg__0[4]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.329     1.185 r  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.696     1.881    vga_controller/nextY[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.327     2.208 r  vga_controller/nextY[9]_i_1/O
                         net (fo=10, routed)          0.963     3.171    vga_controller/nextY[9]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  vga_controller/nextY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.507    38.511    vga_controller/CLK
    SLICE_X7Y93          FDRE                                         r  vga_controller/nextY_reg[1]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X7Y93          FDRE (Setup_fdre_C_R)       -0.429    38.560    vga_controller/nextY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.075ns (26.470%)  route 2.986ns (73.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.622    -0.890    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           1.327     0.856    vga_controller/vcount_reg__0[4]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.329     1.185 r  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.696     1.881    vga_controller/nextY[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.327     2.208 r  vga_controller/nextY[9]_i_1/O
                         net (fo=10, routed)          0.963     3.171    vga_controller/nextY[9]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  vga_controller/nextY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.507    38.511    vga_controller/CLK
    SLICE_X7Y93          FDRE                                         r  vga_controller/nextY_reg[3]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X7Y93          FDRE (Setup_fdre_C_R)       -0.429    38.560    vga_controller/nextY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.388ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.075ns (26.470%)  route 2.986ns (73.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.622    -0.890    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           1.327     0.856    vga_controller/vcount_reg__0[4]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.329     1.185 r  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.696     1.881    vga_controller/nextY[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.327     2.208 r  vga_controller/nextY[9]_i_1/O
                         net (fo=10, routed)          0.963     3.171    vga_controller/nextY[9]_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  vga_controller/nextY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.507    38.511    vga_controller/CLK
    SLICE_X7Y93          FDRE                                         r  vga_controller/nextY_reg[4]/C
                         clock pessimism              0.575    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X7Y93          FDRE (Setup_fdre_C_R)       -0.429    38.560    vga_controller/nextY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 35.388    

Slack (MET) :             35.437ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.075ns (27.430%)  route 2.844ns (72.570%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.622    -0.890    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.419    -0.471 f  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           1.327     0.856    vga_controller/vcount_reg__0[4]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.329     1.185 r  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.696     1.881    vga_controller/nextY[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I4_O)        0.327     2.208 r  vga_controller/nextY[9]_i_1/O
                         net (fo=10, routed)          0.821     3.029    vga_controller/nextY[9]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  vga_controller/nextY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         1.506    38.510    vga_controller/CLK
    SLICE_X6Y91          FDRE                                         r  vga_controller/nextY_reg[2]/C
                         clock pessimism              0.578    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X6Y91          FDRE (Setup_fdre_C_R)       -0.524    38.467    vga_controller/nextY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 35.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.090    -0.360    vga_controller/vcount_reg__0[2]
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.315 r  vga_controller/nextY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    vga_controller/nextY[5]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  vga_controller/nextY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.860    -0.829    vga_controller/CLK
    SLICE_X6Y91          FDRE                                         r  vga_controller/nextY_reg[5]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.120    -0.458    vga_controller/nextY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.422%)  route 0.107ns (36.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.589    -0.592    vga_controller/CLK
    SLICE_X0Y86          FDRE                                         r  vga_controller/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_controller/hcount_reg[4]/Q
                         net (fo=15, routed)          0.107    -0.344    vga_controller/hcount_reg__0[4]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.299 r  vga_controller/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    vga_controller/plusOp__0[5]
    SLICE_X1Y86          FDRE                                         r  vga_controller/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.858    -0.831    vga_controller/CLK
    SLICE_X1Y86          FDRE                                         r  vga_controller/hcount_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092    -0.487    vga_controller/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.420%)  route 0.156ns (45.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.589    -0.592    vga_controller/CLK
    SLICE_X1Y86          FDRE                                         r  vga_controller/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_controller/hcount_reg[5]/Q
                         net (fo=13, routed)          0.156    -0.295    vga_controller/hcount_reg__0[5]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.045    -0.250 r  vga_controller/nextX[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    vga_controller/nextX[6]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  vga_controller/nextX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.859    -0.830    vga_controller/CLK
    SLICE_X2Y87          FDRE                                         r  vga_controller/nextX_reg[6]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120    -0.456    vga_controller/nextX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.589    -0.592    vga_controller/CLK
    SLICE_X1Y86          FDRE                                         r  vga_controller/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  vga_controller/hcount_reg[7]/Q
                         net (fo=9, routed)           0.099    -0.365    vga_controller/hcount_reg__0[7]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.099    -0.266 r  vga_controller/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga_controller/plusOp__0[8]
    SLICE_X1Y86          FDRE                                         r  vga_controller/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.858    -0.831    vga_controller/CLK
    SLICE_X1Y86          FDRE                                         r  vga_controller/hcount_reg[8]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092    -0.500    vga_controller/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.226ns (59.467%)  route 0.154ns (40.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.590    -0.591    vga_controller/CLK
    SLICE_X7Y91          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           0.154    -0.309    vga_controller/vcount_reg__0[4]
    SLICE_X6Y89          LUT6 (Prop_lut6_I1_O)        0.098    -0.211 r  vga_controller/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    vga_controller/plusOp[5]
    SLICE_X6Y89          FDRE                                         r  vga_controller/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.860    -0.830    vga_controller/CLK
    SLICE_X6Y89          FDRE                                         r  vga_controller/vcount_reg[5]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.121    -0.455    vga_controller/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.187ns (49.175%)  route 0.193ns (50.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.589    -0.592    vga_controller/CLK
    SLICE_X0Y86          FDRE                                         r  vga_controller/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_controller/hcount_reg[4]/Q
                         net (fo=15, routed)          0.193    -0.258    vga_controller/hcount_reg__0[4]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.046    -0.212 r  vga_controller/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_controller/plusOp__0[7]
    SLICE_X1Y86          FDRE                                         r  vga_controller/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.858    -0.831    vga_controller/CLK
    SLICE_X1Y86          FDRE                                         r  vga_controller/hcount_reg[7]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.107    -0.472    vga_controller/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 square_sprite/yMoveCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/yMoveCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.593    -0.588    square_sprite/clk25
    SLICE_X2Y93          FDRE                                         r  square_sprite/yMoveCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  square_sprite/yMoveCounter_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.298    square_sprite/yMoveCounter_reg[10]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  square_sprite/yMoveCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    square_sprite/yMoveCounter_reg[8]_i_1_n_5
    SLICE_X2Y93          FDRE                                         r  square_sprite/yMoveCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.863    -0.826    square_sprite/clk25
    SLICE_X2Y93          FDRE                                         r  square_sprite/yMoveCounter_reg[10]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134    -0.454    square_sprite/yMoveCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 square_sprite/yMoveCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/yMoveCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.593    -0.588    square_sprite/clk25
    SLICE_X2Y94          FDRE                                         r  square_sprite/yMoveCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  square_sprite/yMoveCounter_reg[14]/Q
                         net (fo=2, routed)           0.127    -0.298    square_sprite/yMoveCounter_reg[14]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  square_sprite/yMoveCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    square_sprite/yMoveCounter_reg[12]_i_1_n_5
    SLICE_X2Y94          FDRE                                         r  square_sprite/yMoveCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.863    -0.826    square_sprite/clk25
    SLICE_X2Y94          FDRE                                         r  square_sprite/yMoveCounter_reg[14]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.454    square_sprite/yMoveCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 square_sprite/yMoveCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/yMoveCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.593    -0.588    square_sprite/clk25
    SLICE_X2Y95          FDRE                                         r  square_sprite/yMoveCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  square_sprite/yMoveCounter_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.298    square_sprite/yMoveCounter_reg[18]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.188 r  square_sprite/yMoveCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.188    square_sprite/yMoveCounter_reg[16]_i_1_n_5
    SLICE_X2Y95          FDRE                                         r  square_sprite/yMoveCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.863    -0.826    square_sprite/clk25
    SLICE_X2Y95          FDRE                                         r  square_sprite/yMoveCounter_reg[18]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134    -0.454    square_sprite/yMoveCounter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 square_sprite/yMoveCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/yMoveCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.592    -0.589    square_sprite/clk25
    SLICE_X2Y92          FDRE                                         r  square_sprite/yMoveCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  square_sprite/yMoveCounter_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.299    square_sprite/yMoveCounter_reg[6]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  square_sprite/yMoveCounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    square_sprite/yMoveCounter_reg[4]_i_1_n_5
    SLICE_X2Y92          FDRE                                         r  square_sprite/yMoveCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=108, routed)         0.862    -0.827    square_sprite/clk25
    SLICE_X2Y92          FDRE                                         r  square_sprite/yMoveCounter_reg[6]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.455    square_sprite/yMoveCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y91      square_sprite/xCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y91      square_sprite/xCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y91      square_sprite/xCounter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y91      square_sprite/xCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y92      square_sprite/xCounter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y87      square_sprite/xMoveCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y87      square_sprite/xMoveCounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y88      square_sprite/xMoveCounter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y92      square_sprite/xCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y92      square_sprite/xCounter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y91      square_sprite/xCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y92      square_sprite/xCounter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y92      square_sprite/xCounter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBOUT



