--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 556192 paths analyzed, 891 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.015ns.
--------------------------------------------------------------------------------
Slack:                  7.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.888ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.BMUX    Tcinb                 0.310   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X13Y48.B3      net (fanout=3)        0.831   a[15]_b[15]_add_0_OUT[13]
    SLICE_X13Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       alumod/Mmux_alu84
    SLICE_X12Y48.B3      net (fanout=1)        1.310   M_alumod_alu[13]
    SLICE_X12Y48.B       Tilo                  0.254   M_alumod_alu[15]
                                                       out2
    SLICE_X10Y38.B4      net (fanout=5)        1.413   out1
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.888ns (2.893ns logic, 8.995ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  7.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.874ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.AMUX    Tcina                 0.220   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X12Y55.A2      net (fanout=3)        1.206   a[15]_b[15]_add_0_OUT[12]
    SLICE_X12Y55.A       Tilo                  0.254   alumod/z5
                                                       alumod/add/z6
    SLICE_X15Y51.B5      net (fanout=1)        0.690   alumod/z5
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.874ns (2.803ns logic, 9.071ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  8.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.848ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.CMUX    Tcinc                 0.279   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X15Y51.D1      net (fanout=4)        1.141   a[15]_b[15]_add_0_OUT[10]
    SLICE_X15Y51.D       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z2
    SLICE_X15Y51.A3      net (fanout=1)        0.359   alumod/add/z1
    SLICE_X15Y51.A       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z7_SW3
    SLICE_X15Y51.B6      net (fanout=1)        0.143   alumod/N34
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.848ns (3.033ns logic, 8.815ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  8.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.833ns (Levels of Logic = 9)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.DMUX    Tcxd                  0.333   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X17Y49.B2      net (fanout=4)        1.052   a[15]_b[15]_add_0_OUT[3]
    SLICE_X17Y49.B       Tilo                  0.259   alumod/add/z4
                                                       alumod/add/z5
    SLICE_X15Y51.A6      net (fanout=1)        0.595   alumod/add/z4
    SLICE_X15Y51.A       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z7_SW3
    SLICE_X15Y51.B6      net (fanout=1)        0.143   alumod/N34
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.833ns (2.877ns logic, 8.956ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  8.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.776ns (Levels of Logic = 10)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X15Y49.D1      net (fanout=4)        0.811   a[15]_b[15]_add_0_OUT[4]
    SLICE_X15Y49.D       Tilo                  0.259   alumod/add/N54
                                                       alumod/add/z7_SW2_SW0
    SLICE_X15Y49.C6      net (fanout=1)        0.143   alumod/add/N54
    SLICE_X15Y49.C       Tilo                  0.259   alumod/add/N54
                                                       alumod/add/z7_SW2
    SLICE_X15Y51.B4      net (fanout=1)        0.772   alumod/N33
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.776ns (2.881ns logic, 8.895ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  8.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.768ns (Levels of Logic = 10)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.BMUX    Tcinb                 0.310   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X15Y49.C1      net (fanout=4)        1.019   a[15]_b[15]_add_0_OUT[9]
    SLICE_X15Y49.C       Tilo                  0.259   alumod/add/N54
                                                       alumod/add/z7_SW2
    SLICE_X15Y51.B4      net (fanout=1)        0.772   alumod/N33
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.768ns (2.805ns logic, 8.963ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  8.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.721ns (Levels of Logic = 9)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.B6      net (fanout=3)        0.156   Mmux_myCounter11
    SLICE_X10Y49.B       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21
    SLICE_X17Y52.C4      net (fanout=25)       1.382   M_alumod_alufn[1]
    SLICE_X17Y52.C       Tilo                  0.259   M_alumod_a[12]
                                                       Mmux_M_alumod_a161
    SLICE_X16Y52.BX      net (fanout=2)        1.203   M_alumod_a[9]
    SLICE_X16Y52.COUT    Tbxcy                 0.156   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X16Y53.CMUX    Tcinc                 0.279   alumod/add/a[15]_b[15]_sub_2_OUT[15]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X17Y53.D2      net (fanout=1)        0.757   alumod/add/a[15]_b[15]_sub_2_OUT[14]
    SLICE_X17Y53.D       Tilo                  0.259   alumod/z3
                                                       alumod/add/z4
    SLICE_X15Y51.B1      net (fanout=1)        0.971   alumod/z3
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.721ns (2.720ns logic, 9.001ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  8.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.690ns (Levels of Logic = 11)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.BMUX    Tcinb                 0.310   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X13Y48.B3      net (fanout=3)        0.831   a[15]_b[15]_add_0_OUT[13]
    SLICE_X13Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       alumod/Mmux_alu84
    SLICE_X12Y48.B3      net (fanout=1)        1.310   M_alumod_alu[13]
    SLICE_X12Y48.B       Tilo                  0.254   M_alumod_alu[15]
                                                       out2
    SLICE_X10Y38.B4      net (fanout=5)        1.413   out1
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.A3      net (fanout=16)       0.819   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_4_rstpot
                                                       M_rngCounter_q_4
    -------------------------------------------------  ---------------------------
    Total                                     11.690ns (2.893ns logic, 8.797ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.683ns (Levels of Logic = 11)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.BMUX    Tcinb                 0.310   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X13Y48.B3      net (fanout=3)        0.831   a[15]_b[15]_add_0_OUT[13]
    SLICE_X13Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       alumod/Mmux_alu84
    SLICE_X12Y48.B3      net (fanout=1)        1.310   M_alumod_alu[13]
    SLICE_X12Y48.B       Tilo                  0.254   M_alumod_alu[15]
                                                       out2
    SLICE_X10Y38.B4      net (fanout=5)        1.413   out1
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.B4      net (fanout=16)       0.812   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_5_rstpot
                                                       M_rngCounter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     11.683ns (2.893ns logic, 8.790ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.679ns (Levels of Logic = 9)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X13Y49.B5      net (fanout=3)        0.667   Mmux_myCounter11
    SLICE_X13Y49.B       Tilo                  0.259   M_alumod_a[0]
                                                       _n0751_inv21_2
    SLICE_X17Y52.B5      net (fanout=23)       1.012   _n0751_inv211
    SLICE_X17Y52.B       Tilo                  0.259   M_alumod_a[12]
                                                       Mmux_M_alumod_a151
    SLICE_X16Y52.AX      net (fanout=2)        0.904   M_alumod_a[8]
    SLICE_X16Y52.COUT    Taxcy                 0.248   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X16Y53.CMUX    Tcinc                 0.279   alumod/add/a[15]_b[15]_sub_2_OUT[15]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X17Y53.D2      net (fanout=1)        0.757   alumod/add/a[15]_b[15]_sub_2_OUT[14]
    SLICE_X17Y53.D       Tilo                  0.259   alumod/z3
                                                       alumod/add/z4
    SLICE_X15Y51.B1      net (fanout=1)        0.971   alumod/z3
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.679ns (2.836ns logic, 8.843ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  8.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.676ns (Levels of Logic = 11)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.AMUX    Tcina                 0.220   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X12Y55.A2      net (fanout=3)        1.206   a[15]_b[15]_add_0_OUT[12]
    SLICE_X12Y55.A       Tilo                  0.254   alumod/z5
                                                       alumod/add/z6
    SLICE_X15Y51.B5      net (fanout=1)        0.690   alumod/z5
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.A3      net (fanout=16)       0.819   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_4_rstpot
                                                       M_rngCounter_q_4
    -------------------------------------------------  ---------------------------
    Total                                     11.676ns (2.803ns logic, 8.873ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  8.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.671ns (Levels of Logic = 9)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.B6      net (fanout=3)        0.156   Mmux_myCounter11
    SLICE_X10Y49.B       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21
    SLICE_X17Y52.C4      net (fanout=25)       1.382   M_alumod_alufn[1]
    SLICE_X17Y52.C       Tilo                  0.259   M_alumod_a[12]
                                                       Mmux_M_alumod_a161
    SLICE_X16Y52.BX      net (fanout=2)        1.203   M_alumod_a[9]
    SLICE_X16Y52.CMUX    Taxc                  0.376   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X15Y51.C2      net (fanout=2)        0.796   alumod/add/a[15]_b[15]_sub_2_OUT[10]
    SLICE_X15Y51.C       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z1
    SLICE_X15Y51.A2      net (fanout=1)        0.542   alumod/add/z
    SLICE_X15Y51.A       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z7_SW3
    SLICE_X15Y51.B6      net (fanout=1)        0.143   alumod/N34
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.671ns (2.920ns logic, 8.751ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.669ns (Levels of Logic = 11)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.AMUX    Tcina                 0.220   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X12Y55.A2      net (fanout=3)        1.206   a[15]_b[15]_add_0_OUT[12]
    SLICE_X12Y55.A       Tilo                  0.254   alumod/z5
                                                       alumod/add/z6
    SLICE_X15Y51.B5      net (fanout=1)        0.690   alumod/z5
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.B4      net (fanout=16)       0.812   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_5_rstpot
                                                       M_rngCounter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     11.669ns (2.803ns logic, 8.866ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  8.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.650ns (Levels of Logic = 11)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.CMUX    Tcinc                 0.279   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X15Y51.D1      net (fanout=4)        1.141   a[15]_b[15]_add_0_OUT[10]
    SLICE_X15Y51.D       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z2
    SLICE_X15Y51.A3      net (fanout=1)        0.359   alumod/add/z1
    SLICE_X15Y51.A       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z7_SW3
    SLICE_X15Y51.B6      net (fanout=1)        0.143   alumod/N34
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.A3      net (fanout=16)       0.819   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_4_rstpot
                                                       M_rngCounter_q_4
    -------------------------------------------------  ---------------------------
    Total                                     11.650ns (3.033ns logic, 8.617ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  8.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.745ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.627 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y48.B3      net (fanout=1)        1.192   M_state_q_FSM_FFd1_1
    SLICE_X10Y48.B       Tilo                  0.235   N21
                                                       Mmux_M_alumod_a181_SW0
    SLICE_X17Y52.A5      net (fanout=3)        1.450   N21
    SLICE_X17Y52.A       Tilo                  0.259   M_alumod_a[12]
                                                       Mmux_M_alumod_a181
    SLICE_X17Y52.C2      net (fanout=20)       0.579   Mmux_M_alumod_a102
    SLICE_X17Y52.C       Tilo                  0.259   M_alumod_a[12]
                                                       Mmux_M_alumod_a161
    SLICE_X16Y52.BX      net (fanout=2)        1.203   M_alumod_a[9]
    SLICE_X16Y52.COUT    Tbxcy                 0.156   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
    SLICE_X16Y53.CMUX    Tcinc                 0.279   alumod/add/a[15]_b[15]_sub_2_OUT[15]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_xor<15>
    SLICE_X17Y53.D2      net (fanout=1)        0.757   alumod/add/a[15]_b[15]_sub_2_OUT[14]
    SLICE_X17Y53.D       Tilo                  0.259   alumod/z3
                                                       alumod/add/z4
    SLICE_X15Y51.B1      net (fanout=1)        0.971   alumod/z3
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.745ns (2.839ns logic, 8.906ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.643ns (Levels of Logic = 11)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.CMUX    Tcinc                 0.279   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X15Y51.D1      net (fanout=4)        1.141   a[15]_b[15]_add_0_OUT[10]
    SLICE_X15Y51.D       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z2
    SLICE_X15Y51.A3      net (fanout=1)        0.359   alumod/add/z1
    SLICE_X15Y51.A       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z7_SW3
    SLICE_X15Y51.B6      net (fanout=1)        0.143   alumod/N34
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.B4      net (fanout=16)       0.812   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_5_rstpot
                                                       M_rngCounter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     11.643ns (3.033ns logic, 8.610ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  8.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.640ns (Levels of Logic = 9)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X13Y49.B5      net (fanout=3)        0.667   Mmux_myCounter11
    SLICE_X13Y49.B       Tilo                  0.259   M_alumod_a[0]
                                                       _n0751_inv21_2
    SLICE_X17Y52.B5      net (fanout=23)       1.012   _n0751_inv211
    SLICE_X17Y52.B       Tilo                  0.259   M_alumod_a[12]
                                                       Mmux_M_alumod_a151
    SLICE_X12Y51.AX      net (fanout=2)        0.747   M_alumod_a[8]
    SLICE_X12Y51.COUT    Taxcy                 0.248   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.BMUX    Tcinb                 0.310   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X13Y48.B3      net (fanout=3)        0.831   a[15]_b[15]_add_0_OUT[13]
    SLICE_X13Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       alumod/Mmux_alu84
    SLICE_X12Y48.B3      net (fanout=1)        1.310   M_alumod_alu[13]
    SLICE_X12Y48.B       Tilo                  0.254   M_alumod_alu[15]
                                                       out2
    SLICE_X10Y38.B4      net (fanout=5)        1.413   out1
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.640ns (2.862ns logic, 8.778ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  8.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.635ns (Levels of Logic = 9)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.DMUX    Tcxd                  0.333   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X17Y49.B2      net (fanout=4)        1.052   a[15]_b[15]_add_0_OUT[3]
    SLICE_X17Y49.B       Tilo                  0.259   alumod/add/z4
                                                       alumod/add/z5
    SLICE_X15Y51.A6      net (fanout=1)        0.595   alumod/add/z4
    SLICE_X15Y51.A       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z7_SW3
    SLICE_X15Y51.B6      net (fanout=1)        0.143   alumod/N34
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.A3      net (fanout=16)       0.819   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_4_rstpot
                                                       M_rngCounter_q_4
    -------------------------------------------------  ---------------------------
    Total                                     11.635ns (2.877ns logic, 8.758ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.628ns (Levels of Logic = 9)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.DMUX    Tcxd                  0.333   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X17Y49.B2      net (fanout=4)        1.052   a[15]_b[15]_add_0_OUT[3]
    SLICE_X17Y49.B       Tilo                  0.259   alumod/add/z4
                                                       alumod/add/z5
    SLICE_X15Y51.A6      net (fanout=1)        0.595   alumod/add/z4
    SLICE_X15Y51.A       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z7_SW3
    SLICE_X15Y51.B6      net (fanout=1)        0.143   alumod/N34
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.B4      net (fanout=16)       0.812   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_5_rstpot
                                                       M_rngCounter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     11.628ns (2.877ns logic, 8.751ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.626ns (Levels of Logic = 9)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X13Y49.B5      net (fanout=3)        0.667   Mmux_myCounter11
    SLICE_X13Y49.B       Tilo                  0.259   M_alumod_a[0]
                                                       _n0751_inv21_2
    SLICE_X17Y52.B5      net (fanout=23)       1.012   _n0751_inv211
    SLICE_X17Y52.B       Tilo                  0.259   M_alumod_a[12]
                                                       Mmux_M_alumod_a151
    SLICE_X12Y51.AX      net (fanout=2)        0.747   M_alumod_a[8]
    SLICE_X12Y51.COUT    Taxcy                 0.248   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.AMUX    Tcina                 0.220   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X12Y55.A2      net (fanout=3)        1.206   a[15]_b[15]_add_0_OUT[12]
    SLICE_X12Y55.A       Tilo                  0.254   alumod/z5
                                                       alumod/add/z6
    SLICE_X15Y51.B5      net (fanout=1)        0.690   alumod/z5
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.626ns (2.772ns logic, 8.854ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  8.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.602ns (Levels of Logic = 10)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.DMUX    Tcind                 0.320   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y55.A4      net (fanout=3)        0.930   a[15]_b[15]_add_0_OUT[11]
    SLICE_X12Y55.A       Tilo                  0.254   alumod/z5
                                                       alumod/add/z6
    SLICE_X15Y51.B5      net (fanout=1)        0.690   alumod/z5
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.602ns (2.810ns logic, 8.792ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_rngCounter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.695ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.627 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_rngCounter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X10Y48.B3      net (fanout=1)        1.192   M_state_q_FSM_FFd1_1
    SLICE_X10Y48.B       Tilo                  0.235   N21
                                                       Mmux_M_alumod_a181_SW0
    SLICE_X17Y52.A5      net (fanout=3)        1.450   N21
    SLICE_X17Y52.A       Tilo                  0.259   M_alumod_a[12]
                                                       Mmux_M_alumod_a181
    SLICE_X17Y52.C2      net (fanout=20)       0.579   Mmux_M_alumod_a102
    SLICE_X17Y52.C       Tilo                  0.259   M_alumod_a[12]
                                                       Mmux_M_alumod_a161
    SLICE_X16Y52.BX      net (fanout=2)        1.203   M_alumod_a[9]
    SLICE_X16Y52.CMUX    Taxc                  0.376   alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy[11]
                                                       alumod/add/Msub_a[15]_b[15]_sub_2_OUT_cy<11>
    SLICE_X15Y51.C2      net (fanout=2)        0.796   alumod/add/a[15]_b[15]_sub_2_OUT[10]
    SLICE_X15Y51.C       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z1
    SLICE_X15Y51.A2      net (fanout=1)        0.542   alumod/add/z
    SLICE_X15Y51.A       Tilo                  0.259   alumod/add/z1
                                                       alumod/add/z7_SW3
    SLICE_X15Y51.B6      net (fanout=1)        0.143   alumod/N34
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.D2      net (fanout=16)       1.017   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_3_rstpot
                                                       M_rngCounter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     11.695ns (3.039ns logic, 8.656ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  8.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.595ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.BMUX    Tcinb                 0.310   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X13Y48.B3      net (fanout=3)        0.831   a[15]_b[15]_add_0_OUT[13]
    SLICE_X13Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       alumod/Mmux_alu84
    SLICE_X12Y48.B3      net (fanout=1)        1.310   M_alumod_alu[13]
    SLICE_X12Y48.B       Tilo                  0.254   M_alumod_alu[15]
                                                       out2
    SLICE_X10Y38.B4      net (fanout=5)        1.413   out1
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.B5      net (fanout=16)       0.724   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_1_rstpot
                                                       M_rngCounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.595ns (2.893ns logic, 8.702ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.590ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.BMUX    Tcinb                 0.310   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X13Y48.B3      net (fanout=3)        0.831   a[15]_b[15]_add_0_OUT[13]
    SLICE_X13Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       alumod/Mmux_alu84
    SLICE_X12Y48.B3      net (fanout=1)        1.310   M_alumod_alu[13]
    SLICE_X12Y48.B       Tilo                  0.254   M_alumod_alu[15]
                                                       out2
    SLICE_X10Y38.B4      net (fanout=5)        1.413   out1
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.A5      net (fanout=16)       0.719   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_0_rstpot
                                                       M_rngCounter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.590ns (2.893ns logic, 8.697ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.581ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.AMUX    Tcina                 0.220   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X12Y55.A2      net (fanout=3)        1.206   a[15]_b[15]_add_0_OUT[12]
    SLICE_X12Y55.A       Tilo                  0.254   alumod/z5
                                                       alumod/add/z6
    SLICE_X15Y51.B5      net (fanout=1)        0.690   alumod/z5
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.B5      net (fanout=16)       0.724   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_1_rstpot
                                                       M_rngCounter_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.581ns (2.803ns logic, 8.778ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.578ns (Levels of Logic = 10)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X15Y49.D1      net (fanout=4)        0.811   a[15]_b[15]_add_0_OUT[4]
    SLICE_X15Y49.D       Tilo                  0.259   alumod/add/N54
                                                       alumod/add/z7_SW2_SW0
    SLICE_X15Y49.C6      net (fanout=1)        0.143   alumod/add/N54
    SLICE_X15Y49.C       Tilo                  0.259   alumod/add/N54
                                                       alumod/add/z7_SW2
    SLICE_X15Y51.B4      net (fanout=1)        0.772   alumod/N33
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.A3      net (fanout=16)       0.819   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_4_rstpot
                                                       M_rngCounter_q_4
    -------------------------------------------------  ---------------------------
    Total                                     11.578ns (2.881ns logic, 8.697ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.576ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (0.627 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.AMUX    Tcina                 0.220   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X12Y55.A2      net (fanout=3)        1.206   a[15]_b[15]_add_0_OUT[12]
    SLICE_X12Y55.A       Tilo                  0.254   alumod/z5
                                                       alumod/add/z6
    SLICE_X15Y51.B5      net (fanout=1)        0.690   alumod/z5
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y34.A5      net (fanout=16)       0.719   _n0751_inv
    SLICE_X11Y34.CLK     Tas                   0.373   M_rngCounter_q[3]
                                                       M_rngCounter_q_0_rstpot
                                                       M_rngCounter_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.576ns (2.803ns logic, 8.773ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.574ns (Levels of Logic = 11)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
    SLICE_X12Y52.BMUX    Tcinb                 0.310   a[15]_b[15]_add_0_OUT[15]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_xor<15>
    SLICE_X13Y48.B3      net (fanout=3)        0.831   a[15]_b[15]_add_0_OUT[13]
    SLICE_X13Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_3
                                                       alumod/Mmux_alu84
    SLICE_X12Y48.B3      net (fanout=1)        1.310   M_alumod_alu[13]
    SLICE_X12Y48.B       Tilo                  0.254   M_alumod_alu[15]
                                                       out2
    SLICE_X10Y38.B4      net (fanout=5)        1.413   out1
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X8Y35.A5       net (fanout=16)       0.737   _n0751_inv
    SLICE_X8Y35.CLK      Tas                   0.339   M_rngCounter_q[15]
                                                       M_rngCounter_q_15_rstpot
                                                       M_rngCounter_q_15
    -------------------------------------------------  ---------------------------
    Total                                     11.574ns (2.859ns logic, 8.715ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.571ns (Levels of Logic = 10)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.AMUX    Tcina                 0.220   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X15Y49.D1      net (fanout=4)        0.811   a[15]_b[15]_add_0_OUT[4]
    SLICE_X15Y49.D       Tilo                  0.259   alumod/add/N54
                                                       alumod/add/z7_SW2_SW0
    SLICE_X15Y49.C6      net (fanout=1)        0.143   alumod/add/N54
    SLICE_X15Y49.C       Tilo                  0.259   alumod/add/N54
                                                       alumod/add/z7_SW2
    SLICE_X15Y51.B4      net (fanout=1)        0.772   alumod/N33
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.B4      net (fanout=16)       0.812   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_5_rstpot
                                                       M_rngCounter_q_5
    -------------------------------------------------  ---------------------------
    Total                                     11.571ns (2.881ns logic, 8.690ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter3_q_20 (FF)
  Destination:          M_rngCounter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.570ns (Levels of Logic = 10)
  Clock Path Skew:      -0.093ns (0.626 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter3_q_20 to M_rngCounter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.CQ       Tcko                  0.430   M_sc_inc_state3
                                                       sc/M_stateCounter3_q_20
    SLICE_X10Y49.A3      net (fanout=9)        1.778   M_sc_inc_state3
    SLICE_X10Y49.A       Tilo                  0.235   _n0751_inv21
                                                       Mmux_myCounter11_1
    SLICE_X10Y49.D3      net (fanout=3)        0.355   Mmux_myCounter11
    SLICE_X10Y49.D       Tilo                  0.235   _n0751_inv21
                                                       _n0751_inv21_1
    SLICE_X17Y49.A1      net (fanout=4)        1.508   _n0751_inv21
    SLICE_X17Y49.A       Tilo                  0.259   alumod/add/z4
                                                       Mmux_M_alumod_a91
    SLICE_X12Y49.CX      net (fanout=2)        0.774   M_alumod_a[2]
    SLICE_X12Y49.COUT    Tcxcy                 0.117   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<3>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[3]
    SLICE_X12Y50.COUT    Tbyp                  0.093   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<7>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[7]
    SLICE_X12Y51.BMUX    Tcinb                 0.310   alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy[11]
                                                       alumod/add/Madd_a[15]_b[15]_add_0_OUT_cy<11>
    SLICE_X15Y49.C1      net (fanout=4)        1.019   a[15]_b[15]_add_0_OUT[9]
    SLICE_X15Y49.C       Tilo                  0.259   alumod/add/N54
                                                       alumod/add/z7_SW2
    SLICE_X15Y51.B4      net (fanout=1)        0.772   alumod/N33
    SLICE_X15Y51.B       Tilo                  0.259   alumod/add/z1
                                                       alumod/alufn<5>1
    SLICE_X10Y38.B5      net (fanout=6)        1.734   M_alumod_alu[0]
    SLICE_X10Y38.B       Tilo                  0.235   M_rngCounter_q[10]
                                                       _n0751_inv
    SLICE_X11Y35.A3      net (fanout=16)       0.819   _n0751_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_rngCounter_q[7]
                                                       M_rngCounter_q_4_rstpot
                                                       M_rngCounter_q_4
    -------------------------------------------------  ---------------------------
    Total                                     11.570ns (2.805ns logic, 8.765ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter1_q[21]/CLK
  Logical resource: sc/M_stateCounter1_q_20/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter1_q[21]/CLK
  Logical resource: sc/M_stateCounter1_q_21/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/c/M_ctr_q_0/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/c/M_ctr_q_1/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/c/M_ctr_q_2/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/c/M_ctr_q_3/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/c/M_ctr_q_4/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/c/M_ctr_q_5/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/c/M_ctr_q_6/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/c/M_ctr_q_7/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/c/M_ctr_q_8/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/c/M_ctr_q_9/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/c/M_ctr_q_10/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/c/M_ctr_q_11/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/c/M_ctr_q_12/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/c/M_ctr_q_13/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/c/M_ctr_q_14/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/c/M_ctr_q_15/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/c/M_ctr_q_16/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/c/M_ctr_q_17/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_20/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_21/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_22/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[23]/CLK
  Logical resource: rng/M_w_q_23/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[10]/CLK
  Logical resource: rng/M_w_q_7/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[10]/CLK
  Logical resource: rng/M_w_q_8/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[10]/CLK
  Logical resource: rng/M_w_q_9/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[10]/CLK
  Logical resource: rng/M_w_q_10/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_rng_num[12]/CLK
  Logical resource: rng/M_w_q_11/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.015|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 556192 paths, 0 nets, and 1477 connections

Design statistics:
   Minimum period:  12.015ns{1}   (Maximum frequency:  83.229MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 05 13:48:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4553 MB



