Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  5 00:58:13 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     40          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (17)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.809        0.000                      0                   44        0.152        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.809        0.000                      0                   44        0.152        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.670ns (23.061%)  route 2.235ns (76.939%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.355     7.024    vga_sync_unit/E[0]
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134    13.860    vga_sync_unit/CLK
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism              0.158    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X35Y47         FDCE (Setup_fdce_C_CE)      -0.150    13.833    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.670ns (23.061%)  route 2.235ns (76.939%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.355     7.024    vga_sync_unit/E[0]
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.134    13.860    vga_sync_unit/CLK
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism              0.158    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X35Y47         FDCE (Setup_fdce_C_CE)      -0.150    13.833    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.670ns (23.045%)  route 2.237ns (76.955%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.357     7.026    vga_sync_unit/E[0]
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137    13.863    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
                         clock pessimism              0.230    14.093    
                         clock uncertainty           -0.035    14.058    
    SLICE_X36Y47         FDCE (Setup_fdce_C_CE)      -0.150    13.908    vga_sync_unit/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.670ns (23.045%)  route 2.237ns (76.955%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.357     7.026    vga_sync_unit/E[0]
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137    13.863    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism              0.230    14.093    
                         clock uncertainty           -0.035    14.058    
    SLICE_X36Y47         FDCE (Setup_fdce_C_CE)      -0.150    13.908    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.670ns (23.045%)  route 2.237ns (76.955%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.357     7.026    vga_sync_unit/E[0]
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137    13.863    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism              0.230    14.093    
                         clock uncertainty           -0.035    14.058    
    SLICE_X36Y47         FDCE (Setup_fdce_C_CE)      -0.150    13.908    vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.670ns (23.045%)  route 2.237ns (76.955%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.357     7.026    vga_sync_unit/E[0]
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137    13.863    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism              0.230    14.093    
                         clock uncertainty           -0.035    14.058    
    SLICE_X36Y48         FDCE (Setup_fdce_C_CE)      -0.150    13.908    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.670ns (23.045%)  route 2.237ns (76.955%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.357     7.026    vga_sync_unit/E[0]
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137    13.863    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism              0.230    14.093    
                         clock uncertainty           -0.035    14.058    
    SLICE_X36Y48         FDCE (Setup_fdce_C_CE)      -0.150    13.908    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.670ns (23.045%)  route 2.237ns (76.955%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.357     7.026    vga_sync_unit/E[0]
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137    13.863    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism              0.230    14.093    
                         clock uncertainty           -0.035    14.058    
    SLICE_X36Y48         FDCE (Setup_fdce_C_CE)      -0.150    13.908    vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.670ns (23.045%)  route 2.237ns (76.955%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.357     7.026    vga_sync_unit/E[0]
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137    13.863    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism              0.230    14.093    
                         clock uncertainty           -0.035    14.058    
    SLICE_X36Y47         FDCE (Setup_fdce_C_CE)      -0.150    13.908    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.670ns (23.045%)  route 2.237ns (76.955%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           0.351     4.811    vga_sync_unit/pixel_reg[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.111     4.922 r  vga_sync_unit/p_tick_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.530     5.452    p_tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.218     5.670 r  p_tick_BUFG_inst/O
                         net (fo=50, routed)          1.357     7.026    vga_sync_unit/E[0]
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137    13.863    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism              0.230    14.093    
                         clock uncertainty           -0.035    14.058    
    SLICE_X36Y47         FDCE (Setup_fdce_C_CE)      -0.150    13.908    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  6.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.563%)  route 0.323ns (63.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    vga_sync_unit/CLK
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=22, routed)          0.323     1.910    vga_sync_unit/x[4]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.955 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.955    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.833     1.960    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.092     1.803    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.227ns (39.219%)  route 0.352ns (60.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=18, routed)          0.352     1.927    vga_sync_unit/x[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I4_O)        0.099     2.026 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.026    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.091     1.801    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.236%)  route 0.157ns (45.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.157     1.745    vga_sync_unit/x[6]
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.833     1.960    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.092     1.555    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.739%)  route 0.160ns (46.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    vga_sync_unit/CLK
    SLICE_X32Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.160     1.747    vga_sync_unit/y[0]
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X31Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X31Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X31Y46         FDCE (Hold_fdce_C_D)         0.092     1.554    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.143%)  route 0.411ns (68.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    vga_sync_unit/CLK
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=22, routed)          0.411     1.998    vga_sync_unit/x[5]
    SLICE_X36Y48         LUT5 (Prop_lut5_I2_O)        0.045     2.043 r  vga_sync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.043    vga_sync_unit/h_count_reg[7]_i_1_n_0
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.833     1.960    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.092     1.803    vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.157     1.744    vga_sync_unit/pixel_reg[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.789 r  vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vga_sync_unit/pixel_next[1]
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.673%)  route 0.196ns (51.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    vga_sync_unit/CLK
    SLICE_X32Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.196     1.783    vga_sync_unit/y[0]
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga_sync_unit/vsync_next
    SLICE_X29Y46         FDCE                                         r  vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.833     1.960    vga_sync_unit/CLK
    SLICE_X29Y46         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X29Y46         FDCE (Hold_fdce_C_D)         0.091     1.573    vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.235%)  route 0.163ns (46.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.163     1.751    vga_sync_unit/pixel_reg[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga_sync_unit/pixel_next[0]
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.092     1.538    vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.190%)  route 0.430ns (69.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.430     2.018    vga_sync_unit/x[6]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.045     2.063 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.063    vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y47         FDCE (Hold_fdce_C_D)         0.092     1.802    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.018%)  route 0.434ns (69.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    vga_sync_unit/CLK
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=22, routed)          0.434     2.021    vga_sync_unit/x[4]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.066 r  vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.066    vga_sync_unit/hsync_next
    SLICE_X36Y45         FDCE                                         r  vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X36Y45         FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.091     1.801    vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   vga_sync_unit/h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   vga_sync_unit/h_count_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 3.580ns (55.580%)  route 2.861ns (44.420%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE                         0.000     0.000 r  s/rgb_reg_reg[9]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  s/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.810     1.151    vga_sync_unit/rgb_reg[9]
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.097     1.248 r  vga_sync_unit/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.051     3.299    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.142     6.441 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.441    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.346ns  (logic 3.563ns (56.143%)  route 2.783ns (43.857%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDSE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X33Y51         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.597     0.938    vga_sync_unit/rgb_reg[11]
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.097     1.035 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.186     3.221    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.125     6.346 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.346    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 3.590ns (56.865%)  route 2.723ns (43.135%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDSE                         0.000     0.000 r  s/rgb_reg_reg[6]/C
    SLICE_X32Y50         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  s/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.711     1.052    vga_sync_unit/rgb_reg[6]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.097     1.149 r  vga_sync_unit/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.012     3.161    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.152     6.312 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.312    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.258ns  (logic 3.564ns (56.943%)  route 2.695ns (43.057%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDSE                         0.000     0.000 r  s/rgb_reg_reg[1]/C
    SLICE_X33Y51         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  s/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.692     1.033    vga_sync_unit/rgb_reg[1]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.097     1.130 r  vga_sync_unit/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.003     3.133    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.126     6.258 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.258    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 3.566ns (57.722%)  route 2.612ns (42.278%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDSE                         0.000     0.000 r  s/rgb_reg_reg[5]/C
    SLICE_X32Y50         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  s/rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.716     1.057    vga_sync_unit/rgb_reg[5]
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.097     1.154 r  vga_sync_unit/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.896     3.050    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.128     6.178 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.178    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.176ns  (logic 3.585ns (58.046%)  route 2.591ns (41.954%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDSE                         0.000     0.000 r  s/rgb_reg_reg[3]/C
    SLICE_X33Y50         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.501     0.842    vga_sync_unit/rgb_reg[3]
    SLICE_X33Y49         LUT6 (Prop_lut6_I5_O)        0.097     0.939 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.090     3.029    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.147     6.176 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.176    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 3.556ns (57.839%)  route 2.592ns (42.161%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDSE                         0.000     0.000 r  s/rgb_reg_reg[0]/C
    SLICE_X31Y51         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  s/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.351     0.692    vga_sync_unit/rgb_reg[0]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.097     0.789 r  vga_sync_unit/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.241     3.030    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.118     6.147 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.147    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 3.584ns (58.602%)  route 2.532ns (41.398%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE                         0.000     0.000 r  s/rgb_reg_reg[10]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  s/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.444     0.785    vga_sync_unit/rgb_reg[10]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.097     0.882 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.088     2.970    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.146     6.116 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.116    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.963ns  (logic 3.584ns (60.107%)  route 2.379ns (39.893%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE                         0.000     0.000 r  s/rgb_reg_reg[8]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  s/rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.554     0.895    vga_sync_unit/rgb_reg[8]
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.097     0.992 r  vga_sync_unit/rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.825     2.817    rgb_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.146     5.963 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.963    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 3.581ns (60.300%)  route 2.358ns (39.700%))
  Logic Levels:           3  (FDSE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDSE                         0.000     0.000 r  s/rgb_reg_reg[4]/C
    SLICE_X33Y51         FDSE (Prop_fdse_C_Q)         0.341     0.341 r  s/rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.285     0.626    vga_sync_unit/rgb_reg[4]
    SLICE_X33Y49         LUT6 (Prop_lut6_I5_O)        0.097     0.723 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.073     2.796    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.143     5.939 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.939    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s/gradient_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.096%)  route 0.146ns (43.904%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE                         0.000     0.000 r  s/gradient_reg[1]/C
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/gradient_reg[1]/Q
                         net (fo=2, routed)           0.146     0.287    vga_sync_unit/gradient_reg[1]
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    s/rgb_reg_reg[1]_0
    SLICE_X33Y51         FDSE                                         r  s/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/gradient_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.766%)  route 0.148ns (44.234%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE                         0.000     0.000 r  s/gradient_reg[2]/C
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/gradient_reg[2]/Q
                         net (fo=2, routed)           0.148     0.289    vga_sync_unit/gradient_reg[2]
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.334 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    s/rgb_reg_reg[2]_0
    SLICE_X33Y51         FDSE                                         r  s/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/gradient_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.576%)  route 0.149ns (44.424%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE                         0.000     0.000 r  s/gradient_reg[9]/C
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/gradient_reg[9]/Q
                         net (fo=2, routed)           0.149     0.290    vga_sync_unit/gradient_reg[9]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.335 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.335    s/D[1]
    SLICE_X33Y52         FDRE                                         r  s/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE                         0.000     0.000 r  s/count_reg[11]/C
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/count_reg[11]/Q
                         net (fo=2, routed)           0.113     0.254    s/count_reg[11]
    SLICE_X29Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.362 r  s/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.362    s/count_reg[8]_i_1_n_4
    SLICE_X29Y57         FDRE                                         r  s/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  s/count_reg[15]/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/count_reg[15]/Q
                         net (fo=2, routed)           0.115     0.256    s/count_reg[15]
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  s/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    s/count_reg[12]_i_1_n_4
    SLICE_X29Y58         FDRE                                         r  s/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE                         0.000     0.000 r  s/count_reg[7]/C
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/count_reg[7]/Q
                         net (fo=2, routed)           0.115     0.256    s/count_reg[7]
    SLICE_X29Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  s/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    s/count_reg[4]_i_1_n_4
    SLICE_X29Y56         FDRE                                         r  s/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.077%)  route 0.117ns (31.923%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE                         0.000     0.000 r  s/count_reg[3]/C
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/count_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    s/count_reg[3]
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  s/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.366    s/count_reg[0]_i_2_n_4
    SLICE_X29Y55         FDRE                                         r  s/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.252ns (68.834%)  route 0.114ns (31.166%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE                         0.000     0.000 r  s/count_reg[6]/C
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/count_reg[6]/Q
                         net (fo=2, routed)           0.114     0.255    s/count_reg[6]
    SLICE_X29Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.366 r  s/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.366    s/count_reg[4]_i_1_n_5
    SLICE_X29Y56         FDRE                                         r  s/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  s/count_reg[14]/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/count_reg[14]/Q
                         net (fo=2, routed)           0.115     0.256    s/count_reg[14]
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.367 r  s/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.367    s/count_reg[12]_i_1_n_5
    SLICE_X29Y58         FDRE                                         r  s/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.256ns (69.478%)  route 0.112ns (30.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  s/count_reg[12]/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s/count_reg[12]/Q
                         net (fo=2, routed)           0.112     0.253    s/count_reg[12]
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.368 r  s/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.368    s/count_reg[12]_i_1_n_7
    SLICE_X29Y58         FDRE                                         r  s/count_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.284ns  (logic 9.959ns (37.890%)  route 16.325ns (62.110%))
  Logic Levels:           41  (CARRY4=22 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          1.167    15.781    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.239    16.020 r  vga_sync_unit/digit0__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.020    s/digit0__94_carry__0_i_3_1[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    16.399 r  s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    s/digit0__14_carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    16.556 r  s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.421    16.977    s/digit0__14_carry__1_n_7
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.225    17.202 r  s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.823    s/digit0__94_carry__1_i_2_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.239    18.062 r  s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.062    s/digit0__94_carry__1_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.474 r  s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.474    s/digit0__94_carry__1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.563 r  s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.563    s/digit0__94_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.736 r  s/digit0__94_carry__3/CO[2]
                         net (fo=2, routed)           0.819    19.556    s/digit0__94_carry__3_n_1
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.237    19.793 r  s/digit0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.450    20.243    s/digit0__138_carry__0_i_1_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I3_O)        0.097    20.340 r  s/digit0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.340    s/digit0__138_carry__0_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.639 r  s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.639    s/digit0__138_carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.728 r  s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.728    s/digit0__138_carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.817 r  s/digit0__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.817    s/digit0__138_carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.047 r  s/digit0__138_carry__3/O[1]
                         net (fo=3, routed)           0.631    21.678    s/digit0__138_carry__3_i_3_1[0]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.225    21.903 r  s/digit0__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.903    s/digit0__191_carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.315 r  s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.315    s/digit0__191_carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.488 r  s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.473    22.961    vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    23.533 r  vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.533    vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.622 r  vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001    23.623    vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.810 r  vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.507    24.317    vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    24.940 r  vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.366    25.306    vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X28Y50         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.867 r  vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.810    26.677    vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y49         LUT3 (Prop_lut3_I0_O)        0.225    26.902 r  vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    26.902    s/number_reg[3]_i_7_0[1]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.269 r  s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.449    27.718    s/digit0__243_carry__6_i_4[0]
    SLICE_X35Y51         LUT5 (Prop_lut5_I1_O)        0.249    27.967 r  s/number_reg[3]_i_5/O
                         net (fo=5, routed)           1.045    29.012    s/number_reg[3]_i_5_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.097    29.109 r  s/number_reg[0]_i_2/O
                         net (fo=1, routed)           0.865    29.974    s/number_reg[0]_i_2_n_0
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.100    30.074 r  s/number_reg[0]_i_1/O
                         net (fo=1, routed)           0.328    30.403    s/number_reg[0]_i_1_n_0
    SLICE_X31Y50         LDCE                                         r  s/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.022ns  (logic 9.956ns (38.259%)  route 16.066ns (61.741%))
  Logic Levels:           41  (CARRY4=22 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          1.167    15.781    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.239    16.020 r  vga_sync_unit/digit0__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.020    s/digit0__94_carry__0_i_3_1[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    16.399 r  s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    s/digit0__14_carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    16.556 r  s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.421    16.977    s/digit0__14_carry__1_n_7
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.225    17.202 r  s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.823    s/digit0__94_carry__1_i_2_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.239    18.062 r  s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.062    s/digit0__94_carry__1_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.474 r  s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.474    s/digit0__94_carry__1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.563 r  s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.563    s/digit0__94_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.736 r  s/digit0__94_carry__3/CO[2]
                         net (fo=2, routed)           0.819    19.556    s/digit0__94_carry__3_n_1
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.237    19.793 r  s/digit0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.450    20.243    s/digit0__138_carry__0_i_1_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I3_O)        0.097    20.340 r  s/digit0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.340    s/digit0__138_carry__0_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.639 r  s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.639    s/digit0__138_carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.728 r  s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.728    s/digit0__138_carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.817 r  s/digit0__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.817    s/digit0__138_carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.047 r  s/digit0__138_carry__3/O[1]
                         net (fo=3, routed)           0.631    21.678    s/digit0__138_carry__3_i_3_1[0]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.225    21.903 r  s/digit0__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.903    s/digit0__191_carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.315 r  s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.315    s/digit0__191_carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.488 r  s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.473    22.961    vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    23.533 r  vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.533    vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.622 r  vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001    23.623    vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.810 r  vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.507    24.317    vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    24.940 r  vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.366    25.306    vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X28Y50         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.867 r  vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.810    26.677    vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y49         LUT3 (Prop_lut3_I0_O)        0.225    26.902 r  vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    26.902    s/number_reg[3]_i_7_0[1]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.269 r  s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.449    27.718    s/digit0__243_carry__6_i_4[0]
    SLICE_X35Y51         LUT5 (Prop_lut5_I1_O)        0.249    27.967 r  s/number_reg[3]_i_5/O
                         net (fo=5, routed)           0.949    28.916    s/number_reg[3]_i_5_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.097    29.013 r  s/number_reg[1]_i_2/O
                         net (fo=1, routed)           0.518    29.531    s/number_reg[1]_i_2_n_0
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.097    29.628 r  s/number_reg[1]_i_1/O
                         net (fo=1, routed)           0.513    30.142    s/number_reg[1]_i_1_n_0
    SLICE_X34Y51         LDCE                                         r  s/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.722ns  (logic 9.956ns (38.706%)  route 15.766ns (61.293%))
  Logic Levels:           41  (CARRY4=22 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          1.167    15.781    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.239    16.020 r  vga_sync_unit/digit0__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.020    s/digit0__94_carry__0_i_3_1[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    16.399 r  s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    s/digit0__14_carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    16.556 r  s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.421    16.977    s/digit0__14_carry__1_n_7
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.225    17.202 r  s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.823    s/digit0__94_carry__1_i_2_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.239    18.062 r  s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.062    s/digit0__94_carry__1_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.474 r  s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.474    s/digit0__94_carry__1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.563 r  s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.563    s/digit0__94_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.736 r  s/digit0__94_carry__3/CO[2]
                         net (fo=2, routed)           0.819    19.556    s/digit0__94_carry__3_n_1
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.237    19.793 r  s/digit0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.450    20.243    s/digit0__138_carry__0_i_1_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I3_O)        0.097    20.340 r  s/digit0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.340    s/digit0__138_carry__0_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.639 r  s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.639    s/digit0__138_carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.728 r  s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.728    s/digit0__138_carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.817 r  s/digit0__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.817    s/digit0__138_carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.047 r  s/digit0__138_carry__3/O[1]
                         net (fo=3, routed)           0.631    21.678    s/digit0__138_carry__3_i_3_1[0]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.225    21.903 r  s/digit0__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.903    s/digit0__191_carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.315 r  s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.315    s/digit0__191_carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.488 r  s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.473    22.961    vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    23.533 r  vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.533    vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.622 r  vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001    23.623    vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.810 r  vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.507    24.317    vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    24.940 r  vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.366    25.306    vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X28Y50         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.867 r  vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.810    26.677    vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y49         LUT3 (Prop_lut3_I0_O)        0.225    26.902 r  vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    26.902    s/number_reg[3]_i_7_0[1]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.269 r  s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.449    27.718    s/digit0__243_carry__6_i_4[0]
    SLICE_X35Y51         LUT5 (Prop_lut5_I1_O)        0.249    27.967 r  s/number_reg[3]_i_5/O
                         net (fo=5, routed)           0.645    28.612    s/number_reg[3]_i_5_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.097    28.709 r  s/number_reg[2]_i_2/O
                         net (fo=1, routed)           0.704    29.413    s/number_reg[2]_i_2_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.097    29.510 r  s/number_reg[2]_i_1/O
                         net (fo=1, routed)           0.330    29.841    s/number_reg[2]_i_1_n_0
    SLICE_X31Y50         LDCE                                         r  s/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.310ns  (logic 9.972ns (39.400%)  route 15.338ns (60.600%))
  Logic Levels:           41  (CARRY4=22 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          1.167    15.781    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.239    16.020 r  vga_sync_unit/digit0__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.020    s/digit0__94_carry__0_i_3_1[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    16.399 r  s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.399    s/digit0__14_carry__0_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    16.556 r  s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.421    16.977    s/digit0__14_carry__1_n_7
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.225    17.202 r  s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.823    s/digit0__94_carry__1_i_2_n_0
    SLICE_X32Y38         LUT4 (Prop_lut4_I3_O)        0.239    18.062 r  s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    18.062    s/digit0__94_carry__1_i_6_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.474 r  s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.474    s/digit0__94_carry__1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.563 r  s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.563    s/digit0__94_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.736 r  s/digit0__94_carry__3/CO[2]
                         net (fo=2, routed)           0.819    19.556    s/digit0__94_carry__3_n_1
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.237    19.793 r  s/digit0__138_carry__0_i_1/O
                         net (fo=2, routed)           0.450    20.243    s/digit0__138_carry__0_i_1_n_0
    SLICE_X35Y42         LUT4 (Prop_lut4_I3_O)        0.097    20.340 r  s/digit0__138_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.340    s/digit0__138_carry__0_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.639 r  s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.639    s/digit0__138_carry__0_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.728 r  s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.728    s/digit0__138_carry__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.817 r  s/digit0__138_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.817    s/digit0__138_carry__2_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.047 r  s/digit0__138_carry__3/O[1]
                         net (fo=3, routed)           0.631    21.678    s/digit0__138_carry__3_i_3_1[0]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.225    21.903 r  s/digit0__191_carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.903    s/digit0__191_carry__0_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.315 r  s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.315    s/digit0__191_carry__0_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    22.488 r  s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.473    22.961    vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.572    23.533 r  vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.533    vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.622 r  vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.001    23.623    vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.810 r  vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.507    24.317    vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X32Y49         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    24.940 r  vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.366    25.306    vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X28Y50         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    25.867 r  vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.810    26.677    vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y49         LUT3 (Prop_lut3_I0_O)        0.225    26.902 r  vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    26.902    s/number_reg[3]_i_7_0[1]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.269 r  s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.453    27.722    s/digit0__243_carry__6_i_4[0]
    SLICE_X35Y51         LUT5 (Prop_lut5_I1_O)        0.249    27.971 r  s/number_reg[3]_i_6/O
                         net (fo=5, routed)           0.473    28.444    s/number_reg[3]_i_6_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I2_O)        0.097    28.541 r  s/number_reg[3]_i_4/O
                         net (fo=1, routed)           0.532    29.074    s/number_reg[3]_i_4_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.113    29.187 r  s/number_reg[3]_i_1/O
                         net (fo=1, routed)           0.242    29.429    s/number_reg[3]_i_1_n_0
    SLICE_X35Y51         LDCE                                         r  s/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.569ns  (logic 7.474ns (34.651%)  route 14.095ns (65.349%))
  Logic Levels:           34  (CARRY4=15 LUT1=1 LUT2=2 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          0.859    15.474    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.239    15.713 r  vga_sync_unit/col__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    15.713    s/col__91_carry__0_i_3_1[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    16.108 r  s/col__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.108    s/col__14_carry__0_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.267 r  s/col__14_carry__1/O[0]
                         net (fo=2, routed)           0.600    16.867    s/col__14_carry__1_n_7
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.228    17.095 r  s/col__91_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.717    s/col__91_carry__1_i_2_n_0
    SLICE_X28Y38         LUT4 (Prop_lut4_I3_O)        0.239    17.956 r  s/col__91_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.956    s/col__91_carry__1_i_6_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.368 r  s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.368    s/col__91_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.457 r  s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.457    s/col__91_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.630 r  s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.713    19.343    s/col__91_carry__3_n_1
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.243    19.586 r  s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.558    20.143    s/col__133_carry__0_i_1_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.240    20.383 r  s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.383    s/col__133_carry__0_i_5_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.682 r  s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.682    s/col__133_carry__0_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.771 r  s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.771    s/col__133_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.001 f  s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.585    21.586    s/col__133_carry__2_n_6
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.225    21.811 r  s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.811    s/col__164_carry_i_2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    21.980 r  s/col__164_carry/O[1]
                         net (fo=1, routed)           0.411    22.391    vga_sync_unit/col__169_carry[1]
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.225    22.616 r  vga_sync_unit/col__169_carry_i_4/O
                         net (fo=1, routed)           0.000    22.616    s/rgb_reg_reg[11]_i_3_0[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267    22.883 f  s/col__169_carry/O[3]
                         net (fo=3, routed)           0.607    23.490    s/col__169_carry_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.234    23.724 f  s/rgb_reg[10]_i_8/O
                         net (fo=1, routed)           0.588    24.312    vga_sync_unit/rgb_reg_reg[11]_2
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.097    24.409 f  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=13, routed)          0.564    24.973    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.097    25.070 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.618    25.688    s/rgb_reg_reg[11]_0
    SLICE_X33Y51         FDSE                                         r  s/rgb_reg_reg[11]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.569ns  (logic 7.474ns (34.651%)  route 14.095ns (65.349%))
  Logic Levels:           34  (CARRY4=15 LUT1=1 LUT2=2 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          0.859    15.474    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.239    15.713 r  vga_sync_unit/col__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    15.713    s/col__91_carry__0_i_3_1[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    16.108 r  s/col__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.108    s/col__14_carry__0_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.267 r  s/col__14_carry__1/O[0]
                         net (fo=2, routed)           0.600    16.867    s/col__14_carry__1_n_7
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.228    17.095 r  s/col__91_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.717    s/col__91_carry__1_i_2_n_0
    SLICE_X28Y38         LUT4 (Prop_lut4_I3_O)        0.239    17.956 r  s/col__91_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.956    s/col__91_carry__1_i_6_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.368 r  s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.368    s/col__91_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.457 r  s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.457    s/col__91_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.630 r  s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.713    19.343    s/col__91_carry__3_n_1
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.243    19.586 r  s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.558    20.143    s/col__133_carry__0_i_1_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.240    20.383 r  s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.383    s/col__133_carry__0_i_5_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.682 r  s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.682    s/col__133_carry__0_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.771 r  s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.771    s/col__133_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.001 f  s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.585    21.586    s/col__133_carry__2_n_6
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.225    21.811 r  s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.811    s/col__164_carry_i_2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    21.980 r  s/col__164_carry/O[1]
                         net (fo=1, routed)           0.411    22.391    vga_sync_unit/col__169_carry[1]
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.225    22.616 r  vga_sync_unit/col__169_carry_i_4/O
                         net (fo=1, routed)           0.000    22.616    s/rgb_reg_reg[11]_i_3_0[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267    22.883 f  s/col__169_carry/O[3]
                         net (fo=3, routed)           0.607    23.490    s/col__169_carry_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.234    23.724 f  s/rgb_reg[10]_i_8/O
                         net (fo=1, routed)           0.588    24.312    vga_sync_unit/rgb_reg_reg[11]_2
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.097    24.409 f  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=13, routed)          0.564    24.973    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.097    25.070 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.618    25.688    s/rgb_reg_reg[11]_0
    SLICE_X33Y51         FDSE                                         r  s/rgb_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.569ns  (logic 7.474ns (34.651%)  route 14.095ns (65.349%))
  Logic Levels:           34  (CARRY4=15 LUT1=1 LUT2=2 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          0.859    15.474    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.239    15.713 r  vga_sync_unit/col__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    15.713    s/col__91_carry__0_i_3_1[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    16.108 r  s/col__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.108    s/col__14_carry__0_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.267 r  s/col__14_carry__1/O[0]
                         net (fo=2, routed)           0.600    16.867    s/col__14_carry__1_n_7
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.228    17.095 r  s/col__91_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.717    s/col__91_carry__1_i_2_n_0
    SLICE_X28Y38         LUT4 (Prop_lut4_I3_O)        0.239    17.956 r  s/col__91_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.956    s/col__91_carry__1_i_6_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.368 r  s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.368    s/col__91_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.457 r  s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.457    s/col__91_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.630 r  s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.713    19.343    s/col__91_carry__3_n_1
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.243    19.586 r  s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.558    20.143    s/col__133_carry__0_i_1_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.240    20.383 r  s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.383    s/col__133_carry__0_i_5_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.682 r  s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.682    s/col__133_carry__0_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.771 r  s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.771    s/col__133_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.001 f  s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.585    21.586    s/col__133_carry__2_n_6
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.225    21.811 r  s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.811    s/col__164_carry_i_2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    21.980 r  s/col__164_carry/O[1]
                         net (fo=1, routed)           0.411    22.391    vga_sync_unit/col__169_carry[1]
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.225    22.616 r  vga_sync_unit/col__169_carry_i_4/O
                         net (fo=1, routed)           0.000    22.616    s/rgb_reg_reg[11]_i_3_0[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267    22.883 f  s/col__169_carry/O[3]
                         net (fo=3, routed)           0.607    23.490    s/col__169_carry_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.234    23.724 f  s/rgb_reg[10]_i_8/O
                         net (fo=1, routed)           0.588    24.312    vga_sync_unit/rgb_reg_reg[11]_2
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.097    24.409 f  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=13, routed)          0.564    24.973    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.097    25.070 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.618    25.688    s/rgb_reg_reg[11]_0
    SLICE_X33Y51         FDSE                                         r  s/rgb_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.569ns  (logic 7.474ns (34.651%)  route 14.095ns (65.349%))
  Logic Levels:           34  (CARRY4=15 LUT1=1 LUT2=2 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          0.859    15.474    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.239    15.713 r  vga_sync_unit/col__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    15.713    s/col__91_carry__0_i_3_1[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    16.108 r  s/col__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.108    s/col__14_carry__0_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.267 r  s/col__14_carry__1/O[0]
                         net (fo=2, routed)           0.600    16.867    s/col__14_carry__1_n_7
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.228    17.095 r  s/col__91_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.717    s/col__91_carry__1_i_2_n_0
    SLICE_X28Y38         LUT4 (Prop_lut4_I3_O)        0.239    17.956 r  s/col__91_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.956    s/col__91_carry__1_i_6_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.368 r  s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.368    s/col__91_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.457 r  s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.457    s/col__91_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.630 r  s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.713    19.343    s/col__91_carry__3_n_1
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.243    19.586 r  s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.558    20.143    s/col__133_carry__0_i_1_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.240    20.383 r  s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.383    s/col__133_carry__0_i_5_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.682 r  s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.682    s/col__133_carry__0_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.771 r  s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.771    s/col__133_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.001 f  s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.585    21.586    s/col__133_carry__2_n_6
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.225    21.811 r  s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.811    s/col__164_carry_i_2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    21.980 r  s/col__164_carry/O[1]
                         net (fo=1, routed)           0.411    22.391    vga_sync_unit/col__169_carry[1]
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.225    22.616 r  vga_sync_unit/col__169_carry_i_4/O
                         net (fo=1, routed)           0.000    22.616    s/rgb_reg_reg[11]_i_3_0[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267    22.883 f  s/col__169_carry/O[3]
                         net (fo=3, routed)           0.607    23.490    s/col__169_carry_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.234    23.724 f  s/rgb_reg[10]_i_8/O
                         net (fo=1, routed)           0.588    24.312    vga_sync_unit/rgb_reg_reg[11]_2
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.097    24.409 f  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=13, routed)          0.564    24.973    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.097    25.070 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.618    25.688    s/rgb_reg_reg[11]_0
    SLICE_X33Y51         FDSE                                         r  s/rgb_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.471ns  (logic 7.474ns (34.809%)  route 13.997ns (65.191%))
  Logic Levels:           34  (CARRY4=15 LUT1=1 LUT2=2 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          0.859    15.474    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.239    15.713 r  vga_sync_unit/col__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    15.713    s/col__91_carry__0_i_3_1[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    16.108 r  s/col__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.108    s/col__14_carry__0_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.267 r  s/col__14_carry__1/O[0]
                         net (fo=2, routed)           0.600    16.867    s/col__14_carry__1_n_7
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.228    17.095 r  s/col__91_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.717    s/col__91_carry__1_i_2_n_0
    SLICE_X28Y38         LUT4 (Prop_lut4_I3_O)        0.239    17.956 r  s/col__91_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.956    s/col__91_carry__1_i_6_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.368 r  s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.368    s/col__91_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.457 r  s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.457    s/col__91_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.630 r  s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.713    19.343    s/col__91_carry__3_n_1
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.243    19.586 r  s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.558    20.143    s/col__133_carry__0_i_1_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.240    20.383 r  s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.383    s/col__133_carry__0_i_5_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.682 r  s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.682    s/col__133_carry__0_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.771 r  s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.771    s/col__133_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.001 f  s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.585    21.586    s/col__133_carry__2_n_6
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.225    21.811 r  s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.811    s/col__164_carry_i_2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    21.980 r  s/col__164_carry/O[1]
                         net (fo=1, routed)           0.411    22.391    vga_sync_unit/col__169_carry[1]
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.225    22.616 r  vga_sync_unit/col__169_carry_i_4/O
                         net (fo=1, routed)           0.000    22.616    s/rgb_reg_reg[11]_i_3_0[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267    22.883 f  s/col__169_carry/O[3]
                         net (fo=3, routed)           0.607    23.490    s/col__169_carry_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.234    23.724 f  s/rgb_reg[10]_i_8/O
                         net (fo=1, routed)           0.588    24.312    vga_sync_unit/rgb_reg_reg[11]_2
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.097    24.409 f  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=13, routed)          0.564    24.973    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.097    25.070 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.520    25.590    s/rgb_reg_reg[11]_0
    SLICE_X32Y50         FDSE                                         r  s/rgb_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.471ns  (logic 7.474ns (34.809%)  route 13.997ns (65.191%))
  Logic Levels:           34  (CARRY4=15 LUT1=1 LUT2=2 LUT3=6 LUT4=3 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.240     4.119    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.341     4.460 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          1.254     5.714    vga_sync_unit/x[8]
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.097     5.811 f  vga_sync_unit/col_carry_i_47/O
                         net (fo=2, routed)           0.553     6.364    vga_sync_unit/col_carry_i_47_n_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.097     6.461 r  vga_sync_unit/col_carry_i_16/O
                         net (fo=2, routed)           0.565     7.026    vga_sync_unit/col_carry_i_16_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097     7.123 r  vga_sync_unit/col_carry_i_20/O
                         net (fo=1, routed)           0.000     7.123    vga_sync_unit/col_carry_i_20_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     7.409 r  vga_sync_unit/col_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.409    vga_sync_unit/col_carry_i_8_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.566 r  vga_sync_unit/col_carry_i_9/O[0]
                         net (fo=37, routed)          1.760     9.326    s/col_carry_i_11_0[0]
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.209     9.535 r  s/col_carry_i_59/O
                         net (fo=1, routed)           0.000     9.535    s/col_carry_i_59_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     9.819 r  s/col_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.819    s/col_carry_i_37_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    10.042 r  s/col_carry_i_11/O[1]
                         net (fo=3, routed)           0.592    10.634    vga_sync_unit/rgb_reg_reg[0][1]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.216    10.850 r  vga_sync_unit/col_carry_i_35/O
                         net (fo=1, routed)           0.000    10.850    vga_sync_unit/col_carry_i_35_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    11.278 r  vga_sync_unit/col_carry_i_10/CO[2]
                         net (fo=66, routed)          0.985    12.263    vga_sync_unit/h_count_reg_reg[8]_0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.237    12.500 r  vga_sync_unit/col_carry_i_13/O
                         net (fo=21, routed)          0.787    13.287    vga_sync_unit/col_carry_i_13_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.101    13.388 r  vga_sync_unit/col_carry_i_12/O
                         net (fo=55, routed)          0.567    13.955    vga_sync_unit/digit1[2]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.239    14.194 r  vga_sync_unit/col_carry__0_i_10/O
                         net (fo=1, routed)           0.307    14.501    vga_sync_unit/col_carry__0_i_10_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.113    14.614 r  vga_sync_unit/col_carry__0_i_4/O
                         net (fo=20, routed)          0.859    15.474    vga_sync_unit/h_count_reg_reg[9]_26[0]
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.239    15.713 r  vga_sync_unit/col__14_carry__0_i_5/O
                         net (fo=1, routed)           0.000    15.713    s/col__91_carry__0_i_3_1[0]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    16.108 r  s/col__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.108    s/col__14_carry__0_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.267 r  s/col__14_carry__1/O[0]
                         net (fo=2, routed)           0.600    16.867    s/col__14_carry__1_n_7
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.228    17.095 r  s/col__91_carry__1_i_2/O
                         net (fo=2, routed)           0.622    17.717    s/col__91_carry__1_i_2_n_0
    SLICE_X28Y38         LUT4 (Prop_lut4_I3_O)        0.239    17.956 r  s/col__91_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.956    s/col__91_carry__1_i_6_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    18.368 r  s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.368    s/col__91_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.457 r  s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.457    s/col__91_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    18.630 r  s/col__91_carry__3/CO[2]
                         net (fo=2, routed)           0.713    19.343    s/col__91_carry__3_n_1
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.243    19.586 r  s/col__133_carry__0_i_1/O
                         net (fo=2, routed)           0.558    20.143    s/col__133_carry__0_i_1_n_0
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.240    20.383 r  s/col__133_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.383    s/col__133_carry__0_i_5_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.682 r  s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.682    s/col__133_carry__0_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.771 r  s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.771    s/col__133_carry__1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.001 f  s/col__133_carry__2/O[1]
                         net (fo=1, routed)           0.585    21.586    s/col__133_carry__2_n_6
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.225    21.811 r  s/col__164_carry_i_2/O
                         net (fo=1, routed)           0.000    21.811    s/col__164_carry_i_2_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169    21.980 r  s/col__164_carry/O[1]
                         net (fo=1, routed)           0.411    22.391    vga_sync_unit/col__169_carry[1]
    SLICE_X29Y45         LUT2 (Prop_lut2_I1_O)        0.225    22.616 r  vga_sync_unit/col__169_carry_i_4/O
                         net (fo=1, routed)           0.000    22.616    s/rgb_reg_reg[11]_i_3_0[2]
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267    22.883 f  s/col__169_carry/O[3]
                         net (fo=3, routed)           0.607    23.490    s/col__169_carry_n_4
    SLICE_X29Y47         LUT6 (Prop_lut6_I3_O)        0.234    23.724 f  s/rgb_reg[10]_i_8/O
                         net (fo=1, routed)           0.588    24.312    vga_sync_unit/rgb_reg_reg[11]_2
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.097    24.409 f  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=13, routed)          0.564    24.973    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.097    25.070 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.520    25.590    s/rgb_reg_reg[11]_0
    SLICE_X32Y50         FDSE                                         r  s/rgb_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.231ns (26.175%)  route 0.652ns (73.825%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=94, routed)          0.379     1.967    vga_sync_unit/Q[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=68, routed)          0.273     2.285    vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.330 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.330    s/D[0]
    SLICE_X33Y52         FDRE                                         r  s/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.231ns (26.146%)  route 0.653ns (73.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=94, routed)          0.379     1.967    vga_sync_unit/Q[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=68, routed)          0.274     2.286    vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.331 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.331    s/D[2]
    SLICE_X33Y52         FDRE                                         r  s/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.231ns (24.172%)  route 0.725ns (75.828%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=94, routed)          0.379     1.967    vga_sync_unit/Q[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=68, routed)          0.346     2.358    vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.403 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.403    s/rgb_reg_reg[2]_0
    SLICE_X33Y51         FDSE                                         r  s/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.959ns  (logic 0.231ns (24.096%)  route 0.728ns (75.904%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=94, routed)          0.379     1.967    vga_sync_unit/Q[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=68, routed)          0.349     2.361    vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.406 r  vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.406    s/rgb_reg_reg[4]_0
    SLICE_X33Y51         FDSE                                         r  s/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.997ns  (logic 0.231ns (23.163%)  route 0.766ns (76.837%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=94, routed)          0.379     1.967    vga_sync_unit/Q[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=68, routed)          0.388     2.399    vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.444 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     2.444    s/rgb_reg_reg[11]_1
    SLICE_X33Y51         FDSE                                         r  s/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.231ns (21.948%)  route 0.822ns (78.052%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=94, routed)          0.379     1.967    vga_sync_unit/Q[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=68, routed)          0.443     2.455    vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X33Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.500 r  vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.500    s/D[1]
    SLICE_X33Y52         FDRE                                         r  s/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.231ns (21.784%)  route 0.829ns (78.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=94, routed)          0.379     1.967    vga_sync_unit/Q[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=68, routed)          0.451     2.463    vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.508 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.508    s/rgb_reg_reg[7]_0
    SLICE_X33Y50         FDSE                                         r  s/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.105ns  (logic 0.588ns (53.211%)  route 0.517ns (46.789%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.563     1.446    vga_sync_unit/CLK
    SLICE_X32Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=19, routed)          0.210     1.797    vga_sync_unit/y[0]
    SLICE_X30Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.916 r  vga_sync_unit/g0_b0_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.916    vga_sync_unit/g0_b0_i_38_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.956 r  vga_sync_unit/g0_b0_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.956    vga_sync_unit/g0_b0_i_13_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.996 r  vga_sync_unit/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.001     1.997    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     2.089 r  vga_sync_unit/g0_b0_i_10/O[3]
                         net (fo=5, routed)           0.186     2.275    vga_sync_unit/v_count_reg_reg[6]_0[3]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.111     2.386 f  vga_sync_unit/rgb_reg[10]_i_6/O
                         net (fo=12, routed)          0.120     2.506    vga_sync_unit/rgb_reg[10]_i_6_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.045     2.551 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.551    s/rgb_reg_reg[0]_0
    SLICE_X31Y51         FDSE                                         r  s/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.117ns  (logic 0.231ns (20.679%)  route 0.886ns (79.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=94, routed)          0.379     1.967    vga_sync_unit/Q[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=68, routed)          0.508     2.519    vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.564 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.564    s/rgb_reg_reg[3]_0
    SLICE_X33Y50         FDSE                                         r  s/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.231ns (20.347%)  route 0.904ns (79.653%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=94, routed)          0.379     1.967    vga_sync_unit/Q[0]
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.012 r  vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=68, routed)          0.526     2.537    vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.582 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.582    s/rgb_reg_reg[6]_0
    SLICE_X32Y50         FDSE                                         r  s/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/hsync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.081ns  (logic 1.289ns (31.594%)  route 2.792ns (68.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.792     4.081    vga_sync_unit/AR[0]
    SLICE_X36Y45         FDCE                                         f  vga_sync_unit/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y45         FDCE                                         r  vga_sync_unit/hsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 1.289ns (32.338%)  route 2.698ns (67.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.698     3.987    vga_sync_unit/AR[0]
    SLICE_X36Y48         FDCE                                         f  vga_sync_unit/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 1.289ns (32.338%)  route 2.698ns (67.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.698     3.987    vga_sync_unit/AR[0]
    SLICE_X36Y48         FDCE                                         f  vga_sync_unit/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 1.289ns (32.338%)  route 2.698ns (67.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.698     3.987    vga_sync_unit/AR[0]
    SLICE_X36Y48         FDCE                                         f  vga_sync_unit/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y48         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 1.289ns (32.356%)  route 2.696ns (67.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.696     3.985    vga_sync_unit/AR[0]
    SLICE_X36Y46         FDCE                                         f  vga_sync_unit/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 1.289ns (32.356%)  route 2.696ns (67.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.696     3.985    vga_sync_unit/AR[0]
    SLICE_X36Y46         FDCE                                         f  vga_sync_unit/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y46         FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 1.289ns (33.151%)  route 2.600ns (66.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.600     3.889    vga_sync_unit/AR[0]
    SLICE_X36Y47         FDCE                                         f  vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 1.289ns (33.151%)  route 2.600ns (66.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.600     3.889    vga_sync_unit/AR[0]
    SLICE_X36Y47         FDCE                                         f  vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 1.289ns (33.151%)  route 2.600ns (66.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.600     3.889    vga_sync_unit/AR[0]
    SLICE_X36Y47         FDCE                                         f  vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 1.289ns (33.151%)  route 2.600ns (66.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.600     3.889    vga_sync_unit/AR[0]
    SLICE_X36Y47         FDCE                                         f  vga_sync_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.137     3.863    vga_sync_unit/CLK
    SLICE_X36Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/vsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.210ns (14.336%)  route 1.252ns (85.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.252     1.462    vga_sync_unit/AR[0]
    SLICE_X29Y46         FDCE                                         f  vga_sync_unit/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.833     1.960    vga_sync_unit/CLK
    SLICE_X29Y46         FDCE                                         r  vga_sync_unit/vsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.210ns (13.833%)  route 1.305ns (86.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.305     1.515    vga_sync_unit/AR[0]
    SLICE_X29Y47         FDCE                                         f  vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.961    vga_sync_unit/CLK
    SLICE_X29Y47         FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.210ns (13.615%)  route 1.329ns (86.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.329     1.539    vga_sync_unit/AR[0]
    SLICE_X32Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X32Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.210ns (13.615%)  route 1.329ns (86.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.329     1.539    vga_sync_unit/AR[0]
    SLICE_X32Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X32Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.210ns (13.615%)  route 1.329ns (86.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.329     1.539    vga_sync_unit/AR[0]
    SLICE_X32Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X32Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.210ns (13.121%)  route 1.387ns (86.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.387     1.597    vga_sync_unit/AR[0]
    SLICE_X35Y47         FDCE                                         f  vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.210ns (13.121%)  route 1.387ns (86.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.387     1.597    vga_sync_unit/AR[0]
    SLICE_X35Y47         FDCE                                         f  vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X35Y47         FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.210ns (12.786%)  route 1.429ns (87.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.429     1.639    vga_sync_unit/AR[0]
    SLICE_X31Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X31Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.210ns (12.786%)  route 1.429ns (87.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.429     1.639    vga_sync_unit/AR[0]
    SLICE_X31Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X31Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.210ns (12.786%)  route 1.429ns (87.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.429     1.639    vga_sync_unit/AR[0]
    SLICE_X30Y46         FDCE                                         f  vga_sync_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.959    vga_sync_unit/CLK
    SLICE_X30Y46         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C





