Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Mar 06 02:31:33 2018
| Host             : DESKTOP-NC1PH61 running 64-bit major release  (build 9200)
| Command          : report_power -file RAT_wrapper_power_routed.rpt -pb RAT_wrapper_power_summary_routed.pb -rpx RAT_wrapper_power_routed.rpx
| Design           : RAT_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.113 |
| Dynamic (W)              | 0.041 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |      608 |       --- |             --- |
|   LUT as Logic           |     0.003 |      319 |     20800 |            1.53 |
|   LUT as Distributed RAM |    <0.001 |       48 |      9600 |            0.50 |
|   CARRY4                 |    <0.001 |       19 |      8150 |            0.23 |
|   F7/F8 Muxes            |    <0.001 |       50 |     32600 |            0.15 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Register               |    <0.001 |      100 |     41600 |            0.24 |
|   Others                 |     0.000 |       26 |       --- |             --- |
| Signals                  |     0.005 |      478 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |        50 |            1.00 |
| I/O                      |     0.031 |       38 |       106 |           35.85 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.113 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.010 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.010 |       0.009 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| RAT_wrapper                     |     0.041 |
|   CPU                           |     0.008 |
|     alu1                        |    <0.001 |
|     cf1                         |    <0.001 |
|     cu1                         |    <0.001 |
|     if1                         |    <0.001 |
|     pc1                         |    <0.001 |
|       pc1                       |    <0.001 |
|     prog_rom1                   |     0.005 |
|     reg_file1                   |     0.001 |
|       signal_name_reg_0_31_0_0  |    <0.001 |
|       signal_name_reg_0_31_1_1  |    <0.001 |
|       signal_name_reg_0_31_2_2  |    <0.001 |
|       signal_name_reg_0_31_3_3  |    <0.001 |
|       signal_name_reg_0_31_4_4  |    <0.001 |
|       signal_name_reg_0_31_5_5  |    <0.001 |
|       signal_name_reg_0_31_6_6  |    <0.001 |
|       signal_name_reg_0_31_7_7  |    <0.001 |
|     scr_ram1                    |    <0.001 |
|       signal_name_reg_0_255_0_0 |    <0.001 |
|       signal_name_reg_0_255_1_1 |    <0.001 |
|       signal_name_reg_0_255_2_2 |    <0.001 |
|       signal_name_reg_0_255_3_3 |    <0.001 |
|       signal_name_reg_0_255_4_4 |    <0.001 |
|       signal_name_reg_0_255_5_5 |    <0.001 |
|       signal_name_reg_0_255_6_6 |    <0.001 |
|       signal_name_reg_0_255_7_7 |    <0.001 |
|       signal_name_reg_0_255_8_8 |    <0.001 |
|       signal_name_reg_0_255_9_9 |    <0.001 |
|     sp                          |    <0.001 |
|     szf1                        |    <0.001 |
|     zf1                         |    <0.001 |
|   ic1                           |    <0.001 |
|   msseg1                        |     0.001 |
|     my_clk                      |    <0.001 |
+---------------------------------+-----------+


